\hypertarget{tm4c123gh6pm_8h_source}{}\doxysection{tm4c123gh6pm.\+h}
\mbox{\hyperlink{tm4c123gh6pm_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00001}00001 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00002}00002 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00003}00003 \textcolor{comment}{// tm4c123gh6pm.h -\/ TM4C123GH6PM Register Definitions}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00004}00004 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00005}00005 \textcolor{comment}{// Copyright (c) 2013-\/2017 Texas Instruments Incorporated.  All rights reserved.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00006}00006 \textcolor{comment}{// Software License Agreement}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00007}00007 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00008}00008 \textcolor{comment}{//   Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00009}00009 \textcolor{comment}{//   modification, are permitted provided that the following conditions}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00010}00010 \textcolor{comment}{//   are met:}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00011}00011 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00012}00012 \textcolor{comment}{//   Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00013}00013 \textcolor{comment}{//   notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00014}00014 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00015}00015 \textcolor{comment}{//   Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00016}00016 \textcolor{comment}{//   notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00017}00017 \textcolor{comment}{//   documentation and/or other materials provided with the  }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00018}00018 \textcolor{comment}{//   distribution.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00019}00019 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00020}00020 \textcolor{comment}{//   Neither the name of Texas Instruments Incorporated nor the names of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00021}00021 \textcolor{comment}{//   its contributors may be used to endorse or promote products derived}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00022}00022 \textcolor{comment}{//   from this software without specific prior written permission.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00023}00023 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00024}00024 \textcolor{comment}{// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00025}00025 \textcolor{comment}{// "{}AS IS"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00026}00026 \textcolor{comment}{// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00027}00027 \textcolor{comment}{// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00028}00028 \textcolor{comment}{// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00029}00029 \textcolor{comment}{// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00030}00030 \textcolor{comment}{// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00031}00031 \textcolor{comment}{// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00032}00032 \textcolor{comment}{// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00033}00033 \textcolor{comment}{// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00034}00034 \textcolor{comment}{// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00035}00035 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00036}00036 \textcolor{comment}{// This is part of revision 2.1.4.178 of the Tiva Firmware Development Package.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00037}00037 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00038}00038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00039}00039 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00040}00040 \textcolor{preprocessor}{\#ifndef \_\_TM4C123GH6PM\_H\_\_}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00041}00041 \textcolor{preprocessor}{\#define \_\_TM4C123GH6PM\_H\_\_}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00042}00042 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00043}00043 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00044}00044 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00045}00045 \textcolor{comment}{// Interrupt assignments}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00046}00046 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00047}00047 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00048}\mbox{\hyperlink{tm4c123gh6pm_8h_ad72442fa06c40a9d4acdc8cae1fc0afa}{00048}} \textcolor{preprocessor}{\#define INT\_GPIOA               16          }\textcolor{comment}{// GPIO Port A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00049}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2f947613eb89f5e4422394bbd2e3d3e}{00049}} \textcolor{preprocessor}{\#define INT\_GPIOB               17          }\textcolor{comment}{// GPIO Port B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00050}\mbox{\hyperlink{tm4c123gh6pm_8h_ae29c67b4f9cf92ec46662c0a33402c18}{00050}} \textcolor{preprocessor}{\#define INT\_GPIOC               18          }\textcolor{comment}{// GPIO Port C}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00051}\mbox{\hyperlink{tm4c123gh6pm_8h_a708d729eaa329508a526eda9f0f9ff9a}{00051}} \textcolor{preprocessor}{\#define INT\_GPIOD               19          }\textcolor{comment}{// GPIO Port D}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00052}\mbox{\hyperlink{tm4c123gh6pm_8h_ac10ee2090b1b30389cac5de13305c7d1}{00052}} \textcolor{preprocessor}{\#define INT\_GPIOE               20          }\textcolor{comment}{// GPIO Port E}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00053}\mbox{\hyperlink{tm4c123gh6pm_8h_a8625252972b3e98e500d36c67df3dbd2}{00053}} \textcolor{preprocessor}{\#define INT\_UART0               21          }\textcolor{comment}{// UART0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00054}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a1299f9cf5ab82dea36f0208f331693}{00054}} \textcolor{preprocessor}{\#define INT\_UART1               22          }\textcolor{comment}{// UART1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00055}\mbox{\hyperlink{tm4c123gh6pm_8h_a22a15edd5e103756c6b58b75a9984c82}{00055}} \textcolor{preprocessor}{\#define INT\_SSI0                23          }\textcolor{comment}{// SSI0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00056}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8d36157a2bd1719f0a7e1e978a7e66b}{00056}} \textcolor{preprocessor}{\#define INT\_I2C0                24          }\textcolor{comment}{// I2C0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00057}\mbox{\hyperlink{tm4c123gh6pm_8h_a16c97adad396db96ffc14f899c4040d7}{00057}} \textcolor{preprocessor}{\#define INT\_PWM0\_FAULT          25          }\textcolor{comment}{// PWM0 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00058}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fd07781ecb61ddb527c6cac113abd62}{00058}} \textcolor{preprocessor}{\#define INT\_PWM0\_0              26          }\textcolor{comment}{// PWM0 Generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00059}\mbox{\hyperlink{tm4c123gh6pm_8h_a72fa0ab3776b35ffb55d714e8bbcb2e6}{00059}} \textcolor{preprocessor}{\#define INT\_PWM0\_1              27          }\textcolor{comment}{// PWM0 Generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00060}\mbox{\hyperlink{tm4c123gh6pm_8h_a62a37eecb6ee1518b5a7ef97c7d30bfb}{00060}} \textcolor{preprocessor}{\#define INT\_PWM0\_2              28          }\textcolor{comment}{// PWM0 Generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00061}\mbox{\hyperlink{tm4c123gh6pm_8h_ad01481fd619dfda17b5d64320bf12fb8}{00061}} \textcolor{preprocessor}{\#define INT\_QEI0                29          }\textcolor{comment}{// QEI0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00062}\mbox{\hyperlink{tm4c123gh6pm_8h_a75ef080cd9c5cbd5cfb1b74b6984fb53}{00062}} \textcolor{preprocessor}{\#define INT\_ADC0SS0             30          }\textcolor{comment}{// ADC0 Sequence 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00063}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ead64cd46a39032ccbe3368909d0222}{00063}} \textcolor{preprocessor}{\#define INT\_ADC0SS1             31          }\textcolor{comment}{// ADC0 Sequence 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00064}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d76b9b8015e4a940be98eb81daf6e94}{00064}} \textcolor{preprocessor}{\#define INT\_ADC0SS2             32          }\textcolor{comment}{// ADC0 Sequence 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00065}\mbox{\hyperlink{tm4c123gh6pm_8h_a149e4b70224dc58b836881bdc18e138a}{00065}} \textcolor{preprocessor}{\#define INT\_ADC0SS3             33          }\textcolor{comment}{// ADC0 Sequence 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00066}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b7279a13b0eb0baed090192b496eb3b}{00066}} \textcolor{preprocessor}{\#define INT\_WATCHDOG            34          }\textcolor{comment}{// Watchdog Timers 0 and 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00067}\mbox{\hyperlink{tm4c123gh6pm_8h_a6443091601a7d739bf5366c7a691556d}{00067}} \textcolor{preprocessor}{\#define INT\_TIMER0A             35          }\textcolor{comment}{// 16/32-\/Bit Timer 0A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00068}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c406959d5937cb163e6e06c66c1010d}{00068}} \textcolor{preprocessor}{\#define INT\_TIMER0B             36          }\textcolor{comment}{// 16/32-\/Bit Timer 0B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00069}\mbox{\hyperlink{tm4c123gh6pm_8h_a6892773550bab5f40261dc94d9a2f4fd}{00069}} \textcolor{preprocessor}{\#define INT\_TIMER1A             37          }\textcolor{comment}{// 16/32-\/Bit Timer 1A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00070}\mbox{\hyperlink{tm4c123gh6pm_8h_ae483c54ef42c869e1d4c3e3a3ef0254f}{00070}} \textcolor{preprocessor}{\#define INT\_TIMER1B             38          }\textcolor{comment}{// 16/32-\/Bit Timer 1B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00071}\mbox{\hyperlink{tm4c123gh6pm_8h_ac80f255247c61c3faa6e90e681460a60}{00071}} \textcolor{preprocessor}{\#define INT\_TIMER2A             39          }\textcolor{comment}{// 16/32-\/Bit Timer 2A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00072}\mbox{\hyperlink{tm4c123gh6pm_8h_a200a0dcdce671a07ef974508784b1a0c}{00072}} \textcolor{preprocessor}{\#define INT\_TIMER2B             40          }\textcolor{comment}{// 16/32-\/Bit Timer 2B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00073}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a43f9a76931993264022ed2257670a6}{00073}} \textcolor{preprocessor}{\#define INT\_COMP0               41          }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00074}\mbox{\hyperlink{tm4c123gh6pm_8h_a24fce4d702e7416dac69a5ceb31b8e06}{00074}} \textcolor{preprocessor}{\#define INT\_COMP1               42          }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00075}\mbox{\hyperlink{tm4c123gh6pm_8h_a5092b94a3089191f11d735a5c9219007}{00075}} \textcolor{preprocessor}{\#define INT\_SYSCTL              44          }\textcolor{comment}{// System Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00076}\mbox{\hyperlink{tm4c123gh6pm_8h_a757c4f6c62c9dc236389ac3a6854eca0}{00076}} \textcolor{preprocessor}{\#define INT\_FLASH               45          }\textcolor{comment}{// Flash Memory Control and EEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00077}00077                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00078}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f9e698317aaf05a5c2acfa2d8874b8e}{00078}} \textcolor{preprocessor}{\#define INT\_GPIOF               46          }\textcolor{comment}{// GPIO Port F}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00079}\mbox{\hyperlink{tm4c123gh6pm_8h_a66ddb73580d979be7865458da725c987}{00079}} \textcolor{preprocessor}{\#define INT\_UART2               49          }\textcolor{comment}{// UART2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00080}\mbox{\hyperlink{tm4c123gh6pm_8h_a46f9755bea2b9bd2776a402619999cec}{00080}} \textcolor{preprocessor}{\#define INT\_SSI1                50          }\textcolor{comment}{// SSI1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00081}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7712a06407ec6ab1289db8498d551a1}{00081}} \textcolor{preprocessor}{\#define INT\_TIMER3A             51          }\textcolor{comment}{// 16/32-\/Bit Timer 3A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00082}\mbox{\hyperlink{tm4c123gh6pm_8h_ab28b598b534846cb2aa89ddd9f2efbb4}{00082}} \textcolor{preprocessor}{\#define INT\_TIMER3B             52          }\textcolor{comment}{// Timer 3B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00083}\mbox{\hyperlink{tm4c123gh6pm_8h_a546f5903e255834503221055b40ced94}{00083}} \textcolor{preprocessor}{\#define INT\_I2C1                53          }\textcolor{comment}{// I2C1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00084}\mbox{\hyperlink{tm4c123gh6pm_8h_a88c88d1a9754104471b09d65b6a30cfb}{00084}} \textcolor{preprocessor}{\#define INT\_QEI1                54          }\textcolor{comment}{// QEI1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00085}\mbox{\hyperlink{tm4c123gh6pm_8h_a558b59c0e287d09cbce813511d625359}{00085}} \textcolor{preprocessor}{\#define INT\_CAN0                55          }\textcolor{comment}{// CAN0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00086}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b7634967149dfab6ff07e49a487a0f1}{00086}} \textcolor{preprocessor}{\#define INT\_CAN1                56          }\textcolor{comment}{// CAN1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00087}\mbox{\hyperlink{tm4c123gh6pm_8h_ad84becf4052b5a1a34e01a879a21683b}{00087}} \textcolor{preprocessor}{\#define INT\_HIBERNATE           59          }\textcolor{comment}{// Hibernation Module}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00088}\mbox{\hyperlink{tm4c123gh6pm_8h_af7d5642aa894a9fe1b11a0340ac29503}{00088}} \textcolor{preprocessor}{\#define INT\_USB0                60          }\textcolor{comment}{// USB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00089}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c98012534ab11437f61392d784c25bc}{00089}} \textcolor{preprocessor}{\#define INT\_PWM0\_3              61          }\textcolor{comment}{// PWM Generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00090}\mbox{\hyperlink{tm4c123gh6pm_8h_a5918bef59f0da17bcbe7a6dd3e7d361c}{00090}} \textcolor{preprocessor}{\#define INT\_UDMA                62          }\textcolor{comment}{// uDMA Software}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00091}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a574a6d4707e6abdfbfb07fe8531031}{00091}} \textcolor{preprocessor}{\#define INT\_UDMAERR             63          }\textcolor{comment}{// uDMA Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00092}\mbox{\hyperlink{tm4c123gh6pm_8h_a429b7d95ee06daaab88afa3dd67d0729}{00092}} \textcolor{preprocessor}{\#define INT\_ADC1SS0             64          }\textcolor{comment}{// ADC1 Sequence 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00093}\mbox{\hyperlink{tm4c123gh6pm_8h_a9dba741666cd3b9e54831c9b51dabba2}{00093}} \textcolor{preprocessor}{\#define INT\_ADC1SS1             65          }\textcolor{comment}{// ADC1 Sequence 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00094}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9b736e13f50c586e1f41c6f9b6abfca}{00094}} \textcolor{preprocessor}{\#define INT\_ADC1SS2             66          }\textcolor{comment}{// ADC1 Sequence 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00095}\mbox{\hyperlink{tm4c123gh6pm_8h_abc76f33789e18b36c392a8e9f4182519}{00095}} \textcolor{preprocessor}{\#define INT\_ADC1SS3             67          }\textcolor{comment}{// ADC1 Sequence 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00096}\mbox{\hyperlink{tm4c123gh6pm_8h_ab30acea1e7bddd3ff18e1b3584dbdc5f}{00096}} \textcolor{preprocessor}{\#define INT\_SSI2                73          }\textcolor{comment}{// SSI2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00097}\mbox{\hyperlink{tm4c123gh6pm_8h_aef6155ce20a5daa1aae067fb07cef724}{00097}} \textcolor{preprocessor}{\#define INT\_SSI3                74          }\textcolor{comment}{// SSI3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00098}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f72097fc8914e1f287f2feb990faa80}{00098}} \textcolor{preprocessor}{\#define INT\_UART3               75          }\textcolor{comment}{// UART3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00099}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0f3c897c455a19fe3c5fac7c376e2f8}{00099}} \textcolor{preprocessor}{\#define INT\_UART4               76          }\textcolor{comment}{// UART4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00100}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0598bf7bd9a4087adefa2f0aeb2fb94}{00100}} \textcolor{preprocessor}{\#define INT\_UART5               77          }\textcolor{comment}{// UART5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00101}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ccfdaba4195df4c17f99b31a39906f9}{00101}} \textcolor{preprocessor}{\#define INT\_UART6               78          }\textcolor{comment}{// UART6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00102}\mbox{\hyperlink{tm4c123gh6pm_8h_a78f4171831793f5d3aac49a004d8a43d}{00102}} \textcolor{preprocessor}{\#define INT\_UART7               79          }\textcolor{comment}{// UART7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00103}\mbox{\hyperlink{tm4c123gh6pm_8h_aac2156c66ddd7588a076a9be0040dfaf}{00103}} \textcolor{preprocessor}{\#define INT\_I2C2                84          }\textcolor{comment}{// I2C2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00104}\mbox{\hyperlink{tm4c123gh6pm_8h_a91aa8862bb5c27755a9a01a7bc4f7af9}{00104}} \textcolor{preprocessor}{\#define INT\_I2C3                85          }\textcolor{comment}{// I2C3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00105}\mbox{\hyperlink{tm4c123gh6pm_8h_a9bc74859538339ce8c388132be9d9b22}{00105}} \textcolor{preprocessor}{\#define INT\_TIMER4A             86          }\textcolor{comment}{// 16/32-\/Bit Timer 4A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00106}\mbox{\hyperlink{tm4c123gh6pm_8h_a54441d962f2c9d5dc17d46d9992ba4fd}{00106}} \textcolor{preprocessor}{\#define INT\_TIMER4B             87          }\textcolor{comment}{// 16/32-\/Bit Timer 4B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00107}\mbox{\hyperlink{tm4c123gh6pm_8h_aafba7273726678aae6536b1248ad1a20}{00107}} \textcolor{preprocessor}{\#define INT\_TIMER5A             108         }\textcolor{comment}{// 16/32-\/Bit Timer 5A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00108}\mbox{\hyperlink{tm4c123gh6pm_8h_afbfc1b2e8556f4f60c69f318859e42ca}{00108}} \textcolor{preprocessor}{\#define INT\_TIMER5B             109         }\textcolor{comment}{// 16/32-\/Bit Timer 5B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00109}\mbox{\hyperlink{tm4c123gh6pm_8h_a8eede17216202003517578360f3b048b}{00109}} \textcolor{preprocessor}{\#define INT\_WTIMER0A            110         }\textcolor{comment}{// 32/64-\/Bit Timer 0A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00110}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a44ba8048d23a83b0b646752582126a}{00110}} \textcolor{preprocessor}{\#define INT\_WTIMER0B            111         }\textcolor{comment}{// 32/64-\/Bit Timer 0B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00111}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a24c6c62ec812cc2360eadb1d177d1c}{00111}} \textcolor{preprocessor}{\#define INT\_WTIMER1A            112         }\textcolor{comment}{// 32/64-\/Bit Timer 1A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00112}\mbox{\hyperlink{tm4c123gh6pm_8h_a14f2c698d8a3cb0f0258c1f07dd02201}{00112}} \textcolor{preprocessor}{\#define INT\_WTIMER1B            113         }\textcolor{comment}{// 32/64-\/Bit Timer 1B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00113}\mbox{\hyperlink{tm4c123gh6pm_8h_acf47bd1518e82b89a593d4ba5cef551e}{00113}} \textcolor{preprocessor}{\#define INT\_WTIMER2A            114         }\textcolor{comment}{// 32/64-\/Bit Timer 2A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00114}\mbox{\hyperlink{tm4c123gh6pm_8h_affe77a42af3b2ed63a1b3b3b1482a24a}{00114}} \textcolor{preprocessor}{\#define INT\_WTIMER2B            115         }\textcolor{comment}{// 32/64-\/Bit Timer 2B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00115}\mbox{\hyperlink{tm4c123gh6pm_8h_a936fe2835e849a9457af4cbbe8d391fd}{00115}} \textcolor{preprocessor}{\#define INT\_WTIMER3A            116         }\textcolor{comment}{// 32/64-\/Bit Timer 3A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00116}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6534a1413436637a090f2b7d822f189}{00116}} \textcolor{preprocessor}{\#define INT\_WTIMER3B            117         }\textcolor{comment}{// 32/64-\/Bit Timer 3B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00117}\mbox{\hyperlink{tm4c123gh6pm_8h_a098392e8b1f002dc2a8c0deca7fd727f}{00117}} \textcolor{preprocessor}{\#define INT\_WTIMER4A            118         }\textcolor{comment}{// 32/64-\/Bit Timer 4A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00118}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7f6b3ad82b12d9a50c6e6192ea07150}{00118}} \textcolor{preprocessor}{\#define INT\_WTIMER4B            119         }\textcolor{comment}{// 32/64-\/Bit Timer 4B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00119}\mbox{\hyperlink{tm4c123gh6pm_8h_aca1c040f78cce81dc3d3b9bb8cd41c75}{00119}} \textcolor{preprocessor}{\#define INT\_WTIMER5A            120         }\textcolor{comment}{// 32/64-\/Bit Timer 5A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00120}\mbox{\hyperlink{tm4c123gh6pm_8h_a8aea23ac1dd16e15d1099ee40ea33dd7}{00120}} \textcolor{preprocessor}{\#define INT\_WTIMER5B            121         }\textcolor{comment}{// 32/64-\/Bit Timer 5B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00121}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cc059518f0e6c86357ec797f5ba6928}{00121}} \textcolor{preprocessor}{\#define INT\_SYSEXC              122         }\textcolor{comment}{// System Exception (imprecise)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00122}\mbox{\hyperlink{tm4c123gh6pm_8h_ac291bb5b7830633caf4d715c49fd65be}{00122}} \textcolor{preprocessor}{\#define INT\_PWM1\_0              150         }\textcolor{comment}{// PWM1 Generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00123}\mbox{\hyperlink{tm4c123gh6pm_8h_a340472f30cccaa0777c0983d938a8c39}{00123}} \textcolor{preprocessor}{\#define INT\_PWM1\_1              151         }\textcolor{comment}{// PWM1 Generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00124}\mbox{\hyperlink{tm4c123gh6pm_8h_a351549b2c6e5f964a02710258b87af7b}{00124}} \textcolor{preprocessor}{\#define INT\_PWM1\_2              152         }\textcolor{comment}{// PWM1 Generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00125}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e4fcc4ec368cc57753b6c00aa0bf56f}{00125}} \textcolor{preprocessor}{\#define INT\_PWM1\_3              153         }\textcolor{comment}{// PWM1 Generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00126}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0814d2d0d54ce7ac959f0d378c65bb8}{00126}} \textcolor{preprocessor}{\#define INT\_PWM1\_FAULT          154         }\textcolor{comment}{// PWM1 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00127}00127 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00128}00128 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00129}00129 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00130}00130 \textcolor{comment}{// Watchdog Timer registers (WATCHDOG0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00131}00131 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00132}00132 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00133}\mbox{\hyperlink{tm4c123gh6pm_8h_ae57e63d0ea9326349631ba07e0e42183}{00133}} \textcolor{preprocessor}{\#define WATCHDOG0\_LOAD\_R        (*((volatile uint32\_t *)0x40000000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00134}\mbox{\hyperlink{tm4c123gh6pm_8h_a9405dd67cc3d499f31e7c67c2b40597d}{00134}} \textcolor{preprocessor}{\#define WATCHDOG0\_VALUE\_R       (*((volatile uint32\_t *)0x40000004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00135}\mbox{\hyperlink{tm4c123gh6pm_8h_a98abacabf893869799e0bdf89ea713ac}{00135}} \textcolor{preprocessor}{\#define WATCHDOG0\_CTL\_R         (*((volatile uint32\_t *)0x40000008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00136}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a98abc2423288e0bf15917a1ad03049}{00136}} \textcolor{preprocessor}{\#define WATCHDOG0\_ICR\_R         (*((volatile uint32\_t *)0x4000000C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00137}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c928d0fc7af056f8fdd27c56897e887}{00137}} \textcolor{preprocessor}{\#define WATCHDOG0\_RIS\_R         (*((volatile uint32\_t *)0x40000010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00138}\mbox{\hyperlink{tm4c123gh6pm_8h_a43e2aae74d2bf354694701eb8ce8d426}{00138}} \textcolor{preprocessor}{\#define WATCHDOG0\_MIS\_R         (*((volatile uint32\_t *)0x40000014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00139}\mbox{\hyperlink{tm4c123gh6pm_8h_a351175bfcd6ec1bcbaa01313ba82855b}{00139}} \textcolor{preprocessor}{\#define WATCHDOG0\_TEST\_R        (*((volatile uint32\_t *)0x40000418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00140}\mbox{\hyperlink{tm4c123gh6pm_8h_a73ae812c08afeef0b55e368d3a59e58d}{00140}} \textcolor{preprocessor}{\#define WATCHDOG0\_LOCK\_R        (*((volatile uint32\_t *)0x40000C00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00141}00141 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00142}00142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00143}00143 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00144}00144 \textcolor{comment}{// Watchdog Timer registers (WATCHDOG1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00145}00145 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00146}00146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00147}\mbox{\hyperlink{tm4c123gh6pm_8h_a386a12bf5bea58eefe04ecf3e7bf6535}{00147}} \textcolor{preprocessor}{\#define WATCHDOG1\_LOAD\_R        (*((volatile uint32\_t *)0x40001000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00148}\mbox{\hyperlink{tm4c123gh6pm_8h_ad414388b6be780047848ae585dfe2b64}{00148}} \textcolor{preprocessor}{\#define WATCHDOG1\_VALUE\_R       (*((volatile uint32\_t *)0x40001004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00149}\mbox{\hyperlink{tm4c123gh6pm_8h_a626bf13ac5f9782326ada0405ef905b3}{00149}} \textcolor{preprocessor}{\#define WATCHDOG1\_CTL\_R         (*((volatile uint32\_t *)0x40001008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00150}\mbox{\hyperlink{tm4c123gh6pm_8h_a07647e00d6985e185a128d71284d1da6}{00150}} \textcolor{preprocessor}{\#define WATCHDOG1\_ICR\_R         (*((volatile uint32\_t *)0x4000100C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00151}\mbox{\hyperlink{tm4c123gh6pm_8h_af2d6448000d527bcb72311e5ac9d727c}{00151}} \textcolor{preprocessor}{\#define WATCHDOG1\_RIS\_R         (*((volatile uint32\_t *)0x40001010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00152}\mbox{\hyperlink{tm4c123gh6pm_8h_a378080b7248ba3b1f64b19fcc7ed4f62}{00152}} \textcolor{preprocessor}{\#define WATCHDOG1\_MIS\_R         (*((volatile uint32\_t *)0x40001014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00153}\mbox{\hyperlink{tm4c123gh6pm_8h_a87247132ed4dbd0eeede06540f4f5b74}{00153}} \textcolor{preprocessor}{\#define WATCHDOG1\_TEST\_R        (*((volatile uint32\_t *)0x40001418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00154}\mbox{\hyperlink{tm4c123gh6pm_8h_ac524c788bd77f86cd3f1caad620f31f4}{00154}} \textcolor{preprocessor}{\#define WATCHDOG1\_LOCK\_R        (*((volatile uint32\_t *)0x40001C00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00155}00155 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00156}00156 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00157}00157 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00158}00158 \textcolor{comment}{// GPIO registers (PORTA)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00159}00159 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00160}00160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00161}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b3013fcf9ba7a6278530f8bb2b46014}{00161}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40004000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00162}\mbox{\hyperlink{tm4c123gh6pm_8h_aab6c9ecc299957bf3eba9696b940b3b9}{00162}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DATA\_R       (*((volatile uint32\_t *)0x400043FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00163}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bd88286093153428dc799f5431ecaa6}{00163}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DIR\_R        (*((volatile uint32\_t *)0x40004400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00164}\mbox{\hyperlink{tm4c123gh6pm_8h_acdaa19016aaead56fe9e9f4dbdb063be}{00164}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_IS\_R         (*((volatile uint32\_t *)0x40004404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00165}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e6fc0238c8df41d89a87b8f093807bf}{00165}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_IBE\_R        (*((volatile uint32\_t *)0x40004408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00166}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d7c4bbac0295f6c36dfe6423e42240f}{00166}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_IEV\_R        (*((volatile uint32\_t *)0x4000440C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00167}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e62e2dc2a886f4911396884f2da5f76}{00167}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_IM\_R         (*((volatile uint32\_t *)0x40004410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00168}\mbox{\hyperlink{tm4c123gh6pm_8h_a9376a9af1ded6c9ccd2402394cd119dc}{00168}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_RIS\_R        (*((volatile uint32\_t *)0x40004414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00169}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c216a194644f733065b2ee5a75e6ba2}{00169}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_MIS\_R        (*((volatile uint32\_t *)0x40004418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00170}\mbox{\hyperlink{tm4c123gh6pm_8h_affe8c4927e1de048ed2f9e58f82fe28b}{00170}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_ICR\_R        (*((volatile uint32\_t *)0x4000441C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00171}\mbox{\hyperlink{tm4c123gh6pm_8h_af5b07acb4f1cc3ca489610f8c70f0e95}{00171}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AFSEL\_R      (*((volatile uint32\_t *)0x40004420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00172}\mbox{\hyperlink{tm4c123gh6pm_8h_a56dd2796abb76c8f58ca69c3b7ab50d8}{00172}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DR2R\_R       (*((volatile uint32\_t *)0x40004500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00173}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ff535d4643c451b9d5038d52b6816e1}{00173}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DR4R\_R       (*((volatile uint32\_t *)0x40004504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00174}\mbox{\hyperlink{tm4c123gh6pm_8h_a95d93b22279c12d8dc5d1ad208863dcb}{00174}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DR8R\_R       (*((volatile uint32\_t *)0x40004508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00175}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1fccd98503194effe0948c11996e1d3}{00175}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_ODR\_R        (*((volatile uint32\_t *)0x4000450C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00176}\mbox{\hyperlink{tm4c123gh6pm_8h_a29d38a6471dfec693f9ec4bd7f9550a0}{00176}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_PUR\_R        (*((volatile uint32\_t *)0x40004510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00177}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0b677bdab618977e4d381c7aba01edc}{00177}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_PDR\_R        (*((volatile uint32\_t *)0x40004514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00178}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f0afa967736918a74d0149d15ac6b33}{00178}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_SLR\_R        (*((volatile uint32\_t *)0x40004518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00179}\mbox{\hyperlink{tm4c123gh6pm_8h_a803f6958edee8ea0e1b655978e66b8e1}{00179}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DEN\_R        (*((volatile uint32\_t *)0x4000451C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00180}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f0f5595c812747799cf9ad570b4169f}{00180}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_LOCK\_R       (*((volatile uint32\_t *)0x40004520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00181}\mbox{\hyperlink{tm4c123gh6pm_8h_a51a6914055b43c27be9a2bfceee00fc4}{00181}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_CR\_R         (*((volatile uint32\_t *)0x40004524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00182}\mbox{\hyperlink{tm4c123gh6pm_8h_a41377c72de4d7805cd2252d5bf29be1a}{00182}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AMSEL\_R      (*((volatile uint32\_t *)0x40004528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00183}\mbox{\hyperlink{tm4c123gh6pm_8h_ade9da9d2c5b929e1b256ea5100dfaf88}{00183}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_PCTL\_R       (*((volatile uint32\_t *)0x4000452C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00184}\mbox{\hyperlink{tm4c123gh6pm_8h_abb32f240ad88d62f47b07801cc60f72d}{00184}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_ADCCTL\_R     (*((volatile uint32\_t *)0x40004530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00185}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d310812ebb6cdaa7d59e2cde2133c9b}{00185}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_DMACTL\_R     (*((volatile uint32\_t *)0x40004534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00186}00186 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00187}00187 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00188}00188 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00189}00189 \textcolor{comment}{// GPIO registers (PORTB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00190}00190 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00191}00191 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00192}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4d9117f7bb0cbd8e04feb33e3e982f0}{00192}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40005000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00193}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8d764ef0ff488cb4d3aa5ebaed85c63}{00193}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DATA\_R       (*((volatile uint32\_t *)0x400053FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00194}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a1bacf2a566d3044b8796425744fac4}{00194}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DIR\_R        (*((volatile uint32\_t *)0x40005400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00195}\mbox{\hyperlink{tm4c123gh6pm_8h_af88a773c516c396fff7933502a316a69}{00195}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_IS\_R         (*((volatile uint32\_t *)0x40005404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00196}\mbox{\hyperlink{tm4c123gh6pm_8h_aa62c6591a87a691a4624fcfda187cf70}{00196}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_IBE\_R        (*((volatile uint32\_t *)0x40005408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00197}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1521653f641bc01316b40dd766fba70}{00197}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_IEV\_R        (*((volatile uint32\_t *)0x4000540C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00198}\mbox{\hyperlink{tm4c123gh6pm_8h_aea9401ccdfc9c389fac3e2eacc044ba5}{00198}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_IM\_R         (*((volatile uint32\_t *)0x40005410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00199}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e1b69171492f354618e1b1fc48bb50a}{00199}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_RIS\_R        (*((volatile uint32\_t *)0x40005414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00200}\mbox{\hyperlink{tm4c123gh6pm_8h_a34fd33d7a645a1a21520a6a46667494e}{00200}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_MIS\_R        (*((volatile uint32\_t *)0x40005418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00201}\mbox{\hyperlink{tm4c123gh6pm_8h_ab37b472a35307f7848270824c385818c}{00201}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_ICR\_R        (*((volatile uint32\_t *)0x4000541C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00202}\mbox{\hyperlink{tm4c123gh6pm_8h_a7022b70050a4f97658dce0aad02d0db1}{00202}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AFSEL\_R      (*((volatile uint32\_t *)0x40005420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00203}\mbox{\hyperlink{tm4c123gh6pm_8h_a2aae00140fbd711a59384a6471185221}{00203}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DR2R\_R       (*((volatile uint32\_t *)0x40005500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00204}\mbox{\hyperlink{tm4c123gh6pm_8h_a224dc97b5d3b2f085bb2ed9205d27138}{00204}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DR4R\_R       (*((volatile uint32\_t *)0x40005504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00205}\mbox{\hyperlink{tm4c123gh6pm_8h_abd6ffdef6117b255af8e2286b334cc69}{00205}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DR8R\_R       (*((volatile uint32\_t *)0x40005508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00206}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e276d326aaff3b009a4fb5c33293998}{00206}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_ODR\_R        (*((volatile uint32\_t *)0x4000550C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00207}\mbox{\hyperlink{tm4c123gh6pm_8h_abfcd28903e52c694028b0359a00f22fb}{00207}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_PUR\_R        (*((volatile uint32\_t *)0x40005510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00208}\mbox{\hyperlink{tm4c123gh6pm_8h_a23167c5334c9f71947da1a234b2f2950}{00208}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_PDR\_R        (*((volatile uint32\_t *)0x40005514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00209}\mbox{\hyperlink{tm4c123gh6pm_8h_aad6578121556603b7decda150d543962}{00209}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_SLR\_R        (*((volatile uint32\_t *)0x40005518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00210}\mbox{\hyperlink{tm4c123gh6pm_8h_abcfeaa888e77b65fe7d8f24151a8e54e}{00210}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DEN\_R        (*((volatile uint32\_t *)0x4000551C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00211}\mbox{\hyperlink{tm4c123gh6pm_8h_afd3c385f1c3122e84bb1695e7bd492c6}{00211}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_LOCK\_R       (*((volatile uint32\_t *)0x40005520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00212}\mbox{\hyperlink{tm4c123gh6pm_8h_a34c7bab0210a3ba8128547736c727969}{00212}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_CR\_R         (*((volatile uint32\_t *)0x40005524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00213}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a502a5576e3339072d2163a26ddbf47}{00213}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AMSEL\_R      (*((volatile uint32\_t *)0x40005528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00214}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3541a70b084dde10fc09023c35d0fb6}{00214}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_PCTL\_R       (*((volatile uint32\_t *)0x4000552C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00215}\mbox{\hyperlink{tm4c123gh6pm_8h_a712e67bc7bc409eeabc7b9263db677bd}{00215}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_ADCCTL\_R     (*((volatile uint32\_t *)0x40005530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00216}\mbox{\hyperlink{tm4c123gh6pm_8h_a43913fdeb19504a63badcaf2b90cd3ea}{00216}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_DMACTL\_R     (*((volatile uint32\_t *)0x40005534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00217}00217 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00218}00218 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00219}00219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00220}00220 \textcolor{comment}{// GPIO registers (PORTC)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00221}00221 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00222}00222 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00223}\mbox{\hyperlink{tm4c123gh6pm_8h_a798ba6b1379bb2d9298ee0784a78c293}{00223}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40006000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00224}\mbox{\hyperlink{tm4c123gh6pm_8h_ab20e9dbaab2cc772e0e2e99aed648746}{00224}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DATA\_R       (*((volatile uint32\_t *)0x400063FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00225}\mbox{\hyperlink{tm4c123gh6pm_8h_a50980c05ef7be04c5149fa577aadad1c}{00225}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DIR\_R        (*((volatile uint32\_t *)0x40006400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00226}\mbox{\hyperlink{tm4c123gh6pm_8h_a33eccba4e9d64b7f752b07aab1cffbf0}{00226}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_IS\_R         (*((volatile uint32\_t *)0x40006404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00227}\mbox{\hyperlink{tm4c123gh6pm_8h_a31e036e160db045e0706a8ef690e6aac}{00227}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_IBE\_R        (*((volatile uint32\_t *)0x40006408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00228}\mbox{\hyperlink{tm4c123gh6pm_8h_a17f5e2279a0f2cbaa5b25b3003d49ab5}{00228}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_IEV\_R        (*((volatile uint32\_t *)0x4000640C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00229}\mbox{\hyperlink{tm4c123gh6pm_8h_abaff544aafda1fb1a3eb3676a83be697}{00229}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_IM\_R         (*((volatile uint32\_t *)0x40006410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00230}\mbox{\hyperlink{tm4c123gh6pm_8h_a92f9342ac6905390191fe9ec1efd7c35}{00230}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_RIS\_R        (*((volatile uint32\_t *)0x40006414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00231}\mbox{\hyperlink{tm4c123gh6pm_8h_a065131eff8db20748b4af5191d444f36}{00231}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_MIS\_R        (*((volatile uint32\_t *)0x40006418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00232}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fb2716cb88231623b019fc35fc717ee}{00232}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_ICR\_R        (*((volatile uint32\_t *)0x4000641C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00233}\mbox{\hyperlink{tm4c123gh6pm_8h_aebd31e6e018dfc5697d0bdfccfeb7c91}{00233}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AFSEL\_R      (*((volatile uint32\_t *)0x40006420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00234}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b73c39f361c6b0fc54e902e3b22ac34}{00234}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DR2R\_R       (*((volatile uint32\_t *)0x40006500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00235}\mbox{\hyperlink{tm4c123gh6pm_8h_a2dc90e847fbb77c39dd0d7a71289499f}{00235}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DR4R\_R       (*((volatile uint32\_t *)0x40006504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00236}\mbox{\hyperlink{tm4c123gh6pm_8h_a1969a1a6657ec4280b38b434d9e9c8cc}{00236}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DR8R\_R       (*((volatile uint32\_t *)0x40006508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00237}\mbox{\hyperlink{tm4c123gh6pm_8h_af64ac72b5febc49936749fcb210e0fdd}{00237}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_ODR\_R        (*((volatile uint32\_t *)0x4000650C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00238}\mbox{\hyperlink{tm4c123gh6pm_8h_aeaef21d498b81a75664998bb184adf04}{00238}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_PUR\_R        (*((volatile uint32\_t *)0x40006510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00239}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9c16e0c069199abee859b72028d4a59}{00239}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_PDR\_R        (*((volatile uint32\_t *)0x40006514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00240}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fa3a15f92ec0eae95cbfcf7d8b41a99}{00240}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_SLR\_R        (*((volatile uint32\_t *)0x40006518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00241}\mbox{\hyperlink{tm4c123gh6pm_8h_ac13fd6d5ec4afe4147b3458f9b82b929}{00241}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DEN\_R        (*((volatile uint32\_t *)0x4000651C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00242}\mbox{\hyperlink{tm4c123gh6pm_8h_a0dc013d79782d8e4c2764aa868230eda}{00242}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_LOCK\_R       (*((volatile uint32\_t *)0x40006520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00243}\mbox{\hyperlink{tm4c123gh6pm_8h_a02ece7b0366aa8f64a8d56bb22973358}{00243}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_CR\_R         (*((volatile uint32\_t *)0x40006524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00244}\mbox{\hyperlink{tm4c123gh6pm_8h_aebbdbe375f50f7bdcee844b9f8b9388c}{00244}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AMSEL\_R      (*((volatile uint32\_t *)0x40006528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00245}\mbox{\hyperlink{tm4c123gh6pm_8h_a039bb93eb3dfed63d1a6299a12ccd235}{00245}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_PCTL\_R       (*((volatile uint32\_t *)0x4000652C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00246}\mbox{\hyperlink{tm4c123gh6pm_8h_a40bb4b7f37f2422f737464e03c3a8982}{00246}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_ADCCTL\_R     (*((volatile uint32\_t *)0x40006530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00247}\mbox{\hyperlink{tm4c123gh6pm_8h_a80fe2113e3177bc0373afa9c7aee8ae2}{00247}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_DMACTL\_R     (*((volatile uint32\_t *)0x40006534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00248}00248 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00249}00249 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00250}00250 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00251}00251 \textcolor{comment}{// GPIO registers (PORTD)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00252}00252 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00253}00253 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00254}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4ccfddf40588ab8dcb8924babd79527}{00254}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40007000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00255}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0d3399a138102ee061bca7015c266c1}{00255}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DATA\_R       (*((volatile uint32\_t *)0x400073FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00256}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d6b3cdd74974a77f72f48b850350734}{00256}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DIR\_R        (*((volatile uint32\_t *)0x40007400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00257}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b4b43364c49edb08cfba65e0b140bd9}{00257}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_IS\_R         (*((volatile uint32\_t *)0x40007404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00258}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d77cb6ec1cc67a6db490c7264530b32}{00258}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_IBE\_R        (*((volatile uint32\_t *)0x40007408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00259}\mbox{\hyperlink{tm4c123gh6pm_8h_ac37caf4b4a81e4cf9d576e18c1c61296}{00259}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_IEV\_R        (*((volatile uint32\_t *)0x4000740C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00260}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d2ed74e9fbca881c2e96a3076e63732}{00260}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_IM\_R         (*((volatile uint32\_t *)0x40007410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00261}\mbox{\hyperlink{tm4c123gh6pm_8h_afb6da64ad4cee5f6fb5258e2710509fa}{00261}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_RIS\_R        (*((volatile uint32\_t *)0x40007414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00262}\mbox{\hyperlink{tm4c123gh6pm_8h_a93d1dc4c03f03efed80a541d2544e165}{00262}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_MIS\_R        (*((volatile uint32\_t *)0x40007418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00263}\mbox{\hyperlink{tm4c123gh6pm_8h_ae19e344d7e4dfa991f699685da0cfc65}{00263}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_ICR\_R        (*((volatile uint32\_t *)0x4000741C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00264}\mbox{\hyperlink{tm4c123gh6pm_8h_a97eeedd60368782e6374a99071b00779}{00264}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AFSEL\_R      (*((volatile uint32\_t *)0x40007420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00265}\mbox{\hyperlink{tm4c123gh6pm_8h_aca6a0f8d8028c629fad2b379c2ae651a}{00265}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DR2R\_R       (*((volatile uint32\_t *)0x40007500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00266}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8026287b1c6a0f47cf5497357281525}{00266}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DR4R\_R       (*((volatile uint32\_t *)0x40007504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00267}\mbox{\hyperlink{tm4c123gh6pm_8h_a05ec8b15d8a6aa287724f1573f8126f5}{00267}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DR8R\_R       (*((volatile uint32\_t *)0x40007508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00268}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b4953fa28d41e3442001c64c90abf95}{00268}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_ODR\_R        (*((volatile uint32\_t *)0x4000750C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00269}\mbox{\hyperlink{tm4c123gh6pm_8h_acf4706f2b9ef14286e79c21ead4734c7}{00269}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_PUR\_R        (*((volatile uint32\_t *)0x40007510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00270}\mbox{\hyperlink{tm4c123gh6pm_8h_a19a116ac60c7c20221cb19360181bbd7}{00270}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_PDR\_R        (*((volatile uint32\_t *)0x40007514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00271}\mbox{\hyperlink{tm4c123gh6pm_8h_a25990af8e360f97d9039ad6b20072910}{00271}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_SLR\_R        (*((volatile uint32\_t *)0x40007518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00272}\mbox{\hyperlink{tm4c123gh6pm_8h_a37a81aa284c08f621656d5a3375dd42e}{00272}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DEN\_R        (*((volatile uint32\_t *)0x4000751C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00273}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b56aac6d49c15704f5b9ebc8750a1a4}{00273}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_LOCK\_R       (*((volatile uint32\_t *)0x40007520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00274}\mbox{\hyperlink{tm4c123gh6pm_8h_a92b46ca3cdd353e4c93d2fdb364fa47c}{00274}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_CR\_R         (*((volatile uint32\_t *)0x40007524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00275}\mbox{\hyperlink{tm4c123gh6pm_8h_a405d017e972db8371ab51129aa17c0b1}{00275}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AMSEL\_R      (*((volatile uint32\_t *)0x40007528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00276}\mbox{\hyperlink{tm4c123gh6pm_8h_a9632c3e19b49afe8ce5f8d10c8a45e6e}{00276}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_PCTL\_R       (*((volatile uint32\_t *)0x4000752C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00277}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa49f23068e1ac5be157417438b862ee}{00277}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_ADCCTL\_R     (*((volatile uint32\_t *)0x40007530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00278}\mbox{\hyperlink{tm4c123gh6pm_8h_a273b31ad78ce6687586de314c65cff24}{00278}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_DMACTL\_R     (*((volatile uint32\_t *)0x40007534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00279}00279 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00280}00280 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00281}00281 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00282}00282 \textcolor{comment}{// SSI registers (SSI0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00283}00283 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00284}00284 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00285}\mbox{\hyperlink{tm4c123gh6pm_8h_a37e8a93da47e45a642ca63b0909791c6}{00285}} \textcolor{preprocessor}{\#define SSI0\_CR0\_R              (*((volatile uint32\_t *)0x40008000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00286}\mbox{\hyperlink{tm4c123gh6pm_8h_acd9e4a49690496b43c90352335910f65}{00286}} \textcolor{preprocessor}{\#define SSI0\_CR1\_R              (*((volatile uint32\_t *)0x40008004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00287}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ee80f5c5299bc332d7d7e015420141d}{00287}} \textcolor{preprocessor}{\#define SSI0\_DR\_R               (*((volatile uint32\_t *)0x40008008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00288}\mbox{\hyperlink{tm4c123gh6pm_8h_abcd1aa286b4377d15e60459098178a11}{00288}} \textcolor{preprocessor}{\#define SSI0\_SR\_R               (*((volatile uint32\_t *)0x4000800C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00289}\mbox{\hyperlink{tm4c123gh6pm_8h_a62abcca590ab9b26ddc81a75e3198156}{00289}} \textcolor{preprocessor}{\#define SSI0\_CPSR\_R             (*((volatile uint32\_t *)0x40008010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00290}\mbox{\hyperlink{tm4c123gh6pm_8h_a25b7fa5a2d5d0fe13cd827dfa3025852}{00290}} \textcolor{preprocessor}{\#define SSI0\_IM\_R               (*((volatile uint32\_t *)0x40008014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00291}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4234b23309f8979ff4acb30d07edac7}{00291}} \textcolor{preprocessor}{\#define SSI0\_RIS\_R              (*((volatile uint32\_t *)0x40008018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00292}\mbox{\hyperlink{tm4c123gh6pm_8h_a2839ab205e81812195adb0285a813fd3}{00292}} \textcolor{preprocessor}{\#define SSI0\_MIS\_R              (*((volatile uint32\_t *)0x4000801C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00293}\mbox{\hyperlink{tm4c123gh6pm_8h_a0eae4d5a9c23dffbb458f2528c947ace}{00293}} \textcolor{preprocessor}{\#define SSI0\_ICR\_R              (*((volatile uint32\_t *)0x40008020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00294}\mbox{\hyperlink{tm4c123gh6pm_8h_ab46023b0c29bc5ce63aca947ced57bce}{00294}} \textcolor{preprocessor}{\#define SSI0\_DMACTL\_R           (*((volatile uint32\_t *)0x40008024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00295}\mbox{\hyperlink{tm4c123gh6pm_8h_a322e9c2590de5efe88fe649126838edf}{00295}} \textcolor{preprocessor}{\#define SSI0\_CC\_R               (*((volatile uint32\_t *)0x40008FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00296}00296 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00297}00297 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00298}00298 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00299}00299 \textcolor{comment}{// SSI registers (SSI1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00300}00300 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00301}00301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00302}\mbox{\hyperlink{tm4c123gh6pm_8h_afe2adba8d8bf206e1ea45fd2e4ce2f70}{00302}} \textcolor{preprocessor}{\#define SSI1\_CR0\_R              (*((volatile uint32\_t *)0x40009000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00303}\mbox{\hyperlink{tm4c123gh6pm_8h_aa30cc3cc67bf2aa14f5670349e1954e0}{00303}} \textcolor{preprocessor}{\#define SSI1\_CR1\_R              (*((volatile uint32\_t *)0x40009004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00304}\mbox{\hyperlink{tm4c123gh6pm_8h_ae289dfbad40d8d445a26b2709eddcdfb}{00304}} \textcolor{preprocessor}{\#define SSI1\_DR\_R               (*((volatile uint32\_t *)0x40009008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00305}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9e063ee9ee7a44f3201ea316d3e6e5d}{00305}} \textcolor{preprocessor}{\#define SSI1\_SR\_R               (*((volatile uint32\_t *)0x4000900C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00306}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bdf589e605dfb910f671bc08a5cdcdb}{00306}} \textcolor{preprocessor}{\#define SSI1\_CPSR\_R             (*((volatile uint32\_t *)0x40009010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00307}\mbox{\hyperlink{tm4c123gh6pm_8h_aecfc6eb117f470a0b1739b2ca46527a3}{00307}} \textcolor{preprocessor}{\#define SSI1\_IM\_R               (*((volatile uint32\_t *)0x40009014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00308}\mbox{\hyperlink{tm4c123gh6pm_8h_acd362feee6104b7c594640cc92146c04}{00308}} \textcolor{preprocessor}{\#define SSI1\_RIS\_R              (*((volatile uint32\_t *)0x40009018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00309}\mbox{\hyperlink{tm4c123gh6pm_8h_af3b6c2cbb331f52216b9dd57dac5d6bc}{00309}} \textcolor{preprocessor}{\#define SSI1\_MIS\_R              (*((volatile uint32\_t *)0x4000901C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00310}\mbox{\hyperlink{tm4c123gh6pm_8h_a582b737442dca36dc8c9151bab47f892}{00310}} \textcolor{preprocessor}{\#define SSI1\_ICR\_R              (*((volatile uint32\_t *)0x40009020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00311}\mbox{\hyperlink{tm4c123gh6pm_8h_aba19886b743c45fb0b41329a0c411e0c}{00311}} \textcolor{preprocessor}{\#define SSI1\_DMACTL\_R           (*((volatile uint32\_t *)0x40009024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00312}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a209d9d3249b498823e799d8686e639}{00312}} \textcolor{preprocessor}{\#define SSI1\_CC\_R               (*((volatile uint32\_t *)0x40009FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00313}00313 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00314}00314 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00315}00315 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00316}00316 \textcolor{comment}{// SSI registers (SSI2)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00317}00317 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00318}00318 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00319}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d9f0aa1cb0632c50416463e15aed835}{00319}} \textcolor{preprocessor}{\#define SSI2\_CR0\_R              (*((volatile uint32\_t *)0x4000A000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00320}\mbox{\hyperlink{tm4c123gh6pm_8h_a836ad30dd9466c096989d22cced06ce4}{00320}} \textcolor{preprocessor}{\#define SSI2\_CR1\_R              (*((volatile uint32\_t *)0x4000A004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00321}\mbox{\hyperlink{tm4c123gh6pm_8h_a54d1f42e64e9e813f91fb70283158d27}{00321}} \textcolor{preprocessor}{\#define SSI2\_DR\_R               (*((volatile uint32\_t *)0x4000A008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00322}\mbox{\hyperlink{tm4c123gh6pm_8h_af4663d60fb69b0f5bde3398294f88792}{00322}} \textcolor{preprocessor}{\#define SSI2\_SR\_R               (*((volatile uint32\_t *)0x4000A00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00323}\mbox{\hyperlink{tm4c123gh6pm_8h_a485473c9b5ab38de2bc8c00d43979587}{00323}} \textcolor{preprocessor}{\#define SSI2\_CPSR\_R             (*((volatile uint32\_t *)0x4000A010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00324}\mbox{\hyperlink{tm4c123gh6pm_8h_a3285268feaf0ccccd585b9321cfd878c}{00324}} \textcolor{preprocessor}{\#define SSI2\_IM\_R               (*((volatile uint32\_t *)0x4000A014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00325}\mbox{\hyperlink{tm4c123gh6pm_8h_af8495aa6711b1360b7ff42005bb3eae4}{00325}} \textcolor{preprocessor}{\#define SSI2\_RIS\_R              (*((volatile uint32\_t *)0x4000A018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00326}\mbox{\hyperlink{tm4c123gh6pm_8h_aff25b07af00121fc80c314cc22c149fe}{00326}} \textcolor{preprocessor}{\#define SSI2\_MIS\_R              (*((volatile uint32\_t *)0x4000A01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00327}\mbox{\hyperlink{tm4c123gh6pm_8h_a285af3e79efe21af7ee9714a4a8471cc}{00327}} \textcolor{preprocessor}{\#define SSI2\_ICR\_R              (*((volatile uint32\_t *)0x4000A020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00328}\mbox{\hyperlink{tm4c123gh6pm_8h_a336469e731dab129ce87cc9d33de8d51}{00328}} \textcolor{preprocessor}{\#define SSI2\_DMACTL\_R           (*((volatile uint32\_t *)0x4000A024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00329}\mbox{\hyperlink{tm4c123gh6pm_8h_aff49c34ca230817810d37c55a04e1066}{00329}} \textcolor{preprocessor}{\#define SSI2\_CC\_R               (*((volatile uint32\_t *)0x4000AFC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00330}00330 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00331}00331 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00332}00332 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00333}00333 \textcolor{comment}{// SSI registers (SSI3)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00334}00334 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00335}00335 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00336}\mbox{\hyperlink{tm4c123gh6pm_8h_a016ce5bc18a99d229a7b7995fb7735bd}{00336}} \textcolor{preprocessor}{\#define SSI3\_CR0\_R              (*((volatile uint32\_t *)0x4000B000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00337}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5227be0f9bb4cbe01a3ae3e79cc3d06}{00337}} \textcolor{preprocessor}{\#define SSI3\_CR1\_R              (*((volatile uint32\_t *)0x4000B004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00338}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9e46567c37cbf5cafafcdfbc2ba2c1e}{00338}} \textcolor{preprocessor}{\#define SSI3\_DR\_R               (*((volatile uint32\_t *)0x4000B008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00339}\mbox{\hyperlink{tm4c123gh6pm_8h_a249161bb80be3913b8cf68a07d2a8db0}{00339}} \textcolor{preprocessor}{\#define SSI3\_SR\_R               (*((volatile uint32\_t *)0x4000B00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00340}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c580122ab1db8dee1e3667d90376a78}{00340}} \textcolor{preprocessor}{\#define SSI3\_CPSR\_R             (*((volatile uint32\_t *)0x4000B010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00341}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6dfc8650c568235c205fd646087b560}{00341}} \textcolor{preprocessor}{\#define SSI3\_IM\_R               (*((volatile uint32\_t *)0x4000B014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00342}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ee7423ac51fd03e59f30bc536c2e709}{00342}} \textcolor{preprocessor}{\#define SSI3\_RIS\_R              (*((volatile uint32\_t *)0x4000B018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00343}\mbox{\hyperlink{tm4c123gh6pm_8h_a5697df01b1f2eb5c45de27e035aea5d4}{00343}} \textcolor{preprocessor}{\#define SSI3\_MIS\_R              (*((volatile uint32\_t *)0x4000B01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00344}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9ca3a5d850ddfc1816abdecdcab5f74}{00344}} \textcolor{preprocessor}{\#define SSI3\_ICR\_R              (*((volatile uint32\_t *)0x4000B020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00345}\mbox{\hyperlink{tm4c123gh6pm_8h_ac35d1089bb6f0fe945984d97452ffd16}{00345}} \textcolor{preprocessor}{\#define SSI3\_DMACTL\_R           (*((volatile uint32\_t *)0x4000B024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00346}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ed8e588b817debf436f2d394b385244}{00346}} \textcolor{preprocessor}{\#define SSI3\_CC\_R               (*((volatile uint32\_t *)0x4000BFC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00347}00347 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00348}00348 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00349}00349 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00350}00350 \textcolor{comment}{// UART registers (UART0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00351}00351 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00352}00352 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00353}\mbox{\hyperlink{tm4c123gh6pm_8h_a790578e9f5f0a737207fb693978e557d}{00353}} \textcolor{preprocessor}{\#define UART0\_DR\_R              (*((volatile uint32\_t *)0x4000C000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00354}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d85cebe47a5e7dc1c4992536d1498aa}{00354}} \textcolor{preprocessor}{\#define UART0\_RSR\_R             (*((volatile uint32\_t *)0x4000C004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00355}\mbox{\hyperlink{tm4c123gh6pm_8h_a299ebd26b9346599fdf71e5aa3806b16}{00355}} \textcolor{preprocessor}{\#define UART0\_ECR\_R             (*((volatile uint32\_t *)0x4000C004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00356}\mbox{\hyperlink{tm4c123gh6pm_8h_ae738100d51303b557a9547805432a1c5}{00356}} \textcolor{preprocessor}{\#define UART0\_FR\_R              (*((volatile uint32\_t *)0x4000C018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00357}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2847f69c2202fc273d496ee5ad0726b}{00357}} \textcolor{preprocessor}{\#define UART0\_ILPR\_R            (*((volatile uint32\_t *)0x4000C020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00358}\mbox{\hyperlink{tm4c123gh6pm_8h_ae16c9fb116fb143bda75e5389325ebbe}{00358}} \textcolor{preprocessor}{\#define UART0\_IBRD\_R            (*((volatile uint32\_t *)0x4000C024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00359}\mbox{\hyperlink{tm4c123gh6pm_8h_a4dd10db3d1bd613f3d8bbf86cc534937}{00359}} \textcolor{preprocessor}{\#define UART0\_FBRD\_R            (*((volatile uint32\_t *)0x4000C028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00360}\mbox{\hyperlink{tm4c123gh6pm_8h_acb65c4d58de72b98b81b1358f88d8f62}{00360}} \textcolor{preprocessor}{\#define UART0\_LCRH\_R            (*((volatile uint32\_t *)0x4000C02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00361}\mbox{\hyperlink{tm4c123gh6pm_8h_a325cfd8c0c88771955a886d92127372b}{00361}} \textcolor{preprocessor}{\#define UART0\_CTL\_R             (*((volatile uint32\_t *)0x4000C030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00362}\mbox{\hyperlink{tm4c123gh6pm_8h_a695e6a7a75019012f46e99b4ee9fbb91}{00362}} \textcolor{preprocessor}{\#define UART0\_IFLS\_R            (*((volatile uint32\_t *)0x4000C034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00363}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2d0a1142fb2005e44f21dc0704e17ac}{00363}} \textcolor{preprocessor}{\#define UART0\_IM\_R              (*((volatile uint32\_t *)0x4000C038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00364}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d6bdb1353b6b9ee808811af2dd1a3e7}{00364}} \textcolor{preprocessor}{\#define UART0\_RIS\_R             (*((volatile uint32\_t *)0x4000C03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00365}\mbox{\hyperlink{tm4c123gh6pm_8h_a92e7c42254ef08ad2320b2a879961a65}{00365}} \textcolor{preprocessor}{\#define UART0\_MIS\_R             (*((volatile uint32\_t *)0x4000C040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00366}\mbox{\hyperlink{tm4c123gh6pm_8h_a10640b112c27db38978399adb2dbe5ef}{00366}} \textcolor{preprocessor}{\#define UART0\_ICR\_R             (*((volatile uint32\_t *)0x4000C044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00367}\mbox{\hyperlink{tm4c123gh6pm_8h_ac00e5e46d103960ea6145a9411ca34cb}{00367}} \textcolor{preprocessor}{\#define UART0\_DMACTL\_R          (*((volatile uint32\_t *)0x4000C048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00368}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7d7f81823eba05108c711ca44e2a7e9}{00368}} \textcolor{preprocessor}{\#define UART0\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000C0A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00369}\mbox{\hyperlink{tm4c123gh6pm_8h_a71be5b104e96f5ed6cd963cc8786da1c}{00369}} \textcolor{preprocessor}{\#define UART0\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000C0A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00370}\mbox{\hyperlink{tm4c123gh6pm_8h_a8415c87a9c283e58874b96a86edcd61d}{00370}} \textcolor{preprocessor}{\#define UART0\_PP\_R              (*((volatile uint32\_t *)0x4000CFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00371}\mbox{\hyperlink{tm4c123gh6pm_8h_adedc541d594d4b9191b2cc9b064b8922}{00371}} \textcolor{preprocessor}{\#define UART0\_CC\_R              (*((volatile uint32\_t *)0x4000CFC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00372}00372 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00373}00373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00374}00374 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00375}00375 \textcolor{comment}{// UART registers (UART1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00376}00376 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00377}00377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00378}\mbox{\hyperlink{tm4c123gh6pm_8h_adafb8ccff5dd20ae22dea6e19899f583}{00378}} \textcolor{preprocessor}{\#define UART1\_DR\_R              (*((volatile uint32\_t *)0x4000D000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00379}\mbox{\hyperlink{tm4c123gh6pm_8h_a92126b6fc33b71660eb881032b74c1f1}{00379}} \textcolor{preprocessor}{\#define UART1\_RSR\_R             (*((volatile uint32\_t *)0x4000D004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00380}\mbox{\hyperlink{tm4c123gh6pm_8h_a98a3a8d6e1098fe75f321a782ac9f690}{00380}} \textcolor{preprocessor}{\#define UART1\_ECR\_R             (*((volatile uint32\_t *)0x4000D004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00381}\mbox{\hyperlink{tm4c123gh6pm_8h_af4e88cb7e1542cf3ae483ce30bf5c594}{00381}} \textcolor{preprocessor}{\#define UART1\_FR\_R              (*((volatile uint32\_t *)0x4000D018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00382}\mbox{\hyperlink{tm4c123gh6pm_8h_a407872eb2c37e463c1e18a278b3e6118}{00382}} \textcolor{preprocessor}{\#define UART1\_ILPR\_R            (*((volatile uint32\_t *)0x4000D020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00383}\mbox{\hyperlink{tm4c123gh6pm_8h_abba599d2019af5bf654bed2fab6a229a}{00383}} \textcolor{preprocessor}{\#define UART1\_IBRD\_R            (*((volatile uint32\_t *)0x4000D024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00384}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9eb10c572287ddb7c038c4d8c6dc821}{00384}} \textcolor{preprocessor}{\#define UART1\_FBRD\_R            (*((volatile uint32\_t *)0x4000D028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00385}\mbox{\hyperlink{tm4c123gh6pm_8h_a29c4846edfb7a32f1134e7474edb570a}{00385}} \textcolor{preprocessor}{\#define UART1\_LCRH\_R            (*((volatile uint32\_t *)0x4000D02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00386}\mbox{\hyperlink{tm4c123gh6pm_8h_a1be96d94ab720a638744c54654bf5829}{00386}} \textcolor{preprocessor}{\#define UART1\_CTL\_R             (*((volatile uint32\_t *)0x4000D030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00387}\mbox{\hyperlink{tm4c123gh6pm_8h_a61576c9c161312edfea697201aefc186}{00387}} \textcolor{preprocessor}{\#define UART1\_IFLS\_R            (*((volatile uint32\_t *)0x4000D034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00388}\mbox{\hyperlink{tm4c123gh6pm_8h_ab065808604e4e7c1dd84f3533c04afe7}{00388}} \textcolor{preprocessor}{\#define UART1\_IM\_R              (*((volatile uint32\_t *)0x4000D038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00389}\mbox{\hyperlink{tm4c123gh6pm_8h_aae8f97620898a1dbbeb4645a2bd802ce}{00389}} \textcolor{preprocessor}{\#define UART1\_RIS\_R             (*((volatile uint32\_t *)0x4000D03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00390}\mbox{\hyperlink{tm4c123gh6pm_8h_a22945f4710ec4e3be53405d020638042}{00390}} \textcolor{preprocessor}{\#define UART1\_MIS\_R             (*((volatile uint32\_t *)0x4000D040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00391}\mbox{\hyperlink{tm4c123gh6pm_8h_a660e8cf9e6ece816ae413f884486825d}{00391}} \textcolor{preprocessor}{\#define UART1\_ICR\_R             (*((volatile uint32\_t *)0x4000D044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00392}\mbox{\hyperlink{tm4c123gh6pm_8h_a25fe6072aabb84d2286f85541e6962fb}{00392}} \textcolor{preprocessor}{\#define UART1\_DMACTL\_R          (*((volatile uint32\_t *)0x4000D048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00393}\mbox{\hyperlink{tm4c123gh6pm_8h_a7520fa17e597a57422c30edd0a620044}{00393}} \textcolor{preprocessor}{\#define UART1\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000D0A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00394}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8f51e8128f21f5bbc2aea2d3d898fe1}{00394}} \textcolor{preprocessor}{\#define UART1\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000D0A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00395}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6e89bc7a402f4efe1691037d721579d}{00395}} \textcolor{preprocessor}{\#define UART1\_PP\_R              (*((volatile uint32\_t *)0x4000DFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00396}\mbox{\hyperlink{tm4c123gh6pm_8h_ada02b8bacaa4c12e3996683869300ffe}{00396}} \textcolor{preprocessor}{\#define UART1\_CC\_R              (*((volatile uint32\_t *)0x4000DFC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00397}00397 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00398}00398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00399}00399 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00400}00400 \textcolor{comment}{// UART registers (UART2)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00401}00401 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00402}00402 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00403}\mbox{\hyperlink{tm4c123gh6pm_8h_ab06006171cb02f784fbcf659438b3764}{00403}} \textcolor{preprocessor}{\#define UART2\_DR\_R              (*((volatile uint32\_t *)0x4000E000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00404}\mbox{\hyperlink{tm4c123gh6pm_8h_a74bfef90ba0c926dfae7b6345400eb72}{00404}} \textcolor{preprocessor}{\#define UART2\_RSR\_R             (*((volatile uint32\_t *)0x4000E004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00405}\mbox{\hyperlink{tm4c123gh6pm_8h_a001bd7d0a6720b4ea4fd5661fc23559d}{00405}} \textcolor{preprocessor}{\#define UART2\_ECR\_R             (*((volatile uint32\_t *)0x4000E004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00406}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b3ba1b1a2f7a477799fd6769d384aef}{00406}} \textcolor{preprocessor}{\#define UART2\_FR\_R              (*((volatile uint32\_t *)0x4000E018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00407}\mbox{\hyperlink{tm4c123gh6pm_8h_ab656813bae668be8ed9cd62a3826aaf5}{00407}} \textcolor{preprocessor}{\#define UART2\_ILPR\_R            (*((volatile uint32\_t *)0x4000E020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00408}\mbox{\hyperlink{tm4c123gh6pm_8h_acb80a5f30c70ad8a209b0a54db792b3f}{00408}} \textcolor{preprocessor}{\#define UART2\_IBRD\_R            (*((volatile uint32\_t *)0x4000E024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00409}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e3056ec63f1566e01c3566ee1cc9354}{00409}} \textcolor{preprocessor}{\#define UART2\_FBRD\_R            (*((volatile uint32\_t *)0x4000E028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00410}\mbox{\hyperlink{tm4c123gh6pm_8h_a3783038d34ef9b0f220fbd97bafe5886}{00410}} \textcolor{preprocessor}{\#define UART2\_LCRH\_R            (*((volatile uint32\_t *)0x4000E02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00411}\mbox{\hyperlink{tm4c123gh6pm_8h_ac820c71c788e54750da75e5cdb5d335c}{00411}} \textcolor{preprocessor}{\#define UART2\_CTL\_R             (*((volatile uint32\_t *)0x4000E030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00412}\mbox{\hyperlink{tm4c123gh6pm_8h_ade01338122a05cc241d70aef6074cac8}{00412}} \textcolor{preprocessor}{\#define UART2\_IFLS\_R            (*((volatile uint32\_t *)0x4000E034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00413}\mbox{\hyperlink{tm4c123gh6pm_8h_a800110369b6166b1f3bd557d07e72e37}{00413}} \textcolor{preprocessor}{\#define UART2\_IM\_R              (*((volatile uint32\_t *)0x4000E038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00414}\mbox{\hyperlink{tm4c123gh6pm_8h_a07caf5bd79ded30034fddc1911129f94}{00414}} \textcolor{preprocessor}{\#define UART2\_RIS\_R             (*((volatile uint32\_t *)0x4000E03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00415}\mbox{\hyperlink{tm4c123gh6pm_8h_a89e27eda398af89d27b6ef89c3d61926}{00415}} \textcolor{preprocessor}{\#define UART2\_MIS\_R             (*((volatile uint32\_t *)0x4000E040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00416}\mbox{\hyperlink{tm4c123gh6pm_8h_a605e70756ba1f0d0041382c2a467e049}{00416}} \textcolor{preprocessor}{\#define UART2\_ICR\_R             (*((volatile uint32\_t *)0x4000E044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00417}\mbox{\hyperlink{tm4c123gh6pm_8h_ab096fe706631dc1572578fd818d4d695}{00417}} \textcolor{preprocessor}{\#define UART2\_DMACTL\_R          (*((volatile uint32\_t *)0x4000E048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00418}\mbox{\hyperlink{tm4c123gh6pm_8h_a673940d4adeaa1e1204e026b70385386}{00418}} \textcolor{preprocessor}{\#define UART2\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000E0A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00419}\mbox{\hyperlink{tm4c123gh6pm_8h_a37359d3f66c71d03c8c614c3d37508a8}{00419}} \textcolor{preprocessor}{\#define UART2\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000E0A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00420}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6f9ab08b3dff180b6c9450114c54fec}{00420}} \textcolor{preprocessor}{\#define UART2\_PP\_R              (*((volatile uint32\_t *)0x4000EFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00421}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6117d4e40b14c371636d5b5e689b8f4}{00421}} \textcolor{preprocessor}{\#define UART2\_CC\_R              (*((volatile uint32\_t *)0x4000EFC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00422}00422 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00423}00423 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00424}00424 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00425}00425 \textcolor{comment}{// UART registers (UART3)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00426}00426 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00427}00427 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00428}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a6a225d3fdb1af808681b1956d6181d}{00428}} \textcolor{preprocessor}{\#define UART3\_DR\_R              (*((volatile uint32\_t *)0x4000F000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00429}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1504f2991829b8d00b07eddf5ce9e92}{00429}} \textcolor{preprocessor}{\#define UART3\_RSR\_R             (*((volatile uint32\_t *)0x4000F004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00430}\mbox{\hyperlink{tm4c123gh6pm_8h_a342a7fd77c515fec2706464822e2c65e}{00430}} \textcolor{preprocessor}{\#define UART3\_ECR\_R             (*((volatile uint32\_t *)0x4000F004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00431}\mbox{\hyperlink{tm4c123gh6pm_8h_a76f2644898381e0e3e211241eec9d194}{00431}} \textcolor{preprocessor}{\#define UART3\_FR\_R              (*((volatile uint32\_t *)0x4000F018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00432}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a4bb7a55e2236f8e2ae3b97589807b4}{00432}} \textcolor{preprocessor}{\#define UART3\_ILPR\_R            (*((volatile uint32\_t *)0x4000F020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00433}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b18077ec3e9eb370276270a68895cbc}{00433}} \textcolor{preprocessor}{\#define UART3\_IBRD\_R            (*((volatile uint32\_t *)0x4000F024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00434}\mbox{\hyperlink{tm4c123gh6pm_8h_afa5e8ebf789182a15c644168591a6e66}{00434}} \textcolor{preprocessor}{\#define UART3\_FBRD\_R            (*((volatile uint32\_t *)0x4000F028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00435}\mbox{\hyperlink{tm4c123gh6pm_8h_aa562e6a2b7bbf47f462b10527b646384}{00435}} \textcolor{preprocessor}{\#define UART3\_LCRH\_R            (*((volatile uint32\_t *)0x4000F02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00436}\mbox{\hyperlink{tm4c123gh6pm_8h_ad36d9fc19a21d466b99de183d3c86a7d}{00436}} \textcolor{preprocessor}{\#define UART3\_CTL\_R             (*((volatile uint32\_t *)0x4000F030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00437}\mbox{\hyperlink{tm4c123gh6pm_8h_a7762f480f342b5c1f79ccbf2bbbdc042}{00437}} \textcolor{preprocessor}{\#define UART3\_IFLS\_R            (*((volatile uint32\_t *)0x4000F034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00438}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b35d620f2e860f385422b0db3262d61}{00438}} \textcolor{preprocessor}{\#define UART3\_IM\_R              (*((volatile uint32\_t *)0x4000F038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00439}\mbox{\hyperlink{tm4c123gh6pm_8h_af2439efed85623a3478e5fd36cfff304}{00439}} \textcolor{preprocessor}{\#define UART3\_RIS\_R             (*((volatile uint32\_t *)0x4000F03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00440}\mbox{\hyperlink{tm4c123gh6pm_8h_abda6c852218a89a258c86a7f28b0e1ba}{00440}} \textcolor{preprocessor}{\#define UART3\_MIS\_R             (*((volatile uint32\_t *)0x4000F040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00441}\mbox{\hyperlink{tm4c123gh6pm_8h_abc88582c271251353fcf733c5078d8e9}{00441}} \textcolor{preprocessor}{\#define UART3\_ICR\_R             (*((volatile uint32\_t *)0x4000F044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00442}\mbox{\hyperlink{tm4c123gh6pm_8h_abb3dfbc5d3bdda0b2c2f686b6bddc7b2}{00442}} \textcolor{preprocessor}{\#define UART3\_DMACTL\_R          (*((volatile uint32\_t *)0x4000F048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00443}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4bd8f504165af3f9143ab0dc83f6140}{00443}} \textcolor{preprocessor}{\#define UART3\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000F0A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00444}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b9adedc6ab1527ef1a1bee43c91ca47}{00444}} \textcolor{preprocessor}{\#define UART3\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000F0A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00445}\mbox{\hyperlink{tm4c123gh6pm_8h_af2a2a5f68c7389e152f5efc2c30f3161}{00445}} \textcolor{preprocessor}{\#define UART3\_PP\_R              (*((volatile uint32\_t *)0x4000FFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00446}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d8094644b26c4875683a68ab9241aee}{00446}} \textcolor{preprocessor}{\#define UART3\_CC\_R              (*((volatile uint32\_t *)0x4000FFC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00447}00447 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00448}00448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00449}00449 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00450}00450 \textcolor{comment}{// UART registers (UART4)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00451}00451 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00452}00452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00453}\mbox{\hyperlink{tm4c123gh6pm_8h_a9950e89765a3baaa42b0ba96cfee61f0}{00453}} \textcolor{preprocessor}{\#define UART4\_DR\_R              (*((volatile uint32\_t *)0x40010000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00454}\mbox{\hyperlink{tm4c123gh6pm_8h_af0d97e819e451a06e2e3d60e7c35260b}{00454}} \textcolor{preprocessor}{\#define UART4\_RSR\_R             (*((volatile uint32\_t *)0x40010004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00455}\mbox{\hyperlink{tm4c123gh6pm_8h_a6eccbb39ab384f89fca39ed1507cf146}{00455}} \textcolor{preprocessor}{\#define UART4\_ECR\_R             (*((volatile uint32\_t *)0x40010004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00456}\mbox{\hyperlink{tm4c123gh6pm_8h_aebaeb7bcd603b4ac196efeefff1a32f2}{00456}} \textcolor{preprocessor}{\#define UART4\_FR\_R              (*((volatile uint32\_t *)0x40010018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00457}\mbox{\hyperlink{tm4c123gh6pm_8h_a8353fa601317e7ec91cb4861d02dc418}{00457}} \textcolor{preprocessor}{\#define UART4\_ILPR\_R            (*((volatile uint32\_t *)0x40010020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00458}\mbox{\hyperlink{tm4c123gh6pm_8h_a998ac44c0b1d40e3ce07fa0e4c09b5db}{00458}} \textcolor{preprocessor}{\#define UART4\_IBRD\_R            (*((volatile uint32\_t *)0x40010024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00459}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ed699e9524f9d6b642c9671f12c26e3}{00459}} \textcolor{preprocessor}{\#define UART4\_FBRD\_R            (*((volatile uint32\_t *)0x40010028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00460}\mbox{\hyperlink{tm4c123gh6pm_8h_ad95a57f9700f5e9a4150b094efbac950}{00460}} \textcolor{preprocessor}{\#define UART4\_LCRH\_R            (*((volatile uint32\_t *)0x4001002C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00461}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e0c2685a20f72ed5b37de5e88239514}{00461}} \textcolor{preprocessor}{\#define UART4\_CTL\_R             (*((volatile uint32\_t *)0x40010030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00462}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c09859005bb3249f6e9b6cb3e6fe31c}{00462}} \textcolor{preprocessor}{\#define UART4\_IFLS\_R            (*((volatile uint32\_t *)0x40010034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00463}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c758b83a3f8af4e765c65549fcd5d86}{00463}} \textcolor{preprocessor}{\#define UART4\_IM\_R              (*((volatile uint32\_t *)0x40010038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00464}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a456770a950a52e9a803c36f099678b}{00464}} \textcolor{preprocessor}{\#define UART4\_RIS\_R             (*((volatile uint32\_t *)0x4001003C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00465}\mbox{\hyperlink{tm4c123gh6pm_8h_a4466db9b7fe9ed2e20dc390119a67b92}{00465}} \textcolor{preprocessor}{\#define UART4\_MIS\_R             (*((volatile uint32\_t *)0x40010040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00466}\mbox{\hyperlink{tm4c123gh6pm_8h_aca1a7c8a1152ed07f4ec0858d3ae01ff}{00466}} \textcolor{preprocessor}{\#define UART4\_ICR\_R             (*((volatile uint32\_t *)0x40010044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00467}\mbox{\hyperlink{tm4c123gh6pm_8h_ab63c825e2000387a945104074403c096}{00467}} \textcolor{preprocessor}{\#define UART4\_DMACTL\_R          (*((volatile uint32\_t *)0x40010048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00468}\mbox{\hyperlink{tm4c123gh6pm_8h_adfab84f5fb083360d985b505c7105a93}{00468}} \textcolor{preprocessor}{\#define UART4\_9BITADDR\_R        (*((volatile uint32\_t *)0x400100A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00469}\mbox{\hyperlink{tm4c123gh6pm_8h_a2806b292b1719df19ae1104907823dac}{00469}} \textcolor{preprocessor}{\#define UART4\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400100A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00470}\mbox{\hyperlink{tm4c123gh6pm_8h_a54623c06cea6dae22596d0f015ac8be1}{00470}} \textcolor{preprocessor}{\#define UART4\_PP\_R              (*((volatile uint32\_t *)0x40010FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00471}\mbox{\hyperlink{tm4c123gh6pm_8h_acb62a60d235138b0793c48615954cdaf}{00471}} \textcolor{preprocessor}{\#define UART4\_CC\_R              (*((volatile uint32\_t *)0x40010FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00472}00472 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00473}00473 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00474}00474 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00475}00475 \textcolor{comment}{// UART registers (UART5)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00476}00476 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00477}00477 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00478}\mbox{\hyperlink{tm4c123gh6pm_8h_a3929a106c87859f95429f36c956d28a2}{00478}} \textcolor{preprocessor}{\#define UART5\_DR\_R              (*((volatile uint32\_t *)0x40011000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00479}\mbox{\hyperlink{tm4c123gh6pm_8h_a71efccaf8db3343775dab199b65ee61d}{00479}} \textcolor{preprocessor}{\#define UART5\_RSR\_R             (*((volatile uint32\_t *)0x40011004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00480}\mbox{\hyperlink{tm4c123gh6pm_8h_ace964f3f891a351c676bd7f10219f179}{00480}} \textcolor{preprocessor}{\#define UART5\_ECR\_R             (*((volatile uint32\_t *)0x40011004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00481}\mbox{\hyperlink{tm4c123gh6pm_8h_adb885470efdee06c014fec2565efc79e}{00481}} \textcolor{preprocessor}{\#define UART5\_FR\_R              (*((volatile uint32\_t *)0x40011018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00482}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e0cb5fb0766e63c06323c991736531e}{00482}} \textcolor{preprocessor}{\#define UART5\_ILPR\_R            (*((volatile uint32\_t *)0x40011020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00483}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9bc24084804c9f30442e8e92c390ca0}{00483}} \textcolor{preprocessor}{\#define UART5\_IBRD\_R            (*((volatile uint32\_t *)0x40011024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00484}\mbox{\hyperlink{tm4c123gh6pm_8h_a61524639a92bb59a3878c30a717426e7}{00484}} \textcolor{preprocessor}{\#define UART5\_FBRD\_R            (*((volatile uint32\_t *)0x40011028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00485}\mbox{\hyperlink{tm4c123gh6pm_8h_a105ad2372f96e0cc6bb11723102643a0}{00485}} \textcolor{preprocessor}{\#define UART5\_LCRH\_R            (*((volatile uint32\_t *)0x4001102C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00486}\mbox{\hyperlink{tm4c123gh6pm_8h_a077672ee6f8699c1b7781712cf91f56c}{00486}} \textcolor{preprocessor}{\#define UART5\_CTL\_R             (*((volatile uint32\_t *)0x40011030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00487}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9b1368e527a40575b00732381d0890b}{00487}} \textcolor{preprocessor}{\#define UART5\_IFLS\_R            (*((volatile uint32\_t *)0x40011034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00488}\mbox{\hyperlink{tm4c123gh6pm_8h_abc41a538044b2c6a7e8946c8cdd9f68f}{00488}} \textcolor{preprocessor}{\#define UART5\_IM\_R              (*((volatile uint32\_t *)0x40011038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00489}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c160793e46d9dd11b578e75da1d3b5f}{00489}} \textcolor{preprocessor}{\#define UART5\_RIS\_R             (*((volatile uint32\_t *)0x4001103C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00490}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f723aef22e71aeea5cb007d9befef53}{00490}} \textcolor{preprocessor}{\#define UART5\_MIS\_R             (*((volatile uint32\_t *)0x40011040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00491}\mbox{\hyperlink{tm4c123gh6pm_8h_acc7e4ec92cf52286ea150d6c2f59d3d7}{00491}} \textcolor{preprocessor}{\#define UART5\_ICR\_R             (*((volatile uint32\_t *)0x40011044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00492}\mbox{\hyperlink{tm4c123gh6pm_8h_aebf89dd5f2f95d9a60d396978df8c4da}{00492}} \textcolor{preprocessor}{\#define UART5\_DMACTL\_R          (*((volatile uint32\_t *)0x40011048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00493}\mbox{\hyperlink{tm4c123gh6pm_8h_a4080eb0c28da6fbb00261498cc392440}{00493}} \textcolor{preprocessor}{\#define UART5\_9BITADDR\_R        (*((volatile uint32\_t *)0x400110A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00494}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b6575947c7b8d97e3026b424909bb3a}{00494}} \textcolor{preprocessor}{\#define UART5\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400110A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00495}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d32df8f145774ceeb22a34a533781a5}{00495}} \textcolor{preprocessor}{\#define UART5\_PP\_R              (*((volatile uint32\_t *)0x40011FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00496}\mbox{\hyperlink{tm4c123gh6pm_8h_a856fd1fd4020b324b080a8de122d7efc}{00496}} \textcolor{preprocessor}{\#define UART5\_CC\_R              (*((volatile uint32\_t *)0x40011FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00497}00497 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00498}00498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00499}00499 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00500}00500 \textcolor{comment}{// UART registers (UART6)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00501}00501 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00502}00502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00503}\mbox{\hyperlink{tm4c123gh6pm_8h_ac11aa1375701776a29f28eee67b57454}{00503}} \textcolor{preprocessor}{\#define UART6\_DR\_R              (*((volatile uint32\_t *)0x40012000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00504}\mbox{\hyperlink{tm4c123gh6pm_8h_ae250b33160313e61e36217d5add1b8f9}{00504}} \textcolor{preprocessor}{\#define UART6\_RSR\_R             (*((volatile uint32\_t *)0x40012004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00505}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3512c4b7cbb3c0fd147af6c25461a1a}{00505}} \textcolor{preprocessor}{\#define UART6\_ECR\_R             (*((volatile uint32\_t *)0x40012004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00506}\mbox{\hyperlink{tm4c123gh6pm_8h_a48f4826308365838132649d5dc949f1b}{00506}} \textcolor{preprocessor}{\#define UART6\_FR\_R              (*((volatile uint32\_t *)0x40012018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00507}\mbox{\hyperlink{tm4c123gh6pm_8h_ad844611ce7eafe5c87fa527f95ec15b8}{00507}} \textcolor{preprocessor}{\#define UART6\_ILPR\_R            (*((volatile uint32\_t *)0x40012020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00508}\mbox{\hyperlink{tm4c123gh6pm_8h_acaff473e2952c1c27203b23edc5e834e}{00508}} \textcolor{preprocessor}{\#define UART6\_IBRD\_R            (*((volatile uint32\_t *)0x40012024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00509}\mbox{\hyperlink{tm4c123gh6pm_8h_aa22e46adcb6734e7e7e6e2049ee7c8e2}{00509}} \textcolor{preprocessor}{\#define UART6\_FBRD\_R            (*((volatile uint32\_t *)0x40012028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00510}\mbox{\hyperlink{tm4c123gh6pm_8h_a182d9223ecf164fa45c8498697f402ee}{00510}} \textcolor{preprocessor}{\#define UART6\_LCRH\_R            (*((volatile uint32\_t *)0x4001202C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00511}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cf7be09059b6faf0b9b695a9a371abd}{00511}} \textcolor{preprocessor}{\#define UART6\_CTL\_R             (*((volatile uint32\_t *)0x40012030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00512}\mbox{\hyperlink{tm4c123gh6pm_8h_af10093bc833cd0e5cb74e85f289ad29d}{00512}} \textcolor{preprocessor}{\#define UART6\_IFLS\_R            (*((volatile uint32\_t *)0x40012034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00513}\mbox{\hyperlink{tm4c123gh6pm_8h_a3174cbf71d78f5d2b030e19eb32a769a}{00513}} \textcolor{preprocessor}{\#define UART6\_IM\_R              (*((volatile uint32\_t *)0x40012038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00514}\mbox{\hyperlink{tm4c123gh6pm_8h_aa693ac2bc01afc58c269af74af2213eb}{00514}} \textcolor{preprocessor}{\#define UART6\_RIS\_R             (*((volatile uint32\_t *)0x4001203C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00515}\mbox{\hyperlink{tm4c123gh6pm_8h_a18433b2437c0c0e0a8e8405ca6eba385}{00515}} \textcolor{preprocessor}{\#define UART6\_MIS\_R             (*((volatile uint32\_t *)0x40012040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00516}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4c7e7e84086abb2973419d8d19d42cb}{00516}} \textcolor{preprocessor}{\#define UART6\_ICR\_R             (*((volatile uint32\_t *)0x40012044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00517}\mbox{\hyperlink{tm4c123gh6pm_8h_a81d1bd6df7f44cb5414196d0aacb2cf8}{00517}} \textcolor{preprocessor}{\#define UART6\_DMACTL\_R          (*((volatile uint32\_t *)0x40012048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00518}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d60ca101ea984623d6f0c91157f8f2c}{00518}} \textcolor{preprocessor}{\#define UART6\_9BITADDR\_R        (*((volatile uint32\_t *)0x400120A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00519}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c20c95f38cec95eacc4247135f1b62d}{00519}} \textcolor{preprocessor}{\#define UART6\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400120A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00520}\mbox{\hyperlink{tm4c123gh6pm_8h_a0dd6fd8bbda4090317d80267e963560f}{00520}} \textcolor{preprocessor}{\#define UART6\_PP\_R              (*((volatile uint32\_t *)0x40012FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00521}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0677d9874658eec64060df03f670928}{00521}} \textcolor{preprocessor}{\#define UART6\_CC\_R              (*((volatile uint32\_t *)0x40012FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00522}00522 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00523}00523 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00524}00524 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00525}00525 \textcolor{comment}{// UART registers (UART7)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00526}00526 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00527}00527 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00528}\mbox{\hyperlink{tm4c123gh6pm_8h_a8224e3d96aab5fbde0e0df0154e882fb}{00528}} \textcolor{preprocessor}{\#define UART7\_DR\_R              (*((volatile uint32\_t *)0x40013000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00529}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8d273c5ba2214fd0f6af228c25cb88a}{00529}} \textcolor{preprocessor}{\#define UART7\_RSR\_R             (*((volatile uint32\_t *)0x40013004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00530}\mbox{\hyperlink{tm4c123gh6pm_8h_a798442884686ffe0f7f529710d3e8220}{00530}} \textcolor{preprocessor}{\#define UART7\_ECR\_R             (*((volatile uint32\_t *)0x40013004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00531}\mbox{\hyperlink{tm4c123gh6pm_8h_ac492e0d246eb796cf271d3081daee0d1}{00531}} \textcolor{preprocessor}{\#define UART7\_FR\_R              (*((volatile uint32\_t *)0x40013018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00532}\mbox{\hyperlink{tm4c123gh6pm_8h_a40181d4ceddfeb3036e5f9cea06b63a5}{00532}} \textcolor{preprocessor}{\#define UART7\_ILPR\_R            (*((volatile uint32\_t *)0x40013020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00533}\mbox{\hyperlink{tm4c123gh6pm_8h_ae88c11d893a080a20ea78b75b4b3f7e2}{00533}} \textcolor{preprocessor}{\#define UART7\_IBRD\_R            (*((volatile uint32\_t *)0x40013024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00534}\mbox{\hyperlink{tm4c123gh6pm_8h_a8081822edea4ff149f73e897832edc60}{00534}} \textcolor{preprocessor}{\#define UART7\_FBRD\_R            (*((volatile uint32\_t *)0x40013028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00535}\mbox{\hyperlink{tm4c123gh6pm_8h_a49efd19e32348af37026d0d30f645f05}{00535}} \textcolor{preprocessor}{\#define UART7\_LCRH\_R            (*((volatile uint32\_t *)0x4001302C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00536}\mbox{\hyperlink{tm4c123gh6pm_8h_ac972f1ac2b0bd14b3ef61a1d8d3158ff}{00536}} \textcolor{preprocessor}{\#define UART7\_CTL\_R             (*((volatile uint32\_t *)0x40013030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00537}\mbox{\hyperlink{tm4c123gh6pm_8h_ae10fe46906602e45ac2141e3adecc8b3}{00537}} \textcolor{preprocessor}{\#define UART7\_IFLS\_R            (*((volatile uint32\_t *)0x40013034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00538}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e19bf8202750b99d5c7422a65f138a5}{00538}} \textcolor{preprocessor}{\#define UART7\_IM\_R              (*((volatile uint32\_t *)0x40013038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00539}\mbox{\hyperlink{tm4c123gh6pm_8h_a59a20d776462b2a3dc15600be4d4e252}{00539}} \textcolor{preprocessor}{\#define UART7\_RIS\_R             (*((volatile uint32\_t *)0x4001303C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00540}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f2da55158dd1b776f02a9dfa0b3bcc5}{00540}} \textcolor{preprocessor}{\#define UART7\_MIS\_R             (*((volatile uint32\_t *)0x40013040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00541}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ca27197b3fdf862aeab7d34c27c7522}{00541}} \textcolor{preprocessor}{\#define UART7\_ICR\_R             (*((volatile uint32\_t *)0x40013044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00542}\mbox{\hyperlink{tm4c123gh6pm_8h_a283480e86d0372398df56d393a873a20}{00542}} \textcolor{preprocessor}{\#define UART7\_DMACTL\_R          (*((volatile uint32\_t *)0x40013048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00543}\mbox{\hyperlink{tm4c123gh6pm_8h_a5022f9e401d7258d2bfed74c48cb8bae}{00543}} \textcolor{preprocessor}{\#define UART7\_9BITADDR\_R        (*((volatile uint32\_t *)0x400130A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00544}\mbox{\hyperlink{tm4c123gh6pm_8h_a4665db88b4601efaed8bb4d25bc1ac4e}{00544}} \textcolor{preprocessor}{\#define UART7\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400130A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00545}\mbox{\hyperlink{tm4c123gh6pm_8h_a75386373391574dd041841b484f042d4}{00545}} \textcolor{preprocessor}{\#define UART7\_PP\_R              (*((volatile uint32\_t *)0x40013FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00546}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2b1d87eaf0af8148fbec3d04ef6b50e}{00546}} \textcolor{preprocessor}{\#define UART7\_CC\_R              (*((volatile uint32\_t *)0x40013FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00547}00547 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00548}00548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00549}00549 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00550}00550 \textcolor{comment}{// I2C registers (I2C0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00551}00551 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00552}00552 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00553}\mbox{\hyperlink{tm4c123gh6pm_8h_afa1d13c9df27016f9bc8c238643bad2a}{00553}} \textcolor{preprocessor}{\#define I2C0\_MSA\_R              (*((volatile uint32\_t *)0x40020000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00554}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c8eb64e12e8112caec0811ebf9d78a3}{00554}} \textcolor{preprocessor}{\#define I2C0\_MCS\_R              (*((volatile uint32\_t *)0x40020004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00555}\mbox{\hyperlink{tm4c123gh6pm_8h_ab37967fbda8b829a73652c226a7d0b06}{00555}} \textcolor{preprocessor}{\#define I2C0\_MDR\_R              (*((volatile uint32\_t *)0x40020008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00556}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7c1c739dcbfcc3a1a234e72803a9464}{00556}} \textcolor{preprocessor}{\#define I2C0\_MTPR\_R             (*((volatile uint32\_t *)0x4002000C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00557}\mbox{\hyperlink{tm4c123gh6pm_8h_a7446cbe93de6254968cf9c24c37e8ca4}{00557}} \textcolor{preprocessor}{\#define I2C0\_MIMR\_R             (*((volatile uint32\_t *)0x40020010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00558}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f8851f7c70a9e86a94e0b71e1684c0f}{00558}} \textcolor{preprocessor}{\#define I2C0\_MRIS\_R             (*((volatile uint32\_t *)0x40020014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00559}\mbox{\hyperlink{tm4c123gh6pm_8h_abb99022a2b2792466467a8ead5f184da}{00559}} \textcolor{preprocessor}{\#define I2C0\_MMIS\_R             (*((volatile uint32\_t *)0x40020018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00560}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1a6e4d80c37a03315c2cd57ea6ba45f}{00560}} \textcolor{preprocessor}{\#define I2C0\_MICR\_R             (*((volatile uint32\_t *)0x4002001C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00561}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e77e4c51d5d3d0cfab49e8374e9b36a}{00561}} \textcolor{preprocessor}{\#define I2C0\_MCR\_R              (*((volatile uint32\_t *)0x40020020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00562}\mbox{\hyperlink{tm4c123gh6pm_8h_a925d99f5a5aef9049dcb42b92eb5fee7}{00562}} \textcolor{preprocessor}{\#define I2C0\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40020024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00563}\mbox{\hyperlink{tm4c123gh6pm_8h_a464435beee195dff14d98a411f69783d}{00563}} \textcolor{preprocessor}{\#define I2C0\_MBMON\_R            (*((volatile uint32\_t *)0x4002002C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00564}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5f448a4e7cfdbbbb7283e3a4dd0ed9d}{00564}} \textcolor{preprocessor}{\#define I2C0\_MCR2\_R             (*((volatile uint32\_t *)0x40020038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00565}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d2da740af3112b1ba7277be2bdf935a}{00565}} \textcolor{preprocessor}{\#define I2C0\_SOAR\_R             (*((volatile uint32\_t *)0x40020800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00566}\mbox{\hyperlink{tm4c123gh6pm_8h_a5134f95c1106cd987ea392df8242b024}{00566}} \textcolor{preprocessor}{\#define I2C0\_SCSR\_R             (*((volatile uint32\_t *)0x40020804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00567}\mbox{\hyperlink{tm4c123gh6pm_8h_a12f232268f859ca69e93ef9958e76851}{00567}} \textcolor{preprocessor}{\#define I2C0\_SDR\_R              (*((volatile uint32\_t *)0x40020808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00568}\mbox{\hyperlink{tm4c123gh6pm_8h_a647cc465a782e0312c0a70060cff6e4b}{00568}} \textcolor{preprocessor}{\#define I2C0\_SIMR\_R             (*((volatile uint32\_t *)0x4002080C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00569}\mbox{\hyperlink{tm4c123gh6pm_8h_af99efbf9016318596b29ce04204c3509}{00569}} \textcolor{preprocessor}{\#define I2C0\_SRIS\_R             (*((volatile uint32\_t *)0x40020810))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00570}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e9a6ffad88a7caa4689f2d25a66a11b}{00570}} \textcolor{preprocessor}{\#define I2C0\_SMIS\_R             (*((volatile uint32\_t *)0x40020814))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00571}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6ccaae0859f760f2f3ec792af3309ff}{00571}} \textcolor{preprocessor}{\#define I2C0\_SICR\_R             (*((volatile uint32\_t *)0x40020818))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00572}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a56583c8f99ba9e91f4e31ae829dcf9}{00572}} \textcolor{preprocessor}{\#define I2C0\_SOAR2\_R            (*((volatile uint32\_t *)0x4002081C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00573}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a1fbeb5f344a39882d38325c4219454}{00573}} \textcolor{preprocessor}{\#define I2C0\_SACKCTL\_R          (*((volatile uint32\_t *)0x40020820))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00574}\mbox{\hyperlink{tm4c123gh6pm_8h_a4449984cbf7a93e31828f137f83cb505}{00574}} \textcolor{preprocessor}{\#define I2C0\_PP\_R               (*((volatile uint32\_t *)0x40020FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00575}\mbox{\hyperlink{tm4c123gh6pm_8h_a81106f6e11125cdd064adb41f4547829}{00575}} \textcolor{preprocessor}{\#define I2C0\_PC\_R               (*((volatile uint32\_t *)0x40020FC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00576}00576 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00577}00577 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00578}00578 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00579}00579 \textcolor{comment}{// I2C registers (I2C1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00580}00580 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00581}00581 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00582}\mbox{\hyperlink{tm4c123gh6pm_8h_ac47f79f3d7c6a7c3acaae2ca05a34f1b}{00582}} \textcolor{preprocessor}{\#define I2C1\_MSA\_R              (*((volatile uint32\_t *)0x40021000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00583}\mbox{\hyperlink{tm4c123gh6pm_8h_a99259733ebed1a7e1c0fed4e6c977b78}{00583}} \textcolor{preprocessor}{\#define I2C1\_MCS\_R              (*((volatile uint32\_t *)0x40021004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00584}\mbox{\hyperlink{tm4c123gh6pm_8h_a19b7d0de0febc20ccec01d5e0a43a2b0}{00584}} \textcolor{preprocessor}{\#define I2C1\_MDR\_R              (*((volatile uint32\_t *)0x40021008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00585}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c0470b2b3875695afcc0df090569597}{00585}} \textcolor{preprocessor}{\#define I2C1\_MTPR\_R             (*((volatile uint32\_t *)0x4002100C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00586}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2d740d162343841257defbb1d6d6c8b}{00586}} \textcolor{preprocessor}{\#define I2C1\_MIMR\_R             (*((volatile uint32\_t *)0x40021010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00587}\mbox{\hyperlink{tm4c123gh6pm_8h_ab972329e327cb74fba02561c976de6af}{00587}} \textcolor{preprocessor}{\#define I2C1\_MRIS\_R             (*((volatile uint32\_t *)0x40021014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00588}\mbox{\hyperlink{tm4c123gh6pm_8h_a69e10a36d5badfddb0b0807222dee632}{00588}} \textcolor{preprocessor}{\#define I2C1\_MMIS\_R             (*((volatile uint32\_t *)0x40021018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00589}\mbox{\hyperlink{tm4c123gh6pm_8h_a4bbd4bcfe4a8d7e88316206cb9c631fe}{00589}} \textcolor{preprocessor}{\#define I2C1\_MICR\_R             (*((volatile uint32\_t *)0x4002101C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00590}\mbox{\hyperlink{tm4c123gh6pm_8h_acfde17597a2d2d5b0c95974e4b746636}{00590}} \textcolor{preprocessor}{\#define I2C1\_MCR\_R              (*((volatile uint32\_t *)0x40021020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00591}\mbox{\hyperlink{tm4c123gh6pm_8h_abe2c8e69ba4d35d3be011ad496544a8a}{00591}} \textcolor{preprocessor}{\#define I2C1\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40021024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00592}\mbox{\hyperlink{tm4c123gh6pm_8h_a062ae28e6e8edcda461d32a1dfa9a08e}{00592}} \textcolor{preprocessor}{\#define I2C1\_MBMON\_R            (*((volatile uint32\_t *)0x4002102C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00593}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f502654dc6ce0cd3cc91ddbedfd6b5c}{00593}} \textcolor{preprocessor}{\#define I2C1\_MCR2\_R             (*((volatile uint32\_t *)0x40021038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00594}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a0fb59625459ebaf344e2f65e341467}{00594}} \textcolor{preprocessor}{\#define I2C1\_SOAR\_R             (*((volatile uint32\_t *)0x40021800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00595}\mbox{\hyperlink{tm4c123gh6pm_8h_a95194aa1acedf546dbd64ca8afe56ce1}{00595}} \textcolor{preprocessor}{\#define I2C1\_SCSR\_R             (*((volatile uint32\_t *)0x40021804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00596}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b30bdf3aa60fa795c13a06bb3111503}{00596}} \textcolor{preprocessor}{\#define I2C1\_SDR\_R              (*((volatile uint32\_t *)0x40021808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00597}\mbox{\hyperlink{tm4c123gh6pm_8h_a3be0f2eaea16e43d4b8c881e9fc64094}{00597}} \textcolor{preprocessor}{\#define I2C1\_SIMR\_R             (*((volatile uint32\_t *)0x4002180C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00598}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ba4d0603ae5b26382d3b839dd53c188}{00598}} \textcolor{preprocessor}{\#define I2C1\_SRIS\_R             (*((volatile uint32\_t *)0x40021810))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00599}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a3d69d4e413279f0a7ebdbbf1829130}{00599}} \textcolor{preprocessor}{\#define I2C1\_SMIS\_R             (*((volatile uint32\_t *)0x40021814))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00600}\mbox{\hyperlink{tm4c123gh6pm_8h_ab88c4014af36b8b59f7e5790055e8ee2}{00600}} \textcolor{preprocessor}{\#define I2C1\_SICR\_R             (*((volatile uint32\_t *)0x40021818))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00601}\mbox{\hyperlink{tm4c123gh6pm_8h_abf9854536c2035daa9205983b68b321f}{00601}} \textcolor{preprocessor}{\#define I2C1\_SOAR2\_R            (*((volatile uint32\_t *)0x4002181C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00602}\mbox{\hyperlink{tm4c123gh6pm_8h_a7683c60a02f2a94bfef21e2dfc534d83}{00602}} \textcolor{preprocessor}{\#define I2C1\_SACKCTL\_R          (*((volatile uint32\_t *)0x40021820))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00603}\mbox{\hyperlink{tm4c123gh6pm_8h_ab54b2af7487f3f2a10eda36f8b55bb4e}{00603}} \textcolor{preprocessor}{\#define I2C1\_PP\_R               (*((volatile uint32\_t *)0x40021FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00604}\mbox{\hyperlink{tm4c123gh6pm_8h_a6900c2ea5bd26706357cd94fc080fe95}{00604}} \textcolor{preprocessor}{\#define I2C1\_PC\_R               (*((volatile uint32\_t *)0x40021FC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00605}00605 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00606}00606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00607}00607 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00608}00608 \textcolor{comment}{// I2C registers (I2C2)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00609}00609 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00610}00610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00611}\mbox{\hyperlink{tm4c123gh6pm_8h_a641a41ebbff02969ff4668decf8688b5}{00611}} \textcolor{preprocessor}{\#define I2C2\_MSA\_R              (*((volatile uint32\_t *)0x40022000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00612}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3e6eaa5467fe70d4069bb7d20261c2f}{00612}} \textcolor{preprocessor}{\#define I2C2\_MCS\_R              (*((volatile uint32\_t *)0x40022004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00613}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f6df9b93175c1682f78bb3a71d63360}{00613}} \textcolor{preprocessor}{\#define I2C2\_MDR\_R              (*((volatile uint32\_t *)0x40022008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00614}\mbox{\hyperlink{tm4c123gh6pm_8h_a31c6b35a095893b290ba6acc9ed25ca3}{00614}} \textcolor{preprocessor}{\#define I2C2\_MTPR\_R             (*((volatile uint32\_t *)0x4002200C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00615}\mbox{\hyperlink{tm4c123gh6pm_8h_accf7c12c86cc51efab4a55eb9b9d2122}{00615}} \textcolor{preprocessor}{\#define I2C2\_MIMR\_R             (*((volatile uint32\_t *)0x40022010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00616}\mbox{\hyperlink{tm4c123gh6pm_8h_a361988f760d6369c481212c66f2e4487}{00616}} \textcolor{preprocessor}{\#define I2C2\_MRIS\_R             (*((volatile uint32\_t *)0x40022014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00617}\mbox{\hyperlink{tm4c123gh6pm_8h_a42529ce3ac47cd515712be60fe34a5a9}{00617}} \textcolor{preprocessor}{\#define I2C2\_MMIS\_R             (*((volatile uint32\_t *)0x40022018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00618}\mbox{\hyperlink{tm4c123gh6pm_8h_a76931407582d662c725f2c16ecdb83e0}{00618}} \textcolor{preprocessor}{\#define I2C2\_MICR\_R             (*((volatile uint32\_t *)0x4002201C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00619}\mbox{\hyperlink{tm4c123gh6pm_8h_adbefc1255810e746b2b561c9a2344cce}{00619}} \textcolor{preprocessor}{\#define I2C2\_MCR\_R              (*((volatile uint32\_t *)0x40022020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00620}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fcb708dd8b009f1239554f4c82e61bd}{00620}} \textcolor{preprocessor}{\#define I2C2\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40022024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00621}\mbox{\hyperlink{tm4c123gh6pm_8h_ae05dbac6a57333bb9d67c2b25b3a9309}{00621}} \textcolor{preprocessor}{\#define I2C2\_MBMON\_R            (*((volatile uint32\_t *)0x4002202C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00622}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e11fa5d05c0856330964eaf800851b5}{00622}} \textcolor{preprocessor}{\#define I2C2\_MCR2\_R             (*((volatile uint32\_t *)0x40022038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00623}\mbox{\hyperlink{tm4c123gh6pm_8h_aa37c5c063ff13e70b5429c3fd25d84ca}{00623}} \textcolor{preprocessor}{\#define I2C2\_SOAR\_R             (*((volatile uint32\_t *)0x40022800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00624}\mbox{\hyperlink{tm4c123gh6pm_8h_a99a62ac2248d3309946fdafb54c7b338}{00624}} \textcolor{preprocessor}{\#define I2C2\_SCSR\_R             (*((volatile uint32\_t *)0x40022804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00625}\mbox{\hyperlink{tm4c123gh6pm_8h_af20a8d969b7de4e51da28d9a8285af85}{00625}} \textcolor{preprocessor}{\#define I2C2\_SDR\_R              (*((volatile uint32\_t *)0x40022808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00626}\mbox{\hyperlink{tm4c123gh6pm_8h_a3db5e4a83a6d41fc05c197602707cdc7}{00626}} \textcolor{preprocessor}{\#define I2C2\_SIMR\_R             (*((volatile uint32\_t *)0x4002280C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00627}\mbox{\hyperlink{tm4c123gh6pm_8h_ad763b33c628eaa54c1595b3055bd1b63}{00627}} \textcolor{preprocessor}{\#define I2C2\_SRIS\_R             (*((volatile uint32\_t *)0x40022810))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00628}\mbox{\hyperlink{tm4c123gh6pm_8h_ad552940a9268a6b195db789fcab75d38}{00628}} \textcolor{preprocessor}{\#define I2C2\_SMIS\_R             (*((volatile uint32\_t *)0x40022814))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00629}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c1b4e91f26c39b3e64c310dcef2c688}{00629}} \textcolor{preprocessor}{\#define I2C2\_SICR\_R             (*((volatile uint32\_t *)0x40022818))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00630}\mbox{\hyperlink{tm4c123gh6pm_8h_a010c21ddbee9299dae6c72db907a00d1}{00630}} \textcolor{preprocessor}{\#define I2C2\_SOAR2\_R            (*((volatile uint32\_t *)0x4002281C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00631}\mbox{\hyperlink{tm4c123gh6pm_8h_a57f4a445dcf1fa6d079c2795c7d67dee}{00631}} \textcolor{preprocessor}{\#define I2C2\_SACKCTL\_R          (*((volatile uint32\_t *)0x40022820))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00632}\mbox{\hyperlink{tm4c123gh6pm_8h_adbc630f9f3a32b006284b2844d114e47}{00632}} \textcolor{preprocessor}{\#define I2C2\_PP\_R               (*((volatile uint32\_t *)0x40022FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00633}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7b19ef663d466a94cc182e7a2c2bc26}{00633}} \textcolor{preprocessor}{\#define I2C2\_PC\_R               (*((volatile uint32\_t *)0x40022FC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00634}00634 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00635}00635 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00636}00636 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00637}00637 \textcolor{comment}{// I2C registers (I2C3)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00638}00638 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00639}00639 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00640}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cb0bad76054aa5bb14d6fbf2eb56ace}{00640}} \textcolor{preprocessor}{\#define I2C3\_MSA\_R              (*((volatile uint32\_t *)0x40023000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00641}\mbox{\hyperlink{tm4c123gh6pm_8h_ababec2750a8fe752d6405c15781104d2}{00641}} \textcolor{preprocessor}{\#define I2C3\_MCS\_R              (*((volatile uint32\_t *)0x40023004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00642}\mbox{\hyperlink{tm4c123gh6pm_8h_a75605f34db6faf4bf94ad0d56a80be45}{00642}} \textcolor{preprocessor}{\#define I2C3\_MDR\_R              (*((volatile uint32\_t *)0x40023008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00643}\mbox{\hyperlink{tm4c123gh6pm_8h_ac62d212868f730568d1bd2ce5a1d3f40}{00643}} \textcolor{preprocessor}{\#define I2C3\_MTPR\_R             (*((volatile uint32\_t *)0x4002300C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00644}\mbox{\hyperlink{tm4c123gh6pm_8h_a76267967cbf436d4dfa9279fb6bcf3a3}{00644}} \textcolor{preprocessor}{\#define I2C3\_MIMR\_R             (*((volatile uint32\_t *)0x40023010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00645}\mbox{\hyperlink{tm4c123gh6pm_8h_a283a7e6eb56bcc3a0d05fb1ba0cc8a01}{00645}} \textcolor{preprocessor}{\#define I2C3\_MRIS\_R             (*((volatile uint32\_t *)0x40023014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00646}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b3797b25ee360f75d3b44981fbfdba9}{00646}} \textcolor{preprocessor}{\#define I2C3\_MMIS\_R             (*((volatile uint32\_t *)0x40023018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00647}\mbox{\hyperlink{tm4c123gh6pm_8h_aa362e552090d7f187ed69a23c136783a}{00647}} \textcolor{preprocessor}{\#define I2C3\_MICR\_R             (*((volatile uint32\_t *)0x4002301C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00648}\mbox{\hyperlink{tm4c123gh6pm_8h_aa37b45f9948dc3071b753ea73ba9ef3a}{00648}} \textcolor{preprocessor}{\#define I2C3\_MCR\_R              (*((volatile uint32\_t *)0x40023020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00649}\mbox{\hyperlink{tm4c123gh6pm_8h_af36757c1d62d140133e910c004fe2945}{00649}} \textcolor{preprocessor}{\#define I2C3\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40023024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00650}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c533aa597e534a0dde6a057043b665f}{00650}} \textcolor{preprocessor}{\#define I2C3\_MBMON\_R            (*((volatile uint32\_t *)0x4002302C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00651}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c97f09fe20774971f2803e595c368b8}{00651}} \textcolor{preprocessor}{\#define I2C3\_MCR2\_R             (*((volatile uint32\_t *)0x40023038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00652}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1da613b723bee4abde930c5154d10b2}{00652}} \textcolor{preprocessor}{\#define I2C3\_SOAR\_R             (*((volatile uint32\_t *)0x40023800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00653}\mbox{\hyperlink{tm4c123gh6pm_8h_a56c0619b6db1d4c01fd82e9f82c318ea}{00653}} \textcolor{preprocessor}{\#define I2C3\_SCSR\_R             (*((volatile uint32\_t *)0x40023804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00654}\mbox{\hyperlink{tm4c123gh6pm_8h_a26edc603bfea65187f6ff1c91cbd67b0}{00654}} \textcolor{preprocessor}{\#define I2C3\_SDR\_R              (*((volatile uint32\_t *)0x40023808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00655}\mbox{\hyperlink{tm4c123gh6pm_8h_a688eb3195ffb525369f4c1d4b6a6a654}{00655}} \textcolor{preprocessor}{\#define I2C3\_SIMR\_R             (*((volatile uint32\_t *)0x4002380C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00656}\mbox{\hyperlink{tm4c123gh6pm_8h_abe6e6dd27dcd61c9a14c8832589d4ac2}{00656}} \textcolor{preprocessor}{\#define I2C3\_SRIS\_R             (*((volatile uint32\_t *)0x40023810))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00657}\mbox{\hyperlink{tm4c123gh6pm_8h_a5425a7135b384844c3b257912149d9c6}{00657}} \textcolor{preprocessor}{\#define I2C3\_SMIS\_R             (*((volatile uint32\_t *)0x40023814))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00658}\mbox{\hyperlink{tm4c123gh6pm_8h_aae226b0b8fcb6bd4ee69a177ea7dd3f4}{00658}} \textcolor{preprocessor}{\#define I2C3\_SICR\_R             (*((volatile uint32\_t *)0x40023818))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00659}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2e5f5f6ceb0b0675bff2aa411358fc5}{00659}} \textcolor{preprocessor}{\#define I2C3\_SOAR2\_R            (*((volatile uint32\_t *)0x4002381C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00660}\mbox{\hyperlink{tm4c123gh6pm_8h_a465725e88efbfeef67b8c83209074d73}{00660}} \textcolor{preprocessor}{\#define I2C3\_SACKCTL\_R          (*((volatile uint32\_t *)0x40023820))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00661}\mbox{\hyperlink{tm4c123gh6pm_8h_a6176c6d1a0e602bc0b2817d45140ce69}{00661}} \textcolor{preprocessor}{\#define I2C3\_PP\_R               (*((volatile uint32\_t *)0x40023FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00662}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f24a5b8fe665707dc537cf905532442}{00662}} \textcolor{preprocessor}{\#define I2C3\_PC\_R               (*((volatile uint32\_t *)0x40023FC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00663}00663 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00664}00664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00665}00665 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00666}00666 \textcolor{comment}{// GPIO registers (PORTE)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00667}00667 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00668}00668 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00669}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9faf4686b04df0f4e2f4f7e609f46e6}{00669}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40024000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00670}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e8177f717264265e3fdea037f55d4bd}{00670}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DATA\_R       (*((volatile uint32\_t *)0x400243FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00671}\mbox{\hyperlink{tm4c123gh6pm_8h_aabac097a16539e9dc054b9ebb6bfe6c5}{00671}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DIR\_R        (*((volatile uint32\_t *)0x40024400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00672}\mbox{\hyperlink{tm4c123gh6pm_8h_adde7afeed4261b282542bab89c14b700}{00672}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_IS\_R         (*((volatile uint32\_t *)0x40024404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00673}\mbox{\hyperlink{tm4c123gh6pm_8h_a81f48d9428706dc1025f51dc9f9e12f4}{00673}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_IBE\_R        (*((volatile uint32\_t *)0x40024408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00674}\mbox{\hyperlink{tm4c123gh6pm_8h_a33f12f0ff8dc4dce6f9402dc2bf10132}{00674}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_IEV\_R        (*((volatile uint32\_t *)0x4002440C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00675}\mbox{\hyperlink{tm4c123gh6pm_8h_a732c0af2b27b08f4d47202eb152cf90f}{00675}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_IM\_R         (*((volatile uint32\_t *)0x40024410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00676}\mbox{\hyperlink{tm4c123gh6pm_8h_a538048dea0ffddfda92bdb091893297e}{00676}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_RIS\_R        (*((volatile uint32\_t *)0x40024414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00677}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b3dec64631bc7020628da9010808f78}{00677}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_MIS\_R        (*((volatile uint32\_t *)0x40024418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00678}\mbox{\hyperlink{tm4c123gh6pm_8h_a619479c905c57a3dbb4782acf306465d}{00678}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_ICR\_R        (*((volatile uint32\_t *)0x4002441C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00679}\mbox{\hyperlink{tm4c123gh6pm_8h_af2e23e7556959fbbf0cd4c19aab7ebf3}{00679}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AFSEL\_R      (*((volatile uint32\_t *)0x40024420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00680}\mbox{\hyperlink{tm4c123gh6pm_8h_aaeef209d37cd9a2b02dca63fbe554758}{00680}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DR2R\_R       (*((volatile uint32\_t *)0x40024500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00681}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b9dd78d69ca6a9fd6e781c80896f9c8}{00681}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DR4R\_R       (*((volatile uint32\_t *)0x40024504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00682}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a05e9db079c2696cf9f96a028770d2c}{00682}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DR8R\_R       (*((volatile uint32\_t *)0x40024508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00683}\mbox{\hyperlink{tm4c123gh6pm_8h_acf74a9d8b0f24b7020c86b7d1f46df75}{00683}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_ODR\_R        (*((volatile uint32\_t *)0x4002450C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00684}\mbox{\hyperlink{tm4c123gh6pm_8h_a780d4382200cf49047f85429aeebfbdd}{00684}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_PUR\_R        (*((volatile uint32\_t *)0x40024510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00685}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1c99162bac922e30af2bb6960272e23}{00685}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_PDR\_R        (*((volatile uint32\_t *)0x40024514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00686}\mbox{\hyperlink{tm4c123gh6pm_8h_a40262bc3346f3dff6e6129a8ccb86452}{00686}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_SLR\_R        (*((volatile uint32\_t *)0x40024518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00687}\mbox{\hyperlink{tm4c123gh6pm_8h_a4eb0814dc5e7e015bf1714dcb606f0b5}{00687}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DEN\_R        (*((volatile uint32\_t *)0x4002451C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00688}\mbox{\hyperlink{tm4c123gh6pm_8h_a79449afe84506a94221893d7a712c39c}{00688}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_LOCK\_R       (*((volatile uint32\_t *)0x40024520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00689}\mbox{\hyperlink{tm4c123gh6pm_8h_aab70b1d3f9ffa90dc0c70b4fd4479859}{00689}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_CR\_R         (*((volatile uint32\_t *)0x40024524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00690}\mbox{\hyperlink{tm4c123gh6pm_8h_a3da5ec11f639e4aa05b7306a6104cc7c}{00690}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AMSEL\_R      (*((volatile uint32\_t *)0x40024528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00691}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0f23f6b60cb39e1a89f6add5f812dbf}{00691}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_PCTL\_R       (*((volatile uint32\_t *)0x4002452C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00692}\mbox{\hyperlink{tm4c123gh6pm_8h_aae8da8212f1807475156fd19f0c3602d}{00692}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_ADCCTL\_R     (*((volatile uint32\_t *)0x40024530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00693}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ae55b373c93d787e582d50cbf1811fe}{00693}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_DMACTL\_R     (*((volatile uint32\_t *)0x40024534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00694}00694 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00695}00695 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00696}00696 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00697}00697 \textcolor{comment}{// GPIO registers (PORTF)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00698}00698 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00699}00699 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00700}\mbox{\hyperlink{tm4c123gh6pm_8h_a314c4f21d9dca547ed3341e2cb4b3d08}{00700}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40025000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00701}\mbox{\hyperlink{tm4c123gh6pm_8h_a6faf63c7d3a41fd7aa67cb3f49112d58}{00701}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DATA\_R       (*((volatile uint32\_t *)0x400253FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00702}\mbox{\hyperlink{tm4c123gh6pm_8h_a4af807e7c41e4e51a09ab6598280d09b}{00702}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DIR\_R        (*((volatile uint32\_t *)0x40025400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00703}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5c88e86b0480c6616fbfffa2b662d5c}{00703}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_IS\_R         (*((volatile uint32\_t *)0x40025404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00704}\mbox{\hyperlink{tm4c123gh6pm_8h_a434134f9a6ce95a2ed00f95bd0036255}{00704}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_IBE\_R        (*((volatile uint32\_t *)0x40025408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00705}\mbox{\hyperlink{tm4c123gh6pm_8h_addaef526c1e47d0cfea5a358bc1b547a}{00705}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_IEV\_R        (*((volatile uint32\_t *)0x4002540C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00706}\mbox{\hyperlink{tm4c123gh6pm_8h_a974bfdba560cf9c6de47e7cdad14103e}{00706}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_IM\_R         (*((volatile uint32\_t *)0x40025410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00707}\mbox{\hyperlink{tm4c123gh6pm_8h_a05ad084680b5f7fa7b6ad902da5f1a70}{00707}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_RIS\_R        (*((volatile uint32\_t *)0x40025414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00708}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5b6504d0eeb24ca529e94d7ab625a2f}{00708}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_MIS\_R        (*((volatile uint32\_t *)0x40025418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00709}\mbox{\hyperlink{tm4c123gh6pm_8h_a3fcd87a08e81f3ccef1f68a35bc80586}{00709}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_ICR\_R        (*((volatile uint32\_t *)0x4002541C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00710}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f9c5b1caa2f2206e46d6e55033ba1df}{00710}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AFSEL\_R      (*((volatile uint32\_t *)0x40025420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00711}\mbox{\hyperlink{tm4c123gh6pm_8h_a37667045d265b176e2cf0c0c3b816a5b}{00711}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DR2R\_R       (*((volatile uint32\_t *)0x40025500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00712}\mbox{\hyperlink{tm4c123gh6pm_8h_abc6cf38a6a3e824ebea5dae67a27c0ce}{00712}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DR4R\_R       (*((volatile uint32\_t *)0x40025504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00713}\mbox{\hyperlink{tm4c123gh6pm_8h_a86c6742251804956e0f93e51c4271590}{00713}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DR8R\_R       (*((volatile uint32\_t *)0x40025508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00714}\mbox{\hyperlink{tm4c123gh6pm_8h_a98c804abefcdbade5ec5faa9675d21cf}{00714}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_ODR\_R        (*((volatile uint32\_t *)0x4002550C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00715}\mbox{\hyperlink{tm4c123gh6pm_8h_ad61970840fbdec3b021a6cd4b176ceb5}{00715}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_PUR\_R        (*((volatile uint32\_t *)0x40025510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00716}\mbox{\hyperlink{tm4c123gh6pm_8h_a77222051ed5469128efed00163ba3a5e}{00716}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_PDR\_R        (*((volatile uint32\_t *)0x40025514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00717}\mbox{\hyperlink{tm4c123gh6pm_8h_ae84132daf03929b1037052ddf30b9aca}{00717}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_SLR\_R        (*((volatile uint32\_t *)0x40025518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00718}\mbox{\hyperlink{tm4c123gh6pm_8h_ace684566ac3dee1c9230633165118a61}{00718}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DEN\_R        (*((volatile uint32\_t *)0x4002551C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00719}\mbox{\hyperlink{tm4c123gh6pm_8h_a905788cdfb00eea4f716d3ed280f1e20}{00719}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_LOCK\_R       (*((volatile uint32\_t *)0x40025520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00720}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b37d58feb20c8629db10975b31b6dbc}{00720}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_CR\_R         (*((volatile uint32\_t *)0x40025524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00721}\mbox{\hyperlink{tm4c123gh6pm_8h_a792408dc154a55fd9e0ad13cca3db4c3}{00721}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AMSEL\_R      (*((volatile uint32\_t *)0x40025528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00722}\mbox{\hyperlink{tm4c123gh6pm_8h_abdf740d2017978b00975ad06bf38f1eb}{00722}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_PCTL\_R       (*((volatile uint32\_t *)0x4002552C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00723}\mbox{\hyperlink{tm4c123gh6pm_8h_aec7148c263a41c55d4bdfe08f599acc2}{00723}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_ADCCTL\_R     (*((volatile uint32\_t *)0x40025530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00724}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7a3131874bda78a7acac7b10103e3a5}{00724}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_DMACTL\_R     (*((volatile uint32\_t *)0x40025534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00725}00725 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00726}00726 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00727}00727 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00728}00728 \textcolor{comment}{// PWM registers (PWM0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00729}00729 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00730}00730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00731}\mbox{\hyperlink{tm4c123gh6pm_8h_af9c4ea5974493ce12b11a8329a3edf0f}{00731}} \textcolor{preprocessor}{\#define PWM0\_CTL\_R              (*((volatile uint32\_t *)0x40028000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00732}\mbox{\hyperlink{tm4c123gh6pm_8h_a32de00db67ff8030566f6a6a5a5ffb2b}{00732}} \textcolor{preprocessor}{\#define PWM0\_SYNC\_R             (*((volatile uint32\_t *)0x40028004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00733}\mbox{\hyperlink{tm4c123gh6pm_8h_a4153354d30c234742f167c49fc9e00be}{00733}} \textcolor{preprocessor}{\#define PWM0\_ENABLE\_R           (*((volatile uint32\_t *)0x40028008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00734}\mbox{\hyperlink{tm4c123gh6pm_8h_a696b1b5dda13bf1917167f9b1920b334}{00734}} \textcolor{preprocessor}{\#define PWM0\_INVERT\_R           (*((volatile uint32\_t *)0x4002800C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00735}\mbox{\hyperlink{tm4c123gh6pm_8h_adb4eb3a9d0fa4d8ca08d4cad6746f124}{00735}} \textcolor{preprocessor}{\#define PWM0\_FAULT\_R            (*((volatile uint32\_t *)0x40028010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00736}\mbox{\hyperlink{tm4c123gh6pm_8h_a056cba7e9b926311e31e1320c2869168}{00736}} \textcolor{preprocessor}{\#define PWM0\_INTEN\_R            (*((volatile uint32\_t *)0x40028014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00737}\mbox{\hyperlink{tm4c123gh6pm_8h_a3002d12cd557455c9e68e373409e99b7}{00737}} \textcolor{preprocessor}{\#define PWM0\_RIS\_R              (*((volatile uint32\_t *)0x40028018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00738}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b71c223aa0de8d5f7934117c3bb2463}{00738}} \textcolor{preprocessor}{\#define PWM0\_ISC\_R              (*((volatile uint32\_t *)0x4002801C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00739}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f4f1d3f4fc3c9bb2ede7c7fece0f88c}{00739}} \textcolor{preprocessor}{\#define PWM0\_STATUS\_R           (*((volatile uint32\_t *)0x40028020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00740}\mbox{\hyperlink{tm4c123gh6pm_8h_ab91ec03f3362fd808c203ce1a88ab3c9}{00740}} \textcolor{preprocessor}{\#define PWM0\_FAULTVAL\_R         (*((volatile uint32\_t *)0x40028024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00741}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ed08964dcccfbe045865b8195c72463}{00741}} \textcolor{preprocessor}{\#define PWM0\_ENUPD\_R            (*((volatile uint32\_t *)0x40028028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00742}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c6caeff4da4a59a3d8d9291152ce2e2}{00742}} \textcolor{preprocessor}{\#define PWM0\_0\_CTL\_R            (*((volatile uint32\_t *)0x40028040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00743}\mbox{\hyperlink{tm4c123gh6pm_8h_a63da1e68bf64e3c8da2ae496d846d2a6}{00743}} \textcolor{preprocessor}{\#define PWM0\_0\_INTEN\_R          (*((volatile uint32\_t *)0x40028044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00744}\mbox{\hyperlink{tm4c123gh6pm_8h_a021efa4dbaec3f720fa4979e0e8e4d12}{00744}} \textcolor{preprocessor}{\#define PWM0\_0\_RIS\_R            (*((volatile uint32\_t *)0x40028048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00745}\mbox{\hyperlink{tm4c123gh6pm_8h_a508ac65b8b2dd03107c453eae572f02c}{00745}} \textcolor{preprocessor}{\#define PWM0\_0\_ISC\_R            (*((volatile uint32\_t *)0x4002804C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00746}\mbox{\hyperlink{tm4c123gh6pm_8h_a93034cb8339bc5cb802bef7cfcf1200f}{00746}} \textcolor{preprocessor}{\#define PWM0\_0\_LOAD\_R           (*((volatile uint32\_t *)0x40028050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00747}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b75607689e597536bd0f60301d5303f}{00747}} \textcolor{preprocessor}{\#define PWM0\_0\_COUNT\_R          (*((volatile uint32\_t *)0x40028054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00748}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb45b7e83a0323ce8b45d92dd17379d3}{00748}} \textcolor{preprocessor}{\#define PWM0\_0\_CMPA\_R           (*((volatile uint32\_t *)0x40028058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00749}\mbox{\hyperlink{tm4c123gh6pm_8h_a80c5a1c814319d1eae2ceb871e403bc9}{00749}} \textcolor{preprocessor}{\#define PWM0\_0\_CMPB\_R           (*((volatile uint32\_t *)0x4002805C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00750}\mbox{\hyperlink{tm4c123gh6pm_8h_a205349d81830ed57497e104a518f2e39}{00750}} \textcolor{preprocessor}{\#define PWM0\_0\_GENA\_R           (*((volatile uint32\_t *)0x40028060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00751}\mbox{\hyperlink{tm4c123gh6pm_8h_a88fd2d5d41691c344f4d1b289e7f05b2}{00751}} \textcolor{preprocessor}{\#define PWM0\_0\_GENB\_R           (*((volatile uint32\_t *)0x40028064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00752}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8f6bd1e6f7bfb9bc618badd30b78491}{00752}} \textcolor{preprocessor}{\#define PWM0\_0\_DBCTL\_R          (*((volatile uint32\_t *)0x40028068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00753}\mbox{\hyperlink{tm4c123gh6pm_8h_a66376a0deaaecf33bed423f818f43e6e}{00753}} \textcolor{preprocessor}{\#define PWM0\_0\_DBRISE\_R         (*((volatile uint32\_t *)0x4002806C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00754}\mbox{\hyperlink{tm4c123gh6pm_8h_a93f7cdaf21bed0de19a1ab662911cade}{00754}} \textcolor{preprocessor}{\#define PWM0\_0\_DBFALL\_R         (*((volatile uint32\_t *)0x40028070))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00755}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a32119093e5dd7332309a0e929cde1c}{00755}} \textcolor{preprocessor}{\#define PWM0\_0\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40028074))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00756}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0b894e9936140c70e42e26a0e5208af}{00756}} \textcolor{preprocessor}{\#define PWM0\_0\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40028078))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00757}\mbox{\hyperlink{tm4c123gh6pm_8h_a85f1f000d66626daeefa7350ceecf3f4}{00757}} \textcolor{preprocessor}{\#define PWM0\_0\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002807C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00758}\mbox{\hyperlink{tm4c123gh6pm_8h_a02725173d8ddc74d0fba87e51ef594f1}{00758}} \textcolor{preprocessor}{\#define PWM0\_1\_CTL\_R            (*((volatile uint32\_t *)0x40028080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00759}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2c6aea5376e9f2bfa0a0d0ed5ae307f}{00759}} \textcolor{preprocessor}{\#define PWM0\_1\_INTEN\_R          (*((volatile uint32\_t *)0x40028084))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00760}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e5eeb5caf8bbff1da4eba03d1748266}{00760}} \textcolor{preprocessor}{\#define PWM0\_1\_RIS\_R            (*((volatile uint32\_t *)0x40028088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00761}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3074fc995edd81049b50b6a7c2f4405}{00761}} \textcolor{preprocessor}{\#define PWM0\_1\_ISC\_R            (*((volatile uint32\_t *)0x4002808C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00762}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8d8ed5036b9099234283b7b4950596a}{00762}} \textcolor{preprocessor}{\#define PWM0\_1\_LOAD\_R           (*((volatile uint32\_t *)0x40028090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00763}\mbox{\hyperlink{tm4c123gh6pm_8h_a3624ab27a68ff425cd05946bc1e3ce26}{00763}} \textcolor{preprocessor}{\#define PWM0\_1\_COUNT\_R          (*((volatile uint32\_t *)0x40028094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00764}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f7340e90dfc0578578f73d13a283705}{00764}} \textcolor{preprocessor}{\#define PWM0\_1\_CMPA\_R           (*((volatile uint32\_t *)0x40028098))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00765}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1a876a9ff2cb5cc21344c90579a8fc5}{00765}} \textcolor{preprocessor}{\#define PWM0\_1\_CMPB\_R           (*((volatile uint32\_t *)0x4002809C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00766}\mbox{\hyperlink{tm4c123gh6pm_8h_a502e8ac4f00f440f19a6829e2eb9d1ab}{00766}} \textcolor{preprocessor}{\#define PWM0\_1\_GENA\_R           (*((volatile uint32\_t *)0x400280A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00767}\mbox{\hyperlink{tm4c123gh6pm_8h_ab609f7ff0e3b485baee8f894fb0b46ee}{00767}} \textcolor{preprocessor}{\#define PWM0\_1\_GENB\_R           (*((volatile uint32\_t *)0x400280A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00768}\mbox{\hyperlink{tm4c123gh6pm_8h_a926a84950bb725b7b30c7408cb083ff8}{00768}} \textcolor{preprocessor}{\#define PWM0\_1\_DBCTL\_R          (*((volatile uint32\_t *)0x400280A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00769}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e1aca481df74f3431b1d177be38a56d}{00769}} \textcolor{preprocessor}{\#define PWM0\_1\_DBRISE\_R         (*((volatile uint32\_t *)0x400280AC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00770}\mbox{\hyperlink{tm4c123gh6pm_8h_affda798a527c6f56bbe13b22a7e7d7c4}{00770}} \textcolor{preprocessor}{\#define PWM0\_1\_DBFALL\_R         (*((volatile uint32\_t *)0x400280B0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00771}\mbox{\hyperlink{tm4c123gh6pm_8h_a453e912cc9ac6ba941e6fea7527e3773}{00771}} \textcolor{preprocessor}{\#define PWM0\_1\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400280B4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00772}\mbox{\hyperlink{tm4c123gh6pm_8h_a27e943ef0577de5ccde0d3d37bc3dc4e}{00772}} \textcolor{preprocessor}{\#define PWM0\_1\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400280B8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00773}\mbox{\hyperlink{tm4c123gh6pm_8h_ada0c33a6dd5953105677d374f29eaa3d}{00773}} \textcolor{preprocessor}{\#define PWM0\_1\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400280BC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00774}\mbox{\hyperlink{tm4c123gh6pm_8h_a4abef67a57608d9b550ee9317096b071}{00774}} \textcolor{preprocessor}{\#define PWM0\_2\_CTL\_R            (*((volatile uint32\_t *)0x400280C0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00775}\mbox{\hyperlink{tm4c123gh6pm_8h_a64e81af7cca3f05504738aa9f1f13f7c}{00775}} \textcolor{preprocessor}{\#define PWM0\_2\_INTEN\_R          (*((volatile uint32\_t *)0x400280C4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00776}\mbox{\hyperlink{tm4c123gh6pm_8h_a039b1243a53b4e7ef4ca03bc87701fab}{00776}} \textcolor{preprocessor}{\#define PWM0\_2\_RIS\_R            (*((volatile uint32\_t *)0x400280C8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00777}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c1bc133aef474280d07253fda77cf1e}{00777}} \textcolor{preprocessor}{\#define PWM0\_2\_ISC\_R            (*((volatile uint32\_t *)0x400280CC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00778}\mbox{\hyperlink{tm4c123gh6pm_8h_a43ce35a190790030d509102ddc3611e1}{00778}} \textcolor{preprocessor}{\#define PWM0\_2\_LOAD\_R           (*((volatile uint32\_t *)0x400280D0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00779}\mbox{\hyperlink{tm4c123gh6pm_8h_a07649c4522bdba337e3e6df9cc9dfc05}{00779}} \textcolor{preprocessor}{\#define PWM0\_2\_COUNT\_R          (*((volatile uint32\_t *)0x400280D4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00780}\mbox{\hyperlink{tm4c123gh6pm_8h_aaaeacbb44c48dd6521531b7b29d1fcce}{00780}} \textcolor{preprocessor}{\#define PWM0\_2\_CMPA\_R           (*((volatile uint32\_t *)0x400280D8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00781}\mbox{\hyperlink{tm4c123gh6pm_8h_af602ebdf86bd1d6fe63566cfd7b9ddba}{00781}} \textcolor{preprocessor}{\#define PWM0\_2\_CMPB\_R           (*((volatile uint32\_t *)0x400280DC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00782}\mbox{\hyperlink{tm4c123gh6pm_8h_ad71245a8b412c24f169fee2dfdd5388a}{00782}} \textcolor{preprocessor}{\#define PWM0\_2\_GENA\_R           (*((volatile uint32\_t *)0x400280E0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00783}\mbox{\hyperlink{tm4c123gh6pm_8h_a069e8b4358e63fda9d0b481ca23145e8}{00783}} \textcolor{preprocessor}{\#define PWM0\_2\_GENB\_R           (*((volatile uint32\_t *)0x400280E4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00784}\mbox{\hyperlink{tm4c123gh6pm_8h_a11c5f5462677ca763c098408519636a7}{00784}} \textcolor{preprocessor}{\#define PWM0\_2\_DBCTL\_R          (*((volatile uint32\_t *)0x400280E8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00785}\mbox{\hyperlink{tm4c123gh6pm_8h_af3b6c06e73ef131a6d2ad96347ee9222}{00785}} \textcolor{preprocessor}{\#define PWM0\_2\_DBRISE\_R         (*((volatile uint32\_t *)0x400280EC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00786}\mbox{\hyperlink{tm4c123gh6pm_8h_a202604154df1efab1ecdea369864e8ca}{00786}} \textcolor{preprocessor}{\#define PWM0\_2\_DBFALL\_R         (*((volatile uint32\_t *)0x400280F0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00787}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bb09b9938133f1404cd10ffe5eeafaa}{00787}} \textcolor{preprocessor}{\#define PWM0\_2\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400280F4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00788}\mbox{\hyperlink{tm4c123gh6pm_8h_a02cc51b5aa364ab279993aabdfd25981}{00788}} \textcolor{preprocessor}{\#define PWM0\_2\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400280F8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00789}\mbox{\hyperlink{tm4c123gh6pm_8h_aec3295235bd9b44faa26822a6b7e70f8}{00789}} \textcolor{preprocessor}{\#define PWM0\_2\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400280FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00790}\mbox{\hyperlink{tm4c123gh6pm_8h_ae284c19b668b812982acb52667d1953a}{00790}} \textcolor{preprocessor}{\#define PWM0\_3\_CTL\_R            (*((volatile uint32\_t *)0x40028100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00791}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2683c74acbddd81eed3dd2bcbbb4989}{00791}} \textcolor{preprocessor}{\#define PWM0\_3\_INTEN\_R          (*((volatile uint32\_t *)0x40028104))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00792}\mbox{\hyperlink{tm4c123gh6pm_8h_afcf8f2e307f5043ed5febabfa79fcee2}{00792}} \textcolor{preprocessor}{\#define PWM0\_3\_RIS\_R            (*((volatile uint32\_t *)0x40028108))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00793}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bec5be45adf862b229856d8efcd637a}{00793}} \textcolor{preprocessor}{\#define PWM0\_3\_ISC\_R            (*((volatile uint32\_t *)0x4002810C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00794}\mbox{\hyperlink{tm4c123gh6pm_8h_a90f6232a0c18ae8edca8cedd8843786d}{00794}} \textcolor{preprocessor}{\#define PWM0\_3\_LOAD\_R           (*((volatile uint32\_t *)0x40028110))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00795}\mbox{\hyperlink{tm4c123gh6pm_8h_a322f6e8fd0eba9cdfde7f70cbb62bb84}{00795}} \textcolor{preprocessor}{\#define PWM0\_3\_COUNT\_R          (*((volatile uint32\_t *)0x40028114))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00796}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf9fd6c018963c01aa949a7b5c74e5bf}{00796}} \textcolor{preprocessor}{\#define PWM0\_3\_CMPA\_R           (*((volatile uint32\_t *)0x40028118))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00797}\mbox{\hyperlink{tm4c123gh6pm_8h_a4bd798d85e505828aaa34a83162c98c0}{00797}} \textcolor{preprocessor}{\#define PWM0\_3\_CMPB\_R           (*((volatile uint32\_t *)0x4002811C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00798}\mbox{\hyperlink{tm4c123gh6pm_8h_a53915853a37b6f51d1c1176448002fda}{00798}} \textcolor{preprocessor}{\#define PWM0\_3\_GENA\_R           (*((volatile uint32\_t *)0x40028120))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00799}\mbox{\hyperlink{tm4c123gh6pm_8h_aaade4284a1df5db6f09d8db7d548215e}{00799}} \textcolor{preprocessor}{\#define PWM0\_3\_GENB\_R           (*((volatile uint32\_t *)0x40028124))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00800}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf930bd08f9c27f8530477faadfcc593}{00800}} \textcolor{preprocessor}{\#define PWM0\_3\_DBCTL\_R          (*((volatile uint32\_t *)0x40028128))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00801}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0b3a517d2727e1fe19380185d9494bd}{00801}} \textcolor{preprocessor}{\#define PWM0\_3\_DBRISE\_R         (*((volatile uint32\_t *)0x4002812C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00802}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c3934bdea2c7ac3f5dfc13744c40bf2}{00802}} \textcolor{preprocessor}{\#define PWM0\_3\_DBFALL\_R         (*((volatile uint32\_t *)0x40028130))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00803}\mbox{\hyperlink{tm4c123gh6pm_8h_af6e3a5ddf7449fa91ccbed200642b525}{00803}} \textcolor{preprocessor}{\#define PWM0\_3\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40028134))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00804}\mbox{\hyperlink{tm4c123gh6pm_8h_a5adfd75bfe66b3f685c0c64cb4f8d936}{00804}} \textcolor{preprocessor}{\#define PWM0\_3\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40028138))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00805}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3f2900825c28ec6735be082f9f6ade9}{00805}} \textcolor{preprocessor}{\#define PWM0\_3\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002813C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00806}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5405ef26863d67bbd5291620f6dd4cb}{00806}} \textcolor{preprocessor}{\#define PWM0\_0\_FLTSEN\_R         (*((volatile uint32\_t *)0x40028800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00807}\mbox{\hyperlink{tm4c123gh6pm_8h_a18bfe0d820c4b7efae54ce2b03821818}{00807}} \textcolor{preprocessor}{\#define PWM0\_0\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00808}\mbox{\hyperlink{tm4c123gh6pm_8h_a9742a9bbc367843bbe1528bf7b826e65}{00808}} \textcolor{preprocessor}{\#define PWM0\_0\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00809}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b4b1d4910ebcb62dfeb5f80b7f34823}{00809}} \textcolor{preprocessor}{\#define PWM0\_1\_FLTSEN\_R         (*((volatile uint32\_t *)0x40028880))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00810}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d0dfeaa722633a7f4e7850511c4ed91}{00810}} \textcolor{preprocessor}{\#define PWM0\_1\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028884))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00811}\mbox{\hyperlink{tm4c123gh6pm_8h_a946970ec6f5ba68491ea4757091136b5}{00811}} \textcolor{preprocessor}{\#define PWM0\_1\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028888))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00812}\mbox{\hyperlink{tm4c123gh6pm_8h_a72488730b281007de2c8cb42ad571ec6}{00812}} \textcolor{preprocessor}{\#define PWM0\_2\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028904))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00813}\mbox{\hyperlink{tm4c123gh6pm_8h_a95be049987c708497eb931c304596d7c}{00813}} \textcolor{preprocessor}{\#define PWM0\_2\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028908))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00814}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8fc48998722d5ceef973ee5eb717f11}{00814}} \textcolor{preprocessor}{\#define PWM0\_3\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028984))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00815}\mbox{\hyperlink{tm4c123gh6pm_8h_a7946f87bee41e862826abb291c1ce29d}{00815}} \textcolor{preprocessor}{\#define PWM0\_3\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028988))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00816}\mbox{\hyperlink{tm4c123gh6pm_8h_a45d014e9d0efbd15062569ee1f10a0b6}{00816}} \textcolor{preprocessor}{\#define PWM0\_PP\_R               (*((volatile uint32\_t *)0x40028FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00817}00817 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00818}00818 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00819}00819 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00820}00820 \textcolor{comment}{// PWM registers (PWM1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00821}00821 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00822}00822 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00823}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9dcca0083c49c8a04b9edfad474318d}{00823}} \textcolor{preprocessor}{\#define PWM1\_CTL\_R              (*((volatile uint32\_t *)0x40029000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00824}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ec520b0175410e61a15ff73142a9993}{00824}} \textcolor{preprocessor}{\#define PWM1\_SYNC\_R             (*((volatile uint32\_t *)0x40029004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00825}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a5d9ece4da07e21533c72cd68cda358}{00825}} \textcolor{preprocessor}{\#define PWM1\_ENABLE\_R           (*((volatile uint32\_t *)0x40029008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00826}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f27fc9fbdcb3cdb92432bb25309c7fd}{00826}} \textcolor{preprocessor}{\#define PWM1\_INVERT\_R           (*((volatile uint32\_t *)0x4002900C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00827}\mbox{\hyperlink{tm4c123gh6pm_8h_a904559ac1748377f007e569cd99f0724}{00827}} \textcolor{preprocessor}{\#define PWM1\_FAULT\_R            (*((volatile uint32\_t *)0x40029010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00828}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a284d7fdc78052f01d502ad7b01cce1}{00828}} \textcolor{preprocessor}{\#define PWM1\_INTEN\_R            (*((volatile uint32\_t *)0x40029014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00829}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a4629af4125bc51a828d81cf8a4585c}{00829}} \textcolor{preprocessor}{\#define PWM1\_RIS\_R              (*((volatile uint32\_t *)0x40029018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00830}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1e6f1c252d987402c3ef63245eaaff1}{00830}} \textcolor{preprocessor}{\#define PWM1\_ISC\_R              (*((volatile uint32\_t *)0x4002901C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00831}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ef9fc8d1efc06403253674d7e515f58}{00831}} \textcolor{preprocessor}{\#define PWM1\_STATUS\_R           (*((volatile uint32\_t *)0x40029020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00832}\mbox{\hyperlink{tm4c123gh6pm_8h_abf22413334310a21048dc96b4b927be3}{00832}} \textcolor{preprocessor}{\#define PWM1\_FAULTVAL\_R         (*((volatile uint32\_t *)0x40029024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00833}\mbox{\hyperlink{tm4c123gh6pm_8h_aea0644116fea042bf934c6cf1ce11b69}{00833}} \textcolor{preprocessor}{\#define PWM1\_ENUPD\_R            (*((volatile uint32\_t *)0x40029028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00834}\mbox{\hyperlink{tm4c123gh6pm_8h_af77cbd8028dea7272e242705476a20aa}{00834}} \textcolor{preprocessor}{\#define PWM1\_0\_CTL\_R            (*((volatile uint32\_t *)0x40029040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00835}\mbox{\hyperlink{tm4c123gh6pm_8h_a9606127606d3932bc3dd932e2add99fe}{00835}} \textcolor{preprocessor}{\#define PWM1\_0\_INTEN\_R          (*((volatile uint32\_t *)0x40029044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00836}\mbox{\hyperlink{tm4c123gh6pm_8h_aaeac2876ef01b28124b833f394302637}{00836}} \textcolor{preprocessor}{\#define PWM1\_0\_RIS\_R            (*((volatile uint32\_t *)0x40029048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00837}\mbox{\hyperlink{tm4c123gh6pm_8h_a914a1c46174bb99ee4ff53439f36ff37}{00837}} \textcolor{preprocessor}{\#define PWM1\_0\_ISC\_R            (*((volatile uint32\_t *)0x4002904C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00838}\mbox{\hyperlink{tm4c123gh6pm_8h_af9d139f9cb64d3199df35413df381fbc}{00838}} \textcolor{preprocessor}{\#define PWM1\_0\_LOAD\_R           (*((volatile uint32\_t *)0x40029050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00839}\mbox{\hyperlink{tm4c123gh6pm_8h_afc4d37113fd4da1da54adc721207a31e}{00839}} \textcolor{preprocessor}{\#define PWM1\_0\_COUNT\_R          (*((volatile uint32\_t *)0x40029054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00840}\mbox{\hyperlink{tm4c123gh6pm_8h_af378708930d7caab2033edf58ca700e5}{00840}} \textcolor{preprocessor}{\#define PWM1\_0\_CMPA\_R           (*((volatile uint32\_t *)0x40029058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00841}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d3b4115cd6d60aaa4fdb1daa9372885}{00841}} \textcolor{preprocessor}{\#define PWM1\_0\_CMPB\_R           (*((volatile uint32\_t *)0x4002905C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00842}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1239b6e29482aa4a6a0651218b5515d}{00842}} \textcolor{preprocessor}{\#define PWM1\_0\_GENA\_R           (*((volatile uint32\_t *)0x40029060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00843}\mbox{\hyperlink{tm4c123gh6pm_8h_a50d7ada3a3baf73e82a5ef8a54da3fff}{00843}} \textcolor{preprocessor}{\#define PWM1\_0\_GENB\_R           (*((volatile uint32\_t *)0x40029064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00844}\mbox{\hyperlink{tm4c123gh6pm_8h_ac14e66528678709002e32a08c1308eff}{00844}} \textcolor{preprocessor}{\#define PWM1\_0\_DBCTL\_R          (*((volatile uint32\_t *)0x40029068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00845}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a577908cef14d4d21998b99a73c7d52}{00845}} \textcolor{preprocessor}{\#define PWM1\_0\_DBRISE\_R         (*((volatile uint32\_t *)0x4002906C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00846}\mbox{\hyperlink{tm4c123gh6pm_8h_a61f1a405a878e2344241edd9b82bee00}{00846}} \textcolor{preprocessor}{\#define PWM1\_0\_DBFALL\_R         (*((volatile uint32\_t *)0x40029070))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00847}\mbox{\hyperlink{tm4c123gh6pm_8h_ac733ae36777381155f66d267e341d50e}{00847}} \textcolor{preprocessor}{\#define PWM1\_0\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40029074))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00848}\mbox{\hyperlink{tm4c123gh6pm_8h_a1143cf2c83aacaa74f07426058777219}{00848}} \textcolor{preprocessor}{\#define PWM1\_0\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40029078))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00849}\mbox{\hyperlink{tm4c123gh6pm_8h_afcf9bbb67225631dfe0feaf49144e28e}{00849}} \textcolor{preprocessor}{\#define PWM1\_0\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002907C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00850}\mbox{\hyperlink{tm4c123gh6pm_8h_abf073739a595bf600339cf581d72b25f}{00850}} \textcolor{preprocessor}{\#define PWM1\_1\_CTL\_R            (*((volatile uint32\_t *)0x40029080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00851}\mbox{\hyperlink{tm4c123gh6pm_8h_a01c0353b1e29c026ba24a175aee73ddc}{00851}} \textcolor{preprocessor}{\#define PWM1\_1\_INTEN\_R          (*((volatile uint32\_t *)0x40029084))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00852}\mbox{\hyperlink{tm4c123gh6pm_8h_a5929673f3d198cc220e61de582b17c95}{00852}} \textcolor{preprocessor}{\#define PWM1\_1\_RIS\_R            (*((volatile uint32\_t *)0x40029088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00853}\mbox{\hyperlink{tm4c123gh6pm_8h_ab28f6474dc6350d6ff1b67cdf7c91716}{00853}} \textcolor{preprocessor}{\#define PWM1\_1\_ISC\_R            (*((volatile uint32\_t *)0x4002908C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00854}\mbox{\hyperlink{tm4c123gh6pm_8h_a90a1131c582dd0fe330a173e0afe3935}{00854}} \textcolor{preprocessor}{\#define PWM1\_1\_LOAD\_R           (*((volatile uint32\_t *)0x40029090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00855}\mbox{\hyperlink{tm4c123gh6pm_8h_a264320ae9c4c63e1d24000e1a924dcc7}{00855}} \textcolor{preprocessor}{\#define PWM1\_1\_COUNT\_R          (*((volatile uint32\_t *)0x40029094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00856}\mbox{\hyperlink{tm4c123gh6pm_8h_aa379a06bde5af1fca0ed0e5bfff3052d}{00856}} \textcolor{preprocessor}{\#define PWM1\_1\_CMPA\_R           (*((volatile uint32\_t *)0x40029098))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00857}\mbox{\hyperlink{tm4c123gh6pm_8h_a609791412880ecc5a7d4bcc05a58eaa1}{00857}} \textcolor{preprocessor}{\#define PWM1\_1\_CMPB\_R           (*((volatile uint32\_t *)0x4002909C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00858}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fe079b4f3877356dd326a703cb4b789}{00858}} \textcolor{preprocessor}{\#define PWM1\_1\_GENA\_R           (*((volatile uint32\_t *)0x400290A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00859}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a3baebfb4d4d8c77485b00f5d12985e}{00859}} \textcolor{preprocessor}{\#define PWM1\_1\_GENB\_R           (*((volatile uint32\_t *)0x400290A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00860}\mbox{\hyperlink{tm4c123gh6pm_8h_af3ba7b63859973f29c686577910bb897}{00860}} \textcolor{preprocessor}{\#define PWM1\_1\_DBCTL\_R          (*((volatile uint32\_t *)0x400290A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00861}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fe6ab96c7b9c39904970d7636f9888a}{00861}} \textcolor{preprocessor}{\#define PWM1\_1\_DBRISE\_R         (*((volatile uint32\_t *)0x400290AC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00862}\mbox{\hyperlink{tm4c123gh6pm_8h_afc611ed092114953d82f5418cf918ed9}{00862}} \textcolor{preprocessor}{\#define PWM1\_1\_DBFALL\_R         (*((volatile uint32\_t *)0x400290B0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00863}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a180c87d8a8762e49bd302bd07a8a72}{00863}} \textcolor{preprocessor}{\#define PWM1\_1\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400290B4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00864}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cf821791445ea5be560e7b3d2d69cef}{00864}} \textcolor{preprocessor}{\#define PWM1\_1\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400290B8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00865}\mbox{\hyperlink{tm4c123gh6pm_8h_a6beb6510fc59dc65ab8d3b6b0e2813c3}{00865}} \textcolor{preprocessor}{\#define PWM1\_1\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400290BC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00866}\mbox{\hyperlink{tm4c123gh6pm_8h_aeff39dc7ec21fdf9a4ed17ecdd419bfa}{00866}} \textcolor{preprocessor}{\#define PWM1\_2\_CTL\_R            (*((volatile uint32\_t *)0x400290C0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00867}\mbox{\hyperlink{tm4c123gh6pm_8h_ab09ed2b29c01839f80f31db5da890198}{00867}} \textcolor{preprocessor}{\#define PWM1\_2\_INTEN\_R          (*((volatile uint32\_t *)0x400290C4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00868}\mbox{\hyperlink{tm4c123gh6pm_8h_ab22408e3ae64769544e7d84a30f7683a}{00868}} \textcolor{preprocessor}{\#define PWM1\_2\_RIS\_R            (*((volatile uint32\_t *)0x400290C8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00869}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d2e72ed89afcfda46d32efb98d82055}{00869}} \textcolor{preprocessor}{\#define PWM1\_2\_ISC\_R            (*((volatile uint32\_t *)0x400290CC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00870}\mbox{\hyperlink{tm4c123gh6pm_8h_a892449c59f3936cf6a521cf16da4eb59}{00870}} \textcolor{preprocessor}{\#define PWM1\_2\_LOAD\_R           (*((volatile uint32\_t *)0x400290D0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00871}\mbox{\hyperlink{tm4c123gh6pm_8h_a5546f74f13ead4977b2a303f5755864b}{00871}} \textcolor{preprocessor}{\#define PWM1\_2\_COUNT\_R          (*((volatile uint32\_t *)0x400290D4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00872}\mbox{\hyperlink{tm4c123gh6pm_8h_a71d18afbad5cb5494ff6b5804e8b56a2}{00872}} \textcolor{preprocessor}{\#define PWM1\_2\_CMPA\_R           (*((volatile uint32\_t *)0x400290D8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00873}\mbox{\hyperlink{tm4c123gh6pm_8h_ab107dc00a89e46155fac014a9ef35518}{00873}} \textcolor{preprocessor}{\#define PWM1\_2\_CMPB\_R           (*((volatile uint32\_t *)0x400290DC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00874}\mbox{\hyperlink{tm4c123gh6pm_8h_a69b3ecafc690ba90ba4edfabb6506ec3}{00874}} \textcolor{preprocessor}{\#define PWM1\_2\_GENA\_R           (*((volatile uint32\_t *)0x400290E0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00875}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7ee86cc4c1dd86d800966dcf9de5aa7}{00875}} \textcolor{preprocessor}{\#define PWM1\_2\_GENB\_R           (*((volatile uint32\_t *)0x400290E4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00876}\mbox{\hyperlink{tm4c123gh6pm_8h_a76d285ff6607737129826f3a135c3ec3}{00876}} \textcolor{preprocessor}{\#define PWM1\_2\_DBCTL\_R          (*((volatile uint32\_t *)0x400290E8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00877}\mbox{\hyperlink{tm4c123gh6pm_8h_add950f28455fbff540319bc1a8112e42}{00877}} \textcolor{preprocessor}{\#define PWM1\_2\_DBRISE\_R         (*((volatile uint32\_t *)0x400290EC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00878}\mbox{\hyperlink{tm4c123gh6pm_8h_a007dc03fbe9d001df62acbb3700817c5}{00878}} \textcolor{preprocessor}{\#define PWM1\_2\_DBFALL\_R         (*((volatile uint32\_t *)0x400290F0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00879}\mbox{\hyperlink{tm4c123gh6pm_8h_af3d9f54e63d87d93684692ef2ad408a2}{00879}} \textcolor{preprocessor}{\#define PWM1\_2\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400290F4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00880}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7a27eea3b571e40edb5397daeee8f71}{00880}} \textcolor{preprocessor}{\#define PWM1\_2\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400290F8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00881}\mbox{\hyperlink{tm4c123gh6pm_8h_a0248571009a1de12d1051ece22e1fdef}{00881}} \textcolor{preprocessor}{\#define PWM1\_2\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400290FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00882}\mbox{\hyperlink{tm4c123gh6pm_8h_ae89c83d77a518b133d902e1977932f49}{00882}} \textcolor{preprocessor}{\#define PWM1\_3\_CTL\_R            (*((volatile uint32\_t *)0x40029100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00883}\mbox{\hyperlink{tm4c123gh6pm_8h_ae09bfe9fe7066b4e10159a0d5c3d7cb1}{00883}} \textcolor{preprocessor}{\#define PWM1\_3\_INTEN\_R          (*((volatile uint32\_t *)0x40029104))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00884}\mbox{\hyperlink{tm4c123gh6pm_8h_af6ee5ed60b6af77ade1ff7dcf4a8ba9f}{00884}} \textcolor{preprocessor}{\#define PWM1\_3\_RIS\_R            (*((volatile uint32\_t *)0x40029108))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00885}\mbox{\hyperlink{tm4c123gh6pm_8h_a197810dc69c3146d4cdd8c0e5fadd14a}{00885}} \textcolor{preprocessor}{\#define PWM1\_3\_ISC\_R            (*((volatile uint32\_t *)0x4002910C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00886}\mbox{\hyperlink{tm4c123gh6pm_8h_a50e756f89a6fe7aedf6cc243d1eb352e}{00886}} \textcolor{preprocessor}{\#define PWM1\_3\_LOAD\_R           (*((volatile uint32\_t *)0x40029110))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00887}\mbox{\hyperlink{tm4c123gh6pm_8h_a30fbfdfcf2c6a412f8627f942c59dcbc}{00887}} \textcolor{preprocessor}{\#define PWM1\_3\_COUNT\_R          (*((volatile uint32\_t *)0x40029114))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00888}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d00da4228378d8d6c2ae72e8ac96bd4}{00888}} \textcolor{preprocessor}{\#define PWM1\_3\_CMPA\_R           (*((volatile uint32\_t *)0x40029118))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00889}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cc8882b9b3e9c087679c44a8c4bd6ad}{00889}} \textcolor{preprocessor}{\#define PWM1\_3\_CMPB\_R           (*((volatile uint32\_t *)0x4002911C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00890}\mbox{\hyperlink{tm4c123gh6pm_8h_a8071b4edfd756c0d955dce7ed714f35c}{00890}} \textcolor{preprocessor}{\#define PWM1\_3\_GENA\_R           (*((volatile uint32\_t *)0x40029120))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00891}\mbox{\hyperlink{tm4c123gh6pm_8h_a248a801a898b2505fc3a810af0c364a2}{00891}} \textcolor{preprocessor}{\#define PWM1\_3\_GENB\_R           (*((volatile uint32\_t *)0x40029124))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00892}\mbox{\hyperlink{tm4c123gh6pm_8h_a99a576b05c766144d079fac740687bec}{00892}} \textcolor{preprocessor}{\#define PWM1\_3\_DBCTL\_R          (*((volatile uint32\_t *)0x40029128))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00893}\mbox{\hyperlink{tm4c123gh6pm_8h_a09c02b72ea16ff0c5616997783675f76}{00893}} \textcolor{preprocessor}{\#define PWM1\_3\_DBRISE\_R         (*((volatile uint32\_t *)0x4002912C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00894}\mbox{\hyperlink{tm4c123gh6pm_8h_a5314404111a4d4293dbe158b8fe9a336}{00894}} \textcolor{preprocessor}{\#define PWM1\_3\_DBFALL\_R         (*((volatile uint32\_t *)0x40029130))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00895}\mbox{\hyperlink{tm4c123gh6pm_8h_a6682cbd60549d0faab15ba2997cf6930}{00895}} \textcolor{preprocessor}{\#define PWM1\_3\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40029134))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00896}\mbox{\hyperlink{tm4c123gh6pm_8h_a76b4add9e56de7b0e6e93994fe36f7c8}{00896}} \textcolor{preprocessor}{\#define PWM1\_3\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40029138))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00897}\mbox{\hyperlink{tm4c123gh6pm_8h_acc6744537b8f13591e57ad572739c5cf}{00897}} \textcolor{preprocessor}{\#define PWM1\_3\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002913C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00898}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9931337b0739c07b119f56ff976baec}{00898}} \textcolor{preprocessor}{\#define PWM1\_0\_FLTSEN\_R         (*((volatile uint32\_t *)0x40029800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00899}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a108a6469c56f982953c2364ebedfbb}{00899}} \textcolor{preprocessor}{\#define PWM1\_0\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00900}\mbox{\hyperlink{tm4c123gh6pm_8h_a31feba7ad9a90499a3ff04a1e08c6260}{00900}} \textcolor{preprocessor}{\#define PWM1\_0\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00901}\mbox{\hyperlink{tm4c123gh6pm_8h_a77dde25d10abd71a563ffd2cb458dea4}{00901}} \textcolor{preprocessor}{\#define PWM1\_1\_FLTSEN\_R         (*((volatile uint32\_t *)0x40029880))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00902}\mbox{\hyperlink{tm4c123gh6pm_8h_aa952f16a769681672eb56033f3bc4028}{00902}} \textcolor{preprocessor}{\#define PWM1\_1\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029884))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00903}\mbox{\hyperlink{tm4c123gh6pm_8h_a03ce066679c515a29cd82eee02bd2bec}{00903}} \textcolor{preprocessor}{\#define PWM1\_1\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029888))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00904}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5a6ff960efe10dac61ecf3fb1d59553}{00904}} \textcolor{preprocessor}{\#define PWM1\_2\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029904))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00905}\mbox{\hyperlink{tm4c123gh6pm_8h_af0fe36ff5eba942d682992127a5567d3}{00905}} \textcolor{preprocessor}{\#define PWM1\_2\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029908))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00906}\mbox{\hyperlink{tm4c123gh6pm_8h_aa220e9c9e81c2413f1e1e821829b5669}{00906}} \textcolor{preprocessor}{\#define PWM1\_3\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029984))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00907}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a5e32b73ffa5e0bbbc70d385af60539}{00907}} \textcolor{preprocessor}{\#define PWM1\_3\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029988))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00908}\mbox{\hyperlink{tm4c123gh6pm_8h_aedf44e0ab66165ed07b40db012fd28b4}{00908}} \textcolor{preprocessor}{\#define PWM1\_PP\_R               (*((volatile uint32\_t *)0x40029FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00909}00909 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00910}00910 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00911}00911 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00912}00912 \textcolor{comment}{// QEI registers (QEI0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00913}00913 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00914}00914 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00915}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c5d28a165309eebcafd3ac5ac4d7f2a}{00915}} \textcolor{preprocessor}{\#define QEI0\_CTL\_R              (*((volatile uint32\_t *)0x4002C000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00916}\mbox{\hyperlink{tm4c123gh6pm_8h_a05571e87f2093d2c64b1a36d8b12af89}{00916}} \textcolor{preprocessor}{\#define QEI0\_STAT\_R             (*((volatile uint32\_t *)0x4002C004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00917}\mbox{\hyperlink{tm4c123gh6pm_8h_ad44cd209d75474ee92b4903230d668ee}{00917}} \textcolor{preprocessor}{\#define QEI0\_POS\_R              (*((volatile uint32\_t *)0x4002C008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00918}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8028c853559248bb6eab320e219753c}{00918}} \textcolor{preprocessor}{\#define QEI0\_MAXPOS\_R           (*((volatile uint32\_t *)0x4002C00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00919}\mbox{\hyperlink{tm4c123gh6pm_8h_a69d2acc8d4242fbbda514726ce55b4d9}{00919}} \textcolor{preprocessor}{\#define QEI0\_LOAD\_R             (*((volatile uint32\_t *)0x4002C010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00920}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c9f4d70fc4f1d92b6699c06e9497260}{00920}} \textcolor{preprocessor}{\#define QEI0\_TIME\_R             (*((volatile uint32\_t *)0x4002C014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00921}\mbox{\hyperlink{tm4c123gh6pm_8h_acaf27b7a6257985fe3fb875523adc9d1}{00921}} \textcolor{preprocessor}{\#define QEI0\_COUNT\_R            (*((volatile uint32\_t *)0x4002C018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00922}\mbox{\hyperlink{tm4c123gh6pm_8h_a379eca5893d6f16aa3a4e1772df1da99}{00922}} \textcolor{preprocessor}{\#define QEI0\_SPEED\_R            (*((volatile uint32\_t *)0x4002C01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00923}\mbox{\hyperlink{tm4c123gh6pm_8h_aab2d47f2120fef76ac7c767f6a81bae3}{00923}} \textcolor{preprocessor}{\#define QEI0\_INTEN\_R            (*((volatile uint32\_t *)0x4002C020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00924}\mbox{\hyperlink{tm4c123gh6pm_8h_ad05e8958c44fe38857b4a090d03a037c}{00924}} \textcolor{preprocessor}{\#define QEI0\_RIS\_R              (*((volatile uint32\_t *)0x4002C024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00925}\mbox{\hyperlink{tm4c123gh6pm_8h_a83359b1786e3706e644b3c1e9b2c88c4}{00925}} \textcolor{preprocessor}{\#define QEI0\_ISC\_R              (*((volatile uint32\_t *)0x4002C028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00926}00926 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00927}00927 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00928}00928 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00929}00929 \textcolor{comment}{// QEI registers (QEI1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00930}00930 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00931}00931 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00932}\mbox{\hyperlink{tm4c123gh6pm_8h_a42f1faaac92698a9a32b616a9a5f4e87}{00932}} \textcolor{preprocessor}{\#define QEI1\_CTL\_R              (*((volatile uint32\_t *)0x4002D000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00933}\mbox{\hyperlink{tm4c123gh6pm_8h_ae53f607e35a8958176a68ea32c9e5ae5}{00933}} \textcolor{preprocessor}{\#define QEI1\_STAT\_R             (*((volatile uint32\_t *)0x4002D004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00934}\mbox{\hyperlink{tm4c123gh6pm_8h_aafeebe94f7337213983436fd97f30d9a}{00934}} \textcolor{preprocessor}{\#define QEI1\_POS\_R              (*((volatile uint32\_t *)0x4002D008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00935}\mbox{\hyperlink{tm4c123gh6pm_8h_ae94bb244d965083e0d5dbfbf4f66c365}{00935}} \textcolor{preprocessor}{\#define QEI1\_MAXPOS\_R           (*((volatile uint32\_t *)0x4002D00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00936}\mbox{\hyperlink{tm4c123gh6pm_8h_a88489a99cd2c3fdfdc05b2e0fcd1f2c3}{00936}} \textcolor{preprocessor}{\#define QEI1\_LOAD\_R             (*((volatile uint32\_t *)0x4002D010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00937}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0234d725cf781fb90b8930a15b4c037}{00937}} \textcolor{preprocessor}{\#define QEI1\_TIME\_R             (*((volatile uint32\_t *)0x4002D014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00938}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d9eb05f19d3d2418e78a5af36e47180}{00938}} \textcolor{preprocessor}{\#define QEI1\_COUNT\_R            (*((volatile uint32\_t *)0x4002D018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00939}\mbox{\hyperlink{tm4c123gh6pm_8h_a42f3aaf9a24529808c0998ef586bef01}{00939}} \textcolor{preprocessor}{\#define QEI1\_SPEED\_R            (*((volatile uint32\_t *)0x4002D01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00940}\mbox{\hyperlink{tm4c123gh6pm_8h_afca0bd41eb21fc7024a149b60a998431}{00940}} \textcolor{preprocessor}{\#define QEI1\_INTEN\_R            (*((volatile uint32\_t *)0x4002D020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00941}\mbox{\hyperlink{tm4c123gh6pm_8h_af01413d858285ddbe8c9e94da26584f5}{00941}} \textcolor{preprocessor}{\#define QEI1\_RIS\_R              (*((volatile uint32\_t *)0x4002D024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00942}\mbox{\hyperlink{tm4c123gh6pm_8h_a85e41595f56400d7b10c83fe2799e94b}{00942}} \textcolor{preprocessor}{\#define QEI1\_ISC\_R              (*((volatile uint32\_t *)0x4002D028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00943}00943 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00944}00944 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00945}00945 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00946}00946 \textcolor{comment}{// Timer registers (TIMER0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00947}00947 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00948}00948 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00949}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d2d53e6b7b828afc792afc379d84022}{00949}} \textcolor{preprocessor}{\#define TIMER0\_CFG\_R            (*((volatile uint32\_t *)0x40030000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00950}\mbox{\hyperlink{tm4c123gh6pm_8h_a1738bcdd258af4616b1d275801546930}{00950}} \textcolor{preprocessor}{\#define TIMER0\_TAMR\_R           (*((volatile uint32\_t *)0x40030004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00951}\mbox{\hyperlink{tm4c123gh6pm_8h_a85b0ca2443dfadecee6b260eb1e06aeb}{00951}} \textcolor{preprocessor}{\#define TIMER0\_TBMR\_R           (*((volatile uint32\_t *)0x40030008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00952}\mbox{\hyperlink{tm4c123gh6pm_8h_a593459f1475cbfeef7f8f4950d7f2add}{00952}} \textcolor{preprocessor}{\#define TIMER0\_CTL\_R            (*((volatile uint32\_t *)0x4003000C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00953}\mbox{\hyperlink{tm4c123gh6pm_8h_acfe01a031430065a4b891f3dc71f5328}{00953}} \textcolor{preprocessor}{\#define TIMER0\_SYNC\_R           (*((volatile uint32\_t *)0x40030010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00954}\mbox{\hyperlink{tm4c123gh6pm_8h_ad3e78c6999423a34cd0d3b2eadcf8180}{00954}} \textcolor{preprocessor}{\#define TIMER0\_IMR\_R            (*((volatile uint32\_t *)0x40030018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00955}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ce5f8e4815c7707dc3abcf01ba6847d}{00955}} \textcolor{preprocessor}{\#define TIMER0\_RIS\_R            (*((volatile uint32\_t *)0x4003001C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00956}\mbox{\hyperlink{tm4c123gh6pm_8h_a19f5e346ffba1310a9009e1c9c223481}{00956}} \textcolor{preprocessor}{\#define TIMER0\_MIS\_R            (*((volatile uint32\_t *)0x40030020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00957}\mbox{\hyperlink{tm4c123gh6pm_8h_aa683e7257c56321c0f21c6c5fde1d886}{00957}} \textcolor{preprocessor}{\#define TIMER0\_ICR\_R            (*((volatile uint32\_t *)0x40030024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00958}\mbox{\hyperlink{tm4c123gh6pm_8h_a27708dd110155845f2eaf7d0415ffee0}{00958}} \textcolor{preprocessor}{\#define TIMER0\_TAILR\_R          (*((volatile uint32\_t *)0x40030028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00959}\mbox{\hyperlink{tm4c123gh6pm_8h_acbfb02e7c2af155c2da36fb25c8d484a}{00959}} \textcolor{preprocessor}{\#define TIMER0\_TBILR\_R          (*((volatile uint32\_t *)0x4003002C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00960}\mbox{\hyperlink{tm4c123gh6pm_8h_a02486ca33edca732a54cfd8d28cd221a}{00960}} \textcolor{preprocessor}{\#define TIMER0\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40030030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00961}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3b5d638e5a755e092523b1abb727a2a}{00961}} \textcolor{preprocessor}{\#define TIMER0\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40030034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00962}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4deadee119b2d93509f9f1f28e471f0}{00962}} \textcolor{preprocessor}{\#define TIMER0\_TAPR\_R           (*((volatile uint32\_t *)0x40030038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00963}\mbox{\hyperlink{tm4c123gh6pm_8h_aa770b0de415ec318f95a8862b5f9843d}{00963}} \textcolor{preprocessor}{\#define TIMER0\_TBPR\_R           (*((volatile uint32\_t *)0x4003003C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00964}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f53722c2ebf1caa29c8650ededf0e5e}{00964}} \textcolor{preprocessor}{\#define TIMER0\_TAPMR\_R          (*((volatile uint32\_t *)0x40030040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00965}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d3e27c7917a884a4bee2232f56d388a}{00965}} \textcolor{preprocessor}{\#define TIMER0\_TBPMR\_R          (*((volatile uint32\_t *)0x40030044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00966}\mbox{\hyperlink{tm4c123gh6pm_8h_a00ecb0b91726d4fc7fe84242c25e1c65}{00966}} \textcolor{preprocessor}{\#define TIMER0\_TAR\_R            (*((volatile uint32\_t *)0x40030048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00967}\mbox{\hyperlink{tm4c123gh6pm_8h_a5272b0ca465e09d59e9ddeac3132daf6}{00967}} \textcolor{preprocessor}{\#define TIMER0\_TBR\_R            (*((volatile uint32\_t *)0x4003004C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00968}\mbox{\hyperlink{tm4c123gh6pm_8h_affa7c7064d27d1dbed5a46614a582235}{00968}} \textcolor{preprocessor}{\#define TIMER0\_TAV\_R            (*((volatile uint32\_t *)0x40030050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00969}\mbox{\hyperlink{tm4c123gh6pm_8h_a20d91d42c9585c7011566f6d948a6ee3}{00969}} \textcolor{preprocessor}{\#define TIMER0\_TBV\_R            (*((volatile uint32\_t *)0x40030054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00970}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fe0f8ca98862701e03952b6f1ca1a1c}{00970}} \textcolor{preprocessor}{\#define TIMER0\_RTCPD\_R          (*((volatile uint32\_t *)0x40030058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00971}\mbox{\hyperlink{tm4c123gh6pm_8h_a36c952c063b892f9257dd656cabb1be6}{00971}} \textcolor{preprocessor}{\#define TIMER0\_TAPS\_R           (*((volatile uint32\_t *)0x4003005C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00972}\mbox{\hyperlink{tm4c123gh6pm_8h_a35fd5370e55a83abb0d8d7d24f0e1fe6}{00972}} \textcolor{preprocessor}{\#define TIMER0\_TBPS\_R           (*((volatile uint32\_t *)0x40030060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00973}\mbox{\hyperlink{tm4c123gh6pm_8h_a45131035ce5f28fc8db481ec3d77d5e4}{00973}} \textcolor{preprocessor}{\#define TIMER0\_TAPV\_R           (*((volatile uint32\_t *)0x40030064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00974}\mbox{\hyperlink{tm4c123gh6pm_8h_a94e95ea18145915232e8aaf6af875459}{00974}} \textcolor{preprocessor}{\#define TIMER0\_TBPV\_R           (*((volatile uint32\_t *)0x40030068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00975}\mbox{\hyperlink{tm4c123gh6pm_8h_a04fce1fd7b2756acc12ad0b823efd125}{00975}} \textcolor{preprocessor}{\#define TIMER0\_PP\_R             (*((volatile uint32\_t *)0x40030FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00976}00976 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00977}00977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00978}00978 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00979}00979 \textcolor{comment}{// Timer registers (TIMER1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00980}00980 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00981}00981 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00982}\mbox{\hyperlink{tm4c123gh6pm_8h_a6922388158dfccf5252b25467a104be7}{00982}} \textcolor{preprocessor}{\#define TIMER1\_CFG\_R            (*((volatile uint32\_t *)0x40031000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00983}\mbox{\hyperlink{tm4c123gh6pm_8h_aa79927640f5de00d3719ad106e871fff}{00983}} \textcolor{preprocessor}{\#define TIMER1\_TAMR\_R           (*((volatile uint32\_t *)0x40031004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00984}\mbox{\hyperlink{tm4c123gh6pm_8h_ae395ac89c4fbb8419b57321ddbebbe7e}{00984}} \textcolor{preprocessor}{\#define TIMER1\_TBMR\_R           (*((volatile uint32\_t *)0x40031008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00985}\mbox{\hyperlink{tm4c123gh6pm_8h_aef72241f1c1059473f0daef61cd55941}{00985}} \textcolor{preprocessor}{\#define TIMER1\_CTL\_R            (*((volatile uint32\_t *)0x4003100C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00986}\mbox{\hyperlink{tm4c123gh6pm_8h_a90b8dafe40be151b6adb8af58aae4ffe}{00986}} \textcolor{preprocessor}{\#define TIMER1\_SYNC\_R           (*((volatile uint32\_t *)0x40031010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00987}\mbox{\hyperlink{tm4c123gh6pm_8h_a1334f302d0fd042d6a903c9b672958ad}{00987}} \textcolor{preprocessor}{\#define TIMER1\_IMR\_R            (*((volatile uint32\_t *)0x40031018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00988}\mbox{\hyperlink{tm4c123gh6pm_8h_ae613fa799d72f6d36628df90fe1a6cc0}{00988}} \textcolor{preprocessor}{\#define TIMER1\_RIS\_R            (*((volatile uint32\_t *)0x4003101C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00989}\mbox{\hyperlink{tm4c123gh6pm_8h_aadb6e7c25ecbff5b10094f86f0179fc3}{00989}} \textcolor{preprocessor}{\#define TIMER1\_MIS\_R            (*((volatile uint32\_t *)0x40031020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00990}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3c5ccab541078fd76ade381eef85d20}{00990}} \textcolor{preprocessor}{\#define TIMER1\_ICR\_R            (*((volatile uint32\_t *)0x40031024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00991}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0a5da5037821dcb434376ec97c9c961}{00991}} \textcolor{preprocessor}{\#define TIMER1\_TAILR\_R          (*((volatile uint32\_t *)0x40031028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00992}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ceb197e777ec64e54d55b5fa6532d7e}{00992}} \textcolor{preprocessor}{\#define TIMER1\_TBILR\_R          (*((volatile uint32\_t *)0x4003102C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00993}\mbox{\hyperlink{tm4c123gh6pm_8h_a64e9ae442ec988b5bed85a94740f97e9}{00993}} \textcolor{preprocessor}{\#define TIMER1\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40031030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00994}\mbox{\hyperlink{tm4c123gh6pm_8h_a317ae69030596c4123b1c108a081e5b1}{00994}} \textcolor{preprocessor}{\#define TIMER1\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40031034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00995}\mbox{\hyperlink{tm4c123gh6pm_8h_ab855e45ddb8667646f9e3a6a856c15ed}{00995}} \textcolor{preprocessor}{\#define TIMER1\_TAPR\_R           (*((volatile uint32\_t *)0x40031038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00996}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f318bc77efeefebe41ef20245b4abd9}{00996}} \textcolor{preprocessor}{\#define TIMER1\_TBPR\_R           (*((volatile uint32\_t *)0x4003103C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00997}\mbox{\hyperlink{tm4c123gh6pm_8h_abbc543b3f5589d8e7081c91770a0ed58}{00997}} \textcolor{preprocessor}{\#define TIMER1\_TAPMR\_R          (*((volatile uint32\_t *)0x40031040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00998}\mbox{\hyperlink{tm4c123gh6pm_8h_a57052fd304d6566eb5f516a03d7d9f33}{00998}} \textcolor{preprocessor}{\#define TIMER1\_TBPMR\_R          (*((volatile uint32\_t *)0x40031044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l00999}\mbox{\hyperlink{tm4c123gh6pm_8h_a213dd366c71eac92f0580ea64cc129a7}{00999}} \textcolor{preprocessor}{\#define TIMER1\_TAR\_R            (*((volatile uint32\_t *)0x40031048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01000}\mbox{\hyperlink{tm4c123gh6pm_8h_aec1d27af153af8bcb5938755fd0f5bdb}{01000}} \textcolor{preprocessor}{\#define TIMER1\_TBR\_R            (*((volatile uint32\_t *)0x4003104C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01001}\mbox{\hyperlink{tm4c123gh6pm_8h_aa55128f6683d828c27c31cb279faafbc}{01001}} \textcolor{preprocessor}{\#define TIMER1\_TAV\_R            (*((volatile uint32\_t *)0x40031050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01002}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c5a8508279681f8172968a24d890d3f}{01002}} \textcolor{preprocessor}{\#define TIMER1\_TBV\_R            (*((volatile uint32\_t *)0x40031054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01003}\mbox{\hyperlink{tm4c123gh6pm_8h_a59d757e9d7903efff10661edb3dc55c5}{01003}} \textcolor{preprocessor}{\#define TIMER1\_RTCPD\_R          (*((volatile uint32\_t *)0x40031058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01004}\mbox{\hyperlink{tm4c123gh6pm_8h_a216f65de33297a5d0f9e8c505cae671f}{01004}} \textcolor{preprocessor}{\#define TIMER1\_TAPS\_R           (*((volatile uint32\_t *)0x4003105C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01005}\mbox{\hyperlink{tm4c123gh6pm_8h_a93dc823fff06901af7a49d697f0543d9}{01005}} \textcolor{preprocessor}{\#define TIMER1\_TBPS\_R           (*((volatile uint32\_t *)0x40031060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01006}\mbox{\hyperlink{tm4c123gh6pm_8h_a5001e590e4c325283eece6e97140794f}{01006}} \textcolor{preprocessor}{\#define TIMER1\_TAPV\_R           (*((volatile uint32\_t *)0x40031064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01007}\mbox{\hyperlink{tm4c123gh6pm_8h_a563baba6a51419059e61b163f196e9cc}{01007}} \textcolor{preprocessor}{\#define TIMER1\_TBPV\_R           (*((volatile uint32\_t *)0x40031068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01008}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1f373846ca7228dd52be8909f74e61c}{01008}} \textcolor{preprocessor}{\#define TIMER1\_PP\_R             (*((volatile uint32\_t *)0x40031FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01009}01009 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01010}01010 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01011}01011 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01012}01012 \textcolor{comment}{// Timer registers (TIMER2)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01013}01013 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01014}01014 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01015}\mbox{\hyperlink{tm4c123gh6pm_8h_a231a646f1e25605f504598a0ab319409}{01015}} \textcolor{preprocessor}{\#define TIMER2\_CFG\_R            (*((volatile uint32\_t *)0x40032000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01016}\mbox{\hyperlink{tm4c123gh6pm_8h_a13b06799a15745c03e04572731157c32}{01016}} \textcolor{preprocessor}{\#define TIMER2\_TAMR\_R           (*((volatile uint32\_t *)0x40032004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01017}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3717baec233259e2039ff5cc83e8a50}{01017}} \textcolor{preprocessor}{\#define TIMER2\_TBMR\_R           (*((volatile uint32\_t *)0x40032008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01018}\mbox{\hyperlink{tm4c123gh6pm_8h_a2520c4706d6b7779f0d94afe5f2c4d65}{01018}} \textcolor{preprocessor}{\#define TIMER2\_CTL\_R            (*((volatile uint32\_t *)0x4003200C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01019}\mbox{\hyperlink{tm4c123gh6pm_8h_a13bf415cfab99ef7ca357d9d4dc9dd8b}{01019}} \textcolor{preprocessor}{\#define TIMER2\_SYNC\_R           (*((volatile uint32\_t *)0x40032010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01020}\mbox{\hyperlink{tm4c123gh6pm_8h_af0cdf9ac825689c8be45f70537536527}{01020}} \textcolor{preprocessor}{\#define TIMER2\_IMR\_R            (*((volatile uint32\_t *)0x40032018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01021}\mbox{\hyperlink{tm4c123gh6pm_8h_a2dd2b25480ebbbb95f3651e72b3cee23}{01021}} \textcolor{preprocessor}{\#define TIMER2\_RIS\_R            (*((volatile uint32\_t *)0x4003201C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01022}\mbox{\hyperlink{tm4c123gh6pm_8h_a58de651f54c5ebe45e778734a3afa926}{01022}} \textcolor{preprocessor}{\#define TIMER2\_MIS\_R            (*((volatile uint32\_t *)0x40032020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01023}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a48a2150fcc96500f615a714177efcd}{01023}} \textcolor{preprocessor}{\#define TIMER2\_ICR\_R            (*((volatile uint32\_t *)0x40032024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01024}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e5207971911d015357f892652776584}{01024}} \textcolor{preprocessor}{\#define TIMER2\_TAILR\_R          (*((volatile uint32\_t *)0x40032028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01025}\mbox{\hyperlink{tm4c123gh6pm_8h_a69fcc3b1cf5ffb4ddd008be78024edc1}{01025}} \textcolor{preprocessor}{\#define TIMER2\_TBILR\_R          (*((volatile uint32\_t *)0x4003202C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01026}\mbox{\hyperlink{tm4c123gh6pm_8h_a699fff98db66665da255beacb6de4a2a}{01026}} \textcolor{preprocessor}{\#define TIMER2\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40032030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01027}\mbox{\hyperlink{tm4c123gh6pm_8h_a040bfa47f53e7457a593427225c68905}{01027}} \textcolor{preprocessor}{\#define TIMER2\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40032034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01028}\mbox{\hyperlink{tm4c123gh6pm_8h_a042ac937cf9882700c5e62bb6dbc904e}{01028}} \textcolor{preprocessor}{\#define TIMER2\_TAPR\_R           (*((volatile uint32\_t *)0x40032038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01029}\mbox{\hyperlink{tm4c123gh6pm_8h_afaa24f03001e69d37a12220ea17c5c80}{01029}} \textcolor{preprocessor}{\#define TIMER2\_TBPR\_R           (*((volatile uint32\_t *)0x4003203C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01030}\mbox{\hyperlink{tm4c123gh6pm_8h_ac401b6f8af8c528ce971b878e3d28aef}{01030}} \textcolor{preprocessor}{\#define TIMER2\_TAPMR\_R          (*((volatile uint32\_t *)0x40032040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01031}\mbox{\hyperlink{tm4c123gh6pm_8h_a37e77c341e39a5988b5207cf265480d4}{01031}} \textcolor{preprocessor}{\#define TIMER2\_TBPMR\_R          (*((volatile uint32\_t *)0x40032044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01032}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7729e143e347e6177a688b348241e32}{01032}} \textcolor{preprocessor}{\#define TIMER2\_TAR\_R            (*((volatile uint32\_t *)0x40032048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01033}\mbox{\hyperlink{tm4c123gh6pm_8h_adce0a8660007c428019634fbbc606aab}{01033}} \textcolor{preprocessor}{\#define TIMER2\_TBR\_R            (*((volatile uint32\_t *)0x4003204C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01034}\mbox{\hyperlink{tm4c123gh6pm_8h_a132febe904f81e92ecce07d3bfe520b0}{01034}} \textcolor{preprocessor}{\#define TIMER2\_TAV\_R            (*((volatile uint32\_t *)0x40032050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01035}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c277f9627d64db0cd804976c40586ae}{01035}} \textcolor{preprocessor}{\#define TIMER2\_TBV\_R            (*((volatile uint32\_t *)0x40032054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01036}\mbox{\hyperlink{tm4c123gh6pm_8h_a9391305d5752e521c17fa799325a0d67}{01036}} \textcolor{preprocessor}{\#define TIMER2\_RTCPD\_R          (*((volatile uint32\_t *)0x40032058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01037}\mbox{\hyperlink{tm4c123gh6pm_8h_aa496a04ca11fbc6c0d0e049a3470dbfc}{01037}} \textcolor{preprocessor}{\#define TIMER2\_TAPS\_R           (*((volatile uint32\_t *)0x4003205C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01038}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d7979ef7a2db84c7d1900b0492ceb90}{01038}} \textcolor{preprocessor}{\#define TIMER2\_TBPS\_R           (*((volatile uint32\_t *)0x40032060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01039}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f99ccbcbb5afb0ce690da50677db6d6}{01039}} \textcolor{preprocessor}{\#define TIMER2\_TAPV\_R           (*((volatile uint32\_t *)0x40032064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01040}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f5a9f4b3393861caf38670468de5218}{01040}} \textcolor{preprocessor}{\#define TIMER2\_TBPV\_R           (*((volatile uint32\_t *)0x40032068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01041}\mbox{\hyperlink{tm4c123gh6pm_8h_aa683dbbcbc761a0ba35599280e761567}{01041}} \textcolor{preprocessor}{\#define TIMER2\_PP\_R             (*((volatile uint32\_t *)0x40032FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01042}01042 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01043}01043 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01044}01044 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01045}01045 \textcolor{comment}{// Timer registers (TIMER3)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01046}01046 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01047}01047 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01048}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0465dc36fefddb37cd2676170d47291}{01048}} \textcolor{preprocessor}{\#define TIMER3\_CFG\_R            (*((volatile uint32\_t *)0x40033000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01049}\mbox{\hyperlink{tm4c123gh6pm_8h_a97e8dba11167bafba6bf233c5f105a03}{01049}} \textcolor{preprocessor}{\#define TIMER3\_TAMR\_R           (*((volatile uint32\_t *)0x40033004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01050}\mbox{\hyperlink{tm4c123gh6pm_8h_a10435bf7992a7474b1ca3f0b88e929a0}{01050}} \textcolor{preprocessor}{\#define TIMER3\_TBMR\_R           (*((volatile uint32\_t *)0x40033008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01051}\mbox{\hyperlink{tm4c123gh6pm_8h_a6991f2ceace793ce6bbefb4ad781ce9e}{01051}} \textcolor{preprocessor}{\#define TIMER3\_CTL\_R            (*((volatile uint32\_t *)0x4003300C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01052}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ca0bec22d8b3964cf1edfdcfccb13e1}{01052}} \textcolor{preprocessor}{\#define TIMER3\_SYNC\_R           (*((volatile uint32\_t *)0x40033010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01053}\mbox{\hyperlink{tm4c123gh6pm_8h_ab11c9d07576dc56ae121a14e1fddb09c}{01053}} \textcolor{preprocessor}{\#define TIMER3\_IMR\_R            (*((volatile uint32\_t *)0x40033018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01054}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b720ac36cad034603c17e69def26a26}{01054}} \textcolor{preprocessor}{\#define TIMER3\_RIS\_R            (*((volatile uint32\_t *)0x4003301C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01055}\mbox{\hyperlink{tm4c123gh6pm_8h_a6be224cf98e0e05b12e6a44cf7c9dc35}{01055}} \textcolor{preprocessor}{\#define TIMER3\_MIS\_R            (*((volatile uint32\_t *)0x40033020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01056}\mbox{\hyperlink{tm4c123gh6pm_8h_ada5c68a253b2e6b8a5ae01f6c886ae7e}{01056}} \textcolor{preprocessor}{\#define TIMER3\_ICR\_R            (*((volatile uint32\_t *)0x40033024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01057}\mbox{\hyperlink{tm4c123gh6pm_8h_a2336af157edf064f5348e908ccec8696}{01057}} \textcolor{preprocessor}{\#define TIMER3\_TAILR\_R          (*((volatile uint32\_t *)0x40033028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01058}\mbox{\hyperlink{tm4c123gh6pm_8h_ae94705a6bcfd87bd9e0c3f0f0a102193}{01058}} \textcolor{preprocessor}{\#define TIMER3\_TBILR\_R          (*((volatile uint32\_t *)0x4003302C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01059}\mbox{\hyperlink{tm4c123gh6pm_8h_a474b2148263e9e4a613cf1fd86c27bc2}{01059}} \textcolor{preprocessor}{\#define TIMER3\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40033030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01060}\mbox{\hyperlink{tm4c123gh6pm_8h_af5aa26f8c405dc10071d2efbc5fb4b7e}{01060}} \textcolor{preprocessor}{\#define TIMER3\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40033034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01061}\mbox{\hyperlink{tm4c123gh6pm_8h_aa072b1487d8b341f358c93bbc9e4ae37}{01061}} \textcolor{preprocessor}{\#define TIMER3\_TAPR\_R           (*((volatile uint32\_t *)0x40033038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01062}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ca30facb9c6cc5c836590cc4aa4d2c1}{01062}} \textcolor{preprocessor}{\#define TIMER3\_TBPR\_R           (*((volatile uint32\_t *)0x4003303C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01063}\mbox{\hyperlink{tm4c123gh6pm_8h_a0eec2dfb57b6cd56e06d13f24b63cd1a}{01063}} \textcolor{preprocessor}{\#define TIMER3\_TAPMR\_R          (*((volatile uint32\_t *)0x40033040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01064}\mbox{\hyperlink{tm4c123gh6pm_8h_a85cdec4a928cc6cb3b4258dd1137a42d}{01064}} \textcolor{preprocessor}{\#define TIMER3\_TBPMR\_R          (*((volatile uint32\_t *)0x40033044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01065}\mbox{\hyperlink{tm4c123gh6pm_8h_a1dd9972c5cc5e6e14d87a36dfd165cfa}{01065}} \textcolor{preprocessor}{\#define TIMER3\_TAR\_R            (*((volatile uint32\_t *)0x40033048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01066}\mbox{\hyperlink{tm4c123gh6pm_8h_a3997a78363337469ea8cd3052688e82d}{01066}} \textcolor{preprocessor}{\#define TIMER3\_TBR\_R            (*((volatile uint32\_t *)0x4003304C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01067}\mbox{\hyperlink{tm4c123gh6pm_8h_a243e1e6411f66bf757d3ae26a398cf3c}{01067}} \textcolor{preprocessor}{\#define TIMER3\_TAV\_R            (*((volatile uint32\_t *)0x40033050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01068}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bbcd62c6d66191c205fbc6af1d00e7c}{01068}} \textcolor{preprocessor}{\#define TIMER3\_TBV\_R            (*((volatile uint32\_t *)0x40033054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01069}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ed1df353589b167a22f34eb214090d7}{01069}} \textcolor{preprocessor}{\#define TIMER3\_RTCPD\_R          (*((volatile uint32\_t *)0x40033058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01070}\mbox{\hyperlink{tm4c123gh6pm_8h_aa06cd307796b1176ebc5c0f14e9f9633}{01070}} \textcolor{preprocessor}{\#define TIMER3\_TAPS\_R           (*((volatile uint32\_t *)0x4003305C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01071}\mbox{\hyperlink{tm4c123gh6pm_8h_a0aea4882277eb23707bdd53fa3297367}{01071}} \textcolor{preprocessor}{\#define TIMER3\_TBPS\_R           (*((volatile uint32\_t *)0x40033060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01072}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa218201312451dd49b1f30987ca3642}{01072}} \textcolor{preprocessor}{\#define TIMER3\_TAPV\_R           (*((volatile uint32\_t *)0x40033064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01073}\mbox{\hyperlink{tm4c123gh6pm_8h_a00c8d397f9e3903a171c2991553a4845}{01073}} \textcolor{preprocessor}{\#define TIMER3\_TBPV\_R           (*((volatile uint32\_t *)0x40033068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01074}\mbox{\hyperlink{tm4c123gh6pm_8h_a805c0517f5834e0abee2ec4f218732e7}{01074}} \textcolor{preprocessor}{\#define TIMER3\_PP\_R             (*((volatile uint32\_t *)0x40033FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01075}01075 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01076}01076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01077}01077 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01078}01078 \textcolor{comment}{// Timer registers (TIMER4)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01079}01079 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01080}01080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01081}\mbox{\hyperlink{tm4c123gh6pm_8h_a57bb714cf0a4c0b535d071d26598b45c}{01081}} \textcolor{preprocessor}{\#define TIMER4\_CFG\_R            (*((volatile uint32\_t *)0x40034000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01082}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d3a11832891b0ef8425deedf4d8f696}{01082}} \textcolor{preprocessor}{\#define TIMER4\_TAMR\_R           (*((volatile uint32\_t *)0x40034004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01083}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e2243e69398780e0d4b999aff4635f4}{01083}} \textcolor{preprocessor}{\#define TIMER4\_TBMR\_R           (*((volatile uint32\_t *)0x40034008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01084}\mbox{\hyperlink{tm4c123gh6pm_8h_a93bd795d6c9017b3b9121fc5ccdd7748}{01084}} \textcolor{preprocessor}{\#define TIMER4\_CTL\_R            (*((volatile uint32\_t *)0x4003400C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01085}\mbox{\hyperlink{tm4c123gh6pm_8h_adf40f806184db0cabcfffd23435f322c}{01085}} \textcolor{preprocessor}{\#define TIMER4\_SYNC\_R           (*((volatile uint32\_t *)0x40034010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01086}\mbox{\hyperlink{tm4c123gh6pm_8h_aa25cb22719a62a666150845675281b5c}{01086}} \textcolor{preprocessor}{\#define TIMER4\_IMR\_R            (*((volatile uint32\_t *)0x40034018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01087}\mbox{\hyperlink{tm4c123gh6pm_8h_acdf20d31c187c8717ac54981ea434710}{01087}} \textcolor{preprocessor}{\#define TIMER4\_RIS\_R            (*((volatile uint32\_t *)0x4003401C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01088}\mbox{\hyperlink{tm4c123gh6pm_8h_adad93261ef858632781e2f934635bc00}{01088}} \textcolor{preprocessor}{\#define TIMER4\_MIS\_R            (*((volatile uint32\_t *)0x40034020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01089}\mbox{\hyperlink{tm4c123gh6pm_8h_ad142687489bf7d6861790138650d8eac}{01089}} \textcolor{preprocessor}{\#define TIMER4\_ICR\_R            (*((volatile uint32\_t *)0x40034024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01090}\mbox{\hyperlink{tm4c123gh6pm_8h_af6255e3aa253d134217f6f044011a9ab}{01090}} \textcolor{preprocessor}{\#define TIMER4\_TAILR\_R          (*((volatile uint32\_t *)0x40034028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01091}\mbox{\hyperlink{tm4c123gh6pm_8h_ad35882f23217c84a63016029d91ed59b}{01091}} \textcolor{preprocessor}{\#define TIMER4\_TBILR\_R          (*((volatile uint32\_t *)0x4003402C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01092}\mbox{\hyperlink{tm4c123gh6pm_8h_a24ed7bf88096b1fa4216d4599a31e264}{01092}} \textcolor{preprocessor}{\#define TIMER4\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40034030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01093}\mbox{\hyperlink{tm4c123gh6pm_8h_a1208cd2f1429505147aa64d5f6976f54}{01093}} \textcolor{preprocessor}{\#define TIMER4\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40034034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01094}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ed5df7846345082b65f50bdf0f80a0e}{01094}} \textcolor{preprocessor}{\#define TIMER4\_TAPR\_R           (*((volatile uint32\_t *)0x40034038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01095}\mbox{\hyperlink{tm4c123gh6pm_8h_afa0b8382aa663614458707aa14fb3184}{01095}} \textcolor{preprocessor}{\#define TIMER4\_TBPR\_R           (*((volatile uint32\_t *)0x4003403C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01096}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c860670cc4714c60a25c677bac8b9b5}{01096}} \textcolor{preprocessor}{\#define TIMER4\_TAPMR\_R          (*((volatile uint32\_t *)0x40034040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01097}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a4ff7386b18a2a0daf666c9f8714e14}{01097}} \textcolor{preprocessor}{\#define TIMER4\_TBPMR\_R          (*((volatile uint32\_t *)0x40034044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01098}\mbox{\hyperlink{tm4c123gh6pm_8h_a858198c1de2a556c6f6ab553b77aed54}{01098}} \textcolor{preprocessor}{\#define TIMER4\_TAR\_R            (*((volatile uint32\_t *)0x40034048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01099}\mbox{\hyperlink{tm4c123gh6pm_8h_afb212950caf4e0affc53cf44bbdffa1b}{01099}} \textcolor{preprocessor}{\#define TIMER4\_TBR\_R            (*((volatile uint32\_t *)0x4003404C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01100}\mbox{\hyperlink{tm4c123gh6pm_8h_a99c4bbbb73bb1ca41dc98f36cb8017c4}{01100}} \textcolor{preprocessor}{\#define TIMER4\_TAV\_R            (*((volatile uint32\_t *)0x40034050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01101}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8e76fdad1ae3064246fb62a5e56a232}{01101}} \textcolor{preprocessor}{\#define TIMER4\_TBV\_R            (*((volatile uint32\_t *)0x40034054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01102}\mbox{\hyperlink{tm4c123gh6pm_8h_ad63d81aef53e9d9fd856ef90ce9332a2}{01102}} \textcolor{preprocessor}{\#define TIMER4\_RTCPD\_R          (*((volatile uint32\_t *)0x40034058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01103}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f67427a6c257b9d37f0c47fcf85b0fb}{01103}} \textcolor{preprocessor}{\#define TIMER4\_TAPS\_R           (*((volatile uint32\_t *)0x4003405C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01104}\mbox{\hyperlink{tm4c123gh6pm_8h_a224369a2d23f15992bd67f93e9b3bdbe}{01104}} \textcolor{preprocessor}{\#define TIMER4\_TBPS\_R           (*((volatile uint32\_t *)0x40034060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01105}\mbox{\hyperlink{tm4c123gh6pm_8h_a932d292d38455dee3bd253cca67ce219}{01105}} \textcolor{preprocessor}{\#define TIMER4\_TAPV\_R           (*((volatile uint32\_t *)0x40034064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01106}\mbox{\hyperlink{tm4c123gh6pm_8h_aad1c8e46a641bd130b387c55448e0dd1}{01106}} \textcolor{preprocessor}{\#define TIMER4\_TBPV\_R           (*((volatile uint32\_t *)0x40034068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01107}\mbox{\hyperlink{tm4c123gh6pm_8h_a9886e71a5e84a845fb42a29a28c5f114}{01107}} \textcolor{preprocessor}{\#define TIMER4\_PP\_R             (*((volatile uint32\_t *)0x40034FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01108}01108 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01109}01109 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01110}01110 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01111}01111 \textcolor{comment}{// Timer registers (TIMER5)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01112}01112 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01113}01113 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01114}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c23097001a14f39c1d6d46c0d6b57ab}{01114}} \textcolor{preprocessor}{\#define TIMER5\_CFG\_R            (*((volatile uint32\_t *)0x40035000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01115}\mbox{\hyperlink{tm4c123gh6pm_8h_a459babeb7f806d0e4d8d6a284996a883}{01115}} \textcolor{preprocessor}{\#define TIMER5\_TAMR\_R           (*((volatile uint32\_t *)0x40035004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01116}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3dd8c31e97917c443ec51ac02b5fdad}{01116}} \textcolor{preprocessor}{\#define TIMER5\_TBMR\_R           (*((volatile uint32\_t *)0x40035008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01117}\mbox{\hyperlink{tm4c123gh6pm_8h_ab78bcc5a2d07f8f2dba6c1017504c89f}{01117}} \textcolor{preprocessor}{\#define TIMER5\_CTL\_R            (*((volatile uint32\_t *)0x4003500C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01118}\mbox{\hyperlink{tm4c123gh6pm_8h_a8693d949c5137d7b8cc8be5c2a78a58f}{01118}} \textcolor{preprocessor}{\#define TIMER5\_SYNC\_R           (*((volatile uint32\_t *)0x40035010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01119}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bcde182d59e031e8520ee39c2cbfbfe}{01119}} \textcolor{preprocessor}{\#define TIMER5\_IMR\_R            (*((volatile uint32\_t *)0x40035018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01120}\mbox{\hyperlink{tm4c123gh6pm_8h_a25a532c2a15f54c1fc38f8e9075fc3d5}{01120}} \textcolor{preprocessor}{\#define TIMER5\_RIS\_R            (*((volatile uint32\_t *)0x4003501C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01121}\mbox{\hyperlink{tm4c123gh6pm_8h_ad957a8949698fbe85ab778bec4f348c3}{01121}} \textcolor{preprocessor}{\#define TIMER5\_MIS\_R            (*((volatile uint32\_t *)0x40035020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01122}\mbox{\hyperlink{tm4c123gh6pm_8h_a75e9d3e974382f2ca9862271e1ccb100}{01122}} \textcolor{preprocessor}{\#define TIMER5\_ICR\_R            (*((volatile uint32\_t *)0x40035024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01123}\mbox{\hyperlink{tm4c123gh6pm_8h_ac95deeaf6658d6bda3f3cf5237285bdb}{01123}} \textcolor{preprocessor}{\#define TIMER5\_TAILR\_R          (*((volatile uint32\_t *)0x40035028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01124}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8d5929d7221c8f5c82284d86683178f}{01124}} \textcolor{preprocessor}{\#define TIMER5\_TBILR\_R          (*((volatile uint32\_t *)0x4003502C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01125}\mbox{\hyperlink{tm4c123gh6pm_8h_a986a4189b94a0917445d31af3c21f10b}{01125}} \textcolor{preprocessor}{\#define TIMER5\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40035030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01126}\mbox{\hyperlink{tm4c123gh6pm_8h_a493b87933b0ff5d5b80ff80378c9f105}{01126}} \textcolor{preprocessor}{\#define TIMER5\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40035034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01127}\mbox{\hyperlink{tm4c123gh6pm_8h_a1132c51d99ee3a6fa02bc36a43241cfa}{01127}} \textcolor{preprocessor}{\#define TIMER5\_TAPR\_R           (*((volatile uint32\_t *)0x40035038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01128}\mbox{\hyperlink{tm4c123gh6pm_8h_a86f0267342ab8e84dd57f78398bf2cef}{01128}} \textcolor{preprocessor}{\#define TIMER5\_TBPR\_R           (*((volatile uint32\_t *)0x4003503C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01129}\mbox{\hyperlink{tm4c123gh6pm_8h_aa53f8cbcc0fba7a0bf1be009b62ee5ba}{01129}} \textcolor{preprocessor}{\#define TIMER5\_TAPMR\_R          (*((volatile uint32\_t *)0x40035040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01130}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b30d7cd9093b165d8214c33aa5b6c2b}{01130}} \textcolor{preprocessor}{\#define TIMER5\_TBPMR\_R          (*((volatile uint32\_t *)0x40035044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01131}\mbox{\hyperlink{tm4c123gh6pm_8h_a33ccd493841c3943447ec915d487c051}{01131}} \textcolor{preprocessor}{\#define TIMER5\_TAR\_R            (*((volatile uint32\_t *)0x40035048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01132}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c20f179d880899dd09da95cafc32132}{01132}} \textcolor{preprocessor}{\#define TIMER5\_TBR\_R            (*((volatile uint32\_t *)0x4003504C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01133}\mbox{\hyperlink{tm4c123gh6pm_8h_af05a4c91430e77a1a1334c7eb8dfd9a1}{01133}} \textcolor{preprocessor}{\#define TIMER5\_TAV\_R            (*((volatile uint32\_t *)0x40035050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01134}\mbox{\hyperlink{tm4c123gh6pm_8h_a0322cbe9fddd91f3543841404f95cb6d}{01134}} \textcolor{preprocessor}{\#define TIMER5\_TBV\_R            (*((volatile uint32\_t *)0x40035054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01135}\mbox{\hyperlink{tm4c123gh6pm_8h_aee8822b62faeacc85584f4d6b5280fec}{01135}} \textcolor{preprocessor}{\#define TIMER5\_RTCPD\_R          (*((volatile uint32\_t *)0x40035058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01136}\mbox{\hyperlink{tm4c123gh6pm_8h_aa97fc6c79954299d23d86c742eaa0deb}{01136}} \textcolor{preprocessor}{\#define TIMER5\_TAPS\_R           (*((volatile uint32\_t *)0x4003505C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01137}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fdb374604efd87ee415fc836ee96dc3}{01137}} \textcolor{preprocessor}{\#define TIMER5\_TBPS\_R           (*((volatile uint32\_t *)0x40035060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01138}\mbox{\hyperlink{tm4c123gh6pm_8h_a509e123c62db3b9b027b1169cf04ac56}{01138}} \textcolor{preprocessor}{\#define TIMER5\_TAPV\_R           (*((volatile uint32\_t *)0x40035064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01139}\mbox{\hyperlink{tm4c123gh6pm_8h_abc34c4d4d85f887a5518e0acc2690111}{01139}} \textcolor{preprocessor}{\#define TIMER5\_TBPV\_R           (*((volatile uint32\_t *)0x40035068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01140}\mbox{\hyperlink{tm4c123gh6pm_8h_a08e2b77b484fae4d94fdb7b8133cbab4}{01140}} \textcolor{preprocessor}{\#define TIMER5\_PP\_R             (*((volatile uint32\_t *)0x40035FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01141}01141 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01142}01142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01143}01143 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01144}01144 \textcolor{comment}{// Timer registers (WTIMER0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01145}01145 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01146}01146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01147}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ea1d00286fd433a52f71e059fd80e5e}{01147}} \textcolor{preprocessor}{\#define WTIMER0\_CFG\_R           (*((volatile uint32\_t *)0x40036000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01148}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f7a2ccd5a1978ab1b06f666ef781356}{01148}} \textcolor{preprocessor}{\#define WTIMER0\_TAMR\_R          (*((volatile uint32\_t *)0x40036004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01149}\mbox{\hyperlink{tm4c123gh6pm_8h_aa15a075cdc41815e7ac6defc4eb67f1d}{01149}} \textcolor{preprocessor}{\#define WTIMER0\_TBMR\_R          (*((volatile uint32\_t *)0x40036008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01150}\mbox{\hyperlink{tm4c123gh6pm_8h_a5be62896492e95e50b5b4fbe61cf543e}{01150}} \textcolor{preprocessor}{\#define WTIMER0\_CTL\_R           (*((volatile uint32\_t *)0x4003600C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01151}\mbox{\hyperlink{tm4c123gh6pm_8h_adc95cf36808500486bd78804b31250d1}{01151}} \textcolor{preprocessor}{\#define WTIMER0\_SYNC\_R          (*((volatile uint32\_t *)0x40036010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01152}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a36fce101556ee3b6fbec65e10ec264}{01152}} \textcolor{preprocessor}{\#define WTIMER0\_IMR\_R           (*((volatile uint32\_t *)0x40036018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01153}\mbox{\hyperlink{tm4c123gh6pm_8h_a71a928ace8576218d9bb56c42d1e5b18}{01153}} \textcolor{preprocessor}{\#define WTIMER0\_RIS\_R           (*((volatile uint32\_t *)0x4003601C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01154}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5255f8fce04ce39497d21ae39e69d4a}{01154}} \textcolor{preprocessor}{\#define WTIMER0\_MIS\_R           (*((volatile uint32\_t *)0x40036020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01155}\mbox{\hyperlink{tm4c123gh6pm_8h_afeb23b6ed7516ac27755cd5f3b59918f}{01155}} \textcolor{preprocessor}{\#define WTIMER0\_ICR\_R           (*((volatile uint32\_t *)0x40036024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01156}\mbox{\hyperlink{tm4c123gh6pm_8h_a75b3140de211830ed7092752f051ec85}{01156}} \textcolor{preprocessor}{\#define WTIMER0\_TAILR\_R         (*((volatile uint32\_t *)0x40036028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01157}\mbox{\hyperlink{tm4c123gh6pm_8h_a33b2aeca0e6e09a81f65b11982ded853}{01157}} \textcolor{preprocessor}{\#define WTIMER0\_TBILR\_R         (*((volatile uint32\_t *)0x4003602C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01158}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9a083706899257db6606f2e77f73bd4}{01158}} \textcolor{preprocessor}{\#define WTIMER0\_TAMATCHR\_R      (*((volatile uint32\_t *)0x40036030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01159}\mbox{\hyperlink{tm4c123gh6pm_8h_a61e8a96c54c5b8f74d60a8de444b5402}{01159}} \textcolor{preprocessor}{\#define WTIMER0\_TBMATCHR\_R      (*((volatile uint32\_t *)0x40036034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01160}\mbox{\hyperlink{tm4c123gh6pm_8h_a95c423aea4165eaf86ee1ee61b21c89c}{01160}} \textcolor{preprocessor}{\#define WTIMER0\_TAPR\_R          (*((volatile uint32\_t *)0x40036038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01161}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cee8efa9bc0798c16a7542c2c26bfcf}{01161}} \textcolor{preprocessor}{\#define WTIMER0\_TBPR\_R          (*((volatile uint32\_t *)0x4003603C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01162}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e378d0f0c6a21b52e987d981c103661}{01162}} \textcolor{preprocessor}{\#define WTIMER0\_TAPMR\_R         (*((volatile uint32\_t *)0x40036040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01163}\mbox{\hyperlink{tm4c123gh6pm_8h_ab155ac1d74f5db61f5bcee08b0637b55}{01163}} \textcolor{preprocessor}{\#define WTIMER0\_TBPMR\_R         (*((volatile uint32\_t *)0x40036044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01164}\mbox{\hyperlink{tm4c123gh6pm_8h_a03c6ff6209420933b7419a753440afc9}{01164}} \textcolor{preprocessor}{\#define WTIMER0\_TAR\_R           (*((volatile uint32\_t *)0x40036048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01165}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ad1f5f1c71287d12f18db0f1b5c4f64}{01165}} \textcolor{preprocessor}{\#define WTIMER0\_TBR\_R           (*((volatile uint32\_t *)0x4003604C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01166}\mbox{\hyperlink{tm4c123gh6pm_8h_a24e9cd14ec34ee72fbe845d50eec68b8}{01166}} \textcolor{preprocessor}{\#define WTIMER0\_TAV\_R           (*((volatile uint32\_t *)0x40036050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01167}\mbox{\hyperlink{tm4c123gh6pm_8h_a959fdaec944a53ce4d0589dd593141ee}{01167}} \textcolor{preprocessor}{\#define WTIMER0\_TBV\_R           (*((volatile uint32\_t *)0x40036054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01168}\mbox{\hyperlink{tm4c123gh6pm_8h_a83eee942062a2859e57a4ab70ea32b34}{01168}} \textcolor{preprocessor}{\#define WTIMER0\_RTCPD\_R         (*((volatile uint32\_t *)0x40036058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01169}\mbox{\hyperlink{tm4c123gh6pm_8h_a98dbcd2ba08c0fa8803d60bb47acb8a1}{01169}} \textcolor{preprocessor}{\#define WTIMER0\_TAPS\_R          (*((volatile uint32\_t *)0x4003605C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01170}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ca504434012b71db89c409d0e8ffcba}{01170}} \textcolor{preprocessor}{\#define WTIMER0\_TBPS\_R          (*((volatile uint32\_t *)0x40036060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01171}\mbox{\hyperlink{tm4c123gh6pm_8h_a3bae58f9c1b146114d0fe9b2dbb851ac}{01171}} \textcolor{preprocessor}{\#define WTIMER0\_TAPV\_R          (*((volatile uint32\_t *)0x40036064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01172}\mbox{\hyperlink{tm4c123gh6pm_8h_adac0a5daa3bf0dff3ef33fc1ec8e7035}{01172}} \textcolor{preprocessor}{\#define WTIMER0\_TBPV\_R          (*((volatile uint32\_t *)0x40036068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01173}\mbox{\hyperlink{tm4c123gh6pm_8h_a80ed11484e93d93d3e54963428b35c2c}{01173}} \textcolor{preprocessor}{\#define WTIMER0\_PP\_R            (*((volatile uint32\_t *)0x40036FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01174}01174 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01175}01175 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01176}01176 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01177}01177 \textcolor{comment}{// Timer registers (WTIMER1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01178}01178 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01179}01179 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01180}\mbox{\hyperlink{tm4c123gh6pm_8h_a1fe894f214f084dc9869b47ab4164766}{01180}} \textcolor{preprocessor}{\#define WTIMER1\_CFG\_R           (*((volatile uint32\_t *)0x40037000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01181}\mbox{\hyperlink{tm4c123gh6pm_8h_ae63f7864e834225ab63928fbbe6b4265}{01181}} \textcolor{preprocessor}{\#define WTIMER1\_TAMR\_R          (*((volatile uint32\_t *)0x40037004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01182}\mbox{\hyperlink{tm4c123gh6pm_8h_afc08b71d74320fdece7986cd1badfe50}{01182}} \textcolor{preprocessor}{\#define WTIMER1\_TBMR\_R          (*((volatile uint32\_t *)0x40037008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01183}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d4a96db9c234c579f9288c7af8894ae}{01183}} \textcolor{preprocessor}{\#define WTIMER1\_CTL\_R           (*((volatile uint32\_t *)0x4003700C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01184}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8c34e6b48c3a5ef40fd3de933e86cdb}{01184}} \textcolor{preprocessor}{\#define WTIMER1\_SYNC\_R          (*((volatile uint32\_t *)0x40037010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01185}\mbox{\hyperlink{tm4c123gh6pm_8h_acbf192e8e37d307ee37a4b4794641453}{01185}} \textcolor{preprocessor}{\#define WTIMER1\_IMR\_R           (*((volatile uint32\_t *)0x40037018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01186}\mbox{\hyperlink{tm4c123gh6pm_8h_a564bfed11472854e8fab2471b64c7dbf}{01186}} \textcolor{preprocessor}{\#define WTIMER1\_RIS\_R           (*((volatile uint32\_t *)0x4003701C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01187}\mbox{\hyperlink{tm4c123gh6pm_8h_abdd60af80ff5c10a4d78ecaca6848542}{01187}} \textcolor{preprocessor}{\#define WTIMER1\_MIS\_R           (*((volatile uint32\_t *)0x40037020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01188}\mbox{\hyperlink{tm4c123gh6pm_8h_a71d2b5b459103f01d0a166147497f3b1}{01188}} \textcolor{preprocessor}{\#define WTIMER1\_ICR\_R           (*((volatile uint32\_t *)0x40037024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01189}\mbox{\hyperlink{tm4c123gh6pm_8h_a43c6910b566cdc566f66c65f0270fbf9}{01189}} \textcolor{preprocessor}{\#define WTIMER1\_TAILR\_R         (*((volatile uint32\_t *)0x40037028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01190}\mbox{\hyperlink{tm4c123gh6pm_8h_a16619b4e746a32422a6ea97180b5f643}{01190}} \textcolor{preprocessor}{\#define WTIMER1\_TBILR\_R         (*((volatile uint32\_t *)0x4003702C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01191}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8f71d18bcb4cb87bae081dbbd8f494a}{01191}} \textcolor{preprocessor}{\#define WTIMER1\_TAMATCHR\_R      (*((volatile uint32\_t *)0x40037030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01192}\mbox{\hyperlink{tm4c123gh6pm_8h_a8034ded4607496908498696efb403030}{01192}} \textcolor{preprocessor}{\#define WTIMER1\_TBMATCHR\_R      (*((volatile uint32\_t *)0x40037034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01193}\mbox{\hyperlink{tm4c123gh6pm_8h_a60a71a4c4620dcda367ba014c61d42ef}{01193}} \textcolor{preprocessor}{\#define WTIMER1\_TAPR\_R          (*((volatile uint32\_t *)0x40037038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01194}\mbox{\hyperlink{tm4c123gh6pm_8h_aeab86c8c6291df343c19c16d87307f2b}{01194}} \textcolor{preprocessor}{\#define WTIMER1\_TBPR\_R          (*((volatile uint32\_t *)0x4003703C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01195}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fc32b079ac4d295139d08d03568454f}{01195}} \textcolor{preprocessor}{\#define WTIMER1\_TAPMR\_R         (*((volatile uint32\_t *)0x40037040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01196}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ad54f8c083d8a43742867ecedc1b8d4}{01196}} \textcolor{preprocessor}{\#define WTIMER1\_TBPMR\_R         (*((volatile uint32\_t *)0x40037044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01197}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9d8146db1d8056da00961f9f70a2ca8}{01197}} \textcolor{preprocessor}{\#define WTIMER1\_TAR\_R           (*((volatile uint32\_t *)0x40037048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01198}\mbox{\hyperlink{tm4c123gh6pm_8h_a1558e2ddb26bd4d651a098cfaea5441d}{01198}} \textcolor{preprocessor}{\#define WTIMER1\_TBR\_R           (*((volatile uint32\_t *)0x4003704C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01199}\mbox{\hyperlink{tm4c123gh6pm_8h_aed6acf65a280123aaf57877723fb98d2}{01199}} \textcolor{preprocessor}{\#define WTIMER1\_TAV\_R           (*((volatile uint32\_t *)0x40037050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01200}\mbox{\hyperlink{tm4c123gh6pm_8h_a5feba9c21200730f9e6a89d28a13aa43}{01200}} \textcolor{preprocessor}{\#define WTIMER1\_TBV\_R           (*((volatile uint32\_t *)0x40037054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01201}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ddf65d309fa047422394d15e19810c6}{01201}} \textcolor{preprocessor}{\#define WTIMER1\_RTCPD\_R         (*((volatile uint32\_t *)0x40037058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01202}\mbox{\hyperlink{tm4c123gh6pm_8h_a6dc125f016422740399e68abf040fda6}{01202}} \textcolor{preprocessor}{\#define WTIMER1\_TAPS\_R          (*((volatile uint32\_t *)0x4003705C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01203}\mbox{\hyperlink{tm4c123gh6pm_8h_ab984f03caeb32f9938ebeeeca726c233}{01203}} \textcolor{preprocessor}{\#define WTIMER1\_TBPS\_R          (*((volatile uint32\_t *)0x40037060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01204}\mbox{\hyperlink{tm4c123gh6pm_8h_a219e4ecb10099f9e1e16317d33d7906b}{01204}} \textcolor{preprocessor}{\#define WTIMER1\_TAPV\_R          (*((volatile uint32\_t *)0x40037064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01205}\mbox{\hyperlink{tm4c123gh6pm_8h_af2460190201239cb5f69cb5a236f89d3}{01205}} \textcolor{preprocessor}{\#define WTIMER1\_TBPV\_R          (*((volatile uint32\_t *)0x40037068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01206}\mbox{\hyperlink{tm4c123gh6pm_8h_acff550cebd059360e8abc6d0495e5402}{01206}} \textcolor{preprocessor}{\#define WTIMER1\_PP\_R            (*((volatile uint32\_t *)0x40037FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01207}01207 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01208}01208 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01209}01209 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01210}01210 \textcolor{comment}{// ADC registers (ADC0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01211}01211 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01212}01212 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01213}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fb03f5073658b21061534860fbf5309}{01213}} \textcolor{preprocessor}{\#define ADC0\_ACTSS\_R            (*((volatile uint32\_t *)0x40038000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01214}\mbox{\hyperlink{tm4c123gh6pm_8h_adbb7ffffab3aa27286b608dca61402ed}{01214}} \textcolor{preprocessor}{\#define ADC0\_RIS\_R              (*((volatile uint32\_t *)0x40038004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01215}\mbox{\hyperlink{tm4c123gh6pm_8h_a759c523f1bef1efa24c3c2593ae32b48}{01215}} \textcolor{preprocessor}{\#define ADC0\_IM\_R               (*((volatile uint32\_t *)0x40038008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01216}\mbox{\hyperlink{tm4c123gh6pm_8h_ac86a3b7f6969adaed6828b8365ff6630}{01216}} \textcolor{preprocessor}{\#define ADC0\_ISC\_R              (*((volatile uint32\_t *)0x4003800C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01217}\mbox{\hyperlink{tm4c123gh6pm_8h_a3bf72f9b9bb0749ce4df7e73520bf92f}{01217}} \textcolor{preprocessor}{\#define ADC0\_OSTAT\_R            (*((volatile uint32\_t *)0x40038010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01218}\mbox{\hyperlink{tm4c123gh6pm_8h_afbe8b71f91f2a7d27157669f33bdaaae}{01218}} \textcolor{preprocessor}{\#define ADC0\_EMUX\_R             (*((volatile uint32\_t *)0x40038014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01219}\mbox{\hyperlink{tm4c123gh6pm_8h_aff52fcc260ee71ae6633f00cf5b339f8}{01219}} \textcolor{preprocessor}{\#define ADC0\_USTAT\_R            (*((volatile uint32\_t *)0x40038018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01220}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3f97707b53f9b0e3c93c92665782f88}{01220}} \textcolor{preprocessor}{\#define ADC0\_TSSEL\_R            (*((volatile uint32\_t *)0x4003801C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01221}\mbox{\hyperlink{tm4c123gh6pm_8h_a593872ac1700e157ab1c75c62b19c5e9}{01221}} \textcolor{preprocessor}{\#define ADC0\_SSPRI\_R            (*((volatile uint32\_t *)0x40038020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01222}\mbox{\hyperlink{tm4c123gh6pm_8h_a5205023a40b6033654f837ff0d66cbfb}{01222}} \textcolor{preprocessor}{\#define ADC0\_SPC\_R              (*((volatile uint32\_t *)0x40038024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01223}\mbox{\hyperlink{tm4c123gh6pm_8h_a9bf60816c2a272a383c96a161daaa977}{01223}} \textcolor{preprocessor}{\#define ADC0\_PSSI\_R             (*((volatile uint32\_t *)0x40038028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01224}\mbox{\hyperlink{tm4c123gh6pm_8h_aab85da55f65f7a20f76b31c5beb616ed}{01224}} \textcolor{preprocessor}{\#define ADC0\_SAC\_R              (*((volatile uint32\_t *)0x40038030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01225}\mbox{\hyperlink{tm4c123gh6pm_8h_aacc30e11e3b6e30a797d462376eefb75}{01225}} \textcolor{preprocessor}{\#define ADC0\_DCISC\_R            (*((volatile uint32\_t *)0x40038034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01226}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0f54eae538edc01ca1c376adaca22f5}{01226}} \textcolor{preprocessor}{\#define ADC0\_CTL\_R              (*((volatile uint32\_t *)0x40038038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01227}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b845b900d6790bba299b078a5391cee}{01227}} \textcolor{preprocessor}{\#define ADC0\_SSMUX0\_R           (*((volatile uint32\_t *)0x40038040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01228}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b41d489a5ad2306be2b0cab931ef90f}{01228}} \textcolor{preprocessor}{\#define ADC0\_SSCTL0\_R           (*((volatile uint32\_t *)0x40038044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01229}\mbox{\hyperlink{tm4c123gh6pm_8h_a71c9df1306ee9f889949dd023e918df9}{01229}} \textcolor{preprocessor}{\#define ADC0\_SSFIFO0\_R          (*((volatile uint32\_t *)0x40038048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01230}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a3bb401d338fd70d2fdbc23ac027fca}{01230}} \textcolor{preprocessor}{\#define ADC0\_SSFSTAT0\_R         (*((volatile uint32\_t *)0x4003804C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01231}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c7fa58dc6a409bb191f2da5f4332e19}{01231}} \textcolor{preprocessor}{\#define ADC0\_SSOP0\_R            (*((volatile uint32\_t *)0x40038050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01232}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f8022fa0ae338f094434b6b4b58755a}{01232}} \textcolor{preprocessor}{\#define ADC0\_SSDC0\_R            (*((volatile uint32\_t *)0x40038054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01233}\mbox{\hyperlink{tm4c123gh6pm_8h_ab444c7f383108b96e33c1be3b061cb57}{01233}} \textcolor{preprocessor}{\#define ADC0\_SSMUX1\_R           (*((volatile uint32\_t *)0x40038060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01234}\mbox{\hyperlink{tm4c123gh6pm_8h_a2194e3a706cf97fd42e8ce5900d28d6f}{01234}} \textcolor{preprocessor}{\#define ADC0\_SSCTL1\_R           (*((volatile uint32\_t *)0x40038064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01235}\mbox{\hyperlink{tm4c123gh6pm_8h_a81d8f25823f930751419f0a071e77d61}{01235}} \textcolor{preprocessor}{\#define ADC0\_SSFIFO1\_R          (*((volatile uint32\_t *)0x40038068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01236}\mbox{\hyperlink{tm4c123gh6pm_8h_a083f70ed773c8ee1f32737bedf01dfbf}{01236}} \textcolor{preprocessor}{\#define ADC0\_SSFSTAT1\_R         (*((volatile uint32\_t *)0x4003806C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01237}\mbox{\hyperlink{tm4c123gh6pm_8h_a6680290f04a2f2e55bfb8271fdec279f}{01237}} \textcolor{preprocessor}{\#define ADC0\_SSOP1\_R            (*((volatile uint32\_t *)0x40038070))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01238}\mbox{\hyperlink{tm4c123gh6pm_8h_a967bfd18f4816f6fd726489b8eb56088}{01238}} \textcolor{preprocessor}{\#define ADC0\_SSDC1\_R            (*((volatile uint32\_t *)0x40038074))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01239}\mbox{\hyperlink{tm4c123gh6pm_8h_aa77ec6f6a28ecc5c92d66f7aa0f08dcd}{01239}} \textcolor{preprocessor}{\#define ADC0\_SSMUX2\_R           (*((volatile uint32\_t *)0x40038080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01240}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e5941c24d74a418bf664027a929d25e}{01240}} \textcolor{preprocessor}{\#define ADC0\_SSCTL2\_R           (*((volatile uint32\_t *)0x40038084))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01241}\mbox{\hyperlink{tm4c123gh6pm_8h_a0efd1069bce5d26f19a5cf8d7091d4e4}{01241}} \textcolor{preprocessor}{\#define ADC0\_SSFIFO2\_R          (*((volatile uint32\_t *)0x40038088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01242}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a6846f8fc2961ebe12c0db81d065b0d}{01242}} \textcolor{preprocessor}{\#define ADC0\_SSFSTAT2\_R         (*((volatile uint32\_t *)0x4003808C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01243}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf90a000a29e489baa7438d5f1b920c6}{01243}} \textcolor{preprocessor}{\#define ADC0\_SSOP2\_R            (*((volatile uint32\_t *)0x40038090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01244}\mbox{\hyperlink{tm4c123gh6pm_8h_afd67ad8c2d2804015fc59d96144ae329}{01244}} \textcolor{preprocessor}{\#define ADC0\_SSDC2\_R            (*((volatile uint32\_t *)0x40038094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01245}\mbox{\hyperlink{tm4c123gh6pm_8h_ac51cee957a775dc29921e0825a22cb11}{01245}} \textcolor{preprocessor}{\#define ADC0\_SSMUX3\_R           (*((volatile uint32\_t *)0x400380A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01246}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4ef06348796b9e22a96c00560d632fb}{01246}} \textcolor{preprocessor}{\#define ADC0\_SSCTL3\_R           (*((volatile uint32\_t *)0x400380A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01247}\mbox{\hyperlink{tm4c123gh6pm_8h_a99522a49712ad1a260775a3d5ce2986b}{01247}} \textcolor{preprocessor}{\#define ADC0\_SSFIFO3\_R          (*((volatile uint32\_t *)0x400380A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01248}\mbox{\hyperlink{tm4c123gh6pm_8h_a7674e933dc7acaf120ffbc4b5e86d79a}{01248}} \textcolor{preprocessor}{\#define ADC0\_SSFSTAT3\_R         (*((volatile uint32\_t *)0x400380AC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01249}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e307868314e7e3fb2327286163cf589}{01249}} \textcolor{preprocessor}{\#define ADC0\_SSOP3\_R            (*((volatile uint32\_t *)0x400380B0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01250}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bb7c211d8451bc160b10e06e9d83e6d}{01250}} \textcolor{preprocessor}{\#define ADC0\_SSDC3\_R            (*((volatile uint32\_t *)0x400380B4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01251}\mbox{\hyperlink{tm4c123gh6pm_8h_acaad4f5852b6bb69342877a23bcb12d0}{01251}} \textcolor{preprocessor}{\#define ADC0\_DCRIC\_R            (*((volatile uint32\_t *)0x40038D00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01252}\mbox{\hyperlink{tm4c123gh6pm_8h_af9099aa9d9027f8509dcc7cf307dd717}{01252}} \textcolor{preprocessor}{\#define ADC0\_DCCTL0\_R           (*((volatile uint32\_t *)0x40038E00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01253}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8a60f7ae42b670b6a9fbdb2ea4e40c5}{01253}} \textcolor{preprocessor}{\#define ADC0\_DCCTL1\_R           (*((volatile uint32\_t *)0x40038E04))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01254}\mbox{\hyperlink{tm4c123gh6pm_8h_afb4f361dd5f53633d12ed19f4785517f}{01254}} \textcolor{preprocessor}{\#define ADC0\_DCCTL2\_R           (*((volatile uint32\_t *)0x40038E08))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01255}\mbox{\hyperlink{tm4c123gh6pm_8h_a466cbb396ad5db67d8a79007ff4f3fdf}{01255}} \textcolor{preprocessor}{\#define ADC0\_DCCTL3\_R           (*((volatile uint32\_t *)0x40038E0C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01256}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8b27d672b3c1889cbf304fb07ab9195}{01256}} \textcolor{preprocessor}{\#define ADC0\_DCCTL4\_R           (*((volatile uint32\_t *)0x40038E10))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01257}\mbox{\hyperlink{tm4c123gh6pm_8h_a45a029e6f4782ef9da2c6fab2a47aac8}{01257}} \textcolor{preprocessor}{\#define ADC0\_DCCTL5\_R           (*((volatile uint32\_t *)0x40038E14))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01258}\mbox{\hyperlink{tm4c123gh6pm_8h_a81a1e69fb09ed6ee25ba2c6d6d3bc0de}{01258}} \textcolor{preprocessor}{\#define ADC0\_DCCTL6\_R           (*((volatile uint32\_t *)0x40038E18))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01259}\mbox{\hyperlink{tm4c123gh6pm_8h_a09f4b18bf83dc00c0f79056eb26c11e5}{01259}} \textcolor{preprocessor}{\#define ADC0\_DCCTL7\_R           (*((volatile uint32\_t *)0x40038E1C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01260}\mbox{\hyperlink{tm4c123gh6pm_8h_a5322b4a3d239fceb0f763a39ad899322}{01260}} \textcolor{preprocessor}{\#define ADC0\_DCCMP0\_R           (*((volatile uint32\_t *)0x40038E40))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01261}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3c4dcce6b3a43aff2231adf403623ea}{01261}} \textcolor{preprocessor}{\#define ADC0\_DCCMP1\_R           (*((volatile uint32\_t *)0x40038E44))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01262}\mbox{\hyperlink{tm4c123gh6pm_8h_adfe5e7ba6e82a9cfd10b9181ce3225ec}{01262}} \textcolor{preprocessor}{\#define ADC0\_DCCMP2\_R           (*((volatile uint32\_t *)0x40038E48))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01263}\mbox{\hyperlink{tm4c123gh6pm_8h_a62c336f84d286d21b19517fc05e20c16}{01263}} \textcolor{preprocessor}{\#define ADC0\_DCCMP3\_R           (*((volatile uint32\_t *)0x40038E4C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01264}\mbox{\hyperlink{tm4c123gh6pm_8h_a980817b444586f17616c8e0187580fa0}{01264}} \textcolor{preprocessor}{\#define ADC0\_DCCMP4\_R           (*((volatile uint32\_t *)0x40038E50))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01265}\mbox{\hyperlink{tm4c123gh6pm_8h_a79f70f277e1a57fa345606cc03d5f34f}{01265}} \textcolor{preprocessor}{\#define ADC0\_DCCMP5\_R           (*((volatile uint32\_t *)0x40038E54))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01266}\mbox{\hyperlink{tm4c123gh6pm_8h_ab78288e6d72ada6b57a339982a455f87}{01266}} \textcolor{preprocessor}{\#define ADC0\_DCCMP6\_R           (*((volatile uint32\_t *)0x40038E58))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01267}\mbox{\hyperlink{tm4c123gh6pm_8h_aa70af85e4bf8be78c3f20d3ee086a45b}{01267}} \textcolor{preprocessor}{\#define ADC0\_DCCMP7\_R           (*((volatile uint32\_t *)0x40038E5C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01268}\mbox{\hyperlink{tm4c123gh6pm_8h_a958be298df213c6c57139b39d0a7feb7}{01268}} \textcolor{preprocessor}{\#define ADC0\_PP\_R               (*((volatile uint32\_t *)0x40038FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01269}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a0b7258666a61868ae1f485f7f7195f}{01269}} \textcolor{preprocessor}{\#define ADC0\_PC\_R               (*((volatile uint32\_t *)0x40038FC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01270}\mbox{\hyperlink{tm4c123gh6pm_8h_afe24c93d3ee308cf258521520ddbf988}{01270}} \textcolor{preprocessor}{\#define ADC0\_CC\_R               (*((volatile uint32\_t *)0x40038FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01271}01271 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01272}01272 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01273}01273 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01274}01274 \textcolor{comment}{// ADC registers (ADC1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01275}01275 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01276}01276 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01277}\mbox{\hyperlink{tm4c123gh6pm_8h_a6249c966c0e8208c465c0c355ffef89a}{01277}} \textcolor{preprocessor}{\#define ADC1\_ACTSS\_R            (*((volatile uint32\_t *)0x40039000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01278}\mbox{\hyperlink{tm4c123gh6pm_8h_acb475bea2daad12ab9c2f5337b72f5c5}{01278}} \textcolor{preprocessor}{\#define ADC1\_RIS\_R              (*((volatile uint32\_t *)0x40039004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01279}\mbox{\hyperlink{tm4c123gh6pm_8h_a51d6653aa00b0ab6d28cc307f69bc04a}{01279}} \textcolor{preprocessor}{\#define ADC1\_IM\_R               (*((volatile uint32\_t *)0x40039008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01280}\mbox{\hyperlink{tm4c123gh6pm_8h_af7a4dada2fbaa249392cde819c6f6c09}{01280}} \textcolor{preprocessor}{\#define ADC1\_ISC\_R              (*((volatile uint32\_t *)0x4003900C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01281}\mbox{\hyperlink{tm4c123gh6pm_8h_a566f5ea0c4dd4e07eec54076539da6db}{01281}} \textcolor{preprocessor}{\#define ADC1\_OSTAT\_R            (*((volatile uint32\_t *)0x40039010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01282}\mbox{\hyperlink{tm4c123gh6pm_8h_a998f092dbc431e6fd644b3c1a0496908}{01282}} \textcolor{preprocessor}{\#define ADC1\_EMUX\_R             (*((volatile uint32\_t *)0x40039014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01283}\mbox{\hyperlink{tm4c123gh6pm_8h_af4583e734eb53cc8777e01f7137581ba}{01283}} \textcolor{preprocessor}{\#define ADC1\_USTAT\_R            (*((volatile uint32\_t *)0x40039018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01284}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c394b62b1dc58ee9f37655627f6a52d}{01284}} \textcolor{preprocessor}{\#define ADC1\_TSSEL\_R            (*((volatile uint32\_t *)0x4003901C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01285}\mbox{\hyperlink{tm4c123gh6pm_8h_ac925fba70c7eb18d6a37aacfdc44b4b5}{01285}} \textcolor{preprocessor}{\#define ADC1\_SSPRI\_R            (*((volatile uint32\_t *)0x40039020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01286}\mbox{\hyperlink{tm4c123gh6pm_8h_af4575302557eb855275c2b4c3e26c5ab}{01286}} \textcolor{preprocessor}{\#define ADC1\_SPC\_R              (*((volatile uint32\_t *)0x40039024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01287}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4706d5758472c740c390ce54bb7d48e}{01287}} \textcolor{preprocessor}{\#define ADC1\_PSSI\_R             (*((volatile uint32\_t *)0x40039028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01288}\mbox{\hyperlink{tm4c123gh6pm_8h_a010863f5389990d51312be0e2aa910e1}{01288}} \textcolor{preprocessor}{\#define ADC1\_SAC\_R              (*((volatile uint32\_t *)0x40039030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01289}\mbox{\hyperlink{tm4c123gh6pm_8h_adac5c74f25f612a5ae824609c32ca788}{01289}} \textcolor{preprocessor}{\#define ADC1\_DCISC\_R            (*((volatile uint32\_t *)0x40039034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01290}\mbox{\hyperlink{tm4c123gh6pm_8h_a12f7af1e4f95fd603bb604287eb5c51c}{01290}} \textcolor{preprocessor}{\#define ADC1\_CTL\_R              (*((volatile uint32\_t *)0x40039038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01291}\mbox{\hyperlink{tm4c123gh6pm_8h_a67b906d3b4f67b976295b13aaa1dc1fc}{01291}} \textcolor{preprocessor}{\#define ADC1\_SSMUX0\_R           (*((volatile uint32\_t *)0x40039040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01292}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c706ae3c1ebf01eed60770750a747b5}{01292}} \textcolor{preprocessor}{\#define ADC1\_SSCTL0\_R           (*((volatile uint32\_t *)0x40039044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01293}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5ba92b9fa82a77b53d4e70af0f82ff0}{01293}} \textcolor{preprocessor}{\#define ADC1\_SSFIFO0\_R          (*((volatile uint32\_t *)0x40039048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01294}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f36a59173ac67546365e570db38d4a0}{01294}} \textcolor{preprocessor}{\#define ADC1\_SSFSTAT0\_R         (*((volatile uint32\_t *)0x4003904C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01295}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f55ae70f7d1fc9f4fe388fd765f0893}{01295}} \textcolor{preprocessor}{\#define ADC1\_SSOP0\_R            (*((volatile uint32\_t *)0x40039050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01296}\mbox{\hyperlink{tm4c123gh6pm_8h_a59168657fa1226ba0e5ea5318e0c894a}{01296}} \textcolor{preprocessor}{\#define ADC1\_SSDC0\_R            (*((volatile uint32\_t *)0x40039054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01297}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ea342fdc79f3b37be8cb895497c85e5}{01297}} \textcolor{preprocessor}{\#define ADC1\_SSMUX1\_R           (*((volatile uint32\_t *)0x40039060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01298}\mbox{\hyperlink{tm4c123gh6pm_8h_add01087e03799a0ca57bead0ac1c94a7}{01298}} \textcolor{preprocessor}{\#define ADC1\_SSCTL1\_R           (*((volatile uint32\_t *)0x40039064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01299}\mbox{\hyperlink{tm4c123gh6pm_8h_a042ecef1026dba234d6594a3476fde6d}{01299}} \textcolor{preprocessor}{\#define ADC1\_SSFIFO1\_R          (*((volatile uint32\_t *)0x40039068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01300}\mbox{\hyperlink{tm4c123gh6pm_8h_a95d5480cdcda5dec0c94e4e6e7fcefcf}{01300}} \textcolor{preprocessor}{\#define ADC1\_SSFSTAT1\_R         (*((volatile uint32\_t *)0x4003906C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01301}\mbox{\hyperlink{tm4c123gh6pm_8h_a010fbd286f16893bdfde685b3d4aff81}{01301}} \textcolor{preprocessor}{\#define ADC1\_SSOP1\_R            (*((volatile uint32\_t *)0x40039070))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01302}\mbox{\hyperlink{tm4c123gh6pm_8h_a12a1432da830e15ef1fbc918807d68fb}{01302}} \textcolor{preprocessor}{\#define ADC1\_SSDC1\_R            (*((volatile uint32\_t *)0x40039074))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01303}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aabd2073ec527254a519773d2f36c58}{01303}} \textcolor{preprocessor}{\#define ADC1\_SSMUX2\_R           (*((volatile uint32\_t *)0x40039080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01304}\mbox{\hyperlink{tm4c123gh6pm_8h_a572f70f12dc9867de86922fac26e62e3}{01304}} \textcolor{preprocessor}{\#define ADC1\_SSCTL2\_R           (*((volatile uint32\_t *)0x40039084))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01305}\mbox{\hyperlink{tm4c123gh6pm_8h_a90758d148efb67e56b141c986f9ad025}{01305}} \textcolor{preprocessor}{\#define ADC1\_SSFIFO2\_R          (*((volatile uint32\_t *)0x40039088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01306}\mbox{\hyperlink{tm4c123gh6pm_8h_a52e449b0068b306c79ae7790eb8885e9}{01306}} \textcolor{preprocessor}{\#define ADC1\_SSFSTAT2\_R         (*((volatile uint32\_t *)0x4003908C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01307}\mbox{\hyperlink{tm4c123gh6pm_8h_a72343ce01aba8b9b42d39ffe957c9d56}{01307}} \textcolor{preprocessor}{\#define ADC1\_SSOP2\_R            (*((volatile uint32\_t *)0x40039090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01308}\mbox{\hyperlink{tm4c123gh6pm_8h_a19a19b211d43007a23d617cf246dfc7e}{01308}} \textcolor{preprocessor}{\#define ADC1\_SSDC2\_R            (*((volatile uint32\_t *)0x40039094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01309}\mbox{\hyperlink{tm4c123gh6pm_8h_a621471028832b986b57ccba34de6def2}{01309}} \textcolor{preprocessor}{\#define ADC1\_SSMUX3\_R           (*((volatile uint32\_t *)0x400390A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01310}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4092e072d4c91963b407d6fc6c5a1f5}{01310}} \textcolor{preprocessor}{\#define ADC1\_SSCTL3\_R           (*((volatile uint32\_t *)0x400390A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01311}\mbox{\hyperlink{tm4c123gh6pm_8h_a92e242bd0591d7d52b40c08e48459217}{01311}} \textcolor{preprocessor}{\#define ADC1\_SSFIFO3\_R          (*((volatile uint32\_t *)0x400390A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01312}\mbox{\hyperlink{tm4c123gh6pm_8h_a1fa4f7baade24bcfd267d8b28a6630f4}{01312}} \textcolor{preprocessor}{\#define ADC1\_SSFSTAT3\_R         (*((volatile uint32\_t *)0x400390AC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01313}\mbox{\hyperlink{tm4c123gh6pm_8h_a68ae80efc9a2f8c186a4ad5d57bf9214}{01313}} \textcolor{preprocessor}{\#define ADC1\_SSOP3\_R            (*((volatile uint32\_t *)0x400390B0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01314}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3fc7f1939cac7733f4e048cd0628e69}{01314}} \textcolor{preprocessor}{\#define ADC1\_SSDC3\_R            (*((volatile uint32\_t *)0x400390B4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01315}\mbox{\hyperlink{tm4c123gh6pm_8h_a001d61e27379a9a03bcb4c53a388b2be}{01315}} \textcolor{preprocessor}{\#define ADC1\_DCRIC\_R            (*((volatile uint32\_t *)0x40039D00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01316}\mbox{\hyperlink{tm4c123gh6pm_8h_ac88878de097f7a84e9c5b059fea9ddea}{01316}} \textcolor{preprocessor}{\#define ADC1\_DCCTL0\_R           (*((volatile uint32\_t *)0x40039E00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01317}\mbox{\hyperlink{tm4c123gh6pm_8h_acecbd881190996e543951cffbe863502}{01317}} \textcolor{preprocessor}{\#define ADC1\_DCCTL1\_R           (*((volatile uint32\_t *)0x40039E04))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01318}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3832e229e16c256ade171e7dfcb7d1c}{01318}} \textcolor{preprocessor}{\#define ADC1\_DCCTL2\_R           (*((volatile uint32\_t *)0x40039E08))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01319}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c805a3ef5782bc1ca171b331be3a9c1}{01319}} \textcolor{preprocessor}{\#define ADC1\_DCCTL3\_R           (*((volatile uint32\_t *)0x40039E0C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01320}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7c3834284bba8e9059dbe3408bb49c5}{01320}} \textcolor{preprocessor}{\#define ADC1\_DCCTL4\_R           (*((volatile uint32\_t *)0x40039E10))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01321}\mbox{\hyperlink{tm4c123gh6pm_8h_a40b8966fc2c326e9d16238c2f9c6a4dd}{01321}} \textcolor{preprocessor}{\#define ADC1\_DCCTL5\_R           (*((volatile uint32\_t *)0x40039E14))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01322}\mbox{\hyperlink{tm4c123gh6pm_8h_a4adad26e13e107a6e7b43f8bb290993c}{01322}} \textcolor{preprocessor}{\#define ADC1\_DCCTL6\_R           (*((volatile uint32\_t *)0x40039E18))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01323}\mbox{\hyperlink{tm4c123gh6pm_8h_a1965ae615cd69e14c85d834f65a0adc8}{01323}} \textcolor{preprocessor}{\#define ADC1\_DCCTL7\_R           (*((volatile uint32\_t *)0x40039E1C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01324}\mbox{\hyperlink{tm4c123gh6pm_8h_a3235569a2f72adfda5c5559eca0e552c}{01324}} \textcolor{preprocessor}{\#define ADC1\_DCCMP0\_R           (*((volatile uint32\_t *)0x40039E40))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01325}\mbox{\hyperlink{tm4c123gh6pm_8h_a230cddd47cae69270628b8d80e3989e0}{01325}} \textcolor{preprocessor}{\#define ADC1\_DCCMP1\_R           (*((volatile uint32\_t *)0x40039E44))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01326}\mbox{\hyperlink{tm4c123gh6pm_8h_a5080526e41ecc58a58b7916b05ed9692}{01326}} \textcolor{preprocessor}{\#define ADC1\_DCCMP2\_R           (*((volatile uint32\_t *)0x40039E48))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01327}\mbox{\hyperlink{tm4c123gh6pm_8h_adf9c2231e39bd73e86e91508eb604320}{01327}} \textcolor{preprocessor}{\#define ADC1\_DCCMP3\_R           (*((volatile uint32\_t *)0x40039E4C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01328}\mbox{\hyperlink{tm4c123gh6pm_8h_a00bd1728070654f9a9642f58d98e6b09}{01328}} \textcolor{preprocessor}{\#define ADC1\_DCCMP4\_R           (*((volatile uint32\_t *)0x40039E50))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01329}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ccdd772938243459a8d4780218729ff}{01329}} \textcolor{preprocessor}{\#define ADC1\_DCCMP5\_R           (*((volatile uint32\_t *)0x40039E54))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01330}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a0d32e8a63e2c411b0931b72bfb30ca}{01330}} \textcolor{preprocessor}{\#define ADC1\_DCCMP6\_R           (*((volatile uint32\_t *)0x40039E58))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01331}\mbox{\hyperlink{tm4c123gh6pm_8h_ad73ae37949ab4dfe40c7be9bafe6b794}{01331}} \textcolor{preprocessor}{\#define ADC1\_DCCMP7\_R           (*((volatile uint32\_t *)0x40039E5C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01332}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f54b3513553fe8cf7813d4a289aba1b}{01332}} \textcolor{preprocessor}{\#define ADC1\_PP\_R               (*((volatile uint32\_t *)0x40039FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01333}\mbox{\hyperlink{tm4c123gh6pm_8h_a13f69c901fe85946210666ffec748a85}{01333}} \textcolor{preprocessor}{\#define ADC1\_PC\_R               (*((volatile uint32\_t *)0x40039FC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01334}\mbox{\hyperlink{tm4c123gh6pm_8h_a2442eb6bc83129975793470c7c6d3ed6}{01334}} \textcolor{preprocessor}{\#define ADC1\_CC\_R               (*((volatile uint32\_t *)0x40039FC8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01335}01335 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01336}01336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01337}01337 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01338}01338 \textcolor{comment}{// Comparator registers (COMP)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01339}01339 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01340}01340 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01341}\mbox{\hyperlink{tm4c123gh6pm_8h_a33e654d96e3874d648fcc24096e58679}{01341}} \textcolor{preprocessor}{\#define COMP\_ACMIS\_R            (*((volatile uint32\_t *)0x4003C000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01342}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f47351789ce3622d9e53485f7f9702a}{01342}} \textcolor{preprocessor}{\#define COMP\_ACRIS\_R            (*((volatile uint32\_t *)0x4003C004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01343}\mbox{\hyperlink{tm4c123gh6pm_8h_a9dff0af83eb8944c42a6d56d9c4d0358}{01343}} \textcolor{preprocessor}{\#define COMP\_ACINTEN\_R          (*((volatile uint32\_t *)0x4003C008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01344}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a58ea519ce911d0cccbc66c51c3666b}{01344}} \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_R         (*((volatile uint32\_t *)0x4003C010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01345}\mbox{\hyperlink{tm4c123gh6pm_8h_ad52fa147caf419ec7f103ab2ff3f3964}{01345}} \textcolor{preprocessor}{\#define COMP\_ACSTAT0\_R          (*((volatile uint32\_t *)0x4003C020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01346}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c3c7408cfca57aadb5d2aaecf1d398d}{01346}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_R           (*((volatile uint32\_t *)0x4003C024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01347}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fac9b891fc7f4d46a4b2073d5904639}{01347}} \textcolor{preprocessor}{\#define COMP\_ACSTAT1\_R          (*((volatile uint32\_t *)0x4003C040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01348}\mbox{\hyperlink{tm4c123gh6pm_8h_a7953d3e07e207f3cc2120f06af1e7ade}{01348}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_R           (*((volatile uint32\_t *)0x4003C044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01349}\mbox{\hyperlink{tm4c123gh6pm_8h_a4dd2528b48cab885efa72163ac853bcc}{01349}} \textcolor{preprocessor}{\#define COMP\_PP\_R               (*((volatile uint32\_t *)0x4003CFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01350}01350 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01351}01351 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01352}01352 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01353}01353 \textcolor{comment}{// CAN registers (CAN0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01354}01354 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01355}01355 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01356}\mbox{\hyperlink{tm4c123gh6pm_8h_a10d55edf5ced8ed95c331d281c5bd28c}{01356}} \textcolor{preprocessor}{\#define CAN0\_CTL\_R              (*((volatile uint32\_t *)0x40040000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01357}\mbox{\hyperlink{tm4c123gh6pm_8h_ad02b56590aa82693156916591d7ec2e6}{01357}} \textcolor{preprocessor}{\#define CAN0\_STS\_R              (*((volatile uint32\_t *)0x40040004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01358}\mbox{\hyperlink{tm4c123gh6pm_8h_ae72eacf04798a67203b063c2b662311b}{01358}} \textcolor{preprocessor}{\#define CAN0\_ERR\_R              (*((volatile uint32\_t *)0x40040008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01359}\mbox{\hyperlink{tm4c123gh6pm_8h_af358adb81885e6a9b31ada14fa59c7d6}{01359}} \textcolor{preprocessor}{\#define CAN0\_BIT\_R              (*((volatile uint32\_t *)0x4004000C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01360}\mbox{\hyperlink{tm4c123gh6pm_8h_af6046eed375ae1eeb5d31c1c4cae251c}{01360}} \textcolor{preprocessor}{\#define CAN0\_INT\_R              (*((volatile uint32\_t *)0x40040010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01361}\mbox{\hyperlink{tm4c123gh6pm_8h_a378c882bc7473c89dbe93e74d9c5b3f9}{01361}} \textcolor{preprocessor}{\#define CAN0\_TST\_R              (*((volatile uint32\_t *)0x40040014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01362}\mbox{\hyperlink{tm4c123gh6pm_8h_a260c8578b6bfa49153a06ba64145cb9e}{01362}} \textcolor{preprocessor}{\#define CAN0\_BRPE\_R             (*((volatile uint32\_t *)0x40040018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01363}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b840f092ff8da4986f3550b70fa7867}{01363}} \textcolor{preprocessor}{\#define CAN0\_IF1CRQ\_R           (*((volatile uint32\_t *)0x40040020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01364}\mbox{\hyperlink{tm4c123gh6pm_8h_a9480f0c314cf90e8df6e7d6ce4e6bb73}{01364}} \textcolor{preprocessor}{\#define CAN0\_IF1CMSK\_R          (*((volatile uint32\_t *)0x40040024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01365}\mbox{\hyperlink{tm4c123gh6pm_8h_a21fa2d54e44741780f717aaea82e1cec}{01365}} \textcolor{preprocessor}{\#define CAN0\_IF1MSK1\_R          (*((volatile uint32\_t *)0x40040028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01366}\mbox{\hyperlink{tm4c123gh6pm_8h_a99b5b5d7ae31705178e3c57aaec8f068}{01366}} \textcolor{preprocessor}{\#define CAN0\_IF1MSK2\_R          (*((volatile uint32\_t *)0x4004002C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01367}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d833538f2d532dcbc1550dc67ba3e9b}{01367}} \textcolor{preprocessor}{\#define CAN0\_IF1ARB1\_R          (*((volatile uint32\_t *)0x40040030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01368}\mbox{\hyperlink{tm4c123gh6pm_8h_a73f30179438c89a4dcb5fc25720894a3}{01368}} \textcolor{preprocessor}{\#define CAN0\_IF1ARB2\_R          (*((volatile uint32\_t *)0x40040034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01369}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d348961fd0a888209354ff88f795564}{01369}} \textcolor{preprocessor}{\#define CAN0\_IF1MCTL\_R          (*((volatile uint32\_t *)0x40040038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01370}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b1fd482971131985f19b8ebbaa5695c}{01370}} \textcolor{preprocessor}{\#define CAN0\_IF1DA1\_R           (*((volatile uint32\_t *)0x4004003C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01371}\mbox{\hyperlink{tm4c123gh6pm_8h_a06c9e18c66445cc5659bcc517c86f5af}{01371}} \textcolor{preprocessor}{\#define CAN0\_IF1DA2\_R           (*((volatile uint32\_t *)0x40040040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01372}\mbox{\hyperlink{tm4c123gh6pm_8h_afab23b06feab287e131f64394d7d63b2}{01372}} \textcolor{preprocessor}{\#define CAN0\_IF1DB1\_R           (*((volatile uint32\_t *)0x40040044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01373}\mbox{\hyperlink{tm4c123gh6pm_8h_aa61bf924b91564fa8e19c37765056143}{01373}} \textcolor{preprocessor}{\#define CAN0\_IF1DB2\_R           (*((volatile uint32\_t *)0x40040048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01374}\mbox{\hyperlink{tm4c123gh6pm_8h_a85d6cee75b6c766bf18dd12fd26deb0f}{01374}} \textcolor{preprocessor}{\#define CAN0\_IF2CRQ\_R           (*((volatile uint32\_t *)0x40040080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01375}\mbox{\hyperlink{tm4c123gh6pm_8h_a92660f81122246a2794b590778bc889a}{01375}} \textcolor{preprocessor}{\#define CAN0\_IF2CMSK\_R          (*((volatile uint32\_t *)0x40040084))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01376}\mbox{\hyperlink{tm4c123gh6pm_8h_ad67a212f8b18b3fe49b0f1dc02652969}{01376}} \textcolor{preprocessor}{\#define CAN0\_IF2MSK1\_R          (*((volatile uint32\_t *)0x40040088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01377}\mbox{\hyperlink{tm4c123gh6pm_8h_a46fc286caa60ef2644fe8e8cd18ced2b}{01377}} \textcolor{preprocessor}{\#define CAN0\_IF2MSK2\_R          (*((volatile uint32\_t *)0x4004008C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01378}\mbox{\hyperlink{tm4c123gh6pm_8h_a284024bb9e3a3b6dccf45463f401d636}{01378}} \textcolor{preprocessor}{\#define CAN0\_IF2ARB1\_R          (*((volatile uint32\_t *)0x40040090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01379}\mbox{\hyperlink{tm4c123gh6pm_8h_aeac233f58c47ee8c663c24a305e384a1}{01379}} \textcolor{preprocessor}{\#define CAN0\_IF2ARB2\_R          (*((volatile uint32\_t *)0x40040094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01380}\mbox{\hyperlink{tm4c123gh6pm_8h_a639c1488423cf0ea65b7ce6fff47464c}{01380}} \textcolor{preprocessor}{\#define CAN0\_IF2MCTL\_R          (*((volatile uint32\_t *)0x40040098))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01381}\mbox{\hyperlink{tm4c123gh6pm_8h_a61f5f229262da6c4d23bf2f86842f972}{01381}} \textcolor{preprocessor}{\#define CAN0\_IF2DA1\_R           (*((volatile uint32\_t *)0x4004009C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01382}\mbox{\hyperlink{tm4c123gh6pm_8h_a055561f6a38aa81309e3e1d75c5415bb}{01382}} \textcolor{preprocessor}{\#define CAN0\_IF2DA2\_R           (*((volatile uint32\_t *)0x400400A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01383}\mbox{\hyperlink{tm4c123gh6pm_8h_ad84eedd41a1ad8cbc60828b28719bd80}{01383}} \textcolor{preprocessor}{\#define CAN0\_IF2DB1\_R           (*((volatile uint32\_t *)0x400400A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01384}\mbox{\hyperlink{tm4c123gh6pm_8h_aae457d90eedcff41b6e97d569a51b32c}{01384}} \textcolor{preprocessor}{\#define CAN0\_IF2DB2\_R           (*((volatile uint32\_t *)0x400400A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01385}\mbox{\hyperlink{tm4c123gh6pm_8h_a548a183ec97a5e356d544799cd33b11e}{01385}} \textcolor{preprocessor}{\#define CAN0\_TXRQ1\_R            (*((volatile uint32\_t *)0x40040100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01386}\mbox{\hyperlink{tm4c123gh6pm_8h_accc86593605e2870c81b212456683700}{01386}} \textcolor{preprocessor}{\#define CAN0\_TXRQ2\_R            (*((volatile uint32\_t *)0x40040104))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01387}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c9724b117fc465bcb0b6295508be489}{01387}} \textcolor{preprocessor}{\#define CAN0\_NWDA1\_R            (*((volatile uint32\_t *)0x40040120))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01388}\mbox{\hyperlink{tm4c123gh6pm_8h_ac40a58da450a92defce1bec97d782a58}{01388}} \textcolor{preprocessor}{\#define CAN0\_NWDA2\_R            (*((volatile uint32\_t *)0x40040124))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01389}\mbox{\hyperlink{tm4c123gh6pm_8h_a4869f65cd7a7ce2900224ecae2b32c84}{01389}} \textcolor{preprocessor}{\#define CAN0\_MSG1INT\_R          (*((volatile uint32\_t *)0x40040140))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01390}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0181807e4a5ff4c04a014734fcfda81}{01390}} \textcolor{preprocessor}{\#define CAN0\_MSG2INT\_R          (*((volatile uint32\_t *)0x40040144))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01391}\mbox{\hyperlink{tm4c123gh6pm_8h_a0683e8c6f384c394d33f62e30109ddc3}{01391}} \textcolor{preprocessor}{\#define CAN0\_MSG1VAL\_R          (*((volatile uint32\_t *)0x40040160))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01392}\mbox{\hyperlink{tm4c123gh6pm_8h_a48c84f4da4c636a997607823f8acf66e}{01392}} \textcolor{preprocessor}{\#define CAN0\_MSG2VAL\_R          (*((volatile uint32\_t *)0x40040164))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01393}01393 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01394}01394 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01395}01395 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01396}01396 \textcolor{comment}{// CAN registers (CAN1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01397}01397 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01398}01398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01399}\mbox{\hyperlink{tm4c123gh6pm_8h_ae97edfa1a42db6d08f563dfb734eec84}{01399}} \textcolor{preprocessor}{\#define CAN1\_CTL\_R              (*((volatile uint32\_t *)0x40041000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01400}\mbox{\hyperlink{tm4c123gh6pm_8h_a44e0b97641fb1a36eaa0bc11c6658b84}{01400}} \textcolor{preprocessor}{\#define CAN1\_STS\_R              (*((volatile uint32\_t *)0x40041004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01401}\mbox{\hyperlink{tm4c123gh6pm_8h_a73952d8eeaa70b6fff5143511fc17d13}{01401}} \textcolor{preprocessor}{\#define CAN1\_ERR\_R              (*((volatile uint32\_t *)0x40041008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01402}\mbox{\hyperlink{tm4c123gh6pm_8h_aacf1817a8b4827f87d1c8d546601d7eb}{01402}} \textcolor{preprocessor}{\#define CAN1\_BIT\_R              (*((volatile uint32\_t *)0x4004100C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01403}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f960397781244d3f1f33d82a606d413}{01403}} \textcolor{preprocessor}{\#define CAN1\_INT\_R              (*((volatile uint32\_t *)0x40041010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01404}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9a377a4549c22fed6ecdf73ef70c1fb}{01404}} \textcolor{preprocessor}{\#define CAN1\_TST\_R              (*((volatile uint32\_t *)0x40041014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01405}\mbox{\hyperlink{tm4c123gh6pm_8h_a22c2461fa98c6519a625f7ae2030d98d}{01405}} \textcolor{preprocessor}{\#define CAN1\_BRPE\_R             (*((volatile uint32\_t *)0x40041018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01406}\mbox{\hyperlink{tm4c123gh6pm_8h_a840860c13e76590183642ec787b03abe}{01406}} \textcolor{preprocessor}{\#define CAN1\_IF1CRQ\_R           (*((volatile uint32\_t *)0x40041020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01407}\mbox{\hyperlink{tm4c123gh6pm_8h_ad770c2cf7ed29af52bcff8744de49d2b}{01407}} \textcolor{preprocessor}{\#define CAN1\_IF1CMSK\_R          (*((volatile uint32\_t *)0x40041024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01408}\mbox{\hyperlink{tm4c123gh6pm_8h_a9105423f278d17d2e7402590ff471197}{01408}} \textcolor{preprocessor}{\#define CAN1\_IF1MSK1\_R          (*((volatile uint32\_t *)0x40041028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01409}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d8a846b2709ec1019321d8e1a415202}{01409}} \textcolor{preprocessor}{\#define CAN1\_IF1MSK2\_R          (*((volatile uint32\_t *)0x4004102C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01410}\mbox{\hyperlink{tm4c123gh6pm_8h_a0dd6dc7bbe8ce07443acc3d5dbdf72a1}{01410}} \textcolor{preprocessor}{\#define CAN1\_IF1ARB1\_R          (*((volatile uint32\_t *)0x40041030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01411}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7a5d165c7a752d2ceab9a4571e2f0cc}{01411}} \textcolor{preprocessor}{\#define CAN1\_IF1ARB2\_R          (*((volatile uint32\_t *)0x40041034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01412}\mbox{\hyperlink{tm4c123gh6pm_8h_a682e7fa283034cf8a4d6e3423f0bf064}{01412}} \textcolor{preprocessor}{\#define CAN1\_IF1MCTL\_R          (*((volatile uint32\_t *)0x40041038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01413}\mbox{\hyperlink{tm4c123gh6pm_8h_af1fbafaf2fbd0f2cb932679e996f271a}{01413}} \textcolor{preprocessor}{\#define CAN1\_IF1DA1\_R           (*((volatile uint32\_t *)0x4004103C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01414}\mbox{\hyperlink{tm4c123gh6pm_8h_a862a4a0e184b42975f97885711d70369}{01414}} \textcolor{preprocessor}{\#define CAN1\_IF1DA2\_R           (*((volatile uint32\_t *)0x40041040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01415}\mbox{\hyperlink{tm4c123gh6pm_8h_ab71df84f959cc210acd473100302837c}{01415}} \textcolor{preprocessor}{\#define CAN1\_IF1DB1\_R           (*((volatile uint32\_t *)0x40041044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01416}\mbox{\hyperlink{tm4c123gh6pm_8h_aef99541d6a07d760a002864fd30429e7}{01416}} \textcolor{preprocessor}{\#define CAN1\_IF1DB2\_R           (*((volatile uint32\_t *)0x40041048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01417}\mbox{\hyperlink{tm4c123gh6pm_8h_a4337c377ae4ca57a2a769b53a6f3ebf1}{01417}} \textcolor{preprocessor}{\#define CAN1\_IF2CRQ\_R           (*((volatile uint32\_t *)0x40041080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01418}\mbox{\hyperlink{tm4c123gh6pm_8h_a129fc46a38f809418c5fbeaf1b73af67}{01418}} \textcolor{preprocessor}{\#define CAN1\_IF2CMSK\_R          (*((volatile uint32\_t *)0x40041084))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01419}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e4d01942b224e0d68683067f15ebdf0}{01419}} \textcolor{preprocessor}{\#define CAN1\_IF2MSK1\_R          (*((volatile uint32\_t *)0x40041088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01420}\mbox{\hyperlink{tm4c123gh6pm_8h_a59c02deb9edb9529d016a02b14352f98}{01420}} \textcolor{preprocessor}{\#define CAN1\_IF2MSK2\_R          (*((volatile uint32\_t *)0x4004108C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01421}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9c741ce132ef0acc04d9d4a3ad94382}{01421}} \textcolor{preprocessor}{\#define CAN1\_IF2ARB1\_R          (*((volatile uint32\_t *)0x40041090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01422}\mbox{\hyperlink{tm4c123gh6pm_8h_ac22ddfb37ffb8c6a7714e00a3089ef56}{01422}} \textcolor{preprocessor}{\#define CAN1\_IF2ARB2\_R          (*((volatile uint32\_t *)0x40041094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01423}\mbox{\hyperlink{tm4c123gh6pm_8h_a68c48d8c1d110c8f8ae51ef370706a4d}{01423}} \textcolor{preprocessor}{\#define CAN1\_IF2MCTL\_R          (*((volatile uint32\_t *)0x40041098))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01424}\mbox{\hyperlink{tm4c123gh6pm_8h_a80243e3d1a12eb9d1ffcc8e57865b803}{01424}} \textcolor{preprocessor}{\#define CAN1\_IF2DA1\_R           (*((volatile uint32\_t *)0x4004109C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01425}\mbox{\hyperlink{tm4c123gh6pm_8h_a214efab3c78082deddda47b9c8c2495f}{01425}} \textcolor{preprocessor}{\#define CAN1\_IF2DA2\_R           (*((volatile uint32\_t *)0x400410A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01426}\mbox{\hyperlink{tm4c123gh6pm_8h_a90487abca865aaf53e77c989a788ca7c}{01426}} \textcolor{preprocessor}{\#define CAN1\_IF2DB1\_R           (*((volatile uint32\_t *)0x400410A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01427}\mbox{\hyperlink{tm4c123gh6pm_8h_a70d3791178dc1329db437013554bb7e1}{01427}} \textcolor{preprocessor}{\#define CAN1\_IF2DB2\_R           (*((volatile uint32\_t *)0x400410A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01428}\mbox{\hyperlink{tm4c123gh6pm_8h_addaf61fb8331085373b07c0de241ab82}{01428}} \textcolor{preprocessor}{\#define CAN1\_TXRQ1\_R            (*((volatile uint32\_t *)0x40041100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01429}\mbox{\hyperlink{tm4c123gh6pm_8h_a599b6bba0c9d8ce4ecc1e447feef113f}{01429}} \textcolor{preprocessor}{\#define CAN1\_TXRQ2\_R            (*((volatile uint32\_t *)0x40041104))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01430}\mbox{\hyperlink{tm4c123gh6pm_8h_a78564f8b48cfda5240ddf7083fa7f7de}{01430}} \textcolor{preprocessor}{\#define CAN1\_NWDA1\_R            (*((volatile uint32\_t *)0x40041120))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01431}\mbox{\hyperlink{tm4c123gh6pm_8h_a547ff7e5c2f526a49c43ff4fb1fb5868}{01431}} \textcolor{preprocessor}{\#define CAN1\_NWDA2\_R            (*((volatile uint32\_t *)0x40041124))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01432}\mbox{\hyperlink{tm4c123gh6pm_8h_a65cfa1fa5b1dfe5894bebe7726b241e3}{01432}} \textcolor{preprocessor}{\#define CAN1\_MSG1INT\_R          (*((volatile uint32\_t *)0x40041140))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01433}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f5945ab379bd9b3b0066e6c0428715c}{01433}} \textcolor{preprocessor}{\#define CAN1\_MSG2INT\_R          (*((volatile uint32\_t *)0x40041144))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01434}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5a5c97d4999bb3fdd7ea5783b7663d3}{01434}} \textcolor{preprocessor}{\#define CAN1\_MSG1VAL\_R          (*((volatile uint32\_t *)0x40041160))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01435}\mbox{\hyperlink{tm4c123gh6pm_8h_a60dddab965e0b378af58f3d0be092b1a}{01435}} \textcolor{preprocessor}{\#define CAN1\_MSG2VAL\_R          (*((volatile uint32\_t *)0x40041164))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01436}01436 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01437}01437 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01438}01438 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01439}01439 \textcolor{comment}{// Timer registers (WTIMER2)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01440}01440 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01441}01441 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01442}\mbox{\hyperlink{tm4c123gh6pm_8h_a833c1debb5dd75960c0856a4919794cb}{01442}} \textcolor{preprocessor}{\#define WTIMER2\_CFG\_R           (*((volatile uint32\_t *)0x4004C000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01443}\mbox{\hyperlink{tm4c123gh6pm_8h_a2105938b38e012bf9ea170e32180637c}{01443}} \textcolor{preprocessor}{\#define WTIMER2\_TAMR\_R          (*((volatile uint32\_t *)0x4004C004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01444}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b7573416e3f76d696ec33cde36ad931}{01444}} \textcolor{preprocessor}{\#define WTIMER2\_TBMR\_R          (*((volatile uint32\_t *)0x4004C008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01445}\mbox{\hyperlink{tm4c123gh6pm_8h_a9aa3c1e8f830d18befc9dffdcf8ccf97}{01445}} \textcolor{preprocessor}{\#define WTIMER2\_CTL\_R           (*((volatile uint32\_t *)0x4004C00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01446}\mbox{\hyperlink{tm4c123gh6pm_8h_a91376dbdb05dc0ea739a1534aa7d81a1}{01446}} \textcolor{preprocessor}{\#define WTIMER2\_SYNC\_R          (*((volatile uint32\_t *)0x4004C010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01447}\mbox{\hyperlink{tm4c123gh6pm_8h_a7712ad40c9a1ea8e53d3093b755a162e}{01447}} \textcolor{preprocessor}{\#define WTIMER2\_IMR\_R           (*((volatile uint32\_t *)0x4004C018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01448}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0ebe14ff57f6003c2db0f61af28ea95}{01448}} \textcolor{preprocessor}{\#define WTIMER2\_RIS\_R           (*((volatile uint32\_t *)0x4004C01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01449}\mbox{\hyperlink{tm4c123gh6pm_8h_a76218c521cec3d6206a5e9d1431a92f9}{01449}} \textcolor{preprocessor}{\#define WTIMER2\_MIS\_R           (*((volatile uint32\_t *)0x4004C020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01450}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cf5a184be836aec71a249b3c657785b}{01450}} \textcolor{preprocessor}{\#define WTIMER2\_ICR\_R           (*((volatile uint32\_t *)0x4004C024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01451}\mbox{\hyperlink{tm4c123gh6pm_8h_a913dea436bf709d481bfaca98c206172}{01451}} \textcolor{preprocessor}{\#define WTIMER2\_TAILR\_R         (*((volatile uint32\_t *)0x4004C028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01452}\mbox{\hyperlink{tm4c123gh6pm_8h_a0be02a015038ec46c2f48eca7f94be97}{01452}} \textcolor{preprocessor}{\#define WTIMER2\_TBILR\_R         (*((volatile uint32\_t *)0x4004C02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01453}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f30f3ce9a56f64b92012a15c567fd1b}{01453}} \textcolor{preprocessor}{\#define WTIMER2\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004C030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01454}\mbox{\hyperlink{tm4c123gh6pm_8h_a407c25f4c611d9cc9ed88024f70ca83f}{01454}} \textcolor{preprocessor}{\#define WTIMER2\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004C034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01455}\mbox{\hyperlink{tm4c123gh6pm_8h_a448b55ba26cc676cad78776722e50ec8}{01455}} \textcolor{preprocessor}{\#define WTIMER2\_TAPR\_R          (*((volatile uint32\_t *)0x4004C038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01456}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4bef0885a9d9bf5b6777e180a14608c}{01456}} \textcolor{preprocessor}{\#define WTIMER2\_TBPR\_R          (*((volatile uint32\_t *)0x4004C03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01457}\mbox{\hyperlink{tm4c123gh6pm_8h_a72c479247f8f3256aa3cfde6e0176786}{01457}} \textcolor{preprocessor}{\#define WTIMER2\_TAPMR\_R         (*((volatile uint32\_t *)0x4004C040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01458}\mbox{\hyperlink{tm4c123gh6pm_8h_a1be946a36b05f224f651af6cdb310ac1}{01458}} \textcolor{preprocessor}{\#define WTIMER2\_TBPMR\_R         (*((volatile uint32\_t *)0x4004C044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01459}\mbox{\hyperlink{tm4c123gh6pm_8h_abc2283be1bed187c75a7d5859a0c35c5}{01459}} \textcolor{preprocessor}{\#define WTIMER2\_TAR\_R           (*((volatile uint32\_t *)0x4004C048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01460}\mbox{\hyperlink{tm4c123gh6pm_8h_a76a0921db2ea6e752f5cd8ff188b8c2c}{01460}} \textcolor{preprocessor}{\#define WTIMER2\_TBR\_R           (*((volatile uint32\_t *)0x4004C04C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01461}\mbox{\hyperlink{tm4c123gh6pm_8h_ac45f901bebf80d5e8b6151dd7259286b}{01461}} \textcolor{preprocessor}{\#define WTIMER2\_TAV\_R           (*((volatile uint32\_t *)0x4004C050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01462}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f2e3fdc07276e8ef7aeb647181f5a2f}{01462}} \textcolor{preprocessor}{\#define WTIMER2\_TBV\_R           (*((volatile uint32\_t *)0x4004C054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01463}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c7f59b89b86f843991256a46d4732c5}{01463}} \textcolor{preprocessor}{\#define WTIMER2\_RTCPD\_R         (*((volatile uint32\_t *)0x4004C058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01464}\mbox{\hyperlink{tm4c123gh6pm_8h_afb9d7d6d21a92d00b08a9add2ae40c19}{01464}} \textcolor{preprocessor}{\#define WTIMER2\_TAPS\_R          (*((volatile uint32\_t *)0x4004C05C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01465}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3872ae48aa2acfddb29614da72c643b}{01465}} \textcolor{preprocessor}{\#define WTIMER2\_TBPS\_R          (*((volatile uint32\_t *)0x4004C060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01466}\mbox{\hyperlink{tm4c123gh6pm_8h_a66a37687a74893b8040e30bc7e85766d}{01466}} \textcolor{preprocessor}{\#define WTIMER2\_TAPV\_R          (*((volatile uint32\_t *)0x4004C064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01467}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f651f938ff5aecc3d7c984364f74f27}{01467}} \textcolor{preprocessor}{\#define WTIMER2\_TBPV\_R          (*((volatile uint32\_t *)0x4004C068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01468}\mbox{\hyperlink{tm4c123gh6pm_8h_ac44b2daf9f27556cb079841091ca6d44}{01468}} \textcolor{preprocessor}{\#define WTIMER2\_PP\_R            (*((volatile uint32\_t *)0x4004CFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01469}01469 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01470}01470 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01471}01471 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01472}01472 \textcolor{comment}{// Timer registers (WTIMER3)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01473}01473 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01474}01474 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01475}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb5d7baecc6e81b2d0002ba487142e11}{01475}} \textcolor{preprocessor}{\#define WTIMER3\_CFG\_R           (*((volatile uint32\_t *)0x4004D000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01476}\mbox{\hyperlink{tm4c123gh6pm_8h_a18ea2b262182eda961eac07d56008ea9}{01476}} \textcolor{preprocessor}{\#define WTIMER3\_TAMR\_R          (*((volatile uint32\_t *)0x4004D004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01477}\mbox{\hyperlink{tm4c123gh6pm_8h_af7e7c311ce52c22d70bbb458e82e6d36}{01477}} \textcolor{preprocessor}{\#define WTIMER3\_TBMR\_R          (*((volatile uint32\_t *)0x4004D008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01478}\mbox{\hyperlink{tm4c123gh6pm_8h_a18f875f285500c213045dd77e9ad2d6a}{01478}} \textcolor{preprocessor}{\#define WTIMER3\_CTL\_R           (*((volatile uint32\_t *)0x4004D00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01479}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ca3fd2f0326fa4f69a4e873339b8628}{01479}} \textcolor{preprocessor}{\#define WTIMER3\_SYNC\_R          (*((volatile uint32\_t *)0x4004D010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01480}\mbox{\hyperlink{tm4c123gh6pm_8h_aea4c7217ca5a02525ce0f15b40e868ac}{01480}} \textcolor{preprocessor}{\#define WTIMER3\_IMR\_R           (*((volatile uint32\_t *)0x4004D018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01481}\mbox{\hyperlink{tm4c123gh6pm_8h_a1344a24ac580fed73e37164b453ccfc9}{01481}} \textcolor{preprocessor}{\#define WTIMER3\_RIS\_R           (*((volatile uint32\_t *)0x4004D01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01482}\mbox{\hyperlink{tm4c123gh6pm_8h_af1391b650102c61f1b5f554e1fc35599}{01482}} \textcolor{preprocessor}{\#define WTIMER3\_MIS\_R           (*((volatile uint32\_t *)0x4004D020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01483}\mbox{\hyperlink{tm4c123gh6pm_8h_a34768aeec3604d2b34b1d78988cc7908}{01483}} \textcolor{preprocessor}{\#define WTIMER3\_ICR\_R           (*((volatile uint32\_t *)0x4004D024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01484}\mbox{\hyperlink{tm4c123gh6pm_8h_a78a499c6d7b585a9a7d28f09edf19a4a}{01484}} \textcolor{preprocessor}{\#define WTIMER3\_TAILR\_R         (*((volatile uint32\_t *)0x4004D028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01485}\mbox{\hyperlink{tm4c123gh6pm_8h_adcba047c114abe0ce76c99533951cef5}{01485}} \textcolor{preprocessor}{\#define WTIMER3\_TBILR\_R         (*((volatile uint32\_t *)0x4004D02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01486}\mbox{\hyperlink{tm4c123gh6pm_8h_a40ff270125ac95df0e7baf1a618df0f0}{01486}} \textcolor{preprocessor}{\#define WTIMER3\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004D030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01487}\mbox{\hyperlink{tm4c123gh6pm_8h_a027f43a56232df31f918ba9dc5b1d5dd}{01487}} \textcolor{preprocessor}{\#define WTIMER3\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004D034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01488}\mbox{\hyperlink{tm4c123gh6pm_8h_a29d5b7f5b2ec365fcb328a7dc3415699}{01488}} \textcolor{preprocessor}{\#define WTIMER3\_TAPR\_R          (*((volatile uint32\_t *)0x4004D038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01489}\mbox{\hyperlink{tm4c123gh6pm_8h_a7033d2b923e96bb6b67df2b6975d8851}{01489}} \textcolor{preprocessor}{\#define WTIMER3\_TBPR\_R          (*((volatile uint32\_t *)0x4004D03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01490}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a23e0d7e8f22b2b3d05b3fcd28223d4}{01490}} \textcolor{preprocessor}{\#define WTIMER3\_TAPMR\_R         (*((volatile uint32\_t *)0x4004D040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01491}\mbox{\hyperlink{tm4c123gh6pm_8h_adbc4ff706bbed0920b216af330f41442}{01491}} \textcolor{preprocessor}{\#define WTIMER3\_TBPMR\_R         (*((volatile uint32\_t *)0x4004D044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01492}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e9915b0f10d32dd93539f654499eae8}{01492}} \textcolor{preprocessor}{\#define WTIMER3\_TAR\_R           (*((volatile uint32\_t *)0x4004D048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01493}\mbox{\hyperlink{tm4c123gh6pm_8h_aa17ae0db2487ffb27a1d88ca2e4eee65}{01493}} \textcolor{preprocessor}{\#define WTIMER3\_TBR\_R           (*((volatile uint32\_t *)0x4004D04C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01494}\mbox{\hyperlink{tm4c123gh6pm_8h_a68e9a168e9707b7f66e52dd6f8f45a01}{01494}} \textcolor{preprocessor}{\#define WTIMER3\_TAV\_R           (*((volatile uint32\_t *)0x4004D050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01495}\mbox{\hyperlink{tm4c123gh6pm_8h_a478c14d17875db3c6c4a0a426dab1763}{01495}} \textcolor{preprocessor}{\#define WTIMER3\_TBV\_R           (*((volatile uint32\_t *)0x4004D054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01496}\mbox{\hyperlink{tm4c123gh6pm_8h_a2023da9a09de744f90001a76b9dd4dd3}{01496}} \textcolor{preprocessor}{\#define WTIMER3\_RTCPD\_R         (*((volatile uint32\_t *)0x4004D058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01497}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4c6875e80e2d057561a5f45c3aa0eae}{01497}} \textcolor{preprocessor}{\#define WTIMER3\_TAPS\_R          (*((volatile uint32\_t *)0x4004D05C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01498}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a1c614245c4a2d938489ba00ca68173}{01498}} \textcolor{preprocessor}{\#define WTIMER3\_TBPS\_R          (*((volatile uint32\_t *)0x4004D060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01499}\mbox{\hyperlink{tm4c123gh6pm_8h_a50ec79fab90a63d305ecd7733ce570d1}{01499}} \textcolor{preprocessor}{\#define WTIMER3\_TAPV\_R          (*((volatile uint32\_t *)0x4004D064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01500}\mbox{\hyperlink{tm4c123gh6pm_8h_a3dc47b1a796b4bcf0fbc7eef98014c9c}{01500}} \textcolor{preprocessor}{\#define WTIMER3\_TBPV\_R          (*((volatile uint32\_t *)0x4004D068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01501}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5d6864c608fc7b49aa958c5b459b8af}{01501}} \textcolor{preprocessor}{\#define WTIMER3\_PP\_R            (*((volatile uint32\_t *)0x4004DFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01502}01502 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01503}01503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01504}01504 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01505}01505 \textcolor{comment}{// Timer registers (WTIMER4)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01506}01506 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01507}01507 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01508}\mbox{\hyperlink{tm4c123gh6pm_8h_a00e3b754741a0ec0e184223cc7a21204}{01508}} \textcolor{preprocessor}{\#define WTIMER4\_CFG\_R           (*((volatile uint32\_t *)0x4004E000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01509}\mbox{\hyperlink{tm4c123gh6pm_8h_ac549ccb76ec661d06a09d9bb15af1a4f}{01509}} \textcolor{preprocessor}{\#define WTIMER4\_TAMR\_R          (*((volatile uint32\_t *)0x4004E004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01510}\mbox{\hyperlink{tm4c123gh6pm_8h_a938e296da220219b059ce75e5ab6a389}{01510}} \textcolor{preprocessor}{\#define WTIMER4\_TBMR\_R          (*((volatile uint32\_t *)0x4004E008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01511}\mbox{\hyperlink{tm4c123gh6pm_8h_af3d492b0f42286326a3d50c3c886619d}{01511}} \textcolor{preprocessor}{\#define WTIMER4\_CTL\_R           (*((volatile uint32\_t *)0x4004E00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01512}\mbox{\hyperlink{tm4c123gh6pm_8h_a5160e5caf7e2f8214b8633600e3a96bb}{01512}} \textcolor{preprocessor}{\#define WTIMER4\_SYNC\_R          (*((volatile uint32\_t *)0x4004E010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01513}\mbox{\hyperlink{tm4c123gh6pm_8h_a686bec5375c856c5c9dd864aca243d2b}{01513}} \textcolor{preprocessor}{\#define WTIMER4\_IMR\_R           (*((volatile uint32\_t *)0x4004E018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01514}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9e2c2d2481de15f8652c5e2bf32f318}{01514}} \textcolor{preprocessor}{\#define WTIMER4\_RIS\_R           (*((volatile uint32\_t *)0x4004E01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01515}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ca6b9316fb98c10b0494d74874ec961}{01515}} \textcolor{preprocessor}{\#define WTIMER4\_MIS\_R           (*((volatile uint32\_t *)0x4004E020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01516}\mbox{\hyperlink{tm4c123gh6pm_8h_a91f683b9bd8ca46900ad0bb882125a30}{01516}} \textcolor{preprocessor}{\#define WTIMER4\_ICR\_R           (*((volatile uint32\_t *)0x4004E024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01517}\mbox{\hyperlink{tm4c123gh6pm_8h_a15841231db9440ce1f1a9f91784bb552}{01517}} \textcolor{preprocessor}{\#define WTIMER4\_TAILR\_R         (*((volatile uint32\_t *)0x4004E028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01518}\mbox{\hyperlink{tm4c123gh6pm_8h_a66ee7b8bf14d6f28fb8af9f14bfdb3fe}{01518}} \textcolor{preprocessor}{\#define WTIMER4\_TBILR\_R         (*((volatile uint32\_t *)0x4004E02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01519}\mbox{\hyperlink{tm4c123gh6pm_8h_a3891066a49518d7ef430f5fdd4efaeef}{01519}} \textcolor{preprocessor}{\#define WTIMER4\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004E030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01520}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5effaf0e1b88c941417eedc4767f242}{01520}} \textcolor{preprocessor}{\#define WTIMER4\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004E034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01521}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3a2c211e398db04017a9e6027c67d14}{01521}} \textcolor{preprocessor}{\#define WTIMER4\_TAPR\_R          (*((volatile uint32\_t *)0x4004E038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01522}\mbox{\hyperlink{tm4c123gh6pm_8h_a7457538123c3d70b3d16c778bdb08a54}{01522}} \textcolor{preprocessor}{\#define WTIMER4\_TBPR\_R          (*((volatile uint32\_t *)0x4004E03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01523}\mbox{\hyperlink{tm4c123gh6pm_8h_a741cac7f0d491ef92a713393373d48e9}{01523}} \textcolor{preprocessor}{\#define WTIMER4\_TAPMR\_R         (*((volatile uint32\_t *)0x4004E040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01524}\mbox{\hyperlink{tm4c123gh6pm_8h_ad00ed42dfd1288656cd77e125704af14}{01524}} \textcolor{preprocessor}{\#define WTIMER4\_TBPMR\_R         (*((volatile uint32\_t *)0x4004E044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01525}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4a8720be1037c9e4966ba1d450d1aab}{01525}} \textcolor{preprocessor}{\#define WTIMER4\_TAR\_R           (*((volatile uint32\_t *)0x4004E048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01526}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d55b6bb68e6f4f5fd0a48c15caaf21e}{01526}} \textcolor{preprocessor}{\#define WTIMER4\_TBR\_R           (*((volatile uint32\_t *)0x4004E04C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01527}\mbox{\hyperlink{tm4c123gh6pm_8h_a75e9bbfe228e586a6aeeb166dcaa72b8}{01527}} \textcolor{preprocessor}{\#define WTIMER4\_TAV\_R           (*((volatile uint32\_t *)0x4004E050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01528}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aa9aa82fefbefbf290073a3bb38e669}{01528}} \textcolor{preprocessor}{\#define WTIMER4\_TBV\_R           (*((volatile uint32\_t *)0x4004E054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01529}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e056c8927849a8c4a93e74cf5318049}{01529}} \textcolor{preprocessor}{\#define WTIMER4\_RTCPD\_R         (*((volatile uint32\_t *)0x4004E058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01530}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b4abc2af193faf63923863df8a70d01}{01530}} \textcolor{preprocessor}{\#define WTIMER4\_TAPS\_R          (*((volatile uint32\_t *)0x4004E05C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01531}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9dc1cee23c9b2c0499d97fd970934be}{01531}} \textcolor{preprocessor}{\#define WTIMER4\_TBPS\_R          (*((volatile uint32\_t *)0x4004E060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01532}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c5f3a356bf394f159b6d8b9c7db1faa}{01532}} \textcolor{preprocessor}{\#define WTIMER4\_TAPV\_R          (*((volatile uint32\_t *)0x4004E064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01533}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4837bf8740d858d17a168dd266cf13e}{01533}} \textcolor{preprocessor}{\#define WTIMER4\_TBPV\_R          (*((volatile uint32\_t *)0x4004E068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01534}\mbox{\hyperlink{tm4c123gh6pm_8h_a00e86834b9f6af21ba232d1cfffedbe2}{01534}} \textcolor{preprocessor}{\#define WTIMER4\_PP\_R            (*((volatile uint32\_t *)0x4004EFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01535}01535 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01536}01536 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01537}01537 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01538}01538 \textcolor{comment}{// Timer registers (WTIMER5)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01539}01539 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01540}01540 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01541}\mbox{\hyperlink{tm4c123gh6pm_8h_a02aa1e971fd2f7cdfbbf18f325c57691}{01541}} \textcolor{preprocessor}{\#define WTIMER5\_CFG\_R           (*((volatile uint32\_t *)0x4004F000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01542}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cbb9e6e56139c4edcd9cc3aa47d68c9}{01542}} \textcolor{preprocessor}{\#define WTIMER5\_TAMR\_R          (*((volatile uint32\_t *)0x4004F004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01543}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2df56a3dea01027a4a0385e26876774}{01543}} \textcolor{preprocessor}{\#define WTIMER5\_TBMR\_R          (*((volatile uint32\_t *)0x4004F008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01544}\mbox{\hyperlink{tm4c123gh6pm_8h_ad65b5ade4677487f0bc9e45638832653}{01544}} \textcolor{preprocessor}{\#define WTIMER5\_CTL\_R           (*((volatile uint32\_t *)0x4004F00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01545}\mbox{\hyperlink{tm4c123gh6pm_8h_ac654957c0b9bec36e36c6f81ccdbb2e8}{01545}} \textcolor{preprocessor}{\#define WTIMER5\_SYNC\_R          (*((volatile uint32\_t *)0x4004F010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01546}\mbox{\hyperlink{tm4c123gh6pm_8h_a4096ea98645992702b16c45076275846}{01546}} \textcolor{preprocessor}{\#define WTIMER5\_IMR\_R           (*((volatile uint32\_t *)0x4004F018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01547}\mbox{\hyperlink{tm4c123gh6pm_8h_a4646d01e0963d3d8b408cca055694fac}{01547}} \textcolor{preprocessor}{\#define WTIMER5\_RIS\_R           (*((volatile uint32\_t *)0x4004F01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01548}\mbox{\hyperlink{tm4c123gh6pm_8h_a19891c37c488de3a4c267a13c93a4e1d}{01548}} \textcolor{preprocessor}{\#define WTIMER5\_MIS\_R           (*((volatile uint32\_t *)0x4004F020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01549}\mbox{\hyperlink{tm4c123gh6pm_8h_a44966ee8e1c9652441e00ab7f9c04e5f}{01549}} \textcolor{preprocessor}{\#define WTIMER5\_ICR\_R           (*((volatile uint32\_t *)0x4004F024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01550}\mbox{\hyperlink{tm4c123gh6pm_8h_ad90b56c45a7debbc79a56933ad83c6f1}{01550}} \textcolor{preprocessor}{\#define WTIMER5\_TAILR\_R         (*((volatile uint32\_t *)0x4004F028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01551}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a4f78104c5cce9223850548ab8e9f61}{01551}} \textcolor{preprocessor}{\#define WTIMER5\_TBILR\_R         (*((volatile uint32\_t *)0x4004F02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01552}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4f2bc82b58018221f5c7f13a6fbed8d}{01552}} \textcolor{preprocessor}{\#define WTIMER5\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004F030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01553}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fb3becec8084956ef4634bda8a0531d}{01553}} \textcolor{preprocessor}{\#define WTIMER5\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004F034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01554}\mbox{\hyperlink{tm4c123gh6pm_8h_a26431ec6f8b0b1be5dfe01f8df5fe72f}{01554}} \textcolor{preprocessor}{\#define WTIMER5\_TAPR\_R          (*((volatile uint32\_t *)0x4004F038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01555}\mbox{\hyperlink{tm4c123gh6pm_8h_adbf934bb3eb837f364a320bbee9b7913}{01555}} \textcolor{preprocessor}{\#define WTIMER5\_TBPR\_R          (*((volatile uint32\_t *)0x4004F03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01556}\mbox{\hyperlink{tm4c123gh6pm_8h_a9829dd916afb944a4815b7e8b5f05887}{01556}} \textcolor{preprocessor}{\#define WTIMER5\_TAPMR\_R         (*((volatile uint32\_t *)0x4004F040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01557}\mbox{\hyperlink{tm4c123gh6pm_8h_a35dc2deda264c32d205cec60fa47ec52}{01557}} \textcolor{preprocessor}{\#define WTIMER5\_TBPMR\_R         (*((volatile uint32\_t *)0x4004F044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01558}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cfc70f4200c9dc0fff1a0177cf361a7}{01558}} \textcolor{preprocessor}{\#define WTIMER5\_TAR\_R           (*((volatile uint32\_t *)0x4004F048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01559}\mbox{\hyperlink{tm4c123gh6pm_8h_ade5757f15a06dc3040d0d51549b6a974}{01559}} \textcolor{preprocessor}{\#define WTIMER5\_TBR\_R           (*((volatile uint32\_t *)0x4004F04C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01560}\mbox{\hyperlink{tm4c123gh6pm_8h_af24d172365d3f33b332f974907a3dfb3}{01560}} \textcolor{preprocessor}{\#define WTIMER5\_TAV\_R           (*((volatile uint32\_t *)0x4004F050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01561}\mbox{\hyperlink{tm4c123gh6pm_8h_a43d51fe44b2612757798f92fce6597c0}{01561}} \textcolor{preprocessor}{\#define WTIMER5\_TBV\_R           (*((volatile uint32\_t *)0x4004F054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01562}\mbox{\hyperlink{tm4c123gh6pm_8h_a196543ee0e2abe97947c86344c18dc2d}{01562}} \textcolor{preprocessor}{\#define WTIMER5\_RTCPD\_R         (*((volatile uint32\_t *)0x4004F058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01563}\mbox{\hyperlink{tm4c123gh6pm_8h_a75b4ab3646efcaff8600fa8e15b89d20}{01563}} \textcolor{preprocessor}{\#define WTIMER5\_TAPS\_R          (*((volatile uint32\_t *)0x4004F05C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01564}\mbox{\hyperlink{tm4c123gh6pm_8h_a2154c63af8fc386fc06e44e0e5db0af7}{01564}} \textcolor{preprocessor}{\#define WTIMER5\_TBPS\_R          (*((volatile uint32\_t *)0x4004F060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01565}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fded93398c684769d337b11aca4c7f1}{01565}} \textcolor{preprocessor}{\#define WTIMER5\_TAPV\_R          (*((volatile uint32\_t *)0x4004F064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01566}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ddbf8fd53f42f55040a0722fc77da93}{01566}} \textcolor{preprocessor}{\#define WTIMER5\_TBPV\_R          (*((volatile uint32\_t *)0x4004F068))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01567}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ad9e468c73ad0b4269cd68c6c79cd34}{01567}} \textcolor{preprocessor}{\#define WTIMER5\_PP\_R            (*((volatile uint32\_t *)0x4004FFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01568}01568 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01569}01569 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01570}01570 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01571}01571 \textcolor{comment}{// Univeral Serial Bus registers (USB0)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01572}01572 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01573}01573 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01574}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a9ce516b6ab51850122bd35f92c38aa}{01574}} \textcolor{preprocessor}{\#define USB0\_FADDR\_R            (*((volatile uint8\_t *)0x40050000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01575}\mbox{\hyperlink{tm4c123gh6pm_8h_a6470e3679d4a41853bd1dcb9c7743903}{01575}} \textcolor{preprocessor}{\#define USB0\_POWER\_R            (*((volatile uint8\_t *)0x40050001))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01576}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7e801f365c2a6b40ac80b21bec1de76}{01576}} \textcolor{preprocessor}{\#define USB0\_TXIS\_R             (*((volatile uint16\_t *)0x40050002))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01577}\mbox{\hyperlink{tm4c123gh6pm_8h_ada86a5e5e5a659d15da348cc49f58b50}{01577}} \textcolor{preprocessor}{\#define USB0\_RXIS\_R             (*((volatile uint16\_t *)0x40050004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01578}\mbox{\hyperlink{tm4c123gh6pm_8h_a14fed7b1923fcbc21d0d899a555834af}{01578}} \textcolor{preprocessor}{\#define USB0\_TXIE\_R             (*((volatile uint16\_t *)0x40050006))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01579}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2927724143c9a7682cd31432ca61e2b}{01579}} \textcolor{preprocessor}{\#define USB0\_RXIE\_R             (*((volatile uint16\_t *)0x40050008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01580}\mbox{\hyperlink{tm4c123gh6pm_8h_a158a607e25264b05d6e832e55715e507}{01580}} \textcolor{preprocessor}{\#define USB0\_IS\_R               (*((volatile uint8\_t *)0x4005000A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01581}\mbox{\hyperlink{tm4c123gh6pm_8h_aa627c70e066e8875336ebd7d90a545a0}{01581}} \textcolor{preprocessor}{\#define USB0\_IE\_R               (*((volatile uint8\_t *)0x4005000B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01582}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e4a5848d50dcd35bdccee56d1c2a479}{01582}} \textcolor{preprocessor}{\#define USB0\_FRAME\_R            (*((volatile uint16\_t *)0x4005000C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01583}\mbox{\hyperlink{tm4c123gh6pm_8h_a0afee3c2ad0e28ebfd05c0da60d388d8}{01583}} \textcolor{preprocessor}{\#define USB0\_EPIDX\_R            (*((volatile uint8\_t *)0x4005000E))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01584}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0d48bad11c3b8bde5aa49475f46c2f0}{01584}} \textcolor{preprocessor}{\#define USB0\_TEST\_R             (*((volatile uint8\_t *)0x4005000F))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01585}\mbox{\hyperlink{tm4c123gh6pm_8h_a3eb35d40cc3715bb7235a75e54c18cc3}{01585}} \textcolor{preprocessor}{\#define USB0\_FIFO0\_R            (*((volatile uint32\_t *)0x40050020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01586}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e02b24b81cce25755700e9c4a9a32d6}{01586}} \textcolor{preprocessor}{\#define USB0\_FIFO1\_R            (*((volatile uint32\_t *)0x40050024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01587}\mbox{\hyperlink{tm4c123gh6pm_8h_aeeb8f9fc59db3c565a9dedbb0b3c77ef}{01587}} \textcolor{preprocessor}{\#define USB0\_FIFO2\_R            (*((volatile uint32\_t *)0x40050028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01588}\mbox{\hyperlink{tm4c123gh6pm_8h_ae69620d118d05161a3e10e78ab63e91f}{01588}} \textcolor{preprocessor}{\#define USB0\_FIFO3\_R            (*((volatile uint32\_t *)0x4005002C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01589}\mbox{\hyperlink{tm4c123gh6pm_8h_a8863995f8116433e585dc49ba01750dc}{01589}} \textcolor{preprocessor}{\#define USB0\_FIFO4\_R            (*((volatile uint32\_t *)0x40050030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01590}\mbox{\hyperlink{tm4c123gh6pm_8h_abb915a750a60f1636b4672e4ccf1aca2}{01590}} \textcolor{preprocessor}{\#define USB0\_FIFO5\_R            (*((volatile uint32\_t *)0x40050034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01591}\mbox{\hyperlink{tm4c123gh6pm_8h_a74c32e422ba0473e19ea07ca3f9e7786}{01591}} \textcolor{preprocessor}{\#define USB0\_FIFO6\_R            (*((volatile uint32\_t *)0x40050038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01592}\mbox{\hyperlink{tm4c123gh6pm_8h_af894100385e2e5cdaec15e42785d9543}{01592}} \textcolor{preprocessor}{\#define USB0\_FIFO7\_R            (*((volatile uint32\_t *)0x4005003C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01593}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4a5e840e98ad5f008aa07a5b699f8bc}{01593}} \textcolor{preprocessor}{\#define USB0\_DEVCTL\_R           (*((volatile uint8\_t *)0x40050060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01594}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cee2e0390bad218db37c7d4c0ec7969}{01594}} \textcolor{preprocessor}{\#define USB0\_TXFIFOSZ\_R         (*((volatile uint8\_t *)0x40050062))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01595}\mbox{\hyperlink{tm4c123gh6pm_8h_a19fb648af4c7e863873f70499abdb331}{01595}} \textcolor{preprocessor}{\#define USB0\_RXFIFOSZ\_R         (*((volatile uint8\_t *)0x40050063))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01596}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fe1d117f5bb1ae4b065421f9ede40bd}{01596}} \textcolor{preprocessor}{\#define USB0\_TXFIFOADD\_R        (*((volatile uint16\_t *)0x40050064))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01597}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cf0d01322112436e6f4f9f3c67461e5}{01597}} \textcolor{preprocessor}{\#define USB0\_RXFIFOADD\_R        (*((volatile uint16\_t *)0x40050066))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01598}\mbox{\hyperlink{tm4c123gh6pm_8h_a39c21ec02002731bfd51c5de40288f95}{01598}} \textcolor{preprocessor}{\#define USB0\_CONTIM\_R           (*((volatile uint8\_t *)0x4005007A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01599}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b05766f03ce99fd311084e89c73a615}{01599}} \textcolor{preprocessor}{\#define USB0\_VPLEN\_R            (*((volatile uint8\_t *)0x4005007B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01600}\mbox{\hyperlink{tm4c123gh6pm_8h_ad54db3201d23e7d8dbe73f55b766c4e4}{01600}} \textcolor{preprocessor}{\#define USB0\_FSEOF\_R            (*((volatile uint8\_t *)0x4005007D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01601}\mbox{\hyperlink{tm4c123gh6pm_8h_adaa852ccf20c4d58d3c1c0b5f038b8da}{01601}} \textcolor{preprocessor}{\#define USB0\_LSEOF\_R            (*((volatile uint8\_t *)0x4005007E))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01602}\mbox{\hyperlink{tm4c123gh6pm_8h_a19e3c7949a4daa583ceb40a72637b582}{01602}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR0\_R      (*((volatile uint8\_t *)0x40050080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01603}\mbox{\hyperlink{tm4c123gh6pm_8h_a37bb026d99fc71db8e9c7aef51da88af}{01603}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR0\_R       (*((volatile uint8\_t *)0x40050082))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01604}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9b41acb41d888ffc61ecc237c9ced33}{01604}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT0\_R       (*((volatile uint8\_t *)0x40050083))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01605}\mbox{\hyperlink{tm4c123gh6pm_8h_a78f91b90a302fd042cdc98555b069539}{01605}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR1\_R      (*((volatile uint8\_t *)0x40050088))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01606}\mbox{\hyperlink{tm4c123gh6pm_8h_ae34a8e9b1a3a9a083217632b6f77f36b}{01606}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR1\_R       (*((volatile uint8\_t *)0x4005008A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01607}\mbox{\hyperlink{tm4c123gh6pm_8h_a0808065f40c8f69376c43609e2010f4b}{01607}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT1\_R       (*((volatile uint8\_t *)0x4005008B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01608}\mbox{\hyperlink{tm4c123gh6pm_8h_a59e9e75185fafdd5e9d9b0d997936da9}{01608}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR1\_R      (*((volatile uint8\_t *)0x4005008C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01609}\mbox{\hyperlink{tm4c123gh6pm_8h_a973d60afc75e018cc3149546c511db68}{01609}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR1\_R       (*((volatile uint8\_t *)0x4005008E))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01610}\mbox{\hyperlink{tm4c123gh6pm_8h_a77094f6ce187931526df21cd10e26144}{01610}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT1\_R       (*((volatile uint8\_t *)0x4005008F))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01611}\mbox{\hyperlink{tm4c123gh6pm_8h_afbeba9b7b9e025c3f824737317ea2729}{01611}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR2\_R      (*((volatile uint8\_t *)0x40050090))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01612}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8e1dde3a3f639a48f77bc351feb746b}{01612}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR2\_R       (*((volatile uint8\_t *)0x40050092))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01613}\mbox{\hyperlink{tm4c123gh6pm_8h_a74f05defbb6116a69ad7b8b7129e134a}{01613}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT2\_R       (*((volatile uint8\_t *)0x40050093))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01614}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9d23abd545f847d62ebaba6563a40a7}{01614}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR2\_R      (*((volatile uint8\_t *)0x40050094))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01615}\mbox{\hyperlink{tm4c123gh6pm_8h_af20a4315818ced137d3539179a819ee9}{01615}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR2\_R       (*((volatile uint8\_t *)0x40050096))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01616}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ce3a6b790494330d33e26dbc2dfac7e}{01616}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT2\_R       (*((volatile uint8\_t *)0x40050097))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01617}\mbox{\hyperlink{tm4c123gh6pm_8h_a1df83481df2a33426ba4b45466cd3a74}{01617}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR3\_R      (*((volatile uint8\_t *)0x40050098))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01618}\mbox{\hyperlink{tm4c123gh6pm_8h_a0575211140870219d317fed96bd73028}{01618}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR3\_R       (*((volatile uint8\_t *)0x4005009A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01619}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b44cf9dc2a9de59fa1ec360de549e31}{01619}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT3\_R       (*((volatile uint8\_t *)0x4005009B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01620}\mbox{\hyperlink{tm4c123gh6pm_8h_a524e0d9b83d3ae3dade9e315e85f169e}{01620}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR3\_R      (*((volatile uint8\_t *)0x4005009C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01621}\mbox{\hyperlink{tm4c123gh6pm_8h_ad61d4fa46bb389492d4b9d0941326e6e}{01621}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR3\_R       (*((volatile uint8\_t *)0x4005009E))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01622}\mbox{\hyperlink{tm4c123gh6pm_8h_a524d6ed473aadeee7df54001d2064d80}{01622}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT3\_R       (*((volatile uint8\_t *)0x4005009F))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01623}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ee00ca0c321d3be44cb4361af518c46}{01623}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR4\_R      (*((volatile uint8\_t *)0x400500A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01624}\mbox{\hyperlink{tm4c123gh6pm_8h_a888ece8bcdb20ef7db76a92cfd7bd012}{01624}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR4\_R       (*((volatile uint8\_t *)0x400500A2))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01625}\mbox{\hyperlink{tm4c123gh6pm_8h_aed196cb31c7c4c4b24faf107b0bf21ea}{01625}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT4\_R       (*((volatile uint8\_t *)0x400500A3))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01626}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bc25478385e837f95bf3cc0ebd9371e}{01626}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR4\_R      (*((volatile uint8\_t *)0x400500A4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01627}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d1b7e192eafa1ead40c6cbc4e4c6b20}{01627}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR4\_R       (*((volatile uint8\_t *)0x400500A6))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01628}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6aeee1429755f76364bfeafa83dae7b}{01628}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT4\_R       (*((volatile uint8\_t *)0x400500A7))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01629}\mbox{\hyperlink{tm4c123gh6pm_8h_a563f3ad661009802b16fca1cc8c5102e}{01629}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR5\_R      (*((volatile uint8\_t *)0x400500A8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01630}\mbox{\hyperlink{tm4c123gh6pm_8h_a026c2fc0b529dbb077999e431de2aa34}{01630}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR5\_R       (*((volatile uint8\_t *)0x400500AA))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01631}\mbox{\hyperlink{tm4c123gh6pm_8h_a204f99a342513ba36479ad37e74133d9}{01631}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT5\_R       (*((volatile uint8\_t *)0x400500AB))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01632}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cd55a647752edba27cf5a2f2eed2af8}{01632}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR5\_R      (*((volatile uint8\_t *)0x400500AC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01633}\mbox{\hyperlink{tm4c123gh6pm_8h_a1112250c684ff4fc04a4cf9697f56735}{01633}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR5\_R       (*((volatile uint8\_t *)0x400500AE))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01634}\mbox{\hyperlink{tm4c123gh6pm_8h_a361463629fd7f498ecaf257bb5b69982}{01634}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT5\_R       (*((volatile uint8\_t *)0x400500AF))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01635}\mbox{\hyperlink{tm4c123gh6pm_8h_a76cc13b7589573a9219c780ca0d9bc97}{01635}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR6\_R      (*((volatile uint8\_t *)0x400500B0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01636}\mbox{\hyperlink{tm4c123gh6pm_8h_afc89724c644a1c2b1a1ef680dab40f86}{01636}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR6\_R       (*((volatile uint8\_t *)0x400500B2))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01637}\mbox{\hyperlink{tm4c123gh6pm_8h_a747922689ee6ce7528f134de6e5947b5}{01637}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT6\_R       (*((volatile uint8\_t *)0x400500B3))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01638}\mbox{\hyperlink{tm4c123gh6pm_8h_a847bdf1a3ca49cae02b663ef09e222ca}{01638}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR6\_R      (*((volatile uint8\_t *)0x400500B4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01639}\mbox{\hyperlink{tm4c123gh6pm_8h_a25ac2d13e3aaf555ee2b67527f77e8ac}{01639}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR6\_R       (*((volatile uint8\_t *)0x400500B6))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01640}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e7c8d5fd1a4c0d97e8667a2faf09be0}{01640}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT6\_R       (*((volatile uint8\_t *)0x400500B7))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01641}\mbox{\hyperlink{tm4c123gh6pm_8h_af99d28d82c6c74fe78f1e1f241765445}{01641}} \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR7\_R      (*((volatile uint8\_t *)0x400500B8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01642}\mbox{\hyperlink{tm4c123gh6pm_8h_a58ff0fe0d84870ff39e5c8ed0863b926}{01642}} \textcolor{preprocessor}{\#define USB0\_TXHUBADDR7\_R       (*((volatile uint8\_t *)0x400500BA))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01643}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d0099284865ffbf57c2adda17cc566b}{01643}} \textcolor{preprocessor}{\#define USB0\_TXHUBPORT7\_R       (*((volatile uint8\_t *)0x400500BB))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01644}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ccc75371beefa4d39a34675ee679428}{01644}} \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR7\_R      (*((volatile uint8\_t *)0x400500BC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01645}\mbox{\hyperlink{tm4c123gh6pm_8h_abf06c4c6306d1d104937807412530703}{01645}} \textcolor{preprocessor}{\#define USB0\_RXHUBADDR7\_R       (*((volatile uint8\_t *)0x400500BE))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01646}\mbox{\hyperlink{tm4c123gh6pm_8h_acb0a638a7f2fb20b94b028958652cc31}{01646}} \textcolor{preprocessor}{\#define USB0\_RXHUBPORT7\_R       (*((volatile uint8\_t *)0x400500BF))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01647}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d494d552cb4afea57d316c556f8667d}{01647}} \textcolor{preprocessor}{\#define USB0\_CSRL0\_R            (*((volatile uint8\_t *)0x40050102))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01648}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b579753d29c6b837ce002cc5020adfc}{01648}} \textcolor{preprocessor}{\#define USB0\_CSRH0\_R            (*((volatile uint8\_t *)0x40050103))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01649}\mbox{\hyperlink{tm4c123gh6pm_8h_a82e74a94dc0d7f5b2c3922257f2c73b6}{01649}} \textcolor{preprocessor}{\#define USB0\_COUNT0\_R           (*((volatile uint8\_t *)0x40050108))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01650}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3e02de94b63c078f84cfcee1689c818}{01650}} \textcolor{preprocessor}{\#define USB0\_TYPE0\_R            (*((volatile uint8\_t *)0x4005010A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01651}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f8186af75a02b17b2ff18842cac0bbc}{01651}} \textcolor{preprocessor}{\#define USB0\_NAKLMT\_R           (*((volatile uint8\_t *)0x4005010B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01652}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e4b7a726a92fb1490e39bc91d3eab83}{01652}} \textcolor{preprocessor}{\#define USB0\_TXMAXP1\_R          (*((volatile uint16\_t *)0x40050110))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01653}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ec6f9c6cc71ddafd2af5fe7bcfd82ef}{01653}} \textcolor{preprocessor}{\#define USB0\_TXCSRL1\_R          (*((volatile uint8\_t *)0x40050112))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01654}\mbox{\hyperlink{tm4c123gh6pm_8h_aefc22f22f0731c50df6f346b5fbfa489}{01654}} \textcolor{preprocessor}{\#define USB0\_TXCSRH1\_R          (*((volatile uint8\_t *)0x40050113))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01655}\mbox{\hyperlink{tm4c123gh6pm_8h_a36f39bc9befc4ec7395134831ccb3c74}{01655}} \textcolor{preprocessor}{\#define USB0\_RXMAXP1\_R          (*((volatile uint16\_t *)0x40050114))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01656}\mbox{\hyperlink{tm4c123gh6pm_8h_af8221c001a28dc2392fb61873a2b80a3}{01656}} \textcolor{preprocessor}{\#define USB0\_RXCSRL1\_R          (*((volatile uint8\_t *)0x40050116))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01657}\mbox{\hyperlink{tm4c123gh6pm_8h_acbb8ba180b4ce438bcb03b63bca18cde}{01657}} \textcolor{preprocessor}{\#define USB0\_RXCSRH1\_R          (*((volatile uint8\_t *)0x40050117))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01658}\mbox{\hyperlink{tm4c123gh6pm_8h_aa98bab61fc61e083f0a68dac58513075}{01658}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT1\_R         (*((volatile uint16\_t *)0x40050118))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01659}\mbox{\hyperlink{tm4c123gh6pm_8h_a34c4e06a0705adf68bfd039b11ae157a}{01659}} \textcolor{preprocessor}{\#define USB0\_TXTYPE1\_R          (*((volatile uint8\_t *)0x4005011A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01660}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb956ef8110b1b2075a1f158389479c7}{01660}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL1\_R      (*((volatile uint8\_t *)0x4005011B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01661}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4d1dae09ee661572118c4442adf01d9}{01661}} \textcolor{preprocessor}{\#define USB0\_RXTYPE1\_R          (*((volatile uint8\_t *)0x4005011C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01662}\mbox{\hyperlink{tm4c123gh6pm_8h_aa14881013e1430d0f2e85d5f60e64ebd}{01662}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL1\_R      (*((volatile uint8\_t *)0x4005011D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01663}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d500018a7ed0afae5df9dddd915cfd4}{01663}} \textcolor{preprocessor}{\#define USB0\_TXMAXP2\_R          (*((volatile uint16\_t *)0x40050120))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01664}\mbox{\hyperlink{tm4c123gh6pm_8h_a0aace6c7a0b6e819cd3eaf9b5a4795c6}{01664}} \textcolor{preprocessor}{\#define USB0\_TXCSRL2\_R          (*((volatile uint8\_t *)0x40050122))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01665}\mbox{\hyperlink{tm4c123gh6pm_8h_aa74bd672f5df50e995214485f4d46e89}{01665}} \textcolor{preprocessor}{\#define USB0\_TXCSRH2\_R          (*((volatile uint8\_t *)0x40050123))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01666}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c8a048be195069b612d67fe04e32b19}{01666}} \textcolor{preprocessor}{\#define USB0\_RXMAXP2\_R          (*((volatile uint16\_t *)0x40050124))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01667}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fd84aff4d9d53c67ad9c993b9da88d1}{01667}} \textcolor{preprocessor}{\#define USB0\_RXCSRL2\_R          (*((volatile uint8\_t *)0x40050126))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01668}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e97a17e32db9c653f996d11d0130a68}{01668}} \textcolor{preprocessor}{\#define USB0\_RXCSRH2\_R          (*((volatile uint8\_t *)0x40050127))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01669}\mbox{\hyperlink{tm4c123gh6pm_8h_a98a9e23b035e181468d047fd3d26eb29}{01669}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT2\_R         (*((volatile uint16\_t *)0x40050128))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01670}\mbox{\hyperlink{tm4c123gh6pm_8h_a283a602fcfc8014657933c0fea20aeb2}{01670}} \textcolor{preprocessor}{\#define USB0\_TXTYPE2\_R          (*((volatile uint8\_t *)0x4005012A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01671}\mbox{\hyperlink{tm4c123gh6pm_8h_a486fea701cbf3715e994ba3a6c55f900}{01671}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL2\_R      (*((volatile uint8\_t *)0x4005012B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01672}\mbox{\hyperlink{tm4c123gh6pm_8h_af27d94620f2967f564ed4f333797e665}{01672}} \textcolor{preprocessor}{\#define USB0\_RXTYPE2\_R          (*((volatile uint8\_t *)0x4005012C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01673}\mbox{\hyperlink{tm4c123gh6pm_8h_adbc3e2894f7880ca3a75444b748f35d3}{01673}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL2\_R      (*((volatile uint8\_t *)0x4005012D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01674}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e2c48215f91cf75d9697b6441ffc151}{01674}} \textcolor{preprocessor}{\#define USB0\_TXMAXP3\_R          (*((volatile uint16\_t *)0x40050130))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01675}\mbox{\hyperlink{tm4c123gh6pm_8h_a11473d1e1db1aa32b9494b11ca922a78}{01675}} \textcolor{preprocessor}{\#define USB0\_TXCSRL3\_R          (*((volatile uint8\_t *)0x40050132))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01676}\mbox{\hyperlink{tm4c123gh6pm_8h_a6edd2f389e7d3bc5bd5177c67532b0fb}{01676}} \textcolor{preprocessor}{\#define USB0\_TXCSRH3\_R          (*((volatile uint8\_t *)0x40050133))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01677}\mbox{\hyperlink{tm4c123gh6pm_8h_a35a7b3b844f691a3bf59abcc12343f65}{01677}} \textcolor{preprocessor}{\#define USB0\_RXMAXP3\_R          (*((volatile uint16\_t *)0x40050134))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01678}\mbox{\hyperlink{tm4c123gh6pm_8h_a3146dde2a24ca57ceea84d13199f5910}{01678}} \textcolor{preprocessor}{\#define USB0\_RXCSRL3\_R          (*((volatile uint8\_t *)0x40050136))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01679}\mbox{\hyperlink{tm4c123gh6pm_8h_a3dc939899b073c7941b0081736bae8e3}{01679}} \textcolor{preprocessor}{\#define USB0\_RXCSRH3\_R          (*((volatile uint8\_t *)0x40050137))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01680}\mbox{\hyperlink{tm4c123gh6pm_8h_abf1d2a1e5163559d5d2376e61ddd5f27}{01680}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT3\_R         (*((volatile uint16\_t *)0x40050138))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01681}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cea3b2305c38e188e9c7ea7f35d7db2}{01681}} \textcolor{preprocessor}{\#define USB0\_TXTYPE3\_R          (*((volatile uint8\_t *)0x4005013A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01682}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c694cc6b152ab13db98ed401bfefc7d}{01682}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL3\_R      (*((volatile uint8\_t *)0x4005013B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01683}\mbox{\hyperlink{tm4c123gh6pm_8h_af3b6ccf47e3f8b8f8082933960c0e5b8}{01683}} \textcolor{preprocessor}{\#define USB0\_RXTYPE3\_R          (*((volatile uint8\_t *)0x4005013C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01684}\mbox{\hyperlink{tm4c123gh6pm_8h_a940040896b56b78d200fd365265e901f}{01684}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL3\_R      (*((volatile uint8\_t *)0x4005013D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01685}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b1f9021c81fb919d46e0e937d7726fe}{01685}} \textcolor{preprocessor}{\#define USB0\_TXMAXP4\_R          (*((volatile uint16\_t *)0x40050140))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01686}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d2308bccaee0fec01d7ec9020f3203f}{01686}} \textcolor{preprocessor}{\#define USB0\_TXCSRL4\_R          (*((volatile uint8\_t *)0x40050142))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01687}\mbox{\hyperlink{tm4c123gh6pm_8h_aae6ff75ce0dfdfecf0a6127f89396f45}{01687}} \textcolor{preprocessor}{\#define USB0\_TXCSRH4\_R          (*((volatile uint8\_t *)0x40050143))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01688}\mbox{\hyperlink{tm4c123gh6pm_8h_a2794b759add93b5cfe31264fdab05ab4}{01688}} \textcolor{preprocessor}{\#define USB0\_RXMAXP4\_R          (*((volatile uint16\_t *)0x40050144))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01689}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6753a504c638a9e66d82c1d3043f3fe}{01689}} \textcolor{preprocessor}{\#define USB0\_RXCSRL4\_R          (*((volatile uint8\_t *)0x40050146))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01690}\mbox{\hyperlink{tm4c123gh6pm_8h_a403d96715260cac66b72d997aa410df1}{01690}} \textcolor{preprocessor}{\#define USB0\_RXCSRH4\_R          (*((volatile uint8\_t *)0x40050147))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01691}\mbox{\hyperlink{tm4c123gh6pm_8h_a68d142dfc7a8ac0655b87e7c037a9969}{01691}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT4\_R         (*((volatile uint16\_t *)0x40050148))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01692}\mbox{\hyperlink{tm4c123gh6pm_8h_aabd061b58680eafaf9fa08b5e6dd049a}{01692}} \textcolor{preprocessor}{\#define USB0\_TXTYPE4\_R          (*((volatile uint8\_t *)0x4005014A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01693}\mbox{\hyperlink{tm4c123gh6pm_8h_adf72a325d5e76b3d3ae48633131027a2}{01693}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL4\_R      (*((volatile uint8\_t *)0x4005014B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01694}\mbox{\hyperlink{tm4c123gh6pm_8h_ae083b4aa7e0bcb0f49b9fb9f50f75e23}{01694}} \textcolor{preprocessor}{\#define USB0\_RXTYPE4\_R          (*((volatile uint8\_t *)0x4005014C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01695}\mbox{\hyperlink{tm4c123gh6pm_8h_ab61c5385efe330fd73e735fd3839b93d}{01695}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL4\_R      (*((volatile uint8\_t *)0x4005014D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01696}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a761d2af38a800e48807f6a6319fd33}{01696}} \textcolor{preprocessor}{\#define USB0\_TXMAXP5\_R          (*((volatile uint16\_t *)0x40050150))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01697}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b416e704fbaf654e2be01d08b9df2a0}{01697}} \textcolor{preprocessor}{\#define USB0\_TXCSRL5\_R          (*((volatile uint8\_t *)0x40050152))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01698}\mbox{\hyperlink{tm4c123gh6pm_8h_af15a334a9bac9e8fa59716eb368f60ba}{01698}} \textcolor{preprocessor}{\#define USB0\_TXCSRH5\_R          (*((volatile uint8\_t *)0x40050153))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01699}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f605cfadf9d27222c3f06bc05162b48}{01699}} \textcolor{preprocessor}{\#define USB0\_RXMAXP5\_R          (*((volatile uint16\_t *)0x40050154))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01700}\mbox{\hyperlink{tm4c123gh6pm_8h_a106acd64af07683c57f1e419dfd9474f}{01700}} \textcolor{preprocessor}{\#define USB0\_RXCSRL5\_R          (*((volatile uint8\_t *)0x40050156))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01701}\mbox{\hyperlink{tm4c123gh6pm_8h_ab933173ea02aa622e9bc80eeac96e507}{01701}} \textcolor{preprocessor}{\#define USB0\_RXCSRH5\_R          (*((volatile uint8\_t *)0x40050157))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01702}\mbox{\hyperlink{tm4c123gh6pm_8h_ad58898a4e5ff0b6efe3d90a117ad6942}{01702}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT5\_R         (*((volatile uint16\_t *)0x40050158))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01703}\mbox{\hyperlink{tm4c123gh6pm_8h_a57059b24d210edc92334826e8c64bf77}{01703}} \textcolor{preprocessor}{\#define USB0\_TXTYPE5\_R          (*((volatile uint8\_t *)0x4005015A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01704}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f1b50fd5254e835151901cbf6ab4d94}{01704}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL5\_R      (*((volatile uint8\_t *)0x4005015B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01705}\mbox{\hyperlink{tm4c123gh6pm_8h_a17f29f26e542877f3d1e9bb8d15770ce}{01705}} \textcolor{preprocessor}{\#define USB0\_RXTYPE5\_R          (*((volatile uint8\_t *)0x4005015C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01706}\mbox{\hyperlink{tm4c123gh6pm_8h_a78dc6d948eca84b7b168baf4b7027a0a}{01706}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL5\_R      (*((volatile uint8\_t *)0x4005015D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01707}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d963b0d9a6e7f736c7e72fffd75edc2}{01707}} \textcolor{preprocessor}{\#define USB0\_TXMAXP6\_R          (*((volatile uint16\_t *)0x40050160))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01708}\mbox{\hyperlink{tm4c123gh6pm_8h_ab503e5831d85a074c98ba993e7ab4551}{01708}} \textcolor{preprocessor}{\#define USB0\_TXCSRL6\_R          (*((volatile uint8\_t *)0x40050162))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01709}\mbox{\hyperlink{tm4c123gh6pm_8h_a35a03d3ca861ddd71f26f946ce1ca69b}{01709}} \textcolor{preprocessor}{\#define USB0\_TXCSRH6\_R          (*((volatile uint8\_t *)0x40050163))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01710}\mbox{\hyperlink{tm4c123gh6pm_8h_a0eac7d0eec322328e5241bec4f879f16}{01710}} \textcolor{preprocessor}{\#define USB0\_RXMAXP6\_R          (*((volatile uint16\_t *)0x40050164))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01711}\mbox{\hyperlink{tm4c123gh6pm_8h_afeae8cb7421ce8d7b82396f39f270b5d}{01711}} \textcolor{preprocessor}{\#define USB0\_RXCSRL6\_R          (*((volatile uint8\_t *)0x40050166))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01712}\mbox{\hyperlink{tm4c123gh6pm_8h_ab075b6f06d883f11502050d32effd29a}{01712}} \textcolor{preprocessor}{\#define USB0\_RXCSRH6\_R          (*((volatile uint8\_t *)0x40050167))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01713}\mbox{\hyperlink{tm4c123gh6pm_8h_a63573dcaf494c9f8b40f7c349192c5fb}{01713}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT6\_R         (*((volatile uint16\_t *)0x40050168))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01714}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8937f3a4471eb6660c9c15faa1c953c}{01714}} \textcolor{preprocessor}{\#define USB0\_TXTYPE6\_R          (*((volatile uint8\_t *)0x4005016A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01715}\mbox{\hyperlink{tm4c123gh6pm_8h_aae3645cf0f59263f22090f6dc70db4af}{01715}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL6\_R      (*((volatile uint8\_t *)0x4005016B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01716}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e9412f168093df6ece8c8b726fdc882}{01716}} \textcolor{preprocessor}{\#define USB0\_RXTYPE6\_R          (*((volatile uint8\_t *)0x4005016C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01717}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9d7055ac670785246398647aaa40f97}{01717}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL6\_R      (*((volatile uint8\_t *)0x4005016D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01718}\mbox{\hyperlink{tm4c123gh6pm_8h_a9feec96aa204d2495ed180db66fe646c}{01718}} \textcolor{preprocessor}{\#define USB0\_TXMAXP7\_R          (*((volatile uint16\_t *)0x40050170))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01719}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b48760ed93178c9fb9a075015c329f7}{01719}} \textcolor{preprocessor}{\#define USB0\_TXCSRL7\_R          (*((volatile uint8\_t *)0x40050172))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01720}\mbox{\hyperlink{tm4c123gh6pm_8h_aabf4d37f8f130771b6309549060e3587}{01720}} \textcolor{preprocessor}{\#define USB0\_TXCSRH7\_R          (*((volatile uint8\_t *)0x40050173))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01721}\mbox{\hyperlink{tm4c123gh6pm_8h_ae05c3dfbefdf1f8f47784f50f88ab39a}{01721}} \textcolor{preprocessor}{\#define USB0\_RXMAXP7\_R          (*((volatile uint16\_t *)0x40050174))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01722}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f971967a79625e05b80cde16c3f4ab3}{01722}} \textcolor{preprocessor}{\#define USB0\_RXCSRL7\_R          (*((volatile uint8\_t *)0x40050176))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01723}\mbox{\hyperlink{tm4c123gh6pm_8h_a86189469dd52be0b1d86d91ff068a758}{01723}} \textcolor{preprocessor}{\#define USB0\_RXCSRH7\_R          (*((volatile uint8\_t *)0x40050177))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01724}\mbox{\hyperlink{tm4c123gh6pm_8h_a71987b652434069082f1f507814cc702}{01724}} \textcolor{preprocessor}{\#define USB0\_RXCOUNT7\_R         (*((volatile uint16\_t *)0x40050178))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01725}\mbox{\hyperlink{tm4c123gh6pm_8h_ade63b7a5b5e9ea444415ee980adb3207}{01725}} \textcolor{preprocessor}{\#define USB0\_TXTYPE7\_R          (*((volatile uint8\_t *)0x4005017A))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01726}\mbox{\hyperlink{tm4c123gh6pm_8h_a37222ae4c3281be50eafded23d60e8ea}{01726}} \textcolor{preprocessor}{\#define USB0\_TXINTERVAL7\_R      (*((volatile uint8\_t *)0x4005017B))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01727}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c7fe0a253dea5815b42ec8443f72c2b}{01727}} \textcolor{preprocessor}{\#define USB0\_RXTYPE7\_R          (*((volatile uint8\_t *)0x4005017C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01728}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a0794da0900c88df36329a0d15623be}{01728}} \textcolor{preprocessor}{\#define USB0\_RXINTERVAL7\_R      (*((volatile uint8\_t *)0x4005017D))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01729}\mbox{\hyperlink{tm4c123gh6pm_8h_aa653813f4cfdf1d7a447aa72a983f9b3}{01729}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT1\_R      (*((volatile uint16\_t *)0x40050304))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01730}\mbox{\hyperlink{tm4c123gh6pm_8h_a22d330d0c0e5a7648465ca54e073dd6b}{01730}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT2\_R      (*((volatile uint16\_t *)0x40050308))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01731}\mbox{\hyperlink{tm4c123gh6pm_8h_ac82c073b37f56be31c357899e84e1f03}{01731}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT3\_R      (*((volatile uint16\_t *)0x4005030C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01732}\mbox{\hyperlink{tm4c123gh6pm_8h_a75df2ba14f57ad2836cb911a540337fd}{01732}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT4\_R      (*((volatile uint16\_t *)0x40050310))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01733}\mbox{\hyperlink{tm4c123gh6pm_8h_aecddcebdc8c6e15233d10d9d8cb9cffc}{01733}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT5\_R      (*((volatile uint16\_t *)0x40050314))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01734}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7d3b01e49cdd5e4c712f3a17f0da539}{01734}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT6\_R      (*((volatile uint16\_t *)0x40050318))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01735}\mbox{\hyperlink{tm4c123gh6pm_8h_aa294c9d5277139d5f98be75ff99f6eeb}{01735}} \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT7\_R      (*((volatile uint16\_t *)0x4005031C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01736}\mbox{\hyperlink{tm4c123gh6pm_8h_a899ba8dd0877856e555540bb14238cfe}{01736}} \textcolor{preprocessor}{\#define USB0\_RXDPKTBUFDIS\_R     (*((volatile uint16\_t *)0x40050340))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01737}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7ec18b40f2b56931593ec10f7b1a837}{01737}} \textcolor{preprocessor}{\#define USB0\_TXDPKTBUFDIS\_R     (*((volatile uint16\_t *)0x40050342))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01738}\mbox{\hyperlink{tm4c123gh6pm_8h_a28c2c21797ff943d71511fd97321c8d8}{01738}} \textcolor{preprocessor}{\#define USB0\_EPC\_R              (*((volatile uint32\_t *)0x40050400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01739}\mbox{\hyperlink{tm4c123gh6pm_8h_a14e9ad054f1425af6f4ebd3253055ce8}{01739}} \textcolor{preprocessor}{\#define USB0\_EPCRIS\_R           (*((volatile uint32\_t *)0x40050404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01740}\mbox{\hyperlink{tm4c123gh6pm_8h_aea55c5270f062be47e232120aa3c7396}{01740}} \textcolor{preprocessor}{\#define USB0\_EPCIM\_R            (*((volatile uint32\_t *)0x40050408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01741}\mbox{\hyperlink{tm4c123gh6pm_8h_aac4c2133d2c30b558e50df647f5d6a36}{01741}} \textcolor{preprocessor}{\#define USB0\_EPCISC\_R           (*((volatile uint32\_t *)0x4005040C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01742}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f88a4ea58ff18aa1270b9289e49e98d}{01742}} \textcolor{preprocessor}{\#define USB0\_DRRIS\_R            (*((volatile uint32\_t *)0x40050410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01743}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f27f189f6be4a336095e9a43e54ee0f}{01743}} \textcolor{preprocessor}{\#define USB0\_DRIM\_R             (*((volatile uint32\_t *)0x40050414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01744}\mbox{\hyperlink{tm4c123gh6pm_8h_a20d60c0699bac7599cf4c47ad6d3a599}{01744}} \textcolor{preprocessor}{\#define USB0\_DRISC\_R            (*((volatile uint32\_t *)0x40050418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01745}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e5291d3cdc70727d8a3297e790336dc}{01745}} \textcolor{preprocessor}{\#define USB0\_GPCS\_R             (*((volatile uint32\_t *)0x4005041C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01746}\mbox{\hyperlink{tm4c123gh6pm_8h_a754ffe35c73fc6cebd8dca2460cd0854}{01746}} \textcolor{preprocessor}{\#define USB0\_VDC\_R              (*((volatile uint32\_t *)0x40050430))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01747}\mbox{\hyperlink{tm4c123gh6pm_8h_ace34199b83a267eb501f09e6d1afd97b}{01747}} \textcolor{preprocessor}{\#define USB0\_VDCRIS\_R           (*((volatile uint32\_t *)0x40050434))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01748}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bc07fa4dede96fdbe4e6e988e205684}{01748}} \textcolor{preprocessor}{\#define USB0\_VDCIM\_R            (*((volatile uint32\_t *)0x40050438))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01749}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fb21f76220566fe09fd22bf58d63baa}{01749}} \textcolor{preprocessor}{\#define USB0\_VDCISC\_R           (*((volatile uint32\_t *)0x4005043C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01750}\mbox{\hyperlink{tm4c123gh6pm_8h_abaa4d5f17d9d41afa8b8bf65ed17222d}{01750}} \textcolor{preprocessor}{\#define USB0\_IDVRIS\_R           (*((volatile uint32\_t *)0x40050444))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01751}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6561b7d0905ac1025733a5b47aa843b}{01751}} \textcolor{preprocessor}{\#define USB0\_IDVIM\_R            (*((volatile uint32\_t *)0x40050448))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01752}\mbox{\hyperlink{tm4c123gh6pm_8h_a683175348142c8aa7aedfa35c7ef42a9}{01752}} \textcolor{preprocessor}{\#define USB0\_IDVISC\_R           (*((volatile uint32\_t *)0x4005044C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01753}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a10ccc2d04fb00e586ded94debc73c6}{01753}} \textcolor{preprocessor}{\#define USB0\_DMASEL\_R           (*((volatile uint32\_t *)0x40050450))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01754}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0683ce5c869902585c570e554938420}{01754}} \textcolor{preprocessor}{\#define USB0\_PP\_R               (*((volatile uint32\_t *)0x40050FC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01755}01755 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01756}01756 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01757}01757 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01758}01758 \textcolor{comment}{// GPIO registers (PORTA AHB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01759}01759 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01760}01760 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01761}\mbox{\hyperlink{tm4c123gh6pm_8h_a107dd2b58a98cb177d5a96ae0e0db994}{01761}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01762}01762 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x40058000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01763}\mbox{\hyperlink{tm4c123gh6pm_8h_a5dd8fa5c09e81f5469a54bae3b01b7b6}{01763}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x400583FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01764}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6000835ebafe3762ea32f5b02f932e1}{01764}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x40058400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01765}\mbox{\hyperlink{tm4c123gh6pm_8h_a01c45207c45af1a83a6b162d0a0a53bf}{01765}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IS\_R     (*((volatile uint32\_t *)0x40058404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01766}\mbox{\hyperlink{tm4c123gh6pm_8h_a5326e58d82a415d3c8da0b2e1029df0e}{01766}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x40058408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01767}\mbox{\hyperlink{tm4c123gh6pm_8h_acc8522e4a104712f001899da9d75235f}{01767}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005840C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01768}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f7bd3a839bc8fc94dbefd43aca2392a}{01768}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IM\_R     (*((volatile uint32\_t *)0x40058410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01769}\mbox{\hyperlink{tm4c123gh6pm_8h_af850ae652fa16e6fe6c7a6ec1e0854fd}{01769}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x40058414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01770}\mbox{\hyperlink{tm4c123gh6pm_8h_af268fe2403c69baf5c42459d0695a3a1}{01770}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x40058418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01771}\mbox{\hyperlink{tm4c123gh6pm_8h_ae65d27f8bfea8804cf7a739a4f86f43c}{01771}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005841C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01772}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0c92689ccf98c24cbcf59959ce4dc1b}{01772}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x40058420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01773}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f400ac7a9df296f742d5cf77ac4e2c7}{01773}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x40058500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01774}\mbox{\hyperlink{tm4c123gh6pm_8h_ac854f2c0db66b8d1b6da86921412350d}{01774}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x40058504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01775}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d6537c0015f035e41a7b652f47eb103}{01775}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x40058508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01776}\mbox{\hyperlink{tm4c123gh6pm_8h_a666806dedba83dfa3934a44623129d32}{01776}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005850C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01777}\mbox{\hyperlink{tm4c123gh6pm_8h_a07056db94158145fce17ea83d7c25920}{01777}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x40058510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01778}\mbox{\hyperlink{tm4c123gh6pm_8h_a62b5418a840df8968312cc336070de36}{01778}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x40058514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01779}\mbox{\hyperlink{tm4c123gh6pm_8h_a7030bbd4daec538b0fd67bae82bcea7d}{01779}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x40058518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01780}\mbox{\hyperlink{tm4c123gh6pm_8h_a30f16e8efd08275c8d770460b22d12f0}{01780}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005851C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01781}\mbox{\hyperlink{tm4c123gh6pm_8h_a0905fbcd8cecfd522621ac379672ac97}{01781}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x40058520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01782}\mbox{\hyperlink{tm4c123gh6pm_8h_a372aae66c0c7b518efc1a9567ae355a2}{01782}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_CR\_R     (*((volatile uint32\_t *)0x40058524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01783}\mbox{\hyperlink{tm4c123gh6pm_8h_a92fecfb163bdeeae48664402fa0d5977}{01783}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x40058528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01784}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0e3b85126d4cc861461f36dea0ef5ae}{01784}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005852C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01785}\mbox{\hyperlink{tm4c123gh6pm_8h_af435bcbfe27516169620232399106245}{01785}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x40058530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01786}\mbox{\hyperlink{tm4c123gh6pm_8h_a168b3e7d125155a02f09fb9a8d0a111d}{01786}} \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x40058534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01787}01787 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01788}01788 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01789}01789 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01790}01790 \textcolor{comment}{// GPIO registers (PORTB AHB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01791}01791 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01792}01792 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01793}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1b82e1cc45cb37f9cc7e244a71ab551}{01793}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01794}01794 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x40059000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01795}\mbox{\hyperlink{tm4c123gh6pm_8h_a41170735efe489ad16e1c8ee6b90faf7}{01795}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x400593FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01796}\mbox{\hyperlink{tm4c123gh6pm_8h_a385e11402f1b459b5b4ba8a1cd7d8a25}{01796}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x40059400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01797}\mbox{\hyperlink{tm4c123gh6pm_8h_ae53156c73be6d57ff6cece7b8a7bcda3}{01797}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IS\_R     (*((volatile uint32\_t *)0x40059404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01798}\mbox{\hyperlink{tm4c123gh6pm_8h_ac995abb9c64e443f9541fec717906b48}{01798}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x40059408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01799}\mbox{\hyperlink{tm4c123gh6pm_8h_a2279fddd4bd8143eef5a2b22bb2ebfcc}{01799}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005940C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01800}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d3d32958d79348b72fc7cdcfc967afb}{01800}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IM\_R     (*((volatile uint32\_t *)0x40059410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01801}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d87151ee7c08d3c9de9514a6dadd163}{01801}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x40059414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01802}\mbox{\hyperlink{tm4c123gh6pm_8h_a90f3fa144ce6d1196bad54a8a99fd9da}{01802}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x40059418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01803}\mbox{\hyperlink{tm4c123gh6pm_8h_a04194782fabc171a0e2912203bf29ed9}{01803}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005941C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01804}\mbox{\hyperlink{tm4c123gh6pm_8h_a1bb9bc8e9c233e940feed1af1d843e21}{01804}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x40059420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01805}\mbox{\hyperlink{tm4c123gh6pm_8h_a3313cc359187ccbf5c6ec697125376bf}{01805}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x40059500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01806}\mbox{\hyperlink{tm4c123gh6pm_8h_a019d67de9cfe41a7fb77e3e193231594}{01806}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x40059504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01807}\mbox{\hyperlink{tm4c123gh6pm_8h_a9610596c0f574091a1121cb11e2c0f7b}{01807}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x40059508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01808}\mbox{\hyperlink{tm4c123gh6pm_8h_aa265674f61bfbed5877c5522601a0960}{01808}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005950C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01809}\mbox{\hyperlink{tm4c123gh6pm_8h_ac58a6d53d898e42629a7637907485da6}{01809}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x40059510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01810}\mbox{\hyperlink{tm4c123gh6pm_8h_a82edf573a10c6b9da3ed2a7f42f1a1d3}{01810}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x40059514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01811}\mbox{\hyperlink{tm4c123gh6pm_8h_acc9b6b2191bff9ad517727bbd28a888e}{01811}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x40059518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01812}\mbox{\hyperlink{tm4c123gh6pm_8h_a02d1126cfa7af1ff58d15eeb35ce9287}{01812}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005951C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01813}\mbox{\hyperlink{tm4c123gh6pm_8h_a733cd938eecaa7b2dae3df3637ae7447}{01813}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x40059520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01814}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ceac8ce2fc177596504bba472aed68d}{01814}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_CR\_R     (*((volatile uint32\_t *)0x40059524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01815}\mbox{\hyperlink{tm4c123gh6pm_8h_adcc3135482a646c6a7cdd0097ab0a28d}{01815}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x40059528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01816}\mbox{\hyperlink{tm4c123gh6pm_8h_a25bb7438ee8b18a156a880e7507b9252}{01816}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005952C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01817}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c542c6163e450d87e84bb0c5c326d34}{01817}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x40059530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01818}\mbox{\hyperlink{tm4c123gh6pm_8h_abbd087ebccc9f259dff24ba058ec584a}{01818}} \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x40059534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01819}01819 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01820}01820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01821}01821 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01822}01822 \textcolor{comment}{// GPIO registers (PORTC AHB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01823}01823 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01824}01824 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01825}\mbox{\hyperlink{tm4c123gh6pm_8h_a37fc3973c6385a3d53215f6d81833cd5}{01825}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01826}01826 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005A000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01827}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf38d3d2f33c70bccc6a55d447834ac0}{01827}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005A3FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01828}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e0e6e2d994e697e7e6c6c91b448df23}{01828}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005A400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01829}\mbox{\hyperlink{tm4c123gh6pm_8h_a37e47112e285e658f4355747615eb33a}{01829}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005A404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01830}\mbox{\hyperlink{tm4c123gh6pm_8h_a360d8c1fd766b8fa5a31e8b172733f3b}{01830}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005A408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01831}\mbox{\hyperlink{tm4c123gh6pm_8h_a837dca810d3a1e4e79eb58da632eb83b}{01831}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005A40C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01832}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7e6389cc6a9a60a1a72fdb5c5073ef3}{01832}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005A410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01833}\mbox{\hyperlink{tm4c123gh6pm_8h_a3479acc1e72ad1b93c5b43c26d8c20ee}{01833}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005A414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01834}\mbox{\hyperlink{tm4c123gh6pm_8h_a52f468cc3f364456703430ddd9582969}{01834}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005A418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01835}\mbox{\hyperlink{tm4c123gh6pm_8h_af59e2f215032c6ecb8ff7a9ebf0c8c20}{01835}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005A41C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01836}\mbox{\hyperlink{tm4c123gh6pm_8h_a185abcb5444e9684574c73719ed89bbc}{01836}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005A420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01837}\mbox{\hyperlink{tm4c123gh6pm_8h_a342fdbedc9af1864ebeee01b5811e627}{01837}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005A500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01838}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d9063c3b0c2b1f8103209cc9fb85839}{01838}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005A504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01839}\mbox{\hyperlink{tm4c123gh6pm_8h_aa12eb15cb7f605e8b2c86692bedbaf53}{01839}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005A508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01840}\mbox{\hyperlink{tm4c123gh6pm_8h_a13f88e8ad9cc4581710b70a36aefeef1}{01840}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005A50C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01841}\mbox{\hyperlink{tm4c123gh6pm_8h_a85601544e1ac47c7d99e81e3b03422ff}{01841}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005A510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01842}\mbox{\hyperlink{tm4c123gh6pm_8h_a67c5d8293a455ad5467b844146e1f6a6}{01842}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005A514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01843}\mbox{\hyperlink{tm4c123gh6pm_8h_a08b6e1f2fb20e8e6e1f08cad8a6f9e30}{01843}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005A518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01844}\mbox{\hyperlink{tm4c123gh6pm_8h_a3be5fb73a02a187c8244fc8c20c885b5}{01844}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005A51C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01845}\mbox{\hyperlink{tm4c123gh6pm_8h_a339918d9985723bf45dfe32a784a3d81}{01845}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005A520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01846}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8229a9ddcdf39e1fc0de1d9ecea548d}{01846}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005A524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01847}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c79d16a109889b500dbb6ec90476070}{01847}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005A528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01848}\mbox{\hyperlink{tm4c123gh6pm_8h_afa4f7275694f77058838a57cf026fdd7}{01848}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005A52C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01849}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5040bc03759a2e4cfa726303a6e939c}{01849}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005A530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01850}\mbox{\hyperlink{tm4c123gh6pm_8h_a034e5c0a04993514551805cfcf37aa13}{01850}} \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005A534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01851}01851 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01852}01852 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01853}01853 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01854}01854 \textcolor{comment}{// GPIO registers (PORTD AHB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01855}01855 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01856}01856 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01857}\mbox{\hyperlink{tm4c123gh6pm_8h_a23fa19c73e4174aeecbb4a0a4164b068}{01857}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01858}01858 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005B000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01859}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1564e960bc555ce01e1bbc404256019}{01859}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005B3FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01860}\mbox{\hyperlink{tm4c123gh6pm_8h_a306fc68c2a462475873b62730056fe28}{01860}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005B400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01861}\mbox{\hyperlink{tm4c123gh6pm_8h_ab23aec709fa3243a5831795ca529a1be}{01861}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005B404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01862}\mbox{\hyperlink{tm4c123gh6pm_8h_aee53441acad4157374f8043eabaaf54d}{01862}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005B408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01863}\mbox{\hyperlink{tm4c123gh6pm_8h_af7509014a65a3b49341c95752c432cf3}{01863}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005B40C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01864}\mbox{\hyperlink{tm4c123gh6pm_8h_a396801f95f3192825eb80f581d8374bf}{01864}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005B410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01865}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f06aaaee3fce08f0c667cf8f5eab087}{01865}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005B414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01866}\mbox{\hyperlink{tm4c123gh6pm_8h_ad877ab5e3600b2641b613d308fb7bbab}{01866}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005B418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01867}\mbox{\hyperlink{tm4c123gh6pm_8h_a3235b79ab4653b319f78e4c4990617d3}{01867}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005B41C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01868}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9e094e49b26bcc7479f2f7e24955068}{01868}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005B420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01869}\mbox{\hyperlink{tm4c123gh6pm_8h_a3fe83f66d7dc252a36c04653940ecc0d}{01869}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005B500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01870}\mbox{\hyperlink{tm4c123gh6pm_8h_a57fabbea95bc27bde348ac121f924c22}{01870}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005B504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01871}\mbox{\hyperlink{tm4c123gh6pm_8h_a8162ae074c780bbd81ad9923714ad69c}{01871}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005B508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01872}\mbox{\hyperlink{tm4c123gh6pm_8h_afbc13a8f6598f2b54efae4870a6bb739}{01872}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005B50C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01873}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5e2cb7804ca226a1cd30893ea3cee36}{01873}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005B510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01874}\mbox{\hyperlink{tm4c123gh6pm_8h_a4548342339046677529e1949948587ca}{01874}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005B514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01875}\mbox{\hyperlink{tm4c123gh6pm_8h_adb6c782b08daac05942329e2d1223887}{01875}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005B518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01876}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f7cd7cad7d37b50020828bab75d6a8a}{01876}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005B51C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01877}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb70520d5b683d80a03ffb4e4d9326d0}{01877}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005B520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01878}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ed30e29a467b5c269490ccd638fbe89}{01878}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005B524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01879}\mbox{\hyperlink{tm4c123gh6pm_8h_a07d4c68b930ce1aa5cdf9b7de474e417}{01879}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005B528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01880}\mbox{\hyperlink{tm4c123gh6pm_8h_af851b7aa5b97a3cf48ffab2e57099efb}{01880}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005B52C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01881}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8efdb80b18d23a6c6535db424478126}{01881}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005B530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01882}\mbox{\hyperlink{tm4c123gh6pm_8h_ab568c497b5bd33ffcb5e39d1d4b9172a}{01882}} \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005B534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01883}01883 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01884}01884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01885}01885 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01886}01886 \textcolor{comment}{// GPIO registers (PORTE AHB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01887}01887 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01888}01888 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01889}\mbox{\hyperlink{tm4c123gh6pm_8h_ae32e7dc8ae8bbee596e0122874a5d203}{01889}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01890}01890 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005C000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01891}\mbox{\hyperlink{tm4c123gh6pm_8h_aecdc7163fe09d83120f5c9c935a025a4}{01891}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005C3FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01892}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0b46d14d0adca9481fbd920f14688a3}{01892}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005C400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01893}\mbox{\hyperlink{tm4c123gh6pm_8h_afc2a5b45e61b884e214bdc0f3a378067}{01893}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005C404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01894}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9e01cef2ff31e8c1b6a5ac1f846d5de}{01894}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005C408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01895}\mbox{\hyperlink{tm4c123gh6pm_8h_af822c00e3c96dab7172536c50f7c315a}{01895}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005C40C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01896}\mbox{\hyperlink{tm4c123gh6pm_8h_a43f8d2bded364a779b94cb14309b0119}{01896}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005C410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01897}\mbox{\hyperlink{tm4c123gh6pm_8h_a322112d56ff3a2b8e52d799c5780befd}{01897}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005C414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01898}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6e0e98f11a27e04429dafa792f26208}{01898}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005C418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01899}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ce749e2706002d688eb0e87b9797b71}{01899}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005C41C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01900}\mbox{\hyperlink{tm4c123gh6pm_8h_af359022721c8d76d3c3e628240b357ce}{01900}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005C420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01901}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4a968e430741aa386da4bb604c8337b}{01901}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005C500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01902}\mbox{\hyperlink{tm4c123gh6pm_8h_a1612850086415d75758ce4843ddac96e}{01902}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005C504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01903}\mbox{\hyperlink{tm4c123gh6pm_8h_a17a4bde2765e50d4eb535fde12d1a024}{01903}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005C508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01904}\mbox{\hyperlink{tm4c123gh6pm_8h_afc82b0923f41e4885ed882cf8d99190c}{01904}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005C50C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01905}\mbox{\hyperlink{tm4c123gh6pm_8h_a6557c7d2440b7bcdf85c29ae70370c06}{01905}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005C510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01906}\mbox{\hyperlink{tm4c123gh6pm_8h_a81601178c670f417255047e7dec5a074}{01906}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005C514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01907}\mbox{\hyperlink{tm4c123gh6pm_8h_a858101f9d915a07691ca8da123fcb3d2}{01907}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005C518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01908}\mbox{\hyperlink{tm4c123gh6pm_8h_a795e233d22b4afecb9ce6d9581980142}{01908}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005C51C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01909}\mbox{\hyperlink{tm4c123gh6pm_8h_ae530125041021577e859786ff4a61f9e}{01909}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005C520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01910}\mbox{\hyperlink{tm4c123gh6pm_8h_a065fbaeae3a5f2317481943b83939a74}{01910}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005C524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01911}\mbox{\hyperlink{tm4c123gh6pm_8h_a9084e2f3b9e5296c03129fd10f59585f}{01911}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005C528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01912}\mbox{\hyperlink{tm4c123gh6pm_8h_a57c4218acbdb531840d379588e21c69a}{01912}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005C52C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01913}\mbox{\hyperlink{tm4c123gh6pm_8h_a4139004072298add3a38091c5acce98e}{01913}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005C530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01914}\mbox{\hyperlink{tm4c123gh6pm_8h_aefaec4c72b2683579f60acbd1e92697c}{01914}} \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005C534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01915}01915 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01916}01916 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01917}01917 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01918}01918 \textcolor{comment}{// GPIO registers (PORTF AHB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01919}01919 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01920}01920 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01921}\mbox{\hyperlink{tm4c123gh6pm_8h_aa94746c6a574a7dcbbf9bdd73cb2c374}{01921}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01922}01922 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005D000)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01923}\mbox{\hyperlink{tm4c123gh6pm_8h_a217d05bb2d0169e45e4ad1e5aeac79f4}{01923}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005D3FC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01924}\mbox{\hyperlink{tm4c123gh6pm_8h_a46145a540c1b29fbb74c231dab32a440}{01924}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005D400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01925}\mbox{\hyperlink{tm4c123gh6pm_8h_a590515ddbd2e1e807e9e7ab80e81e12e}{01925}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005D404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01926}\mbox{\hyperlink{tm4c123gh6pm_8h_af4556f6cf347dc2fbefd9ddb7b87a315}{01926}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005D408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01927}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5e4c44266cb55697e78af8f74595409}{01927}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005D40C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01928}\mbox{\hyperlink{tm4c123gh6pm_8h_ac917ab0690ce533a1b9bb73245e526a9}{01928}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005D410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01929}\mbox{\hyperlink{tm4c123gh6pm_8h_ab65e3cfb0c0bd82b3e4832f23520d56b}{01929}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005D414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01930}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d36090b34979224190d7f981156459c}{01930}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005D418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01931}\mbox{\hyperlink{tm4c123gh6pm_8h_a4aafbe21be227fb7aa69297eaac267a8}{01931}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005D41C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01932}\mbox{\hyperlink{tm4c123gh6pm_8h_a1485afc3daf62256df9322ddb736bdbd}{01932}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005D420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01933}\mbox{\hyperlink{tm4c123gh6pm_8h_aff323f5bb2b8d089345ffc37677caaa7}{01933}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005D500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01934}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7b700c7acd5aa9459c56f01a30b3980}{01934}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005D504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01935}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b0ef01a6abdc8ed49a5557b25750de9}{01935}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005D508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01936}\mbox{\hyperlink{tm4c123gh6pm_8h_a0423cd655c22cabd12c2277fe668bbf4}{01936}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005D50C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01937}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e6ee3ed709f358c75751ecce1ff1576}{01937}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005D510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01938}\mbox{\hyperlink{tm4c123gh6pm_8h_a91a1dacc86465154ffd5cdbc0ada490a}{01938}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005D514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01939}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d116a55575ff2e94f915051a3fe2ac9}{01939}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005D518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01940}\mbox{\hyperlink{tm4c123gh6pm_8h_a9101ac2bf227a06ef12c17fe9b27b16d}{01940}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005D51C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01941}\mbox{\hyperlink{tm4c123gh6pm_8h_a724bb6fcd17a4555621d3d2238301e02}{01941}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005D520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01942}\mbox{\hyperlink{tm4c123gh6pm_8h_af135e44ef57f9e4547e6e5e3fb6c7d8c}{01942}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005D524))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01943}\mbox{\hyperlink{tm4c123gh6pm_8h_add75e8d9864e520cc77f9c5371e2f921}{01943}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005D528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01944}\mbox{\hyperlink{tm4c123gh6pm_8h_af75856e833af945863eda9f3ec76511b}{01944}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005D52C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01945}\mbox{\hyperlink{tm4c123gh6pm_8h_a744612bf0147db464bb57a67db1d21b7}{01945}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005D530))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01946}\mbox{\hyperlink{tm4c123gh6pm_8h_a39522ea47b5c770ec1d9d0a769c8459e}{01946}} \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005D534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01947}01947 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01948}01948 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01949}01949 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01950}01950 \textcolor{comment}{// EEPROM registers (EEPROM)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01951}01951 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01952}01952 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01953}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fa14b1a9e2a4702375685b942ce5cee}{01953}} \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_R         (*((volatile uint32\_t *)0x400AF000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01954}\mbox{\hyperlink{tm4c123gh6pm_8h_a40bdc8a118384d44dc5f140b507eb998}{01954}} \textcolor{preprocessor}{\#define EEPROM\_EEBLOCK\_R        (*((volatile uint32\_t *)0x400AF004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01955}\mbox{\hyperlink{tm4c123gh6pm_8h_a26dd6b672dabd072c1eb1ea5df555ba7}{01955}} \textcolor{preprocessor}{\#define EEPROM\_EEOFFSET\_R       (*((volatile uint32\_t *)0x400AF008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01956}\mbox{\hyperlink{tm4c123gh6pm_8h_a988477eb7faa008b9e8846ce94c167f9}{01956}} \textcolor{preprocessor}{\#define EEPROM\_EERDWR\_R         (*((volatile uint32\_t *)0x400AF010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01957}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cb2c59837c25886e639d6b35240a6d7}{01957}} \textcolor{preprocessor}{\#define EEPROM\_EERDWRINC\_R      (*((volatile uint32\_t *)0x400AF014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01958}\mbox{\hyperlink{tm4c123gh6pm_8h_a112b3443436e35d9cdf86c018132390a}{01958}} \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_R         (*((volatile uint32\_t *)0x400AF018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01959}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bcd55054d00186ad38ffe949a7dc9db}{01959}} \textcolor{preprocessor}{\#define EEPROM\_EESUPP\_R         (*((volatile uint32\_t *)0x400AF01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01960}\mbox{\hyperlink{tm4c123gh6pm_8h_a8848eef3d1a5b081c8c6a2299940bb66}{01960}} \textcolor{preprocessor}{\#define EEPROM\_EEUNLOCK\_R       (*((volatile uint32\_t *)0x400AF020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01961}\mbox{\hyperlink{tm4c123gh6pm_8h_a772c4ae435a4440ce07760c1fcd9df87}{01961}} \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_R         (*((volatile uint32\_t *)0x400AF030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01962}\mbox{\hyperlink{tm4c123gh6pm_8h_a265029a2679db079ddb01d5b5e044b8e}{01962}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS0\_R        (*((volatile uint32\_t *)0x400AF034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01963}\mbox{\hyperlink{tm4c123gh6pm_8h_a38252cbdc8a4a6209ab170a25b8034d8}{01963}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS1\_R        (*((volatile uint32\_t *)0x400AF038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01964}\mbox{\hyperlink{tm4c123gh6pm_8h_a27d59fb4d906996020347f1f94542989}{01964}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS2\_R        (*((volatile uint32\_t *)0x400AF03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01965}\mbox{\hyperlink{tm4c123gh6pm_8h_a77fc215a46d81dcd7fa86da5510feb4e}{01965}} \textcolor{preprocessor}{\#define EEPROM\_EEINT\_R          (*((volatile uint32\_t *)0x400AF040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01966}\mbox{\hyperlink{tm4c123gh6pm_8h_aacd454f884622b13ec9644103ccf4c08}{01966}} \textcolor{preprocessor}{\#define EEPROM\_EEHIDE\_R         (*((volatile uint32\_t *)0x400AF050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01967}\mbox{\hyperlink{tm4c123gh6pm_8h_adc208e48153e178be9acde4b7d408f59}{01967}} \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_R        (*((volatile uint32\_t *)0x400AF080))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01968}\mbox{\hyperlink{tm4c123gh6pm_8h_aa55e5b86f5edd4a1e01f519f9a53545e}{01968}} \textcolor{preprocessor}{\#define EEPROM\_PP\_R             (*((volatile uint32\_t *)0x400AFFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01969}01969 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01970}01970 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01971}01971 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01972}01972 \textcolor{comment}{// System Exception Module registers (SYSEXC)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01973}01973 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01974}01974 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01975}\mbox{\hyperlink{tm4c123gh6pm_8h_a8931157d70c4f922f3a55aa957c6211c}{01975}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_R            (*((volatile uint32\_t *)0x400F9000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01976}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c66efae9b7c9661a178b9f1e3be65a6}{01976}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_R             (*((volatile uint32\_t *)0x400F9004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01977}\mbox{\hyperlink{tm4c123gh6pm_8h_aac60d44f229f58015b296e876df4059d}{01977}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_R            (*((volatile uint32\_t *)0x400F9008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01978}\mbox{\hyperlink{tm4c123gh6pm_8h_a7590d2ac78659b438d8784294761a6a7}{01978}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_R             (*((volatile uint32\_t *)0x400F900C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01979}01979 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01980}01980 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01981}01981 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01982}01982 \textcolor{comment}{// Hibernation module registers (HIB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01983}01983 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01984}01984 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01985}\mbox{\hyperlink{tm4c123gh6pm_8h_a63e6511e0a07b6d906d2ddf07ad20998}{01985}} \textcolor{preprocessor}{\#define HIB\_RTCC\_R              (*((volatile uint32\_t *)0x400FC000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01986}\mbox{\hyperlink{tm4c123gh6pm_8h_ac40206a01ee48e94b052e05e703cd86e}{01986}} \textcolor{preprocessor}{\#define HIB\_RTCM0\_R             (*((volatile uint32\_t *)0x400FC004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01987}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fc02689eabf1df9e32d86decdbec304}{01987}} \textcolor{preprocessor}{\#define HIB\_RTCLD\_R             (*((volatile uint32\_t *)0x400FC00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01988}\mbox{\hyperlink{tm4c123gh6pm_8h_adc542cf6ff95d0a360779a3f854abc6b}{01988}} \textcolor{preprocessor}{\#define HIB\_CTL\_R               (*((volatile uint32\_t *)0x400FC010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01989}\mbox{\hyperlink{tm4c123gh6pm_8h_a050533c5fe3abd1598633343423d1bd2}{01989}} \textcolor{preprocessor}{\#define HIB\_IM\_R                (*((volatile uint32\_t *)0x400FC014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01990}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fc76343f0b5f2bad05258b76deb5dc1}{01990}} \textcolor{preprocessor}{\#define HIB\_RIS\_R               (*((volatile uint32\_t *)0x400FC018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01991}\mbox{\hyperlink{tm4c123gh6pm_8h_a97b090822d2e9af1eda99dc340f379e4}{01991}} \textcolor{preprocessor}{\#define HIB\_MIS\_R               (*((volatile uint32\_t *)0x400FC01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01992}\mbox{\hyperlink{tm4c123gh6pm_8h_a4929a207e7a4a6e0329b8d03d6d90015}{01992}} \textcolor{preprocessor}{\#define HIB\_IC\_R                (*((volatile uint32\_t *)0x400FC020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01993}\mbox{\hyperlink{tm4c123gh6pm_8h_abddb824cbcb55bd11b9ec2ae9433d7df}{01993}} \textcolor{preprocessor}{\#define HIB\_RTCT\_R              (*((volatile uint32\_t *)0x400FC024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01994}\mbox{\hyperlink{tm4c123gh6pm_8h_a14abb27a67c19f52f3633052df199d9d}{01994}} \textcolor{preprocessor}{\#define HIB\_RTCSS\_R             (*((volatile uint32\_t *)0x400FC028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01995}\mbox{\hyperlink{tm4c123gh6pm_8h_acfb52a2953a8e29700edd503b1460588}{01995}} \textcolor{preprocessor}{\#define HIB\_DATA\_R              (*((volatile uint32\_t *)0x400FC030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01996}01996 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01997}01997 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01998}01998 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l01999}01999 \textcolor{comment}{// FLASH registers (FLASH CTRL)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02000}02000 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02001}02001 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02002}\mbox{\hyperlink{tm4c123gh6pm_8h_a815af6a66624da5e7fb5151d36cf1887}{02002}} \textcolor{preprocessor}{\#define FLASH\_FMA\_R             (*((volatile uint32\_t *)0x400FD000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02003}\mbox{\hyperlink{tm4c123gh6pm_8h_a31c1116fe0b48148a13f9df480fc0bf1}{02003}} \textcolor{preprocessor}{\#define FLASH\_FMD\_R             (*((volatile uint32\_t *)0x400FD004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02004}\mbox{\hyperlink{tm4c123gh6pm_8h_aef6f95c857edd1897fcb581723eddd2b}{02004}} \textcolor{preprocessor}{\#define FLASH\_FMC\_R             (*((volatile uint32\_t *)0x400FD008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02005}\mbox{\hyperlink{tm4c123gh6pm_8h_a78ca8ca862b5a54686abcacfd8e7188a}{02005}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_R           (*((volatile uint32\_t *)0x400FD00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02006}\mbox{\hyperlink{tm4c123gh6pm_8h_a921470b608d270c69469c7a2a90e0565}{02006}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_R            (*((volatile uint32\_t *)0x400FD010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02007}\mbox{\hyperlink{tm4c123gh6pm_8h_a41ef68b6b8a76de121657000e3c28669}{02007}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_R          (*((volatile uint32\_t *)0x400FD014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02008}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d3de5c10d54f1865185711e4f7ce2af}{02008}} \textcolor{preprocessor}{\#define FLASH\_FMC2\_R            (*((volatile uint32\_t *)0x400FD020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02009}\mbox{\hyperlink{tm4c123gh6pm_8h_ad94557b79a922b76ef081c58f4784ad5}{02009}} \textcolor{preprocessor}{\#define FLASH\_FWBVAL\_R          (*((volatile uint32\_t *)0x400FD030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02010}\mbox{\hyperlink{tm4c123gh6pm_8h_a61c8da975bc6d91a422f560c00a067df}{02010}} \textcolor{preprocessor}{\#define FLASH\_FWBN\_R            (*((volatile uint32\_t *)0x400FD100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02011}\mbox{\hyperlink{tm4c123gh6pm_8h_a236b7137d7ef96cc31d0a7eae47f68da}{02011}} \textcolor{preprocessor}{\#define FLASH\_FSIZE\_R           (*((volatile uint32\_t *)0x400FDFC0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02012}\mbox{\hyperlink{tm4c123gh6pm_8h_adf2087fb200b3a6e21e5741764c17b74}{02012}} \textcolor{preprocessor}{\#define FLASH\_SSIZE\_R           (*((volatile uint32\_t *)0x400FDFC4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02013}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c87b34db89562b0f09f0d415aa87a98}{02013}} \textcolor{preprocessor}{\#define FLASH\_ROMSWMAP\_R        (*((volatile uint32\_t *)0x400FDFCC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02014}\mbox{\hyperlink{tm4c123gh6pm_8h_affd7f337126d576700d87f0e349c2d2a}{02014}} \textcolor{preprocessor}{\#define FLASH\_RMCTL\_R           (*((volatile uint32\_t *)0x400FE0F0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02015}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ab835c787a1619e3e41a99cdbef73fe}{02015}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_R         (*((volatile uint32\_t *)0x400FE1D0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02016}\mbox{\hyperlink{tm4c123gh6pm_8h_a95a5960b9fbce1233cdd3ac950e83ee6}{02016}} \textcolor{preprocessor}{\#define FLASH\_USERREG0\_R        (*((volatile uint32\_t *)0x400FE1E0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02017}\mbox{\hyperlink{tm4c123gh6pm_8h_a74df90fa6b8e0533cce0c8db4c44d872}{02017}} \textcolor{preprocessor}{\#define FLASH\_USERREG1\_R        (*((volatile uint32\_t *)0x400FE1E4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02018}\mbox{\hyperlink{tm4c123gh6pm_8h_afe93c20ccdeecbaa0624fd5a3b4d17e7}{02018}} \textcolor{preprocessor}{\#define FLASH\_USERREG2\_R        (*((volatile uint32\_t *)0x400FE1E8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02019}\mbox{\hyperlink{tm4c123gh6pm_8h_adebe29d7145f9d7ea263565420683741}{02019}} \textcolor{preprocessor}{\#define FLASH\_USERREG3\_R        (*((volatile uint32\_t *)0x400FE1EC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02020}\mbox{\hyperlink{tm4c123gh6pm_8h_a11a841d311fafe1d4f692640f4152aad}{02020}} \textcolor{preprocessor}{\#define FLASH\_FMPRE0\_R          (*((volatile uint32\_t *)0x400FE200))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02021}\mbox{\hyperlink{tm4c123gh6pm_8h_a59321e011d80e61a12321a74caa97128}{02021}} \textcolor{preprocessor}{\#define FLASH\_FMPRE1\_R          (*((volatile uint32\_t *)0x400FE204))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02022}\mbox{\hyperlink{tm4c123gh6pm_8h_a44a1b36e58def99ec0e921fde7ddd584}{02022}} \textcolor{preprocessor}{\#define FLASH\_FMPRE2\_R          (*((volatile uint32\_t *)0x400FE208))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02023}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f9bf2c68d242c72aedfbe5a733467e1}{02023}} \textcolor{preprocessor}{\#define FLASH\_FMPRE3\_R          (*((volatile uint32\_t *)0x400FE20C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02024}\mbox{\hyperlink{tm4c123gh6pm_8h_a00f3cc7a6c1714ca31cb33641fff516d}{02024}} \textcolor{preprocessor}{\#define FLASH\_FMPPE0\_R          (*((volatile uint32\_t *)0x400FE400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02025}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f976aa732a037ff2a87e7ee213f5303}{02025}} \textcolor{preprocessor}{\#define FLASH\_FMPPE1\_R          (*((volatile uint32\_t *)0x400FE404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02026}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1ace72d9578ecdfad4f8320b7accbf4}{02026}} \textcolor{preprocessor}{\#define FLASH\_FMPPE2\_R          (*((volatile uint32\_t *)0x400FE408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02027}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f22fbdb7a46be586791d8893cf8d936}{02027}} \textcolor{preprocessor}{\#define FLASH\_FMPPE3\_R          (*((volatile uint32\_t *)0x400FE40C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02028}02028 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02029}02029 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02030}02030 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02031}02031 \textcolor{comment}{// System Control registers (SYSCTL)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02032}02032 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02033}02033 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02034}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7186ad3e0888f9e67ac48012d36dcfc}{02034}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_R           (*((volatile uint32\_t *)0x400FE000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02035}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d5e5112e487c599c7efcf2f6f0e3b44}{02035}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_R           (*((volatile uint32\_t *)0x400FE004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02036}\mbox{\hyperlink{tm4c123gh6pm_8h_ac44c07876e403b9422a387dcd3b4bce8}{02036}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_R            (*((volatile uint32\_t *)0x400FE008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02037}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3c33f4ddb3100716ada301efe505ceb}{02037}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_R            (*((volatile uint32\_t *)0x400FE010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02038}\mbox{\hyperlink{tm4c123gh6pm_8h_a5cc286b146d45f9d7a187beaab010c4e}{02038}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_R            (*((volatile uint32\_t *)0x400FE014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02039}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cb95e4beab2fc1443c80614ad94d94b}{02039}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_R            (*((volatile uint32\_t *)0x400FE018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02040}\mbox{\hyperlink{tm4c123gh6pm_8h_a63933c6d5e78ac6bb254d089626380f1}{02040}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_R            (*((volatile uint32\_t *)0x400FE01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02041}\mbox{\hyperlink{tm4c123gh6pm_8h_a5502db96eef387b050e7ac4230f93790}{02041}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_R            (*((volatile uint32\_t *)0x400FE020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02042}\mbox{\hyperlink{tm4c123gh6pm_8h_aa66c4bde0b5913d851bd2dc594f387e0}{02042}} \textcolor{preprocessor}{\#define SYSCTL\_DC6\_R            (*((volatile uint32\_t *)0x400FE024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02043}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b6e9804f07fba20e1428bafbf699dc6}{02043}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_R            (*((volatile uint32\_t *)0x400FE028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02044}\mbox{\hyperlink{tm4c123gh6pm_8h_ad759928430b32372d8cc4d0851cf4a34}{02044}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_R            (*((volatile uint32\_t *)0x400FE02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02045}\mbox{\hyperlink{tm4c123gh6pm_8h_a49e20be541b9ec4df3915a39d5005a74}{02045}} \textcolor{preprocessor}{\#define SYSCTL\_PBORCTL\_R        (*((volatile uint32\_t *)0x400FE030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02046}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fd16ae797e425a6cd91f6ad02b8d95d}{02046}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_R          (*((volatile uint32\_t *)0x400FE040))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02047}\mbox{\hyperlink{tm4c123gh6pm_8h_acc2641ccd6eed374ac5c5d015c66efe5}{02047}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_R          (*((volatile uint32\_t *)0x400FE044))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02048}\mbox{\hyperlink{tm4c123gh6pm_8h_acac9cd2d01e05f1f3fb303f726db063e}{02048}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_R          (*((volatile uint32\_t *)0x400FE048))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02049}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1e0e3bbc40315eaa5e3cad513d5dae8}{02049}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_R            (*((volatile uint32\_t *)0x400FE050))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02050}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a003fb3fb0a47ea893c3d50e8f11cbb}{02050}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_R            (*((volatile uint32\_t *)0x400FE054))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02051}\mbox{\hyperlink{tm4c123gh6pm_8h_a04e33c31981219e7f72471a3efc45c7b}{02051}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_R           (*((volatile uint32\_t *)0x400FE058))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02052}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f66569372bd2caa1bf7005a6f25694a}{02052}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_R           (*((volatile uint32\_t *)0x400FE05C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02053}\mbox{\hyperlink{tm4c123gh6pm_8h_adaab842b86f022de9497dd36d1e35643}{02053}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_R            (*((volatile uint32\_t *)0x400FE060))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02054}\mbox{\hyperlink{tm4c123gh6pm_8h_adee69c701d41de007518f1a96c4c3a78}{02054}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_R      (*((volatile uint32\_t *)0x400FE06C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02055}\mbox{\hyperlink{tm4c123gh6pm_8h_a0dd31b093c1a83329f67d1df68df4d58}{02055}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_R           (*((volatile uint32\_t *)0x400FE070))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02056}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f44ab1ca5bc44904b7ed5c13cb33e5a}{02056}} \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_R        (*((volatile uint32\_t *)0x400FE07C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02057}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5b51b7dacc6ae41e5aa58f590ec290f}{02057}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_R          (*((volatile uint32\_t *)0x400FE100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02058}\mbox{\hyperlink{tm4c123gh6pm_8h_a1fcd3f93452e84fbad5e4ac025574f62}{02058}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_R          (*((volatile uint32\_t *)0x400FE104))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02059}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fedfceccf18bd54a499e73d1b76e506}{02059}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_R          (*((volatile uint32\_t *)0x400FE108))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02060}\mbox{\hyperlink{tm4c123gh6pm_8h_a73c5826db3ea29ce7b83de9a783a4c96}{02060}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_R          (*((volatile uint32\_t *)0x400FE110))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02061}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e98cabde75153d2287444f69d5248df}{02061}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_R          (*((volatile uint32\_t *)0x400FE114))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02062}\mbox{\hyperlink{tm4c123gh6pm_8h_ab751e900e89cf10d031479e9b071495a}{02062}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_R          (*((volatile uint32\_t *)0x400FE118))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02063}\mbox{\hyperlink{tm4c123gh6pm_8h_af343c1af7268a06e9aa1200f02f03684}{02063}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_R          (*((volatile uint32\_t *)0x400FE120))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02064}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e5852b72df9a804a6ba71a6995cf4a9}{02064}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_R          (*((volatile uint32\_t *)0x400FE124))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02065}\mbox{\hyperlink{tm4c123gh6pm_8h_a200e3900fa7d4646a844773239872260}{02065}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_R          (*((volatile uint32\_t *)0x400FE128))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02066}\mbox{\hyperlink{tm4c123gh6pm_8h_aa721b6b5c4e47c597af50cd5a5d65de1}{02066}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_R     (*((volatile uint32\_t *)0x400FE144))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02067}\mbox{\hyperlink{tm4c123gh6pm_8h_a3835029025a35c6da817d326bca274ce}{02067}} \textcolor{preprocessor}{\#define SYSCTL\_SYSPROP\_R        (*((volatile uint32\_t *)0x400FE14C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02068}\mbox{\hyperlink{tm4c123gh6pm_8h_a5109b8d479de531d91a3546b9c83bd10}{02068}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_R       (*((volatile uint32\_t *)0x400FE150))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02069}\mbox{\hyperlink{tm4c123gh6pm_8h_aed40d4c65c9b40dfa129fb874e7fc12d}{02069}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_R      (*((volatile uint32\_t *)0x400FE154))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02070}\mbox{\hyperlink{tm4c123gh6pm_8h_a735b56ddf7df6979347a85b4ae4f47d9}{02070}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_R       (*((volatile uint32\_t *)0x400FE160))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02071}\mbox{\hyperlink{tm4c123gh6pm_8h_a744f888a44183b2c88087202f3bb74f0}{02071}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_R       (*((volatile uint32\_t *)0x400FE164))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02072}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9463d3fa682837e4c50219de950cb0c}{02072}} \textcolor{preprocessor}{\#define SYSCTL\_PLLSTAT\_R        (*((volatile uint32\_t *)0x400FE168))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02073}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f9170e746d53c0fa98af0e5e61caaed}{02073}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_R      (*((volatile uint32\_t *)0x400FE188))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02074}\mbox{\hyperlink{tm4c123gh6pm_8h_a1697df90ea5fe99887b4f36854a84171}{02074}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_R     (*((volatile uint32\_t *)0x400FE18C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02075}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d5a7b66d58817102508225a0e564b0e}{02075}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_R            (*((volatile uint32\_t *)0x400FE190))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02076}\mbox{\hyperlink{tm4c123gh6pm_8h_a0351ccddf24085b4cf206898701f33df}{02076}} \textcolor{preprocessor}{\#define SYSCTL\_NVMSTAT\_R        (*((volatile uint32\_t *)0x400FE1A0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02077}\mbox{\hyperlink{tm4c123gh6pm_8h_a235f47f7c0573127a1668f321a088069}{02077}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_R       (*((volatile uint32\_t *)0x400FE1B4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02078}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fee33918ef730f6ced5dafd5736f6bd}{02078}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_R       (*((volatile uint32\_t *)0x400FE1BC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02079}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c89eb1b5f8af4f2ef6f0327a573a3bb}{02079}} \textcolor{preprocessor}{\#define SYSCTL\_PPWD\_R           (*((volatile uint32\_t *)0x400FE300))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02080}\mbox{\hyperlink{tm4c123gh6pm_8h_a55e5101785541d496ccbe96827f90355}{02080}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_R        (*((volatile uint32\_t *)0x400FE304))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02081}\mbox{\hyperlink{tm4c123gh6pm_8h_aa38b09baa7787be47d5de917d59490a4}{02081}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_R         (*((volatile uint32\_t *)0x400FE308))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02082}\mbox{\hyperlink{tm4c123gh6pm_8h_a61c901cca8122dc444dcde27febf4bcf}{02082}} \textcolor{preprocessor}{\#define SYSCTL\_PPDMA\_R          (*((volatile uint32\_t *)0x400FE30C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02083}\mbox{\hyperlink{tm4c123gh6pm_8h_a15ad369a4dedb785d527977caf5be246}{02083}} \textcolor{preprocessor}{\#define SYSCTL\_PPHIB\_R          (*((volatile uint32\_t *)0x400FE314))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02084}\mbox{\hyperlink{tm4c123gh6pm_8h_aa42cb2119201932479f31b04c37c86b6}{02084}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_R         (*((volatile uint32\_t *)0x400FE318))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02085}\mbox{\hyperlink{tm4c123gh6pm_8h_a6667bf6f43831ecd06ee63d185e41397}{02085}} \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_R          (*((volatile uint32\_t *)0x400FE31C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02086}\mbox{\hyperlink{tm4c123gh6pm_8h_a71878501999c9619b03d6635e90ce7a1}{02086}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_R          (*((volatile uint32\_t *)0x400FE320))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02087}\mbox{\hyperlink{tm4c123gh6pm_8h_a75628537411f38b9f628be949481ae87}{02087}} \textcolor{preprocessor}{\#define SYSCTL\_PPUSB\_R          (*((volatile uint32\_t *)0x400FE328))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02088}\mbox{\hyperlink{tm4c123gh6pm_8h_a37f9d343789767f99ec33eee67f0f50c}{02088}} \textcolor{preprocessor}{\#define SYSCTL\_PPCAN\_R          (*((volatile uint32\_t *)0x400FE334))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02089}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fee184bb1b22399bd7e4d7954487801}{02089}} \textcolor{preprocessor}{\#define SYSCTL\_PPADC\_R          (*((volatile uint32\_t *)0x400FE338))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02090}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b935618e0e3cbdc3377b9b08113874b}{02090}} \textcolor{preprocessor}{\#define SYSCTL\_PPACMP\_R         (*((volatile uint32\_t *)0x400FE33C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02091}\mbox{\hyperlink{tm4c123gh6pm_8h_a75b39757e3c03f02a082f96fad56ec1a}{02091}} \textcolor{preprocessor}{\#define SYSCTL\_PPPWM\_R          (*((volatile uint32\_t *)0x400FE340))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02092}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fffc25b493bcbab3231f88d16a90fc0}{02092}} \textcolor{preprocessor}{\#define SYSCTL\_PPQEI\_R          (*((volatile uint32\_t *)0x400FE344))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02093}\mbox{\hyperlink{tm4c123gh6pm_8h_ad985997e5cb02acb12e7e38179440c03}{02093}} \textcolor{preprocessor}{\#define SYSCTL\_PPEEPROM\_R       (*((volatile uint32\_t *)0x400FE358))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02094}\mbox{\hyperlink{tm4c123gh6pm_8h_aa182618d5974148d961a630e80bb9371}{02094}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_R       (*((volatile uint32\_t *)0x400FE35C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02095}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c7ad23ebf3f3882b6a3ce68e62e8847}{02095}} \textcolor{preprocessor}{\#define SYSCTL\_SRWD\_R           (*((volatile uint32\_t *)0x400FE500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02096}\mbox{\hyperlink{tm4c123gh6pm_8h_a53ca737120084b8a8ec062eaa719d9bb}{02096}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R        (*((volatile uint32\_t *)0x400FE504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02097}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e6e5ed25a9ce59ace7a4b935b0002dd}{02097}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R         (*((volatile uint32\_t *)0x400FE508))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02098}\mbox{\hyperlink{tm4c123gh6pm_8h_a53e1bd02fa3772cbad1ea098b5e2c556}{02098}} \textcolor{preprocessor}{\#define SYSCTL\_SRDMA\_R          (*((volatile uint32\_t *)0x400FE50C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02099}\mbox{\hyperlink{tm4c123gh6pm_8h_aef720fd9712b10cbf10d25f4fcdbb6aa}{02099}} \textcolor{preprocessor}{\#define SYSCTL\_SRHIB\_R          (*((volatile uint32\_t *)0x400FE514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02100}\mbox{\hyperlink{tm4c123gh6pm_8h_ada3d547363964c8779d4da084f68e3e0}{02100}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R         (*((volatile uint32\_t *)0x400FE518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02101}\mbox{\hyperlink{tm4c123gh6pm_8h_ad454a8304b0d26925b8885fa72f7f83f}{02101}} \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R          (*((volatile uint32\_t *)0x400FE51C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02102}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fbe8bda441b725ba824a2a2b64b9cd9}{02102}} \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R          (*((volatile uint32\_t *)0x400FE520))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02103}\mbox{\hyperlink{tm4c123gh6pm_8h_a54275be718fdbd1188bc7c9efa7cb84b}{02103}} \textcolor{preprocessor}{\#define SYSCTL\_SRUSB\_R          (*((volatile uint32\_t *)0x400FE528))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02104}\mbox{\hyperlink{tm4c123gh6pm_8h_acd9a5418880942ca2e554c67e94e4376}{02104}} \textcolor{preprocessor}{\#define SYSCTL\_SRCAN\_R          (*((volatile uint32\_t *)0x400FE534))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02105}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c9ed0774cee9dfa5c950d1f9748273b}{02105}} \textcolor{preprocessor}{\#define SYSCTL\_SRADC\_R          (*((volatile uint32\_t *)0x400FE538))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02106}\mbox{\hyperlink{tm4c123gh6pm_8h_a623e1b8d0fc3fa59a974ea1aac152bfb}{02106}} \textcolor{preprocessor}{\#define SYSCTL\_SRACMP\_R         (*((volatile uint32\_t *)0x400FE53C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02107}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b8bf223d0dcc267adad8498d479f432}{02107}} \textcolor{preprocessor}{\#define SYSCTL\_SRPWM\_R          (*((volatile uint32\_t *)0x400FE540))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02108}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0964273dc05a1b87aaf2d919d03dca6}{02108}} \textcolor{preprocessor}{\#define SYSCTL\_SRQEI\_R          (*((volatile uint32\_t *)0x400FE544))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02109}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d77b96c64f08785acac28e94bc0d014}{02109}} \textcolor{preprocessor}{\#define SYSCTL\_SREEPROM\_R       (*((volatile uint32\_t *)0x400FE558))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02110}\mbox{\hyperlink{tm4c123gh6pm_8h_a2394d71b9771e83758f03f3984ebd25a}{02110}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R       (*((volatile uint32\_t *)0x400FE55C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02111}\mbox{\hyperlink{tm4c123gh6pm_8h_aacaa13e4e32ed71ec1aa8d2195e4539e}{02111}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWD\_R         (*((volatile uint32\_t *)0x400FE600))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02112}\mbox{\hyperlink{tm4c123gh6pm_8h_ad570e5a337adfa22438854ace3596748}{02112}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R      (*((volatile uint32\_t *)0x400FE604))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02113}\mbox{\hyperlink{tm4c123gh6pm_8h_a6aa1400abe132a6f85e7bb982902f457}{02113}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R       (*((volatile uint32\_t *)0x400FE608))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02114}\mbox{\hyperlink{tm4c123gh6pm_8h_ace36c940e43e40f699b51856f2acadf4}{02114}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCDMA\_R        (*((volatile uint32\_t *)0x400FE60C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02115}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5791d31a9e0953ff1b4bed4732f1c6a}{02115}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCHIB\_R        (*((volatile uint32\_t *)0x400FE614))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02116}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ba7ce6c5be75ff206c663a817b7f522}{02116}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R       (*((volatile uint32\_t *)0x400FE618))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02117}\mbox{\hyperlink{tm4c123gh6pm_8h_a9423d547040fb35d731f46a812ec74f6}{02117}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R        (*((volatile uint32\_t *)0x400FE61C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02118}\mbox{\hyperlink{tm4c123gh6pm_8h_a749eb3fb41b153a2793b3b21d27af38d}{02118}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R        (*((volatile uint32\_t *)0x400FE620))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02119}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c3a66dc7b37dea8cf4457e9c5ace1c6}{02119}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUSB\_R        (*((volatile uint32\_t *)0x400FE628))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02120}\mbox{\hyperlink{tm4c123gh6pm_8h_ad495b9acddae4b96c5366b42d02dcac4}{02120}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCCAN\_R        (*((volatile uint32\_t *)0x400FE634))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02121}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c47b96e18e738a06ffbdf91a2c94ed0}{02121}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCADC\_R        (*((volatile uint32\_t *)0x400FE638))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02122}\mbox{\hyperlink{tm4c123gh6pm_8h_a24ee7f03ccad0bbc1afc088723508a79}{02122}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCACMP\_R       (*((volatile uint32\_t *)0x400FE63C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02123}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a789572aa648725561a19e019140f3d}{02123}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCPWM\_R        (*((volatile uint32\_t *)0x400FE640))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02124}\mbox{\hyperlink{tm4c123gh6pm_8h_afb13c888807bfe5251ac8fb925d0de64}{02124}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCQEI\_R        (*((volatile uint32\_t *)0x400FE644))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02125}\mbox{\hyperlink{tm4c123gh6pm_8h_a482e0f8a2550a94a060ee26c41320551}{02125}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCEEPROM\_R     (*((volatile uint32\_t *)0x400FE658))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02126}\mbox{\hyperlink{tm4c123gh6pm_8h_a54638fe13dde2af7f26b94bdf1ff3919}{02126}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R     (*((volatile uint32\_t *)0x400FE65C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02127}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ff41f9ff935b8dda2cea682a223b16c}{02127}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWD\_R         (*((volatile uint32\_t *)0x400FE700))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02128}\mbox{\hyperlink{tm4c123gh6pm_8h_adfc7eb94014a7cc0e99e3f28b03346cd}{02128}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_R      (*((volatile uint32\_t *)0x400FE704))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02129}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a45de9bd0e891b233d085b162589cb5}{02129}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_R       (*((volatile uint32\_t *)0x400FE708))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02130}\mbox{\hyperlink{tm4c123gh6pm_8h_a706ab2aae5d26539b5f2ae5325cfb486}{02130}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCDMA\_R        (*((volatile uint32\_t *)0x400FE70C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02131}\mbox{\hyperlink{tm4c123gh6pm_8h_a63a2dd155c4ba64adef45adcc2591da5}{02131}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCHIB\_R        (*((volatile uint32\_t *)0x400FE714))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02132}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5b5862869d1e3b91a2ec96da17f125f}{02132}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_R       (*((volatile uint32\_t *)0x400FE718))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02133}\mbox{\hyperlink{tm4c123gh6pm_8h_a505b24caf4ffa535c29d96492e4b7609}{02133}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_R        (*((volatile uint32\_t *)0x400FE71C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02134}\mbox{\hyperlink{tm4c123gh6pm_8h_af27b8e297722a08ad84aa0decdf8f3b8}{02134}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_R        (*((volatile uint32\_t *)0x400FE720))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02135}\mbox{\hyperlink{tm4c123gh6pm_8h_a949454dca4849ec13f7e7f68f018b8c0}{02135}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUSB\_R        (*((volatile uint32\_t *)0x400FE728))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02136}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4a0c683ef2eb88ad82df8aade458d90}{02136}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCCAN\_R        (*((volatile uint32\_t *)0x400FE734))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02137}\mbox{\hyperlink{tm4c123gh6pm_8h_a2024147da722620bbf1cbe02cda5f3ef}{02137}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCADC\_R        (*((volatile uint32\_t *)0x400FE738))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02138}\mbox{\hyperlink{tm4c123gh6pm_8h_a17e4e2386f064bde368d8cc40bc3a2bb}{02138}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCACMP\_R       (*((volatile uint32\_t *)0x400FE73C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02139}\mbox{\hyperlink{tm4c123gh6pm_8h_a42be2bddc71759c22454558542b5ec02}{02139}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCPWM\_R        (*((volatile uint32\_t *)0x400FE740))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02140}\mbox{\hyperlink{tm4c123gh6pm_8h_aff995653d4de9478f2e902bcb856bba2}{02140}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCQEI\_R        (*((volatile uint32\_t *)0x400FE744))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02141}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7c162340c8274056a3857a2afa1241f}{02141}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCEEPROM\_R     (*((volatile uint32\_t *)0x400FE758))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02142}\mbox{\hyperlink{tm4c123gh6pm_8h_a60f1ec012b81164830fab3c12a0699af}{02142}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_R     (*((volatile uint32\_t *)0x400FE75C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02143}\mbox{\hyperlink{tm4c123gh6pm_8h_a85725233b219a6382e2cbd33309a5cbc}{02143}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWD\_R         (*((volatile uint32\_t *)0x400FE800))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02144}\mbox{\hyperlink{tm4c123gh6pm_8h_a4032f895e63092ff7d63eb23176597f4}{02144}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_R      (*((volatile uint32\_t *)0x400FE804))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02145}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9ca369cc261c8a9c7d5a3b40a575027}{02145}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_R       (*((volatile uint32\_t *)0x400FE808))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02146}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2b32f414b2574c50e6ff0218f22179d}{02146}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCDMA\_R        (*((volatile uint32\_t *)0x400FE80C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02147}\mbox{\hyperlink{tm4c123gh6pm_8h_afba07b923eea78e4bdf5cf167a22bdf7}{02147}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCHIB\_R        (*((volatile uint32\_t *)0x400FE814))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02148}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d7e0cca8dc9dc8f745c441e38d077e4}{02148}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_R       (*((volatile uint32\_t *)0x400FE818))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02149}\mbox{\hyperlink{tm4c123gh6pm_8h_aa26db1932076dc91a1a4e921db55ab31}{02149}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_R        (*((volatile uint32\_t *)0x400FE81C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02150}\mbox{\hyperlink{tm4c123gh6pm_8h_aebd593ce9b1684919e799b2c5c9da374}{02150}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_R        (*((volatile uint32\_t *)0x400FE820))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02151}\mbox{\hyperlink{tm4c123gh6pm_8h_ae70aac345434bc3f3a5f19a48f901e5f}{02151}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUSB\_R        (*((volatile uint32\_t *)0x400FE828))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02152}\mbox{\hyperlink{tm4c123gh6pm_8h_ace6b310838b4e3c25f2cf9af70249abd}{02152}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCCAN\_R        (*((volatile uint32\_t *)0x400FE834))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02153}\mbox{\hyperlink{tm4c123gh6pm_8h_acfd47d630c2406b40a9178259cc856db}{02153}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCADC\_R        (*((volatile uint32\_t *)0x400FE838))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02154}\mbox{\hyperlink{tm4c123gh6pm_8h_ac838b9eceaf7f9b49a7cb3035a80e95d}{02154}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCACMP\_R       (*((volatile uint32\_t *)0x400FE83C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02155}\mbox{\hyperlink{tm4c123gh6pm_8h_a8509166e35faaa8207720bdd6786fee4}{02155}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCPWM\_R        (*((volatile uint32\_t *)0x400FE840))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02156}\mbox{\hyperlink{tm4c123gh6pm_8h_aa28396cc9bf64fa91bf8e23e86ca0993}{02156}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCQEI\_R        (*((volatile uint32\_t *)0x400FE844))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02157}\mbox{\hyperlink{tm4c123gh6pm_8h_a41684052d988e150fcbfaad5b44285ac}{02157}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCEEPROM\_R     (*((volatile uint32\_t *)0x400FE858))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02158}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a39bec6608f3095e1aed8dd8b3bdfdb}{02158}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_R     (*((volatile uint32\_t *)0x400FE85C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02159}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e9de505c52f79139f36ac7b8ae5cd7b}{02159}} \textcolor{preprocessor}{\#define SYSCTL\_PRWD\_R           (*((volatile uint32\_t *)0x400FEA00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02160}\mbox{\hyperlink{tm4c123gh6pm_8h_ad33d7cea8dfa9e200036490dbe1d9054}{02160}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R        (*((volatile uint32\_t *)0x400FEA04))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02161}\mbox{\hyperlink{tm4c123gh6pm_8h_af7c19d8cfd398550f946f03480ad5824}{02161}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R         (*((volatile uint32\_t *)0x400FEA08))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02162}\mbox{\hyperlink{tm4c123gh6pm_8h_a83e162d0b575e78f0624384775264762}{02162}} \textcolor{preprocessor}{\#define SYSCTL\_PRDMA\_R          (*((volatile uint32\_t *)0x400FEA0C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02163}\mbox{\hyperlink{tm4c123gh6pm_8h_ac24b068da451424a0cbf83c6fd9727f6}{02163}} \textcolor{preprocessor}{\#define SYSCTL\_PRHIB\_R          (*((volatile uint32\_t *)0x400FEA14))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02164}\mbox{\hyperlink{tm4c123gh6pm_8h_acbc16a245012f5d94ad0696bc4e9207f}{02164}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R         (*((volatile uint32\_t *)0x400FEA18))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02165}\mbox{\hyperlink{tm4c123gh6pm_8h_a3978f8830db2c8f529446ca38f3db434}{02165}} \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R          (*((volatile uint32\_t *)0x400FEA1C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02166}\mbox{\hyperlink{tm4c123gh6pm_8h_ae194256bf979770ab86dceeae75b148f}{02166}} \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R          (*((volatile uint32\_t *)0x400FEA20))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02167}\mbox{\hyperlink{tm4c123gh6pm_8h_a327ad2350e75d930c33ca2f6791cc6d9}{02167}} \textcolor{preprocessor}{\#define SYSCTL\_PRUSB\_R          (*((volatile uint32\_t *)0x400FEA28))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02168}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c931472bbaf7e5676091d6372b8e87b}{02168}} \textcolor{preprocessor}{\#define SYSCTL\_PRCAN\_R          (*((volatile uint32\_t *)0x400FEA34))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02169}\mbox{\hyperlink{tm4c123gh6pm_8h_a8dbd788412218fb5306d60e23add7c65}{02169}} \textcolor{preprocessor}{\#define SYSCTL\_PRADC\_R          (*((volatile uint32\_t *)0x400FEA38))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02170}\mbox{\hyperlink{tm4c123gh6pm_8h_a969ea211e409662ed48e2b9753e9f187}{02170}} \textcolor{preprocessor}{\#define SYSCTL\_PRACMP\_R         (*((volatile uint32\_t *)0x400FEA3C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02171}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5b9e2022c5f36a349c2e5442c3ab32b}{02171}} \textcolor{preprocessor}{\#define SYSCTL\_PRPWM\_R          (*((volatile uint32\_t *)0x400FEA40))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02172}\mbox{\hyperlink{tm4c123gh6pm_8h_a1beede4670de75fc53a319ff36016fbd}{02172}} \textcolor{preprocessor}{\#define SYSCTL\_PRQEI\_R          (*((volatile uint32\_t *)0x400FEA44))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02173}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f1d2b2766930f334ea1e80c6e2451df}{02173}} \textcolor{preprocessor}{\#define SYSCTL\_PREEPROM\_R       (*((volatile uint32\_t *)0x400FEA58))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02174}\mbox{\hyperlink{tm4c123gh6pm_8h_af7ffce20aae0c4feafa13803b8eedfb4}{02174}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R       (*((volatile uint32\_t *)0x400FEA5C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02175}02175 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02176}02176 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02177}02177 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02178}02178 \textcolor{comment}{// Micro Direct Memory Access registers (UDMA)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02179}02179 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02180}02180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02181}\mbox{\hyperlink{tm4c123gh6pm_8h_afe1b0678bbc39b56106833ab342ec2e0}{02181}} \textcolor{preprocessor}{\#define UDMA\_STAT\_R             (*((volatile uint32\_t *)0x400FF000))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02182}\mbox{\hyperlink{tm4c123gh6pm_8h_a7927ef7b42bed10fa45b32fd68e283ab}{02182}} \textcolor{preprocessor}{\#define UDMA\_CFG\_R              (*((volatile uint32\_t *)0x400FF004))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02183}\mbox{\hyperlink{tm4c123gh6pm_8h_a535637774fd274ee8c97b15a8b5b01e3}{02183}} \textcolor{preprocessor}{\#define UDMA\_CTLBASE\_R          (*((volatile uint32\_t *)0x400FF008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02184}\mbox{\hyperlink{tm4c123gh6pm_8h_a85aeb0891d0d6adf194c45a19970ac6a}{02184}} \textcolor{preprocessor}{\#define UDMA\_ALTBASE\_R          (*((volatile uint32\_t *)0x400FF00C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02185}\mbox{\hyperlink{tm4c123gh6pm_8h_a76d4b2dca55675a06ceffc83d8ed7f13}{02185}} \textcolor{preprocessor}{\#define UDMA\_WAITSTAT\_R         (*((volatile uint32\_t *)0x400FF010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02186}\mbox{\hyperlink{tm4c123gh6pm_8h_a771a177abde26e3dd0687e1efd9d526b}{02186}} \textcolor{preprocessor}{\#define UDMA\_SWREQ\_R            (*((volatile uint32\_t *)0x400FF014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02187}\mbox{\hyperlink{tm4c123gh6pm_8h_a4180c3cdb88e65a7329ebe408c06b78d}{02187}} \textcolor{preprocessor}{\#define UDMA\_USEBURSTSET\_R      (*((volatile uint32\_t *)0x400FF018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02188}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9a3e0f4a07ffd4876c9d1e548310ae6}{02188}} \textcolor{preprocessor}{\#define UDMA\_USEBURSTCLR\_R      (*((volatile uint32\_t *)0x400FF01C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02189}\mbox{\hyperlink{tm4c123gh6pm_8h_aee2bf57ffb582113faf4527ac542dfa0}{02189}} \textcolor{preprocessor}{\#define UDMA\_REQMASKSET\_R       (*((volatile uint32\_t *)0x400FF020))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02190}\mbox{\hyperlink{tm4c123gh6pm_8h_a93bcc89ee1a6875af8027480c13f1019}{02190}} \textcolor{preprocessor}{\#define UDMA\_REQMASKCLR\_R       (*((volatile uint32\_t *)0x400FF024))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02191}\mbox{\hyperlink{tm4c123gh6pm_8h_a13320ee52ce818091ca56c945afb9114}{02191}} \textcolor{preprocessor}{\#define UDMA\_ENASET\_R           (*((volatile uint32\_t *)0x400FF028))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02192}\mbox{\hyperlink{tm4c123gh6pm_8h_a856b3df8853937cbd0dfdcdbe2678073}{02192}} \textcolor{preprocessor}{\#define UDMA\_ENACLR\_R           (*((volatile uint32\_t *)0x400FF02C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02193}\mbox{\hyperlink{tm4c123gh6pm_8h_a05fd3dc9db27ef5b9cf2b19c486cc538}{02193}} \textcolor{preprocessor}{\#define UDMA\_ALTSET\_R           (*((volatile uint32\_t *)0x400FF030))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02194}\mbox{\hyperlink{tm4c123gh6pm_8h_af50362d141eb39be6e8ce94b22834e4a}{02194}} \textcolor{preprocessor}{\#define UDMA\_ALTCLR\_R           (*((volatile uint32\_t *)0x400FF034))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02195}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b06cf2518f22e97e45b2e1b281153ab}{02195}} \textcolor{preprocessor}{\#define UDMA\_PRIOSET\_R          (*((volatile uint32\_t *)0x400FF038))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02196}\mbox{\hyperlink{tm4c123gh6pm_8h_a98b8468a48bb04b56effeaeba3250de6}{02196}} \textcolor{preprocessor}{\#define UDMA\_PRIOCLR\_R          (*((volatile uint32\_t *)0x400FF03C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02197}\mbox{\hyperlink{tm4c123gh6pm_8h_a835936987afd3afc0425c83fed0f603f}{02197}} \textcolor{preprocessor}{\#define UDMA\_ERRCLR\_R           (*((volatile uint32\_t *)0x400FF04C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02198}\mbox{\hyperlink{tm4c123gh6pm_8h_a234602af4b3b1724b628152bf492474b}{02198}} \textcolor{preprocessor}{\#define UDMA\_CHASGN\_R           (*((volatile uint32\_t *)0x400FF500))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02199}\mbox{\hyperlink{tm4c123gh6pm_8h_a50f45f3c3e267da37f7e647c571c8163}{02199}} \textcolor{preprocessor}{\#define UDMA\_CHIS\_R             (*((volatile uint32\_t *)0x400FF504))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02200}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f97d7cfc3eb43a2da6a97f1690622a7}{02200}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_R           (*((volatile uint32\_t *)0x400FF510))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02201}\mbox{\hyperlink{tm4c123gh6pm_8h_ab70fe7acdc780b04332c1179b343bb89}{02201}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_R           (*((volatile uint32\_t *)0x400FF514))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02202}\mbox{\hyperlink{tm4c123gh6pm_8h_a2531950199c017275822c02be56888d1}{02202}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_R           (*((volatile uint32\_t *)0x400FF518))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02203}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d428894a5e5c7fedafa2e1aa264499a}{02203}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_R           (*((volatile uint32\_t *)0x400FF51C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02204}02204 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02205}02205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02206}02206 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02207}02207 \textcolor{comment}{// Micro Direct Memory Access (uDMA) offsets (UDMA)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02208}02208 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02209}02209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02210}\mbox{\hyperlink{tm4c123gh6pm_8h_aa606cdf39e397d30d7d0d54b0f981966}{02210}} \textcolor{preprocessor}{\#define UDMA\_SRCENDP            0x00000000  }\textcolor{comment}{// DMA Channel Source Address End}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02211}02211                                             \textcolor{comment}{// Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02212}\mbox{\hyperlink{tm4c123gh6pm_8h_a62f9c3b98ff9eaa9ca6a3f50e19d928d}{02212}} \textcolor{preprocessor}{\#define UDMA\_DSTENDP            0x00000004  }\textcolor{comment}{// DMA Channel Destination Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02213}02213                                             \textcolor{comment}{// End Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02214}\mbox{\hyperlink{tm4c123gh6pm_8h_af753e4018af59c9e3206ab05acd61684}{02214}} \textcolor{preprocessor}{\#define UDMA\_CHCTL              0x00000008  }\textcolor{comment}{// DMA Channel Control Word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02215}02215 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02216}02216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02217}02217 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02218}02218 \textcolor{comment}{// NVIC registers (NVIC)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02219}02219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02220}02220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02221}\mbox{\hyperlink{tm4c123gh6pm_8h_a14491fc0e3977af3f5c71ec8c4975f33}{02221}} \textcolor{preprocessor}{\#define NVIC\_ACTLR\_R            (*((volatile uint32\_t *)0xE000E008))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02222}\mbox{\hyperlink{tm4c123gh6pm_8h_adcfc8530f81c2ebea5d6b229ba4f9d3f}{02222}} \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_R          (*((volatile uint32\_t *)0xE000E010))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02223}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c404f068f1ba79d68c7cc4302112da3}{02223}} \textcolor{preprocessor}{\#define NVIC\_ST\_RELOAD\_R        (*((volatile uint32\_t *)0xE000E014))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02224}\mbox{\hyperlink{tm4c123gh6pm_8h_a83b8a7cd422c2dde3c671c9255216cff}{02224}} \textcolor{preprocessor}{\#define NVIC\_ST\_CURRENT\_R       (*((volatile uint32\_t *)0xE000E018))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02225}\mbox{\hyperlink{tm4c123gh6pm_8h_a116f514784f648ad8b4634731406bd4c}{02225}} \textcolor{preprocessor}{\#define NVIC\_EN0\_R              (*((volatile uint32\_t *)0xE000E100))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02226}\mbox{\hyperlink{tm4c123gh6pm_8h_a2579967f4c45e4eaca0f61838ee3687b}{02226}} \textcolor{preprocessor}{\#define NVIC\_EN1\_R              (*((volatile uint32\_t *)0xE000E104))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02227}\mbox{\hyperlink{tm4c123gh6pm_8h_a458a44512bb34e55d3bde5b614e5ef6b}{02227}} \textcolor{preprocessor}{\#define NVIC\_EN2\_R              (*((volatile uint32\_t *)0xE000E108))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02228}\mbox{\hyperlink{tm4c123gh6pm_8h_ad92a7b268415c4b67da7a967eb7f3e57}{02228}} \textcolor{preprocessor}{\#define NVIC\_EN3\_R              (*((volatile uint32\_t *)0xE000E10C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02229}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4d0c725b01a377f9b888b67a2acb712}{02229}} \textcolor{preprocessor}{\#define NVIC\_EN4\_R              (*((volatile uint32\_t *)0xE000E110))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02230}\mbox{\hyperlink{tm4c123gh6pm_8h_a565459a50e1b07fa61a0d5efc4529abc}{02230}} \textcolor{preprocessor}{\#define NVIC\_DIS0\_R             (*((volatile uint32\_t *)0xE000E180))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02231}\mbox{\hyperlink{tm4c123gh6pm_8h_a4eccb4f2da75d2355453ade9684150fd}{02231}} \textcolor{preprocessor}{\#define NVIC\_DIS1\_R             (*((volatile uint32\_t *)0xE000E184))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02232}\mbox{\hyperlink{tm4c123gh6pm_8h_adbc8b170a2514b27f2785ff5e452c60b}{02232}} \textcolor{preprocessor}{\#define NVIC\_DIS2\_R             (*((volatile uint32\_t *)0xE000E188))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02233}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b4831fb528d256c9ec6c2af74111a89}{02233}} \textcolor{preprocessor}{\#define NVIC\_DIS3\_R             (*((volatile uint32\_t *)0xE000E18C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02234}\mbox{\hyperlink{tm4c123gh6pm_8h_a212f7f24353edf676ef4d06ab94df6bd}{02234}} \textcolor{preprocessor}{\#define NVIC\_DIS4\_R             (*((volatile uint32\_t *)0xE000E190))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02235}\mbox{\hyperlink{tm4c123gh6pm_8h_a7711d5eb6659a97130369dff33889c43}{02235}} \textcolor{preprocessor}{\#define NVIC\_PEND0\_R            (*((volatile uint32\_t *)0xE000E200))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02236}\mbox{\hyperlink{tm4c123gh6pm_8h_ab13c10a2635ca85257e0e6441a395713}{02236}} \textcolor{preprocessor}{\#define NVIC\_PEND1\_R            (*((volatile uint32\_t *)0xE000E204))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02237}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f050c73479d657950996b4541c43498}{02237}} \textcolor{preprocessor}{\#define NVIC\_PEND2\_R            (*((volatile uint32\_t *)0xE000E208))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02238}\mbox{\hyperlink{tm4c123gh6pm_8h_a681037daca11f479516347b4163ac555}{02238}} \textcolor{preprocessor}{\#define NVIC\_PEND3\_R            (*((volatile uint32\_t *)0xE000E20C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02239}\mbox{\hyperlink{tm4c123gh6pm_8h_ae98f66ec3a9fe454ad12008112de3062}{02239}} \textcolor{preprocessor}{\#define NVIC\_PEND4\_R            (*((volatile uint32\_t *)0xE000E210))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02240}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d2ee6c9fdba7ec41d4ed852a071d38f}{02240}} \textcolor{preprocessor}{\#define NVIC\_UNPEND0\_R          (*((volatile uint32\_t *)0xE000E280))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02241}\mbox{\hyperlink{tm4c123gh6pm_8h_ab69cb7cc34e51b4759b573ddde3a7ff5}{02241}} \textcolor{preprocessor}{\#define NVIC\_UNPEND1\_R          (*((volatile uint32\_t *)0xE000E284))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02242}\mbox{\hyperlink{tm4c123gh6pm_8h_abb188c6c4b133cee9f55821c80a339fb}{02242}} \textcolor{preprocessor}{\#define NVIC\_UNPEND2\_R          (*((volatile uint32\_t *)0xE000E288))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02243}\mbox{\hyperlink{tm4c123gh6pm_8h_a528c9ee65313e507835251b4d3c49246}{02243}} \textcolor{preprocessor}{\#define NVIC\_UNPEND3\_R          (*((volatile uint32\_t *)0xE000E28C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02244}\mbox{\hyperlink{tm4c123gh6pm_8h_adbfac412774843f2b17303969a55811d}{02244}} \textcolor{preprocessor}{\#define NVIC\_UNPEND4\_R          (*((volatile uint32\_t *)0xE000E290))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02245}\mbox{\hyperlink{tm4c123gh6pm_8h_af7e01a7a50d12d2cc5aa8ec837b4f3ec}{02245}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE0\_R          (*((volatile uint32\_t *)0xE000E300))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02246}\mbox{\hyperlink{tm4c123gh6pm_8h_a08d936e0f61f3ae051b69596ffe44bb9}{02246}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE1\_R          (*((volatile uint32\_t *)0xE000E304))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02247}\mbox{\hyperlink{tm4c123gh6pm_8h_a9dd643aae990d9a80963493ff77702e9}{02247}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE2\_R          (*((volatile uint32\_t *)0xE000E308))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02248}\mbox{\hyperlink{tm4c123gh6pm_8h_af0f1fc1d1fe62b3c7fe88c4602b908fd}{02248}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE3\_R          (*((volatile uint32\_t *)0xE000E30C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02249}\mbox{\hyperlink{tm4c123gh6pm_8h_a648cc5365a37054ac2bf3566584302e6}{02249}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE4\_R          (*((volatile uint32\_t *)0xE000E310))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02250}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ee6cb33bdf24be635b0b2715b3adb42}{02250}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_R             (*((volatile uint32\_t *)0xE000E400))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02251}\mbox{\hyperlink{tm4c123gh6pm_8h_afe220c4ac6d767bea3964cd7a1c82b1b}{02251}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_R             (*((volatile uint32\_t *)0xE000E404))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02252}\mbox{\hyperlink{tm4c123gh6pm_8h_ad87fe7431448b6cc63171d6bf15f9708}{02252}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_R             (*((volatile uint32\_t *)0xE000E408))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02253}\mbox{\hyperlink{tm4c123gh6pm_8h_a614f72de957a18270cc3f289886a6c5f}{02253}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_R             (*((volatile uint32\_t *)0xE000E40C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02254}\mbox{\hyperlink{tm4c123gh6pm_8h_a97c926754314606ed21e81bd95eb4853}{02254}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_R             (*((volatile uint32\_t *)0xE000E410))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02255}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e68aaff24b391826c3aae499ad363f5}{02255}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_R             (*((volatile uint32\_t *)0xE000E414))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02256}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3cba9d7384d0e5b3e7cfc346167124b}{02256}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_R             (*((volatile uint32\_t *)0xE000E418))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02257}\mbox{\hyperlink{tm4c123gh6pm_8h_a99518c2f441b268bdd8a951931e749a9}{02257}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_R             (*((volatile uint32\_t *)0xE000E41C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02258}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f1ca0fd10e309091183f43fd7d58ed1}{02258}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_R             (*((volatile uint32\_t *)0xE000E420))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02259}\mbox{\hyperlink{tm4c123gh6pm_8h_a192eee7be5b14e989c832d78a15ca378}{02259}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_R             (*((volatile uint32\_t *)0xE000E424))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02260}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cb9b63bd02c7d6831fa31381358ec1d}{02260}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_R            (*((volatile uint32\_t *)0xE000E428))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02261}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2d795f3df280089495eadb7d7da588d}{02261}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_R            (*((volatile uint32\_t *)0xE000E42C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02262}\mbox{\hyperlink{tm4c123gh6pm_8h_abb903cfd92c4aa584137fb2f9eca9fcb}{02262}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_R            (*((volatile uint32\_t *)0xE000E430))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02263}\mbox{\hyperlink{tm4c123gh6pm_8h_ad32032dadc804a97dc1f3a0b2a4e090a}{02263}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_R            (*((volatile uint32\_t *)0xE000E434))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02264}\mbox{\hyperlink{tm4c123gh6pm_8h_abaed9eabcab53fbb990e83f2ff3700f2}{02264}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_R            (*((volatile uint32\_t *)0xE000E438))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02265}\mbox{\hyperlink{tm4c123gh6pm_8h_afc8effc430f19eb58c450c9a38c66445}{02265}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_R            (*((volatile uint32\_t *)0xE000E43C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02266}\mbox{\hyperlink{tm4c123gh6pm_8h_a8617599759faf97901cec7d963958bdb}{02266}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_R            (*((volatile uint32\_t *)0xE000E440))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02267}\mbox{\hyperlink{tm4c123gh6pm_8h_aead4db234a48df2c992cd5fc9baf2c00}{02267}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_R            (*((volatile uint32\_t *)0xE000E444))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02268}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0b136a916af82027c2d45922154b49b}{02268}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_R            (*((volatile uint32\_t *)0xE000E448))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02269}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d436a450a2f0970aada1e8c0aef37dd}{02269}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_R            (*((volatile uint32\_t *)0xE000E44C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02270}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ca8ad4ef8ebb7f86effc2fec3899662}{02270}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_R            (*((volatile uint32\_t *)0xE000E450))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02271}\mbox{\hyperlink{tm4c123gh6pm_8h_a6255ea624977787a5faddd0634d47344}{02271}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_R            (*((volatile uint32\_t *)0xE000E454))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02272}\mbox{\hyperlink{tm4c123gh6pm_8h_a56f866437cc63a2216b010bc2131de3f}{02272}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_R            (*((volatile uint32\_t *)0xE000E458))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02273}\mbox{\hyperlink{tm4c123gh6pm_8h_aabd494804129745101e6bb27d646c6a7}{02273}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_R            (*((volatile uint32\_t *)0xE000E45C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02274}\mbox{\hyperlink{tm4c123gh6pm_8h_a764e0d78afd7f9051d0eb2950cec41cd}{02274}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_R            (*((volatile uint32\_t *)0xE000E460))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02275}\mbox{\hyperlink{tm4c123gh6pm_8h_a44ebba9fd78db317445be1991f8027d8}{02275}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_R            (*((volatile uint32\_t *)0xE000E464))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02276}\mbox{\hyperlink{tm4c123gh6pm_8h_adaf1a4e81fb4daada3c33a6a5dcf72bc}{02276}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_R            (*((volatile uint32\_t *)0xE000E468))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02277}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d9d4ea5f229d57759c54f8517045092}{02277}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_R            (*((volatile uint32\_t *)0xE000E46C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02278}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ae82090cb85facf8a7d72e0fc0403b0}{02278}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_R            (*((volatile uint32\_t *)0xE000E470))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02279}\mbox{\hyperlink{tm4c123gh6pm_8h_a11a54ef302801a324047cc2cd68699a8}{02279}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_R            (*((volatile uint32\_t *)0xE000E474))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02280}\mbox{\hyperlink{tm4c123gh6pm_8h_a71d95c288f53958d58da62e89b263290}{02280}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_R            (*((volatile uint32\_t *)0xE000E478))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02281}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ecb5aab45b5800378cd276125e86be9}{02281}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_R            (*((volatile uint32\_t *)0xE000E47C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02282}\mbox{\hyperlink{tm4c123gh6pm_8h_afbd547cc8e1e744482a27da9f32217ec}{02282}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_R            (*((volatile uint32\_t *)0xE000E480))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02283}\mbox{\hyperlink{tm4c123gh6pm_8h_ac502555c3d200da4f8deee25ea5b0d7c}{02283}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_R            (*((volatile uint32\_t *)0xE000E484))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02284}\mbox{\hyperlink{tm4c123gh6pm_8h_a96dc3ee313f5a7c2ca8d92106fae0669}{02284}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_R            (*((volatile uint32\_t *)0xE000E488))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02285}\mbox{\hyperlink{tm4c123gh6pm_8h_aa06ab34b7159486977ac5a0180cd0730}{02285}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_R            (*((volatile uint32\_t *)0xE000ED00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02286}\mbox{\hyperlink{tm4c123gh6pm_8h_a2abbb6599c6c0a35d4c38de4e60dbf86}{02286}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED04))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02287}\mbox{\hyperlink{tm4c123gh6pm_8h_a32315c8fcc675d189d48a2b2f5097606}{02287}} \textcolor{preprocessor}{\#define NVIC\_VTABLE\_R           (*((volatile uint32\_t *)0xE000ED08))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02288}\mbox{\hyperlink{tm4c123gh6pm_8h_a323015b27500fbe8b2c6537e92e03bc7}{02288}} \textcolor{preprocessor}{\#define NVIC\_APINT\_R            (*((volatile uint32\_t *)0xE000ED0C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02289}\mbox{\hyperlink{tm4c123gh6pm_8h_a92d69b1ac59011ad6af11cc5f659be07}{02289}} \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED10))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02290}\mbox{\hyperlink{tm4c123gh6pm_8h_a40c16190c71b807700d9b7c092fe4aba}{02290}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED14))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02291}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf32ad7592a5695ee47b5f66da40cdb0}{02291}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_R         (*((volatile uint32\_t *)0xE000ED18))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02292}\mbox{\hyperlink{tm4c123gh6pm_8h_ad47651752c852aa71770b45f9f74927f}{02292}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI2\_R         (*((volatile uint32\_t *)0xE000ED1C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02293}\mbox{\hyperlink{tm4c123gh6pm_8h_ae124bbab8a26211271fe4116d9d33a63}{02293}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_R         (*((volatile uint32\_t *)0xE000ED20))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02294}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b09bb2869fbbf59d3efc31d1d284a45}{02294}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_R     (*((volatile uint32\_t *)0xE000ED24))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02295}\mbox{\hyperlink{tm4c123gh6pm_8h_afec383a5915fb7027a3e71c1211fe924}{02295}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_R       (*((volatile uint32\_t *)0xE000ED28))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02296}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d205e9765910e214676d9a3846fd0a3}{02296}} \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_R      (*((volatile uint32\_t *)0xE000ED2C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02297}\mbox{\hyperlink{tm4c123gh6pm_8h_a55ea2221c24a95e1bfd30aaff6b6f59a}{02297}} \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_R       (*((volatile uint32\_t *)0xE000ED30))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02298}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ca3c70013431cd29e51996da147c4f7}{02298}} \textcolor{preprocessor}{\#define NVIC\_MM\_ADDR\_R          (*((volatile uint32\_t *)0xE000ED34))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02299}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1298974d3465a118437a4617e3de494}{02299}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_ADDR\_R       (*((volatile uint32\_t *)0xE000ED38))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02300}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a4f1dc3587eac25feca1de886edf811}{02300}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_R             (*((volatile uint32\_t *)0xE000ED88))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02301}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ea67ae834a2a91ec8595041aa36b9d0}{02301}} \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_R         (*((volatile uint32\_t *)0xE000ED90))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02302}\mbox{\hyperlink{tm4c123gh6pm_8h_a1672ded993e802f265bbd273be751a98}{02302}} \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED94))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02303}\mbox{\hyperlink{tm4c123gh6pm_8h_ab16313b1297dea678d11893e79a6a82e}{02303}} \textcolor{preprocessor}{\#define NVIC\_MPU\_NUMBER\_R       (*((volatile uint32\_t *)0xE000ED98))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02304}\mbox{\hyperlink{tm4c123gh6pm_8h_ac11a10801ed8abefd8180dd0a7d04a12}{02304}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_R         (*((volatile uint32\_t *)0xE000ED9C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02305}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a38c9a7382764e138de20dd18c4ee6d}{02305}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_R         (*((volatile uint32\_t *)0xE000EDA0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02306}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c7c8b081cd4f7cec41d18ab02281c8c}{02306}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_R        (*((volatile uint32\_t *)0xE000EDA4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02307}\mbox{\hyperlink{tm4c123gh6pm_8h_a94a984a185fa0eac70967f5d346cb9d9}{02307}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_R        (*((volatile uint32\_t *)0xE000EDA8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02308}\mbox{\hyperlink{tm4c123gh6pm_8h_aec0ffda3b9dc4ec184e55f7e5ac357a0}{02308}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_R        (*((volatile uint32\_t *)0xE000EDAC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02309}\mbox{\hyperlink{tm4c123gh6pm_8h_ae57ef0f634ee66ec997f86a18df1e50d}{02309}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_R        (*((volatile uint32\_t *)0xE000EDB0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02310}\mbox{\hyperlink{tm4c123gh6pm_8h_a520f7b9d031f128adbd3c36a6c3a983c}{02310}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_R        (*((volatile uint32\_t *)0xE000EDB4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02311}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bb4522b3c3ef6b28327a3d193a1806d}{02311}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_R        (*((volatile uint32\_t *)0xE000EDB8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02312}\mbox{\hyperlink{tm4c123gh6pm_8h_acdec05109960efb78c2fc719b78e69ad}{02312}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_R         (*((volatile uint32\_t *)0xE000EDF0))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02313}\mbox{\hyperlink{tm4c123gh6pm_8h_ad68812bb672ef5e5cf4accec80ccab32}{02313}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_R         (*((volatile uint32\_t *)0xE000EDF4))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02314}\mbox{\hyperlink{tm4c123gh6pm_8h_a56bb836adfd737f7d2d4028e3fdc8f1d}{02314}} \textcolor{preprocessor}{\#define NVIC\_DBG\_DATA\_R         (*((volatile uint32\_t *)0xE000EDF8))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02315}\mbox{\hyperlink{tm4c123gh6pm_8h_a7853f9a2c22f2b6ce5d70b14f3d69630}{02315}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_R          (*((volatile uint32\_t *)0xE000EDFC))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02316}\mbox{\hyperlink{tm4c123gh6pm_8h_ab726e13ec19610f5252f69d8596df1ee}{02316}} \textcolor{preprocessor}{\#define NVIC\_SW\_TRIG\_R          (*((volatile uint32\_t *)0xE000EF00))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02317}\mbox{\hyperlink{tm4c123gh6pm_8h_a004f6f27f984a4076b144868cd0cfe68}{02317}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_R             (*((volatile uint32\_t *)0xE000EF34))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02318}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3bb32ef76666cd77c103e320a21b0bc}{02318}} \textcolor{preprocessor}{\#define NVIC\_FPCA\_R             (*((volatile uint32\_t *)0xE000EF38))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02319}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a3d0a8b807b93faea485b1053fd18e2}{02319}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_R            (*((volatile uint32\_t *)0xE000EF3C))}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02320}02320 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02321}02321 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02322}02322 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02323}02323 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_LOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02324}02324 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02325}02325 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02326}\mbox{\hyperlink{tm4c123gh6pm_8h_a36870327cbc00023c449b77376ad9147}{02326}} \textcolor{preprocessor}{\#define WDT\_LOAD\_M              0xFFFFFFFF  }\textcolor{comment}{// Watchdog Load Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02327}\mbox{\hyperlink{tm4c123gh6pm_8h_a494bf9e725101b13c43ee610cb8e0def}{02327}} \textcolor{preprocessor}{\#define WDT\_LOAD\_S              0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02328}02328 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02329}02329 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02330}02330 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02331}02331 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_VALUE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02332}02332 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02333}02333 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02334}\mbox{\hyperlink{tm4c123gh6pm_8h_a655326a44272faf478d0bf7717131714}{02334}} \textcolor{preprocessor}{\#define WDT\_VALUE\_M             0xFFFFFFFF  }\textcolor{comment}{// Watchdog Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02335}\mbox{\hyperlink{tm4c123gh6pm_8h_a62ff83ae1381c3cb5f460a07e8db0007}{02335}} \textcolor{preprocessor}{\#define WDT\_VALUE\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02336}02336 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02337}02337 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02338}02338 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02339}02339 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02340}02340 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02341}02341 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02342}\mbox{\hyperlink{tm4c123gh6pm_8h_ad15bf7ca7e6eec0597926bac420aef68}{02342}} \textcolor{preprocessor}{\#define WDT\_CTL\_WRC             0x80000000  }\textcolor{comment}{// Write Complete}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02343}\mbox{\hyperlink{tm4c123gh6pm_8h_adcf1b77c1b15831ef08c3853a84e3253}{02343}} \textcolor{preprocessor}{\#define WDT\_CTL\_INTTYPE         0x00000004  }\textcolor{comment}{// Watchdog Interrupt Type}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02344}\mbox{\hyperlink{tm4c123gh6pm_8h_a1cc49bca545408c53137df9d043c4759}{02344}} \textcolor{preprocessor}{\#define WDT\_CTL\_RESEN           0x00000002  }\textcolor{comment}{// Watchdog Reset Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02345}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bb804fd0c63e3291042a8ddb629fcf8}{02345}} \textcolor{preprocessor}{\#define WDT\_CTL\_INTEN           0x00000001  }\textcolor{comment}{// Watchdog Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02346}02346 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02347}02347 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02348}02348 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02349}02349 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_ICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02350}02350 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02351}02351 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02352}\mbox{\hyperlink{tm4c123gh6pm_8h_a71ffdbe0c786d30cb92d1d5e5df38588}{02352}} \textcolor{preprocessor}{\#define WDT\_ICR\_M               0xFFFFFFFF  }\textcolor{comment}{// Watchdog Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02353}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d761708c13db41bedfcdcfbb072e48c}{02353}} \textcolor{preprocessor}{\#define WDT\_ICR\_S               0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02354}02354 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02355}02355 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02356}02356 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02357}02357 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02358}02358 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02359}02359 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02360}\mbox{\hyperlink{tm4c123gh6pm_8h_ae770bc6b3f3266e16e08e9b9c3d42b62}{02360}} \textcolor{preprocessor}{\#define WDT\_RIS\_WDTRIS          0x00000001  }\textcolor{comment}{// Watchdog Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02361}02361 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02362}02362 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02363}02363 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02364}02364 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02365}02365 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02366}02366 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02367}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e469a35d0d99cf0c6b627e7d9c85875}{02367}} \textcolor{preprocessor}{\#define WDT\_MIS\_WDTMIS          0x00000001  }\textcolor{comment}{// Watchdog Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02368}02368 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02369}02369 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02370}02370 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02371}02371 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_TEST register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02372}02372 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02373}02373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02374}\mbox{\hyperlink{tm4c123gh6pm_8h_a436ba073644f866b24f6a91dba03075d}{02374}} \textcolor{preprocessor}{\#define WDT\_TEST\_STALL          0x00000100  }\textcolor{comment}{// Watchdog Stall Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02375}02375 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02376}02376 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02377}02377 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02378}02378 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_LOCK register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02379}02379 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02380}02380 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02381}\mbox{\hyperlink{tm4c123gh6pm_8h_a640952890765a773b1c9f635c08b1d65}{02381}} \textcolor{preprocessor}{\#define WDT\_LOCK\_M              0xFFFFFFFF  }\textcolor{comment}{// Watchdog Lock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02382}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e2ae29f9d1e45ee3d57d0f4591bdb31}{02382}} \textcolor{preprocessor}{\#define WDT\_LOCK\_UNLOCKED       0x00000000  }\textcolor{comment}{// Unlocked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02383}\mbox{\hyperlink{tm4c123gh6pm_8h_ab03291135d770b785b5f38ecb708ed07}{02383}} \textcolor{preprocessor}{\#define WDT\_LOCK\_LOCKED         0x00000001  }\textcolor{comment}{// Locked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02384}\mbox{\hyperlink{tm4c123gh6pm_8h_a2370f2172c5ae08efe9b658f39db11f3}{02384}} \textcolor{preprocessor}{\#define WDT\_LOCK\_UNLOCK         0x1ACCE551  }\textcolor{comment}{// Unlocks the watchdog timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02385}02385 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02386}02386 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02387}02387 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02388}02388 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_IM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02389}02389 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02390}02390 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02391}\mbox{\hyperlink{tm4c123gh6pm_8h_ac414474a67d745509b5760a7688b77f4}{02391}} \textcolor{preprocessor}{\#define GPIO\_IM\_GPIO\_M          0x000000FF  }\textcolor{comment}{// GPIO Interrupt Mask Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02392}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e84f82718eece0a49072e98b3b3b8b2}{02392}} \textcolor{preprocessor}{\#define GPIO\_IM\_GPIO\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02393}02393 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02394}02394 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02395}02395 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02396}02396 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02397}02397 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02398}02398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02399}\mbox{\hyperlink{tm4c123gh6pm_8h_aa41f96080d4d8fcdf1ce8d56da9ac630}{02399}} \textcolor{preprocessor}{\#define GPIO\_RIS\_GPIO\_M         0x000000FF  }\textcolor{comment}{// GPIO Interrupt Raw Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02400}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f2ed58c944c3a65f4f25df94e962b57}{02400}} \textcolor{preprocessor}{\#define GPIO\_RIS\_GPIO\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02401}02401 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02402}02402 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02403}02403 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02404}02404 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02405}02405 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02406}02406 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02407}\mbox{\hyperlink{tm4c123gh6pm_8h_aca45e2c4712cced6e59d8480ea779591}{02407}} \textcolor{preprocessor}{\#define GPIO\_MIS\_GPIO\_M         0x000000FF  }\textcolor{comment}{// GPIO Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02408}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ce86ec79be6c0fc85d2b0a088a1913a}{02408}} \textcolor{preprocessor}{\#define GPIO\_MIS\_GPIO\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02409}02409 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02410}02410 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02411}02411 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02412}02412 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_ICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02413}02413 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02414}02414 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02415}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1209846f9e43d432553e5f9466ca36b}{02415}} \textcolor{preprocessor}{\#define GPIO\_ICR\_GPIO\_M         0x000000FF  }\textcolor{comment}{// GPIO Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02416}\mbox{\hyperlink{tm4c123gh6pm_8h_ab209a5b0c8ce5ae94809d81a57ee96f5}{02416}} \textcolor{preprocessor}{\#define GPIO\_ICR\_GPIO\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02417}02417 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02418}02418 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02419}02419 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02420}02420 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_LOCK register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02421}02421 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02422}02422 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02423}\mbox{\hyperlink{tm4c123gh6pm_8h_a2729303fb14917085444ca7ea9950de0}{02423}} \textcolor{preprocessor}{\#define GPIO\_LOCK\_M             0xFFFFFFFF  }\textcolor{comment}{// GPIO Lock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02424}\mbox{\hyperlink{tm4c123gh6pm_8h_af305885d06875b30bb291f1112dae07a}{02424}} \textcolor{preprocessor}{\#define GPIO\_LOCK\_UNLOCKED      0x00000000  }\textcolor{comment}{// The GPIOCR register is unlocked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02425}02425                                             \textcolor{comment}{// and may be modified}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02426}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a8d24da26e9cd83edd54f3e55ecfdfd}{02426}} \textcolor{preprocessor}{\#define GPIO\_LOCK\_LOCKED        0x00000001  }\textcolor{comment}{// The GPIOCR register is locked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02427}02427                                             \textcolor{comment}{// and may not be modified}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02428}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2f3b972378d6e51b86530c38fa62e24}{02428}} \textcolor{preprocessor}{\#define GPIO\_LOCK\_KEY           0x4C4F434B  }\textcolor{comment}{// Unlocks the GPIO\_CR register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02429}02429 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02430}02430 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02431}02431 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02432}02432 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02433}02433 \textcolor{comment}{// port A.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02434}02434 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02435}02435 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02436}\mbox{\hyperlink{tm4c123gh6pm_8h_a9379e76ad3f08d4650fd780a8ef861df}{02436}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA7\_M         0xF0000000  }\textcolor{comment}{// PA7 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02437}\mbox{\hyperlink{tm4c123gh6pm_8h_afc6b99c56fe31ce2e13227d9ea8f840c}{02437}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA7\_I2C1SDA   0x30000000  }\textcolor{comment}{// I2C1SDA on PA7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02438}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf094674a77945d75bae9e8bb5f67666}{02438}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA7\_M1PWM3    0x50000000  }\textcolor{comment}{// M1PWM3 on PA7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02439}\mbox{\hyperlink{tm4c123gh6pm_8h_a75ab03aedaa7687403011fcce1136af8}{02439}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA6\_M         0x0F000000  }\textcolor{comment}{// PA6 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02440}\mbox{\hyperlink{tm4c123gh6pm_8h_adac53429d91ec7c1a722d1bb337748c3}{02440}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA6\_I2C1SCL   0x03000000  }\textcolor{comment}{// I2C1SCL on PA6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02441}\mbox{\hyperlink{tm4c123gh6pm_8h_a630a0ab30dcc6dbca0f06431c42cefff}{02441}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA6\_M1PWM2    0x05000000  }\textcolor{comment}{// M1PWM2 on PA6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02442}\mbox{\hyperlink{tm4c123gh6pm_8h_a481e68c2664d0931975a13d981ef2baa}{02442}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA5\_M         0x00F00000  }\textcolor{comment}{// PA5 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02443}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c5b82f1f6b26f21e3feb799c431be5e}{02443}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA5\_SSI0TX    0x00200000  }\textcolor{comment}{// SSI0TX on PA5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02444}\mbox{\hyperlink{tm4c123gh6pm_8h_a1af7f612c88f883ab3cb557ff6133f44}{02444}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA4\_M         0x000F0000  }\textcolor{comment}{// PA4 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02445}\mbox{\hyperlink{tm4c123gh6pm_8h_aec6ba3b10eb25f0e4b4b6e010e6d52b4}{02445}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA4\_SSI0RX    0x00020000  }\textcolor{comment}{// SSI0RX on PA4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02446}\mbox{\hyperlink{tm4c123gh6pm_8h_a56e5853e04a46c7531beba657be67c3b}{02446}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA3\_M         0x0000F000  }\textcolor{comment}{// PA3 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02447}\mbox{\hyperlink{tm4c123gh6pm_8h_aeee6eeb60fbe4dfaa5d31a06651874a2}{02447}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA3\_SSI0FSS   0x00002000  }\textcolor{comment}{// SSI0FSS on PA3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02448}\mbox{\hyperlink{tm4c123gh6pm_8h_ab55323c3b3d68acdf5dcfc3f7a10b4e0}{02448}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA2\_M         0x00000F00  }\textcolor{comment}{// PA2 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02449}\mbox{\hyperlink{tm4c123gh6pm_8h_a60c511ff73044aad2c48158e124bbd14}{02449}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA2\_SSI0CLK   0x00000200  }\textcolor{comment}{// SSI0CLK on PA2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02450}\mbox{\hyperlink{tm4c123gh6pm_8h_adcad506b1f84e0deb7a6ff620f655b4e}{02450}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA1\_M         0x000000F0  }\textcolor{comment}{// PA1 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02451}\mbox{\hyperlink{tm4c123gh6pm_8h_aec06c160da6aa6e4bc6fc32dbf645e23}{02451}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA1\_U0TX      0x00000010  }\textcolor{comment}{// U0TX on PA1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02452}\mbox{\hyperlink{tm4c123gh6pm_8h_a9bd2c06ee27a16036b781d7554096cfc}{02452}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA1\_CAN1TX    0x00000080  }\textcolor{comment}{// CAN1TX on PA1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02453}\mbox{\hyperlink{tm4c123gh6pm_8h_a78c1d84defa223dcb4380fbb073bf895}{02453}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA0\_M         0x0000000F  }\textcolor{comment}{// PA0 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02454}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a99939034cfddec3af1a332cca820a0}{02454}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA0\_U0RX      0x00000001  }\textcolor{comment}{// U0RX on PA0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02455}\mbox{\hyperlink{tm4c123gh6pm_8h_a54478e34c1c6080c3655ada2cacff745}{02455}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA0\_CAN1RX    0x00000008  }\textcolor{comment}{// CAN1RX on PA0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02456}02456 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02457}02457 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02458}02458 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02459}02459 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02460}02460 \textcolor{comment}{// port B.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02461}02461 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02462}02462 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02463}\mbox{\hyperlink{tm4c123gh6pm_8h_a212b7b89f5dc1d7a72485fbc67ab451e}{02463}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_M         0xF0000000  }\textcolor{comment}{// PB7 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02464}\mbox{\hyperlink{tm4c123gh6pm_8h_aff6b91501ff3e09c3f9aaa5d6f61f47e}{02464}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_SSI2TX    0x20000000  }\textcolor{comment}{// SSI2TX on PB7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02465}\mbox{\hyperlink{tm4c123gh6pm_8h_a74b1065883902ed9f0057b8ba8ee9029}{02465}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_M0PWM1    0x40000000  }\textcolor{comment}{// M0PWM1 on PB7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02466}\mbox{\hyperlink{tm4c123gh6pm_8h_adfd7b80c2c829bec95631cf25a3f6fea}{02466}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_T0CCP1    0x70000000  }\textcolor{comment}{// T0CCP1 on PB7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02467}\mbox{\hyperlink{tm4c123gh6pm_8h_a69b66e2ff4cc033ed980d92e9569627a}{02467}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_M         0x0F000000  }\textcolor{comment}{// PB6 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02468}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9eeae5ea569bc8508c957098fc86e57}{02468}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_SSI2RX    0x02000000  }\textcolor{comment}{// SSI2RX on PB6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02469}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5c8cdce5808f2a8477d99c106d5a832}{02469}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_M0PWM0    0x04000000  }\textcolor{comment}{// M0PWM0 on PB6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02470}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f35c7fd5dcee5f760c817885c07527e}{02470}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_T0CCP0    0x07000000  }\textcolor{comment}{// T0CCP0 on PB6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02471}\mbox{\hyperlink{tm4c123gh6pm_8h_a02d37f1b84047c223bb2d22abf7cb7e1}{02471}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_M         0x00F00000  }\textcolor{comment}{// PB5 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02472}\mbox{\hyperlink{tm4c123gh6pm_8h_a89b217f32a69dbf311fefaf1e9c15a3a}{02472}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_SSI2FSS   0x00200000  }\textcolor{comment}{// SSI2FSS on PB5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02473}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5c581ac8d59b0d43d56dcdb188f21a8}{02473}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_M0PWM3    0x00400000  }\textcolor{comment}{// M0PWM3 on PB5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02474}\mbox{\hyperlink{tm4c123gh6pm_8h_a8cebe5dcb0758ea8d00e912708a8c611}{02474}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_T1CCP1    0x00700000  }\textcolor{comment}{// T1CCP1 on PB5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02475}\mbox{\hyperlink{tm4c123gh6pm_8h_a5643aa8ff576bec6700315d9d67e3744}{02475}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_CAN0TX    0x00800000  }\textcolor{comment}{// CAN0TX on PB5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02476}\mbox{\hyperlink{tm4c123gh6pm_8h_a213c1a2ceaf78849098be04d34672af9}{02476}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_M         0x000F0000  }\textcolor{comment}{// PB4 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02477}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d3932d219d8dc4960a856580324e204}{02477}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_SSI2CLK   0x00020000  }\textcolor{comment}{// SSI2CLK on PB4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02478}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a3dc5df2c441788e20d3869c0030fb1}{02478}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_M0PWM2    0x00040000  }\textcolor{comment}{// M0PWM2 on PB4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02479}\mbox{\hyperlink{tm4c123gh6pm_8h_a761a9a726571c2bbb09a2a5f4142fc29}{02479}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_T1CCP0    0x00070000  }\textcolor{comment}{// T1CCP0 on PB4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02480}\mbox{\hyperlink{tm4c123gh6pm_8h_a28195d49237f88fecb701d5515848d08}{02480}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_CAN0RX    0x00080000  }\textcolor{comment}{// CAN0RX on PB4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02481}\mbox{\hyperlink{tm4c123gh6pm_8h_a878bde6e480775419d28d523aa388b8c}{02481}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB3\_M         0x0000F000  }\textcolor{comment}{// PB3 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02482}\mbox{\hyperlink{tm4c123gh6pm_8h_a262d636c0a189f56ad91b10a40dccd51}{02482}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB3\_I2C0SDA   0x00003000  }\textcolor{comment}{// I2C0SDA on PB3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02483}\mbox{\hyperlink{tm4c123gh6pm_8h_a1524d5bfdc9c9a86542e47e34ca1eba7}{02483}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB3\_T3CCP1    0x00007000  }\textcolor{comment}{// T3CCP1 on PB3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02484}\mbox{\hyperlink{tm4c123gh6pm_8h_a18a3ab7b5c50fba97176a878ae2488cf}{02484}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB2\_M         0x00000F00  }\textcolor{comment}{// PB2 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02485}\mbox{\hyperlink{tm4c123gh6pm_8h_ad79b693ec16f5b8af861bf0f77a8a287}{02485}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB2\_I2C0SCL   0x00000300  }\textcolor{comment}{// I2C0SCL on PB2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02486}\mbox{\hyperlink{tm4c123gh6pm_8h_a8208ba20c3c3bdf104486f6e09badf0b}{02486}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB2\_T3CCP0    0x00000700  }\textcolor{comment}{// T3CCP0 on PB2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02487}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7ad39b0b5e2b5c96c8be34fd0190566}{02487}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_M         0x000000F0  }\textcolor{comment}{// PB1 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02488}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e346b4cedb4755951f229436fa6c19f}{02488}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_USB0VBUS  0x00000000  }\textcolor{comment}{// USB0VBUS on PB1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02489}\mbox{\hyperlink{tm4c123gh6pm_8h_ad82581eb6cff51ed7f9568dfea465175}{02489}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_U1TX      0x00000010  }\textcolor{comment}{// U1TX on PB1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02490}\mbox{\hyperlink{tm4c123gh6pm_8h_ab555c1ae41dc4a6ce6e88db6f0ef3dfe}{02490}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_T2CCP1    0x00000070  }\textcolor{comment}{// T2CCP1 on PB1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02491}\mbox{\hyperlink{tm4c123gh6pm_8h_a0426e5d3060f98a8b095fff7d5d95410}{02491}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_M         0x0000000F  }\textcolor{comment}{// PB0 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02492}\mbox{\hyperlink{tm4c123gh6pm_8h_af1cb762632b4f4e55927dcc0aa83e647}{02492}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_USB0ID    0x00000000  }\textcolor{comment}{// USB0ID on PB0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02493}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a31832c451bbfe1f78a8e37aa258c74}{02493}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_U1RX      0x00000001  }\textcolor{comment}{// U1RX on PB0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02494}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b4fe84fc322282e009f9869fec634e8}{02494}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_T2CCP0    0x00000007  }\textcolor{comment}{// T2CCP0 on PB0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02495}02495 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02496}02496 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02497}02497 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02498}02498 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02499}02499 \textcolor{comment}{// port C.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02500}02500 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02501}02501 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02502}\mbox{\hyperlink{tm4c123gh6pm_8h_a8670d7a6fa49ec7ca328ecd22cd85880}{02502}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_M         0xF0000000  }\textcolor{comment}{// PC7 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02503}\mbox{\hyperlink{tm4c123gh6pm_8h_a5344e9f080b52ca03c7790e53534a4be}{02503}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_U3TX      0x10000000  }\textcolor{comment}{// U3TX on PC7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02504}\mbox{\hyperlink{tm4c123gh6pm_8h_aaeea1c92645d39037695aa611d8c7500}{02504}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_WT1CCP1   0x70000000  }\textcolor{comment}{// WT1CCP1 on PC7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02505}\mbox{\hyperlink{tm4c123gh6pm_8h_a7746c702a47f0fff6a0d828f2a3211c0}{02505}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_USB0PFLT  0x80000000  }\textcolor{comment}{// USB0PFLT on PC7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02506}\mbox{\hyperlink{tm4c123gh6pm_8h_ad065adb789f5953689fb4826c3b68955}{02506}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_M         0x0F000000  }\textcolor{comment}{// PC6 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02507}\mbox{\hyperlink{tm4c123gh6pm_8h_a26c0c16b9c8663206a2137a8ab1909e1}{02507}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_U3RX      0x01000000  }\textcolor{comment}{// U3RX on PC6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02508}\mbox{\hyperlink{tm4c123gh6pm_8h_aa999187b2511a4cdc0a291dfeccb126c}{02508}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_PHB1      0x06000000  }\textcolor{comment}{// PHB1 on PC6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02509}\mbox{\hyperlink{tm4c123gh6pm_8h_ade9c231865dde2b5c53c702ba542d03c}{02509}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_WT1CCP0   0x07000000  }\textcolor{comment}{// WT1CCP0 on PC6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02510}\mbox{\hyperlink{tm4c123gh6pm_8h_ad97fd3902c316953aaa97399ab4fc92d}{02510}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_USB0EPEN  0x08000000  }\textcolor{comment}{// USB0EPEN on PC6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02511}\mbox{\hyperlink{tm4c123gh6pm_8h_aa320d33b5e5ff050892528d618843607}{02511}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_M         0x00F00000  }\textcolor{comment}{// PC5 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02512}\mbox{\hyperlink{tm4c123gh6pm_8h_aee05a144cff7fa7745eb8b3e59ff0757}{02512}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_U4TX      0x00100000  }\textcolor{comment}{// U4TX on PC5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02513}\mbox{\hyperlink{tm4c123gh6pm_8h_a64d410deafa01037ed4b9606d08dae8d}{02513}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_U1TX      0x00200000  }\textcolor{comment}{// U1TX on PC5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02514}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9f28040d35e62f82b123b7faf3d7873}{02514}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_M0PWM7    0x00400000  }\textcolor{comment}{// M0PWM7 on PC5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02515}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5150dfbe420fc5a79dbc14b080ff875}{02515}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_PHA1      0x00600000  }\textcolor{comment}{// PHA1 on PC5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02516}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1596a3209c34417b174172cf83ff563}{02516}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_WT0CCP1   0x00700000  }\textcolor{comment}{// WT0CCP1 on PC5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02517}\mbox{\hyperlink{tm4c123gh6pm_8h_aee42907aa8ba5e7322e93d1bd6dc38fa}{02517}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_U1CTS     0x00800000  }\textcolor{comment}{// U1CTS on PC5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02518}\mbox{\hyperlink{tm4c123gh6pm_8h_a26208e1494c2f0013d116b78ee027395}{02518}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_M         0x000F0000  }\textcolor{comment}{// PC4 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02519}\mbox{\hyperlink{tm4c123gh6pm_8h_ab81cd595838cfe32ccb6ac2543794c22}{02519}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_U4RX      0x00010000  }\textcolor{comment}{// U4RX on PC4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02520}\mbox{\hyperlink{tm4c123gh6pm_8h_adb39b895be5a67d2059c34431590d65e}{02520}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_U1RX      0x00020000  }\textcolor{comment}{// U1RX on PC4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02521}\mbox{\hyperlink{tm4c123gh6pm_8h_a84fdc0d0e23a39bb7f3070948c29b55c}{02521}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_M0PWM6    0x00040000  }\textcolor{comment}{// M0PWM6 on PC4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02522}\mbox{\hyperlink{tm4c123gh6pm_8h_a8871f3aba4fd6f49023aa081c63be077}{02522}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_IDX1      0x00060000  }\textcolor{comment}{// IDX1 on PC4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02523}\mbox{\hyperlink{tm4c123gh6pm_8h_ae67241846dacb4f9c2daaafc25d5c54f}{02523}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_WT0CCP0   0x00070000  }\textcolor{comment}{// WT0CCP0 on PC4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02524}\mbox{\hyperlink{tm4c123gh6pm_8h_aa13a3f57df3e853eecf06f189d34d297}{02524}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_U1RTS     0x00080000  }\textcolor{comment}{// U1RTS on PC4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02525}\mbox{\hyperlink{tm4c123gh6pm_8h_a3872444f3bae93229e0e056afbf75057}{02525}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC3\_M         0x0000F000  }\textcolor{comment}{// PC3 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02526}\mbox{\hyperlink{tm4c123gh6pm_8h_a875722e42b72d4338742c857b874cca4}{02526}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC3\_TDO       0x00001000  }\textcolor{comment}{// TDO on PC3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02527}\mbox{\hyperlink{tm4c123gh6pm_8h_a3781afb67517a0b99d8b2b71cd9d8aba}{02527}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC3\_T5CCP1    0x00007000  }\textcolor{comment}{// T5CCP1 on PC3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02528}\mbox{\hyperlink{tm4c123gh6pm_8h_a411709f0ebf65b3d4d14793b92485c94}{02528}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC2\_M         0x00000F00  }\textcolor{comment}{// PC2 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02529}\mbox{\hyperlink{tm4c123gh6pm_8h_a1003e874b5456f783be9418b0443bed4}{02529}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC2\_TDI       0x00000100  }\textcolor{comment}{// TDI on PC2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02530}\mbox{\hyperlink{tm4c123gh6pm_8h_a3271b053c2d0256c0c76f5d011908231}{02530}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC2\_T5CCP0    0x00000700  }\textcolor{comment}{// T5CCP0 on PC2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02531}\mbox{\hyperlink{tm4c123gh6pm_8h_a67bf74bfb0577d999848f7a4fc9f860b}{02531}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC1\_M         0x000000F0  }\textcolor{comment}{// PC1 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02532}\mbox{\hyperlink{tm4c123gh6pm_8h_a4286af36b08b3fa8aebea7ca2751da86}{02532}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC1\_TMS       0x00000010  }\textcolor{comment}{// TMS on PC1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02533}\mbox{\hyperlink{tm4c123gh6pm_8h_a92f6405bb1e346f64bf5e516a8042ddb}{02533}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC1\_T4CCP1    0x00000070  }\textcolor{comment}{// T4CCP1 on PC1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02534}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e3fa9c7785c9e63aff6c3f11ab9b7b2}{02534}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC0\_M         0x0000000F  }\textcolor{comment}{// PC0 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02535}\mbox{\hyperlink{tm4c123gh6pm_8h_a6aea517557436c59985f4ba36c204803}{02535}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC0\_TCK       0x00000001  }\textcolor{comment}{// TCK on PC0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02536}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9e44e6b432bb87eb7c7b74bfefcbe5e}{02536}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC0\_T4CCP0    0x00000007  }\textcolor{comment}{// T4CCP0 on PC0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02537}02537 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02538}02538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02539}02539 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02540}02540 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02541}02541 \textcolor{comment}{// port D.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02542}02542 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02543}02543 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02544}\mbox{\hyperlink{tm4c123gh6pm_8h_a69191dd32d1b7bea2cd5a679c79cf4f1}{02544}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_M         0xF0000000  }\textcolor{comment}{// PD7 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02545}\mbox{\hyperlink{tm4c123gh6pm_8h_aeecc49bcb154500a52f7988a47ed2541}{02545}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_U2TX      0x10000000  }\textcolor{comment}{// U2TX on PD7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02546}\mbox{\hyperlink{tm4c123gh6pm_8h_a66bf30812d4818ad18369a4e8432b751}{02546}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_PHB0      0x60000000  }\textcolor{comment}{// PHB0 on PD7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02547}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d76a0b809f0658f1d27ffb849370ee7}{02547}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_WT5CCP1   0x70000000  }\textcolor{comment}{// WT5CCP1 on PD7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02548}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fa9995a5c47b4f137990870504057ec}{02548}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_NMI       0x80000000  }\textcolor{comment}{// NMI on PD7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02549}\mbox{\hyperlink{tm4c123gh6pm_8h_a845f31e6fe57a823f01328a3da6c1341}{02549}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_M         0x0F000000  }\textcolor{comment}{// PD6 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02550}\mbox{\hyperlink{tm4c123gh6pm_8h_a29cde613fc6036d1b9d6f24901a58bd2}{02550}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_U2RX      0x01000000  }\textcolor{comment}{// U2RX on PD6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02551}\mbox{\hyperlink{tm4c123gh6pm_8h_a88f626f75309d1656ad2b242a436def4}{02551}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_M0FAULT0  0x04000000  }\textcolor{comment}{// M0FAULT0 on PD6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02552}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ea54030cded1b10af4a740a70dedc7e}{02552}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_PHA0      0x06000000  }\textcolor{comment}{// PHA0 on PD6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02553}\mbox{\hyperlink{tm4c123gh6pm_8h_afbe3eb22d7d64b7aef271ff42e42151f}{02553}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_WT5CCP0   0x07000000  }\textcolor{comment}{// WT5CCP0 on PD6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02554}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b226ee7d79bf7fbf06f0dbbba56be2e}{02554}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_M         0x00F00000  }\textcolor{comment}{// PD5 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02555}\mbox{\hyperlink{tm4c123gh6pm_8h_a102079a0673c43127d125d7e9507e9e4}{02555}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_USB0DP    0x00000000  }\textcolor{comment}{// USB0DP on PD5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02556}\mbox{\hyperlink{tm4c123gh6pm_8h_a12011a333a88bda2db4c0f117e5d5c02}{02556}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_U6TX      0x00100000  }\textcolor{comment}{// U6TX on PD5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02557}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e33f02224334bd2d256bded7fa2c81b}{02557}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_WT4CCP1   0x00700000  }\textcolor{comment}{// WT4CCP1 on PD5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02558}\mbox{\hyperlink{tm4c123gh6pm_8h_a34526425de77b08101c0ea1e882d943e}{02558}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_M         0x000F0000  }\textcolor{comment}{// PD4 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02559}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ae5a177f69d30612126f6f69792bb07}{02559}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_USB0DM    0x00000000  }\textcolor{comment}{// USB0DM on PD4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02560}\mbox{\hyperlink{tm4c123gh6pm_8h_a662f3e483eb0970b4d014ec23aac7308}{02560}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_U6RX      0x00010000  }\textcolor{comment}{// U6RX on PD4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02561}\mbox{\hyperlink{tm4c123gh6pm_8h_a24d6494aa03f2f205c305ccb9e0b3eb5}{02561}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_WT4CCP0   0x00070000  }\textcolor{comment}{// WT4CCP0 on PD4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02562}\mbox{\hyperlink{tm4c123gh6pm_8h_a62ef004f28326c2be2452e6ae8f7e8fd}{02562}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_M         0x0000F000  }\textcolor{comment}{// PD3 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02563}\mbox{\hyperlink{tm4c123gh6pm_8h_a833273b8264d5b6dd4230380acbe2271}{02563}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_AIN4      0x00000000  }\textcolor{comment}{// AIN4 on PD3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02564}\mbox{\hyperlink{tm4c123gh6pm_8h_a11995bac7b0de156b2b555b621e3bde5}{02564}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_SSI3TX    0x00001000  }\textcolor{comment}{// SSI3TX on PD3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02565}\mbox{\hyperlink{tm4c123gh6pm_8h_a58241f9238a1ac3e022b505325685c1d}{02565}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_SSI1TX    0x00002000  }\textcolor{comment}{// SSI1TX on PD3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02566}\mbox{\hyperlink{tm4c123gh6pm_8h_aaec6bbe0e5ddec1ef37e0fc09fd95285}{02566}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_IDX0      0x00006000  }\textcolor{comment}{// IDX0 on PD3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02567}\mbox{\hyperlink{tm4c123gh6pm_8h_a96d58a951bed0b868fcd5a6d9c7a4a95}{02567}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_WT3CCP1   0x00007000  }\textcolor{comment}{// WT3CCP1 on PD3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02568}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6ffb51cef9790033e53c41c2455656a}{02568}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_USB0PFLT  0x00008000  }\textcolor{comment}{// USB0PFLT on PD3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02569}\mbox{\hyperlink{tm4c123gh6pm_8h_a667f8db7d679f4eab6ba83cac67787ef}{02569}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_M         0x00000F00  }\textcolor{comment}{// PD2 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02570}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ddeece607b51f2f53d585b5a1a2b8ad}{02570}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_AIN5      0x00000000  }\textcolor{comment}{// AIN5 on PD2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02571}\mbox{\hyperlink{tm4c123gh6pm_8h_ad64ebc458c60ed2beb614e5074605013}{02571}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_SSI3RX    0x00000100  }\textcolor{comment}{// SSI3RX on PD2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02572}\mbox{\hyperlink{tm4c123gh6pm_8h_a982b84be7a1d6d39b6e0b47e58836c4a}{02572}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_SSI1RX    0x00000200  }\textcolor{comment}{// SSI1RX on PD2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02573}\mbox{\hyperlink{tm4c123gh6pm_8h_aca96afbf3044006d35726f5d4654bd30}{02573}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_M0FAULT0  0x00000400  }\textcolor{comment}{// M0FAULT0 on PD2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02574}\mbox{\hyperlink{tm4c123gh6pm_8h_ad840b82bb5ba4fa80c95c0832c3340d2}{02574}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_WT3CCP0   0x00000700  }\textcolor{comment}{// WT3CCP0 on PD2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02575}\mbox{\hyperlink{tm4c123gh6pm_8h_a2892fc1203a595d3b745563b08b3b0fe}{02575}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_USB0EPEN  0x00000800  }\textcolor{comment}{// USB0EPEN on PD2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02576}\mbox{\hyperlink{tm4c123gh6pm_8h_a855bad610f11b8a6968866ba0cbd9c24}{02576}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_M         0x000000F0  }\textcolor{comment}{// PD1 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02577}\mbox{\hyperlink{tm4c123gh6pm_8h_af8dc45d99e21fa335b2b2dd397bc9608}{02577}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_AIN6      0x00000000  }\textcolor{comment}{// AIN6 on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02578}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a23b3a21ff0f7226c0c1e77acf631e3}{02578}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_SSI3FSS   0x00000010  }\textcolor{comment}{// SSI3FSS on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02579}\mbox{\hyperlink{tm4c123gh6pm_8h_a535d9f910110e01372a31f3016f1d0a6}{02579}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_SSI1FSS   0x00000020  }\textcolor{comment}{// SSI1FSS on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02580}\mbox{\hyperlink{tm4c123gh6pm_8h_a852dd8e201491d949c5b1c97a7dc902b}{02580}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_I2C3SDA   0x00000030  }\textcolor{comment}{// I2C3SDA on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02581}\mbox{\hyperlink{tm4c123gh6pm_8h_a0363ebcb224125b8b545e05b9dca0c1f}{02581}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_M0PWM7    0x00000040  }\textcolor{comment}{// M0PWM7 on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02582}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d0f8d288ff0e7fa6dc324ad692b905f}{02582}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_M1PWM1    0x00000050  }\textcolor{comment}{// M1PWM1 on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02583}\mbox{\hyperlink{tm4c123gh6pm_8h_aff7606b1640b44345107da737b54eb1b}{02583}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_WT2CCP1   0x00000070  }\textcolor{comment}{// WT2CCP1 on PD1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02584}\mbox{\hyperlink{tm4c123gh6pm_8h_ade6c34be537426043cc773043fa3d149}{02584}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_M         0x0000000F  }\textcolor{comment}{// PD0 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02585}\mbox{\hyperlink{tm4c123gh6pm_8h_a4219cda191df3bd815d14b63e2c0a944}{02585}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_AIN7      0x00000000  }\textcolor{comment}{// AIN7 on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02586}\mbox{\hyperlink{tm4c123gh6pm_8h_a418bf80c25c9fc9f2ba28a6074e87e8d}{02586}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_SSI3CLK   0x00000001  }\textcolor{comment}{// SSI3CLK on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02587}\mbox{\hyperlink{tm4c123gh6pm_8h_a9813c49b6a8d36c69d2ae184b4346db9}{02587}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_SSI1CLK   0x00000002  }\textcolor{comment}{// SSI1CLK on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02588}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e34f677c0285f30a18057b0b95584ab}{02588}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_I2C3SCL   0x00000003  }\textcolor{comment}{// I2C3SCL on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02589}\mbox{\hyperlink{tm4c123gh6pm_8h_a94e3a8b1920983e4d2cea6d85760c792}{02589}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_M0PWM6    0x00000004  }\textcolor{comment}{// M0PWM6 on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02590}\mbox{\hyperlink{tm4c123gh6pm_8h_a084dcb2f9a3afffec8b384fb092aa0e3}{02590}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_M1PWM0    0x00000005  }\textcolor{comment}{// M1PWM0 on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02591}\mbox{\hyperlink{tm4c123gh6pm_8h_afc4d520c52d1c350b58409dfe1dd7e36}{02591}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_WT2CCP0   0x00000007  }\textcolor{comment}{// WT2CCP0 on PD0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02592}02592 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02593}02593 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02594}02594 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02595}02595 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02596}02596 \textcolor{comment}{// port E.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02597}02597 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02598}02598 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02599}\mbox{\hyperlink{tm4c123gh6pm_8h_a081279365ca32350111bc791ac201b5a}{02599}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_M         0x00F00000  }\textcolor{comment}{// PE5 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02600}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fdd0e4c7e90c74cf65e827f5e128bb8}{02600}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_AIN8      0x00000000  }\textcolor{comment}{// AIN8 on PE5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02601}\mbox{\hyperlink{tm4c123gh6pm_8h_a1dd9ad626b0bc5065b0b8478c8edd2b6}{02601}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_U5TX      0x00100000  }\textcolor{comment}{// U5TX on PE5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02602}\mbox{\hyperlink{tm4c123gh6pm_8h_aab01226965b25306fc07a5196d033488}{02602}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_I2C2SDA   0x00300000  }\textcolor{comment}{// I2C2SDA on PE5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02603}\mbox{\hyperlink{tm4c123gh6pm_8h_a179097bfbaed31325172e27f92be1497}{02603}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_M0PWM5    0x00400000  }\textcolor{comment}{// M0PWM5 on PE5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02604}\mbox{\hyperlink{tm4c123gh6pm_8h_ab38c44ed7f71ea6286bebb0a491b8561}{02604}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_M1PWM3    0x00500000  }\textcolor{comment}{// M1PWM3 on PE5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02605}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9cf99d9b2e73fbdc45953e935706c58}{02605}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_CAN0TX    0x00800000  }\textcolor{comment}{// CAN0TX on PE5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02606}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf034ad8eb5082aa558b1dc9c878c3b8}{02606}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_M         0x000F0000  }\textcolor{comment}{// PE4 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02607}\mbox{\hyperlink{tm4c123gh6pm_8h_a5833fad6f994adc68d47a54957403bb9}{02607}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_AIN9      0x00000000  }\textcolor{comment}{// AIN9 on PE4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02608}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d9e4ddd46e1ab3361606b76ab920a18}{02608}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_U5RX      0x00010000  }\textcolor{comment}{// U5RX on PE4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02609}\mbox{\hyperlink{tm4c123gh6pm_8h_a214a9abf71f920ad77db01ce4f123777}{02609}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_I2C2SCL   0x00030000  }\textcolor{comment}{// I2C2SCL on PE4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02610}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4ddd12d9a2acc7a0226e4579101a8a4}{02610}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_M0PWM4    0x00040000  }\textcolor{comment}{// M0PWM4 on PE4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02611}\mbox{\hyperlink{tm4c123gh6pm_8h_a0215081faf23a12ade8d2af4b68497e8}{02611}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_M1PWM2    0x00050000  }\textcolor{comment}{// M1PWM2 on PE4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02612}\mbox{\hyperlink{tm4c123gh6pm_8h_aa25a706ce88410876d86969fecd3f93d}{02612}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_CAN0RX    0x00080000  }\textcolor{comment}{// CAN0RX on PE4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02613}\mbox{\hyperlink{tm4c123gh6pm_8h_a23b5aa22c6e5349ea91a1dcc7717e617}{02613}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE3\_M         0x0000F000  }\textcolor{comment}{// PE3 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02614}\mbox{\hyperlink{tm4c123gh6pm_8h_ab341985fa74cd48ec28e65adcfcbd0e6}{02614}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE3\_AIN0      0x00000000  }\textcolor{comment}{// AIN0 on PE3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02615}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ceb906b393ff2e7d44d173d222a8afe}{02615}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE2\_M         0x00000F00  }\textcolor{comment}{// PE2 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02616}\mbox{\hyperlink{tm4c123gh6pm_8h_a67e0468bf48dd35df4061704012e3c95}{02616}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE2\_AIN1      0x00000000  }\textcolor{comment}{// AIN1 on PE2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02617}\mbox{\hyperlink{tm4c123gh6pm_8h_af84fe1c5dad25a850dec9c6813a90070}{02617}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE1\_M         0x000000F0  }\textcolor{comment}{// PE1 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02618}\mbox{\hyperlink{tm4c123gh6pm_8h_a89958fb1ba068ec0fc485f4b94e6b046}{02618}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE1\_AIN2      0x00000000  }\textcolor{comment}{// AIN2 on PE1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02619}\mbox{\hyperlink{tm4c123gh6pm_8h_ac08f65a6d6ee1937bd03f45b5e16870c}{02619}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE1\_U7TX      0x00000010  }\textcolor{comment}{// U7TX on PE1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02620}\mbox{\hyperlink{tm4c123gh6pm_8h_a87471b1447d54cf0a725d1f21b085807}{02620}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE0\_M         0x0000000F  }\textcolor{comment}{// PE0 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02621}\mbox{\hyperlink{tm4c123gh6pm_8h_aed7846e23b7ce4878a4af4f3d071ccae}{02621}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE0\_AIN3      0x00000000  }\textcolor{comment}{// AIN3 on PE0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02622}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c79c9781ae7964c7ac99d20208b54e0}{02622}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE0\_U7RX      0x00000001  }\textcolor{comment}{// U7RX on PE0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02623}02623 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02624}02624 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02625}02625 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02626}02626 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02627}02627 \textcolor{comment}{// port F.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02628}02628 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02629}02629 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02630}\mbox{\hyperlink{tm4c123gh6pm_8h_a9eb4e7eb9e294006b3562c79fed55756}{02630}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_M         0x000F0000  }\textcolor{comment}{// PF4 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02631}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ea201ab3835111056c4b1bab55086b5}{02631}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_M1FAULT0  0x00050000  }\textcolor{comment}{// M1FAULT0 on PF4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02632}\mbox{\hyperlink{tm4c123gh6pm_8h_a7eed875c515e829b69044423df16f478}{02632}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_IDX0      0x00060000  }\textcolor{comment}{// IDX0 on PF4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02633}\mbox{\hyperlink{tm4c123gh6pm_8h_a919a91d8af3119b39fa93f67e9906b90}{02633}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_T2CCP0    0x00070000  }\textcolor{comment}{// T2CCP0 on PF4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02634}\mbox{\hyperlink{tm4c123gh6pm_8h_afc636db18332c8bef409ecf7f64c219d}{02634}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_USB0EPEN  0x00080000  }\textcolor{comment}{// USB0EPEN on PF4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02635}\mbox{\hyperlink{tm4c123gh6pm_8h_a819e52600da17f52220615724f3364d8}{02635}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_M         0x0000F000  }\textcolor{comment}{// PF3 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02636}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e8c2e7e26d2224eeaf432125b5fb804}{02636}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_SSI1FSS   0x00002000  }\textcolor{comment}{// SSI1FSS on PF3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02637}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c1250589c53463e8cbfbfb71f177c64}{02637}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_CAN0TX    0x00003000  }\textcolor{comment}{// CAN0TX on PF3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02638}\mbox{\hyperlink{tm4c123gh6pm_8h_a79c9f8975bad3c8691c8e2bfc0c5cdac}{02638}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_M1PWM7    0x00005000  }\textcolor{comment}{// M1PWM7 on PF3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02639}\mbox{\hyperlink{tm4c123gh6pm_8h_adbbb77e82f006ab5cb5a2d2189347158}{02639}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_T1CCP1    0x00007000  }\textcolor{comment}{// T1CCP1 on PF3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02640}\mbox{\hyperlink{tm4c123gh6pm_8h_ae12c315c1c697c04ef9f3524a2960091}{02640}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_TRCLK     0x0000E000  }\textcolor{comment}{// TRCLK on PF3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02641}\mbox{\hyperlink{tm4c123gh6pm_8h_ae23eaf94888d7ad24932c3802b7025cf}{02641}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_M         0x00000F00  }\textcolor{comment}{// PF2 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02642}\mbox{\hyperlink{tm4c123gh6pm_8h_afcb83b1ba058a1a73638eabba39ef334}{02642}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_SSI1CLK   0x00000200  }\textcolor{comment}{// SSI1CLK on PF2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02643}\mbox{\hyperlink{tm4c123gh6pm_8h_a5476753cef19a587fcdbe8e5d07a3853}{02643}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_M0FAULT0  0x00000400  }\textcolor{comment}{// M0FAULT0 on PF2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02644}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d1047221b7c3adb986d6ca7aa8a7b5b}{02644}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_M1PWM6    0x00000500  }\textcolor{comment}{// M1PWM6 on PF2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02645}\mbox{\hyperlink{tm4c123gh6pm_8h_a8dd05ca9813b3afeac7e34f84c0fec2e}{02645}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_T1CCP0    0x00000700  }\textcolor{comment}{// T1CCP0 on PF2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02646}\mbox{\hyperlink{tm4c123gh6pm_8h_a94cfd6e958c4f48d77153664815a3b04}{02646}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_TRD0      0x00000E00  }\textcolor{comment}{// TRD0 on PF2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02647}\mbox{\hyperlink{tm4c123gh6pm_8h_affe138e99d86ef06f1a3fc6b10796128}{02647}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_M         0x000000F0  }\textcolor{comment}{// PF1 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02648}\mbox{\hyperlink{tm4c123gh6pm_8h_a38011e8ccfd594abda855878b5c6ca96}{02648}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_U1CTS     0x00000010  }\textcolor{comment}{// U1CTS on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02649}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ee70a8512745a6c6826425fbfe53755}{02649}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_SSI1TX    0x00000020  }\textcolor{comment}{// SSI1TX on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02650}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d7984336a6954eb100cd4de3119064d}{02650}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_M1PWM5    0x00000050  }\textcolor{comment}{// M1PWM5 on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02651}\mbox{\hyperlink{tm4c123gh6pm_8h_a575ea4c27dd88f3c506fcd7c0a979b7b}{02651}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_PHB0      0x00000060  }\textcolor{comment}{// PHB0 on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02652}\mbox{\hyperlink{tm4c123gh6pm_8h_a367d9a09358de869762a5b648e450996}{02652}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_T0CCP1    0x00000070  }\textcolor{comment}{// T0CCP1 on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02653}\mbox{\hyperlink{tm4c123gh6pm_8h_ab58546931bcd8f913e85b8d9278e7830}{02653}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_C1O       0x00000090  }\textcolor{comment}{// C1O on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02654}\mbox{\hyperlink{tm4c123gh6pm_8h_a4bf321b6d0b4a0d10ede5a5cf5f91340}{02654}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_TRD1      0x000000E0  }\textcolor{comment}{// TRD1 on PF1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02655}\mbox{\hyperlink{tm4c123gh6pm_8h_a9627e24e10ff88de254cbfa24c77310d}{02655}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_M         0x0000000F  }\textcolor{comment}{// PF0 Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02656}\mbox{\hyperlink{tm4c123gh6pm_8h_adc65ee5d07fd062d6c61d90db79f8ff6}{02656}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_U1RTS     0x00000001  }\textcolor{comment}{// U1RTS on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02657}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2f5cac75eb4d2b29c073a1ba163fa70}{02657}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_SSI1RX    0x00000002  }\textcolor{comment}{// SSI1RX on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02658}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3cbe6bd479d0bb3b42f4c908e5aa20d}{02658}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_CAN0RX    0x00000003  }\textcolor{comment}{// CAN0RX on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02659}\mbox{\hyperlink{tm4c123gh6pm_8h_a412aeed2bf6d9b1fe7983db9aaa2ac7c}{02659}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_M1PWM4    0x00000005  }\textcolor{comment}{// M1PWM4 on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02660}\mbox{\hyperlink{tm4c123gh6pm_8h_a427e8afeddb89badd7379d7775cdf63b}{02660}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_PHA0      0x00000006  }\textcolor{comment}{// PHA0 on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02661}\mbox{\hyperlink{tm4c123gh6pm_8h_aa68050dc1a278049e6d00bf097ea830e}{02661}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_T0CCP0    0x00000007  }\textcolor{comment}{// T0CCP0 on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02662}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c2f6e4efdff01ee2df091bc71eb6f9f}{02662}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_NMI       0x00000008  }\textcolor{comment}{// NMI on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02663}\mbox{\hyperlink{tm4c123gh6pm_8h_a22ffc9d60f49fc2d439c8035e2e33eb1}{02663}} \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_C0O       0x00000009  }\textcolor{comment}{// C0O on PF0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02664}02664 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02665}02665 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02666}02666 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02667}02667 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CR0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02668}02668 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02669}02669 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02670}\mbox{\hyperlink{tm4c123gh6pm_8h_afc33c4b7b043f13d035f7d3d89f9a13d}{02670}} \textcolor{preprocessor}{\#define SSI\_CR0\_SCR\_M           0x0000FF00  }\textcolor{comment}{// SSI Serial Clock Rate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02671}\mbox{\hyperlink{tm4c123gh6pm_8h_ad448b8bdd1611b78b945036b2c85c362}{02671}} \textcolor{preprocessor}{\#define SSI\_CR0\_SPH             0x00000080  }\textcolor{comment}{// SSI Serial Clock Phase}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02672}\mbox{\hyperlink{tm4c123gh6pm_8h_af7cdb2c4a4068dd6fb50b6bae0aa2f6d}{02672}} \textcolor{preprocessor}{\#define SSI\_CR0\_SPO             0x00000040  }\textcolor{comment}{// SSI Serial Clock Polarity}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02673}\mbox{\hyperlink{tm4c123gh6pm_8h_af6e4bbc661f3cc7a137f24d58a7cc5ca}{02673}} \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_M           0x00000030  }\textcolor{comment}{// SSI Frame Format Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02674}\mbox{\hyperlink{tm4c123gh6pm_8h_ad61aa990a415319ec805d9c4f9585c3a}{02674}} \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_MOTO        0x00000000  }\textcolor{comment}{// Freescale SPI Frame Format}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02675}\mbox{\hyperlink{tm4c123gh6pm_8h_a091d7d03efbe28af12064e586701a700}{02675}} \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_TI          0x00000010  }\textcolor{comment}{// Synchronous Serial Frame Format}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02676}\mbox{\hyperlink{tm4c123gh6pm_8h_a052be4efc05ce89a2c2837f50c3529f2}{02676}} \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_NMW         0x00000020  }\textcolor{comment}{// MICROWIRE Frame Format}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02677}\mbox{\hyperlink{tm4c123gh6pm_8h_ad68778d4ef8eef95119c7977a9fec1f6}{02677}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_M           0x0000000F  }\textcolor{comment}{// SSI Data Size Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02678}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ce8e80906f1116426e8dedd13160c96}{02678}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_4           0x00000003  }\textcolor{comment}{// 4-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02679}\mbox{\hyperlink{tm4c123gh6pm_8h_a0769dbe842e03d4ec3adc326c8593d8b}{02679}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_5           0x00000004  }\textcolor{comment}{// 5-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02680}\mbox{\hyperlink{tm4c123gh6pm_8h_abe085d02bd760bfeec712d7cd1cc546e}{02680}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_6           0x00000005  }\textcolor{comment}{// 6-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02681}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3de269898287c5d1e549857ac9f56d2}{02681}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_7           0x00000006  }\textcolor{comment}{// 7-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02682}\mbox{\hyperlink{tm4c123gh6pm_8h_aca6d8eec01dc35cfc20f89075b0de30b}{02682}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_8           0x00000007  }\textcolor{comment}{// 8-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02683}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5ab3648a5a3fe3518cbae1a7e25d439}{02683}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_9           0x00000008  }\textcolor{comment}{// 9-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02684}\mbox{\hyperlink{tm4c123gh6pm_8h_a4dbebab23a0608236477c19d21af13db}{02684}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_10          0x00000009  }\textcolor{comment}{// 10-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02685}\mbox{\hyperlink{tm4c123gh6pm_8h_aa88bf75f82912b131722b5493ab74823}{02685}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_11          0x0000000A  }\textcolor{comment}{// 11-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02686}\mbox{\hyperlink{tm4c123gh6pm_8h_a79bdef755ffd7300a8f3b3c1954ba4ff}{02686}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_12          0x0000000B  }\textcolor{comment}{// 12-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02687}\mbox{\hyperlink{tm4c123gh6pm_8h_afe9499318c857d377b65c3e66d064995}{02687}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_13          0x0000000C  }\textcolor{comment}{// 13-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02688}\mbox{\hyperlink{tm4c123gh6pm_8h_a84d41dc0742f68ef9dc43da741a3f0d7}{02688}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_14          0x0000000D  }\textcolor{comment}{// 14-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02689}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e74ff45bb07cfc16bb42d971e2c436a}{02689}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_15          0x0000000E  }\textcolor{comment}{// 15-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02690}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d27eaaa5043e93158f8c9c9f86f13d0}{02690}} \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_16          0x0000000F  }\textcolor{comment}{// 16-\/bit data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02691}\mbox{\hyperlink{tm4c123gh6pm_8h_abd0cd7047845f6a52ed9cb60b0796000}{02691}} \textcolor{preprocessor}{\#define SSI\_CR0\_SCR\_S           8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02692}02692 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02693}02693 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02694}02694 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02695}02695 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CR1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02696}02696 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02697}02697 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02698}\mbox{\hyperlink{tm4c123gh6pm_8h_acb5e643b2ef5146c259fa512331bf88a}{02698}} \textcolor{preprocessor}{\#define SSI\_CR1\_EOT             0x00000010  }\textcolor{comment}{// End of Transmission}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02699}\mbox{\hyperlink{tm4c123gh6pm_8h_a736cd39b92a6cbdbefe5cba845f0a23c}{02699}} \textcolor{preprocessor}{\#define SSI\_CR1\_MS              0x00000004  }\textcolor{comment}{// SSI Master/Slave Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02700}\mbox{\hyperlink{tm4c123gh6pm_8h_afbe2b458f072bd35828e4cb1b5c3ceb1}{02700}} \textcolor{preprocessor}{\#define SSI\_CR1\_SSE             0x00000002  }\textcolor{comment}{// SSI Synchronous Serial Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02701}02701                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02702}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4f8c02fe160be0f57fe89043e75f441}{02702}} \textcolor{preprocessor}{\#define SSI\_CR1\_LBM             0x00000001  }\textcolor{comment}{// SSI Loopback Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02703}02703 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02704}02704 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02705}02705 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02706}02706 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_DR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02707}02707 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02708}02708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02709}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ddafae7777be33d5eecb99da1b8a05a}{02709}} \textcolor{preprocessor}{\#define SSI\_DR\_DATA\_M           0x0000FFFF  }\textcolor{comment}{// SSI Receive/Transmit Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02710}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b1a44baadd6213589ee861721ac0a0c}{02710}} \textcolor{preprocessor}{\#define SSI\_DR\_DATA\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02711}02711 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02712}02712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02713}02713 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02714}02714 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_SR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02715}02715 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02716}02716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02717}\mbox{\hyperlink{tm4c123gh6pm_8h_a2001ab9e16bea9e0368913d175166305}{02717}} \textcolor{preprocessor}{\#define SSI\_SR\_BSY              0x00000010  }\textcolor{comment}{// SSI Busy Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02718}\mbox{\hyperlink{tm4c123gh6pm_8h_a92a38ea113ddadfe34512396ca7c9a46}{02718}} \textcolor{preprocessor}{\#define SSI\_SR\_RFF              0x00000008  }\textcolor{comment}{// SSI Receive FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02719}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0653371c86992b7f364d3909b10fd7b}{02719}} \textcolor{preprocessor}{\#define SSI\_SR\_RNE              0x00000004  }\textcolor{comment}{// SSI Receive FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02720}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d9ec4b4633a33b42c8c1b56e8ca7d0e}{02720}} \textcolor{preprocessor}{\#define SSI\_SR\_TNF              0x00000002  }\textcolor{comment}{// SSI Transmit FIFO Not Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02721}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b3277b0a04d62e7674155c89881b86c}{02721}} \textcolor{preprocessor}{\#define SSI\_SR\_TFE              0x00000001  }\textcolor{comment}{// SSI Transmit FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02722}02722 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02723}02723 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02724}02724 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02725}02725 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CPSR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02726}02726 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02727}02727 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02728}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ccb03d587b0533504201b1224cb6710}{02728}} \textcolor{preprocessor}{\#define SSI\_CPSR\_CPSDVSR\_M      0x000000FF  }\textcolor{comment}{// SSI Clock Prescale Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02729}\mbox{\hyperlink{tm4c123gh6pm_8h_ab24c55bea4eb7168928b903681f0ceed}{02729}} \textcolor{preprocessor}{\#define SSI\_CPSR\_CPSDVSR\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02730}02730 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02731}02731 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02732}02732 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02733}02733 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_IM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02734}02734 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02735}02735 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02736}\mbox{\hyperlink{tm4c123gh6pm_8h_a22cc1ee908ec15a4ae5cec1f77195b53}{02736}} \textcolor{preprocessor}{\#define SSI\_IM\_TXIM             0x00000008  }\textcolor{comment}{// SSI Transmit FIFO Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02737}\mbox{\hyperlink{tm4c123gh6pm_8h_a991109b454b7f2a294ce9dd2b523f378}{02737}} \textcolor{preprocessor}{\#define SSI\_IM\_RXIM             0x00000004  }\textcolor{comment}{// SSI Receive FIFO Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02738}\mbox{\hyperlink{tm4c123gh6pm_8h_afd3ac990370ed4a0100b719fc1c7da7f}{02738}} \textcolor{preprocessor}{\#define SSI\_IM\_RTIM             0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02739}02739                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02740}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ac5d6787a248fe1b2c0d4d70f72128b}{02740}} \textcolor{preprocessor}{\#define SSI\_IM\_RORIM            0x00000001  }\textcolor{comment}{// SSI Receive Overrun Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02741}02741                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02742}02742 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02743}02743 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02744}02744 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02745}02745 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02746}02746 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02747}02747 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02748}\mbox{\hyperlink{tm4c123gh6pm_8h_a2eadd9397b3638d5da48ccdbaea3185d}{02748}} \textcolor{preprocessor}{\#define SSI\_RIS\_TXRIS           0x00000008  }\textcolor{comment}{// SSI Transmit FIFO Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02749}02749                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02750}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b1c5d9972afeda4f50dda2690835731}{02750}} \textcolor{preprocessor}{\#define SSI\_RIS\_RXRIS           0x00000004  }\textcolor{comment}{// SSI Receive FIFO Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02751}02751                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02752}\mbox{\hyperlink{tm4c123gh6pm_8h_aa886afa014f07c99a181ab319dc28080}{02752}} \textcolor{preprocessor}{\#define SSI\_RIS\_RTRIS           0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02753}02753                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02754}\mbox{\hyperlink{tm4c123gh6pm_8h_a5608f1fe7bd658c0d9fd1e2b744abff5}{02754}} \textcolor{preprocessor}{\#define SSI\_RIS\_RORRIS          0x00000001  }\textcolor{comment}{// SSI Receive Overrun Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02755}02755                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02756}02756 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02757}02757 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02758}02758 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02759}02759 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02760}02760 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02761}02761 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02762}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a5ce5ccfadeba575da88fe9ac2f9841}{02762}} \textcolor{preprocessor}{\#define SSI\_MIS\_TXMIS           0x00000008  }\textcolor{comment}{// SSI Transmit FIFO Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02763}02763                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02764}\mbox{\hyperlink{tm4c123gh6pm_8h_ab28ba2d50a2c09a9cfcf89993a9386f9}{02764}} \textcolor{preprocessor}{\#define SSI\_MIS\_RXMIS           0x00000004  }\textcolor{comment}{// SSI Receive FIFO Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02765}02765                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02766}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cc503e0fe07bef97ba821a1770c7682}{02766}} \textcolor{preprocessor}{\#define SSI\_MIS\_RTMIS           0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02767}02767                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02768}\mbox{\hyperlink{tm4c123gh6pm_8h_a169d9731c6f86b5eeb4cfadc9cdc6ad8}{02768}} \textcolor{preprocessor}{\#define SSI\_MIS\_RORMIS          0x00000001  }\textcolor{comment}{// SSI Receive Overrun Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02769}02769                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02770}02770 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02771}02771 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02772}02772 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02773}02773 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_ICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02774}02774 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02775}02775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02776}\mbox{\hyperlink{tm4c123gh6pm_8h_ab08a821d41f3c5491b33d81e51389db2}{02776}} \textcolor{preprocessor}{\#define SSI\_ICR\_RTIC            0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02777}02777                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02778}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3e8a8e0bb173b6d757377c4c94379ad}{02778}} \textcolor{preprocessor}{\#define SSI\_ICR\_RORIC           0x00000001  }\textcolor{comment}{// SSI Receive Overrun Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02779}02779                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02780}02780 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02781}02781 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02782}02782 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02783}02783 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_DMACTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02784}02784 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02785}02785 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02786}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8b200e1fd3933a38e600075b6016fac}{02786}} \textcolor{preprocessor}{\#define SSI\_DMACTL\_TXDMAE       0x00000002  }\textcolor{comment}{// Transmit DMA Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02787}\mbox{\hyperlink{tm4c123gh6pm_8h_a8220a9b5a0cddf55cf93a685989b1161}{02787}} \textcolor{preprocessor}{\#define SSI\_DMACTL\_RXDMAE       0x00000001  }\textcolor{comment}{// Receive DMA Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02788}02788 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02789}02789 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02790}02790 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02791}02791 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02792}02792 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02793}02793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02794}\mbox{\hyperlink{tm4c123gh6pm_8h_a10648d28f9051b78571d9a3716559a52}{02794}} \textcolor{preprocessor}{\#define SSI\_CC\_CS\_M             0x0000000F  }\textcolor{comment}{// SSI Baud Clock Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02795}\mbox{\hyperlink{tm4c123gh6pm_8h_adb0a8a2406b1bdfba538f2ece794b606}{02795}} \textcolor{preprocessor}{\#define SSI\_CC\_CS\_SYSPLL        0x00000000  }\textcolor{comment}{// System clock (based on clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02796}02796                                             \textcolor{comment}{// source and divisor factor)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02797}\mbox{\hyperlink{tm4c123gh6pm_8h_afceeabc207fd2cf6f280acdd4c787fba}{02797}} \textcolor{preprocessor}{\#define SSI\_CC\_CS\_PIOSC         0x00000005  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02798}02798 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02799}02799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02800}02800 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02801}02801 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_DR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02802}02802 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02803}02803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02804}\mbox{\hyperlink{tm4c123gh6pm_8h_addc33d9ca903b5498498845fedcc2406}{02804}} \textcolor{preprocessor}{\#define UART\_DR\_OE              0x00000800  }\textcolor{comment}{// UART Overrun Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02805}\mbox{\hyperlink{tm4c123gh6pm_8h_a8abd67385293e64f5736e5faddc68909}{02805}} \textcolor{preprocessor}{\#define UART\_DR\_BE              0x00000400  }\textcolor{comment}{// UART Break Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02806}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ce57f5f6c7670322e73a4156223a03c}{02806}} \textcolor{preprocessor}{\#define UART\_DR\_PE              0x00000200  }\textcolor{comment}{// UART Parity Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02807}\mbox{\hyperlink{tm4c123gh6pm_8h_a759524d95ccfeb42ae6973ef1e727e92}{02807}} \textcolor{preprocessor}{\#define UART\_DR\_FE              0x00000100  }\textcolor{comment}{// UART Framing Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02808}\mbox{\hyperlink{tm4c123gh6pm_8h_a22aaf05ea69d127eaf6691a66bdbc5ee}{02808}} \textcolor{preprocessor}{\#define UART\_DR\_DATA\_M          0x000000FF  }\textcolor{comment}{// Data Transmitted or Received}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02809}\mbox{\hyperlink{tm4c123gh6pm_8h_a1238f002497a06f1f8b9647e02d905f8}{02809}} \textcolor{preprocessor}{\#define UART\_DR\_DATA\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02810}02810 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02811}02811 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02812}02812 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02813}02813 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_RSR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02814}02814 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02815}02815 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02816}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d66e764b50faba0d5327e912b6d85a3}{02816}} \textcolor{preprocessor}{\#define UART\_RSR\_OE             0x00000008  }\textcolor{comment}{// UART Overrun Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02817}\mbox{\hyperlink{tm4c123gh6pm_8h_a59aa21bf1e8bbec3739106f17e956188}{02817}} \textcolor{preprocessor}{\#define UART\_RSR\_BE             0x00000004  }\textcolor{comment}{// UART Break Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02818}\mbox{\hyperlink{tm4c123gh6pm_8h_ae017de851d1d1433b4b968b74ed4446b}{02818}} \textcolor{preprocessor}{\#define UART\_RSR\_PE             0x00000002  }\textcolor{comment}{// UART Parity Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02819}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9663ec3a20819ba90fc7c8e6a3c17cf}{02819}} \textcolor{preprocessor}{\#define UART\_RSR\_FE             0x00000001  }\textcolor{comment}{// UART Framing Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02820}02820 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02821}02821 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02822}02822 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02823}02823 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_ECR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02824}02824 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02825}02825 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02826}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e2fd728c428647e0dd5e4d89b45f28c}{02826}} \textcolor{preprocessor}{\#define UART\_ECR\_DATA\_M         0x000000FF  }\textcolor{comment}{// Error Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02827}\mbox{\hyperlink{tm4c123gh6pm_8h_a15305879106cb8097452efa867da3361}{02827}} \textcolor{preprocessor}{\#define UART\_ECR\_DATA\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02828}02828 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02829}02829 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02830}02830 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02831}02831 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_FR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02832}02832 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02833}02833 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02834}\mbox{\hyperlink{tm4c123gh6pm_8h_a08ea2055746abf83b7336ae08dd1c92d}{02834}} \textcolor{preprocessor}{\#define UART\_FR\_TXFE            0x00000080  }\textcolor{comment}{// UART Transmit FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02835}\mbox{\hyperlink{tm4c123gh6pm_8h_a842ff6a0449123ede0b5b93425ce902c}{02835}} \textcolor{preprocessor}{\#define UART\_FR\_RXFF            0x00000040  }\textcolor{comment}{// UART Receive FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02836}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f6a08ae8a3005e737005cbd607081b1}{02836}} \textcolor{preprocessor}{\#define UART\_FR\_TXFF            0x00000020  }\textcolor{comment}{// UART Transmit FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02837}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ba067e6425a6c5b5aca79874c549364}{02837}} \textcolor{preprocessor}{\#define UART\_FR\_RXFE            0x00000010  }\textcolor{comment}{// UART Receive FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02838}\mbox{\hyperlink{tm4c123gh6pm_8h_a39a3e9403d1914dba75ca838fdc73364}{02838}} \textcolor{preprocessor}{\#define UART\_FR\_BUSY            0x00000008  }\textcolor{comment}{// UART Busy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02839}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f708d80e15117726f4faf915fc8c349}{02839}} \textcolor{preprocessor}{\#define UART\_FR\_CTS             0x00000001  }\textcolor{comment}{// Clear To Send}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02840}02840 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02841}02841 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02842}02842 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02843}02843 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_ILPR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02844}02844 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02845}02845 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02846}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b31bca37f095f00620628f598a53e7b}{02846}} \textcolor{preprocessor}{\#define UART\_ILPR\_ILPDVSR\_M     0x000000FF  }\textcolor{comment}{// IrDA Low-\/Power Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02847}\mbox{\hyperlink{tm4c123gh6pm_8h_a366b9600de152cf525a34e1a53af0116}{02847}} \textcolor{preprocessor}{\#define UART\_ILPR\_ILPDVSR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02848}02848 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02849}02849 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02850}02850 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02851}02851 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_IBRD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02852}02852 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02853}02853 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02854}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ace3260bf95c7829602c4912aa6eda9}{02854}} \textcolor{preprocessor}{\#define UART\_IBRD\_DIVINT\_M      0x0000FFFF  }\textcolor{comment}{// Integer Baud-\/Rate Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02855}\mbox{\hyperlink{tm4c123gh6pm_8h_ae448b4ac43adabad43d706c24ff963cc}{02855}} \textcolor{preprocessor}{\#define UART\_IBRD\_DIVINT\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02856}02856 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02857}02857 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02858}02858 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02859}02859 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_FBRD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02860}02860 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02861}02861 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02862}\mbox{\hyperlink{tm4c123gh6pm_8h_ada8c12af23a427c4e085543c1f06a6cb}{02862}} \textcolor{preprocessor}{\#define UART\_FBRD\_DIVFRAC\_M     0x0000003F  }\textcolor{comment}{// Fractional Baud-\/Rate Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02863}\mbox{\hyperlink{tm4c123gh6pm_8h_a7084e060e2194b060761767eacfdf7ca}{02863}} \textcolor{preprocessor}{\#define UART\_FBRD\_DIVFRAC\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02864}02864 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02865}02865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02866}02866 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02867}02867 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_LCRH register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02868}02868 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02869}02869 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02870}\mbox{\hyperlink{tm4c123gh6pm_8h_a44c6291aea20dfcb8d75fc9d47c1ee10}{02870}} \textcolor{preprocessor}{\#define UART\_LCRH\_SPS           0x00000080  }\textcolor{comment}{// UART Stick Parity Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02871}\mbox{\hyperlink{tm4c123gh6pm_8h_a56360a8705e6e82d4937a20972b82d69}{02871}} \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_M        0x00000060  }\textcolor{comment}{// UART Word Length}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02872}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b26de9efce73ee468f7060ef685bf85}{02872}} \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_5        0x00000000  }\textcolor{comment}{// 5 bits (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02873}\mbox{\hyperlink{tm4c123gh6pm_8h_a6458da85c7d1c15e3f1b6a70893ab906}{02873}} \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_6        0x00000020  }\textcolor{comment}{// 6 bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02874}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c312edc8c30df376cbb7a702d799c12}{02874}} \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_7        0x00000040  }\textcolor{comment}{// 7 bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02875}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0e27af519dfbffe6d6a50942bdf30f7}{02875}} \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_8        0x00000060  }\textcolor{comment}{// 8 bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02876}\mbox{\hyperlink{tm4c123gh6pm_8h_ac63fc7bdadb98a24125de76e1468510e}{02876}} \textcolor{preprocessor}{\#define UART\_LCRH\_FEN           0x00000010  }\textcolor{comment}{// UART Enable FIFOs}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02877}\mbox{\hyperlink{tm4c123gh6pm_8h_a3aa637fc03bb39a175932d19c48e2e5b}{02877}} \textcolor{preprocessor}{\#define UART\_LCRH\_STP2          0x00000008  }\textcolor{comment}{// UART Two Stop Bits Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02878}\mbox{\hyperlink{tm4c123gh6pm_8h_aff1a8a6c54483dbf84d1902397d47b7b}{02878}} \textcolor{preprocessor}{\#define UART\_LCRH\_EPS           0x00000004  }\textcolor{comment}{// UART Even Parity Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02879}\mbox{\hyperlink{tm4c123gh6pm_8h_af1d5a9b375d10c260bf2e7b85bcbfe0b}{02879}} \textcolor{preprocessor}{\#define UART\_LCRH\_PEN           0x00000002  }\textcolor{comment}{// UART Parity Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02880}\mbox{\hyperlink{tm4c123gh6pm_8h_a80da31de1b31f9d4cd25906e43a9a919}{02880}} \textcolor{preprocessor}{\#define UART\_LCRH\_BRK           0x00000001  }\textcolor{comment}{// UART Send Break}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02881}02881 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02882}02882 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02883}02883 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02884}02884 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02885}02885 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02886}02886 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02887}\mbox{\hyperlink{tm4c123gh6pm_8h_a25c8b58bfb4a36de3f897c2863888856}{02887}} \textcolor{preprocessor}{\#define UART\_CTL\_CTSEN          0x00008000  }\textcolor{comment}{// Enable Clear To Send}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02888}\mbox{\hyperlink{tm4c123gh6pm_8h_a75a515e952135c324c71b86c1c39991c}{02888}} \textcolor{preprocessor}{\#define UART\_CTL\_RTSEN          0x00004000  }\textcolor{comment}{// Enable Request to Send}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02889}\mbox{\hyperlink{tm4c123gh6pm_8h_abfa4cdce464b8d60caafc85a577cc2d4}{02889}} \textcolor{preprocessor}{\#define UART\_CTL\_RTS            0x00000800  }\textcolor{comment}{// Request to Send}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02890}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d522022557e403572e518db25b3cf5c}{02890}} \textcolor{preprocessor}{\#define UART\_CTL\_RXE            0x00000200  }\textcolor{comment}{// UART Receive Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02891}\mbox{\hyperlink{tm4c123gh6pm_8h_ac81859db681e3918f88e0f7aea596a06}{02891}} \textcolor{preprocessor}{\#define UART\_CTL\_TXE            0x00000100  }\textcolor{comment}{// UART Transmit Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02892}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6ac64f4d5b8d6377bfd1d3799813710}{02892}} \textcolor{preprocessor}{\#define UART\_CTL\_LBE            0x00000080  }\textcolor{comment}{// UART Loop Back Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02893}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e25d885a9f3a9afed6cae6cbda20273}{02893}} \textcolor{preprocessor}{\#define UART\_CTL\_HSE            0x00000020  }\textcolor{comment}{// High-\/Speed Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02894}\mbox{\hyperlink{tm4c123gh6pm_8h_a94ba876fdc237d15d664750dc8035264}{02894}} \textcolor{preprocessor}{\#define UART\_CTL\_EOT            0x00000010  }\textcolor{comment}{// End of Transmission}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02895}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1df1c7e40e3fb26b09e99f3a15105f6}{02895}} \textcolor{preprocessor}{\#define UART\_CTL\_SMART          0x00000008  }\textcolor{comment}{// ISO 7816 Smart Card Support}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02896}\mbox{\hyperlink{tm4c123gh6pm_8h_aabde3e1386574ce4f971c731fe5cd478}{02896}} \textcolor{preprocessor}{\#define UART\_CTL\_SIRLP          0x00000004  }\textcolor{comment}{// UART SIR Low-\/Power Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02897}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b9bcd2c0a0180f3a61c1aa0afa36697}{02897}} \textcolor{preprocessor}{\#define UART\_CTL\_SIREN          0x00000002  }\textcolor{comment}{// UART SIR Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02898}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d170d515d0d3082a4a4720c2a8c4fde}{02898}} \textcolor{preprocessor}{\#define UART\_CTL\_UARTEN         0x00000001  }\textcolor{comment}{// UART Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02899}02899 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02900}02900 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02901}02901 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02902}02902 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_IFLS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02903}02903 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02904}02904 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02905}\mbox{\hyperlink{tm4c123gh6pm_8h_ab59634e01aae08d0f8e4dfc07d3e4f2a}{02905}} \textcolor{preprocessor}{\#define UART\_IFLS\_RX\_M          0x00000038  }\textcolor{comment}{// UART Receive Interrupt FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02906}02906                                             \textcolor{comment}{// Level Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02907}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4900202b2ff31ed0a12b5742dbc24bf}{02907}} \textcolor{preprocessor}{\#define UART\_IFLS\_RX1\_8         0x00000000  }\textcolor{comment}{// RX FIFO >= 1/8 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02908}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e52819e38918fe902ea64e3c3eaaa24}{02908}} \textcolor{preprocessor}{\#define UART\_IFLS\_RX2\_8         0x00000008  }\textcolor{comment}{// RX FIFO >= 1/4 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02909}\mbox{\hyperlink{tm4c123gh6pm_8h_a1daffda1d572d2e0ab26a61e1a7586a6}{02909}} \textcolor{preprocessor}{\#define UART\_IFLS\_RX4\_8         0x00000010  }\textcolor{comment}{// RX FIFO >= 1/2 full (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02910}\mbox{\hyperlink{tm4c123gh6pm_8h_abb827d5cbe37db0d49df5c2a1ff10c52}{02910}} \textcolor{preprocessor}{\#define UART\_IFLS\_RX6\_8         0x00000018  }\textcolor{comment}{// RX FIFO >= 3/4 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02911}\mbox{\hyperlink{tm4c123gh6pm_8h_a130ca29814118526aed223296348e951}{02911}} \textcolor{preprocessor}{\#define UART\_IFLS\_RX7\_8         0x00000020  }\textcolor{comment}{// RX FIFO >= 7/8 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02912}\mbox{\hyperlink{tm4c123gh6pm_8h_a34d7f62cc93dc2490604bcf4e6afcb1f}{02912}} \textcolor{preprocessor}{\#define UART\_IFLS\_TX\_M          0x00000007  }\textcolor{comment}{// UART Transmit Interrupt FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02913}02913                                             \textcolor{comment}{// Level Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02914}\mbox{\hyperlink{tm4c123gh6pm_8h_af5b9a2117068af5a87a9897487100b18}{02914}} \textcolor{preprocessor}{\#define UART\_IFLS\_TX1\_8         0x00000000  }\textcolor{comment}{// TX FIFO <= 1/8 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02915}\mbox{\hyperlink{tm4c123gh6pm_8h_a047badc38e4a7f3cd80fd8f8d652080f}{02915}} \textcolor{preprocessor}{\#define UART\_IFLS\_TX2\_8         0x00000001  }\textcolor{comment}{// TX FIFO <= 1/4 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02916}\mbox{\hyperlink{tm4c123gh6pm_8h_ac74dc6ca9e964467043b0a884e2cc497}{02916}} \textcolor{preprocessor}{\#define UART\_IFLS\_TX4\_8         0x00000002  }\textcolor{comment}{// TX FIFO <= 1/2 full (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02917}\mbox{\hyperlink{tm4c123gh6pm_8h_a436bb4f6fc96c00ab01eedb2e70cf271}{02917}} \textcolor{preprocessor}{\#define UART\_IFLS\_TX6\_8         0x00000003  }\textcolor{comment}{// TX FIFO <= 3/4 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02918}\mbox{\hyperlink{tm4c123gh6pm_8h_a29245e96e6204fa081642971ee65e103}{02918}} \textcolor{preprocessor}{\#define UART\_IFLS\_TX7\_8         0x00000004  }\textcolor{comment}{// TX FIFO <= 7/8 full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02919}02919 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02920}02920 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02921}02921 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02922}02922 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_IM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02923}02923 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02924}02924 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02925}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7a05ad05d5e3ba626aa112f6572a83c}{02925}} \textcolor{preprocessor}{\#define UART\_IM\_9BITIM          0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02926}\mbox{\hyperlink{tm4c123gh6pm_8h_a31eb54dcaa6a8b8f0cfa9b2546ecf90a}{02926}} \textcolor{preprocessor}{\#define UART\_IM\_OEIM            0x00000400  }\textcolor{comment}{// UART Overrun Error Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02927}02927                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02928}\mbox{\hyperlink{tm4c123gh6pm_8h_a46f192668edb0a97e140d59d561f8018}{02928}} \textcolor{preprocessor}{\#define UART\_IM\_BEIM            0x00000200  }\textcolor{comment}{// UART Break Error Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02929}\mbox{\hyperlink{tm4c123gh6pm_8h_a82fb24baaca8bb73091c345efce113ba}{02929}} \textcolor{preprocessor}{\#define UART\_IM\_PEIM            0x00000100  }\textcolor{comment}{// UART Parity Error Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02930}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1bc63532f94fa71e77b820c211642e9}{02930}} \textcolor{preprocessor}{\#define UART\_IM\_FEIM            0x00000080  }\textcolor{comment}{// UART Framing Error Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02931}02931                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02932}\mbox{\hyperlink{tm4c123gh6pm_8h_a527c259858bfb707366288c0469c38e2}{02932}} \textcolor{preprocessor}{\#define UART\_IM\_RTIM            0x00000040  }\textcolor{comment}{// UART Receive Time-\/Out Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02933}02933                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02934}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a390d47a4075123384c44717159d4bd}{02934}} \textcolor{preprocessor}{\#define UART\_IM\_TXIM            0x00000020  }\textcolor{comment}{// UART Transmit Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02935}\mbox{\hyperlink{tm4c123gh6pm_8h_abad98dd5a214f571cb0dca49383fed17}{02935}} \textcolor{preprocessor}{\#define UART\_IM\_RXIM            0x00000010  }\textcolor{comment}{// UART Receive Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02936}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6074fe2122c83eea06b72ba0e201cf3}{02936}} \textcolor{preprocessor}{\#define UART\_IM\_CTSMIM          0x00000002  }\textcolor{comment}{// UART Clear to Send Modem}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02937}02937                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02938}02938 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02939}02939 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02940}02940 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02941}02941 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02942}02942 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02943}02943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02944}\mbox{\hyperlink{tm4c123gh6pm_8h_ac993291b0a49a03a48d1c3c284aee533}{02944}} \textcolor{preprocessor}{\#define UART\_RIS\_9BITRIS        0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02945}\mbox{\hyperlink{tm4c123gh6pm_8h_a11d8e1b1aba3ace167d233a5d09b7fca}{02945}} \textcolor{preprocessor}{\#define UART\_RIS\_OERIS          0x00000400  }\textcolor{comment}{// UART Overrun Error Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02946}02946                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02947}\mbox{\hyperlink{tm4c123gh6pm_8h_a303312aa60ec145d3c5d780a75a05f40}{02947}} \textcolor{preprocessor}{\#define UART\_RIS\_BERIS          0x00000200  }\textcolor{comment}{// UART Break Error Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02948}02948                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02949}\mbox{\hyperlink{tm4c123gh6pm_8h_a2246a028ff7429bcddfdc9735a9a7481}{02949}} \textcolor{preprocessor}{\#define UART\_RIS\_PERIS          0x00000100  }\textcolor{comment}{// UART Parity Error Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02950}02950                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02951}\mbox{\hyperlink{tm4c123gh6pm_8h_afe6a00b730c17b146b148fdc5013a786}{02951}} \textcolor{preprocessor}{\#define UART\_RIS\_FERIS          0x00000080  }\textcolor{comment}{// UART Framing Error Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02952}02952                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02953}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b0800b96f3dba1a382944049fe752de}{02953}} \textcolor{preprocessor}{\#define UART\_RIS\_RTRIS          0x00000040  }\textcolor{comment}{// UART Receive Time-\/Out Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02954}02954                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02955}\mbox{\hyperlink{tm4c123gh6pm_8h_a015712c3da86b67df5d3476b916c7d5a}{02955}} \textcolor{preprocessor}{\#define UART\_RIS\_TXRIS          0x00000020  }\textcolor{comment}{// UART Transmit Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02956}02956                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02957}\mbox{\hyperlink{tm4c123gh6pm_8h_a5316f24cbc5dfe26fdb08fb554d36e4c}{02957}} \textcolor{preprocessor}{\#define UART\_RIS\_RXRIS          0x00000010  }\textcolor{comment}{// UART Receive Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02958}02958                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02959}\mbox{\hyperlink{tm4c123gh6pm_8h_ae69f897d7b1b83d511226c5220a69e6e}{02959}} \textcolor{preprocessor}{\#define UART\_RIS\_CTSRIS         0x00000002  }\textcolor{comment}{// UART Clear to Send Modem Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02960}02960                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02961}02961 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02962}02962 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02963}02963 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02964}02964 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02965}02965 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02966}02966 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02967}\mbox{\hyperlink{tm4c123gh6pm_8h_aecab4cb8f156356b50b738ab7c7ebeb7}{02967}} \textcolor{preprocessor}{\#define UART\_MIS\_9BITMIS        0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02968}02968                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02969}\mbox{\hyperlink{tm4c123gh6pm_8h_aedbd4da61074ef1d9dca18fab28e759a}{02969}} \textcolor{preprocessor}{\#define UART\_MIS\_OEMIS          0x00000400  }\textcolor{comment}{// UART Overrun Error Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02970}02970                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02971}\mbox{\hyperlink{tm4c123gh6pm_8h_aa556f30b086326cae5664fcd21828f89}{02971}} \textcolor{preprocessor}{\#define UART\_MIS\_BEMIS          0x00000200  }\textcolor{comment}{// UART Break Error Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02972}02972                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02973}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a673bd27ed474a3a027a064f7e085c3}{02973}} \textcolor{preprocessor}{\#define UART\_MIS\_PEMIS          0x00000100  }\textcolor{comment}{// UART Parity Error Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02974}02974                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02975}\mbox{\hyperlink{tm4c123gh6pm_8h_a78e27e0733dcfe5b63508668d8f16003}{02975}} \textcolor{preprocessor}{\#define UART\_MIS\_FEMIS          0x00000080  }\textcolor{comment}{// UART Framing Error Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02976}02976                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02977}\mbox{\hyperlink{tm4c123gh6pm_8h_a204c9da24bd07516220e8d42604e0fbc}{02977}} \textcolor{preprocessor}{\#define UART\_MIS\_RTMIS          0x00000040  }\textcolor{comment}{// UART Receive Time-\/Out Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02978}02978                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02979}\mbox{\hyperlink{tm4c123gh6pm_8h_a60d34063d4ba4c39b7068b4211a5fb65}{02979}} \textcolor{preprocessor}{\#define UART\_MIS\_TXMIS          0x00000020  }\textcolor{comment}{// UART Transmit Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02980}02980                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02981}\mbox{\hyperlink{tm4c123gh6pm_8h_a51ffb88d9f19dcc1852cdd09cae56a49}{02981}} \textcolor{preprocessor}{\#define UART\_MIS\_RXMIS          0x00000010  }\textcolor{comment}{// UART Receive Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02982}02982                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02983}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e08cdd4220d37ffaf4fbc8ca6fe007a}{02983}} \textcolor{preprocessor}{\#define UART\_MIS\_CTSMIS         0x00000002  }\textcolor{comment}{// UART Clear to Send Modem Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02984}02984                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02985}02985 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02986}02986 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02987}02987 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02988}02988 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_ICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02989}02989 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02990}02990 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02991}\mbox{\hyperlink{tm4c123gh6pm_8h_ae190da998a2ce08bda3268bd74d05625}{02991}} \textcolor{preprocessor}{\#define UART\_ICR\_9BITIC         0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02992}\mbox{\hyperlink{tm4c123gh6pm_8h_a2702ef112b66762428860496a17d5ac7}{02992}} \textcolor{preprocessor}{\#define UART\_ICR\_OEIC           0x00000400  }\textcolor{comment}{// Overrun Error Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02993}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7871455810b637d6dabd49f93e9f938}{02993}} \textcolor{preprocessor}{\#define UART\_ICR\_BEIC           0x00000200  }\textcolor{comment}{// Break Error Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02994}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cab3fec193ca085929fb647fb172a51}{02994}} \textcolor{preprocessor}{\#define UART\_ICR\_PEIC           0x00000100  }\textcolor{comment}{// Parity Error Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02995}\mbox{\hyperlink{tm4c123gh6pm_8h_acfd4c00cc220a03cf93ea650992ac74c}{02995}} \textcolor{preprocessor}{\#define UART\_ICR\_FEIC           0x00000080  }\textcolor{comment}{// Framing Error Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02996}\mbox{\hyperlink{tm4c123gh6pm_8h_a65814d8aaa727ed2aa9405f9e4dbed93}{02996}} \textcolor{preprocessor}{\#define UART\_ICR\_RTIC           0x00000040  }\textcolor{comment}{// Receive Time-\/Out Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02997}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3da8a34e068343959956f8bb62be16b}{02997}} \textcolor{preprocessor}{\#define UART\_ICR\_TXIC           0x00000020  }\textcolor{comment}{// Transmit Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02998}\mbox{\hyperlink{tm4c123gh6pm_8h_a55a9e3dbecd089ab7e2859a62a1227ed}{02998}} \textcolor{preprocessor}{\#define UART\_ICR\_RXIC           0x00000010  }\textcolor{comment}{// Receive Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l02999}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a19b6e05f231db89b0bcb70b63f812c}{02999}} \textcolor{preprocessor}{\#define UART\_ICR\_CTSMIC         0x00000002  }\textcolor{comment}{// UART Clear to Send Modem}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03000}03000                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03001}03001 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03002}03002 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03003}03003 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03004}03004 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_DMACTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03005}03005 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03006}03006 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03007}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1fd3871951b17e306c5e616f0c131a0}{03007}} \textcolor{preprocessor}{\#define UART\_DMACTL\_DMAERR      0x00000004  }\textcolor{comment}{// DMA on Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03008}\mbox{\hyperlink{tm4c123gh6pm_8h_a237d4a08c2819e668fb7d7fb5ad308cd}{03008}} \textcolor{preprocessor}{\#define UART\_DMACTL\_TXDMAE      0x00000002  }\textcolor{comment}{// Transmit DMA Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03009}\mbox{\hyperlink{tm4c123gh6pm_8h_ad01fa53a8abced4fbc821b3c34289d1a}{03009}} \textcolor{preprocessor}{\#define UART\_DMACTL\_RXDMAE      0x00000001  }\textcolor{comment}{// Receive DMA Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03010}03010 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03011}03011 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03012}03012 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03013}03013 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_9BITADDR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03014}03014 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03015}03015 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03016}03016 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03017}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ae21303cb490bce801c9984dd81f379}{03017}} \textcolor{preprocessor}{\#define UART\_9BITADDR\_9BITEN    0x00008000  }\textcolor{comment}{// Enable 9-\/Bit Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03018}\mbox{\hyperlink{tm4c123gh6pm_8h_a920261f1340cb7390a55cd84a4dc7f4f}{03018}} \textcolor{preprocessor}{\#define UART\_9BITADDR\_ADDR\_M    0x000000FF  }\textcolor{comment}{// Self Address for 9-\/Bit Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03019}\mbox{\hyperlink{tm4c123gh6pm_8h_aad428090a39dab5b15e65f8ae96b1aaa}{03019}} \textcolor{preprocessor}{\#define UART\_9BITADDR\_ADDR\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03020}03020 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03021}03021 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03022}03022 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03023}03023 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_9BITAMASK}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03024}03024 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03025}03025 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03026}03026 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03027}\mbox{\hyperlink{tm4c123gh6pm_8h_abd0637e9bd87f2215ac7adf83c019f58}{03027}} \textcolor{preprocessor}{\#define UART\_9BITAMASK\_MASK\_M   0x000000FF  }\textcolor{comment}{// Self Address Mask for 9-\/Bit Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03028}\mbox{\hyperlink{tm4c123gh6pm_8h_acad9f4cdd94a76e581d4a1927a5e82af}{03028}} \textcolor{preprocessor}{\#define UART\_9BITAMASK\_MASK\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03029}03029 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03030}03030 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03031}03031 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03032}03032 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03033}03033 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03034}03034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03035}\mbox{\hyperlink{tm4c123gh6pm_8h_a56d8821cb62200c45b7c450d896a5ef9}{03035}} \textcolor{preprocessor}{\#define UART\_PP\_NB              0x00000002  }\textcolor{comment}{// 9-\/Bit Support}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03036}\mbox{\hyperlink{tm4c123gh6pm_8h_aeac341bb950b53fb14abbb801c2c5010}{03036}} \textcolor{preprocessor}{\#define UART\_PP\_SC              0x00000001  }\textcolor{comment}{// Smart Card Support}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03037}03037 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03038}03038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03039}03039 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03040}03040 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_CC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03041}03041 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03042}03042 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03043}\mbox{\hyperlink{tm4c123gh6pm_8h_a30096f2db053f12bb193052db9331546}{03043}} \textcolor{preprocessor}{\#define UART\_CC\_CS\_M            0x0000000F  }\textcolor{comment}{// UART Baud Clock Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03044}\mbox{\hyperlink{tm4c123gh6pm_8h_afc8eff880490901a538ee6ea23364d18}{03044}} \textcolor{preprocessor}{\#define UART\_CC\_CS\_SYSCLK       0x00000000  }\textcolor{comment}{// System clock (based on clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03045}03045                                             \textcolor{comment}{// source and divisor factor)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03046}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7e2d80dd63bb6eb2dd73ffae92fa6bc}{03046}} \textcolor{preprocessor}{\#define UART\_CC\_CS\_PIOSC        0x00000005  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03047}03047 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03048}03048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03049}03049 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03050}03050 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MSA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03051}03051 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03052}03052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03053}\mbox{\hyperlink{tm4c123gh6pm_8h_a38438d5cab5618d1a973f045410916be}{03053}} \textcolor{preprocessor}{\#define I2C\_MSA\_SA\_M            0x000000FE  }\textcolor{comment}{// I2C Slave Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03054}\mbox{\hyperlink{tm4c123gh6pm_8h_acb09f7cb84b10e77c9adc97b359b558b}{03054}} \textcolor{preprocessor}{\#define I2C\_MSA\_RS              0x00000001  }\textcolor{comment}{// Receive not send}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03055}\mbox{\hyperlink{tm4c123gh6pm_8h_aec1240e2353cb8761fe683c1062ea19e}{03055}} \textcolor{preprocessor}{\#define I2C\_MSA\_SA\_S            1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03056}03056 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03057}03057 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03058}03058 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03059}03059 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03060}03060 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03061}03061 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03062}\mbox{\hyperlink{tm4c123gh6pm_8h_af4a44f8cd06fcc1107c55e5f4e228c52}{03062}} \textcolor{preprocessor}{\#define I2C\_MCS\_CLKTO           0x00000080  }\textcolor{comment}{// Clock Timeout Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03063}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b8adb0fc36ae5adb02982df1071e878}{03063}} \textcolor{preprocessor}{\#define I2C\_MCS\_BUSBSY          0x00000040  }\textcolor{comment}{// Bus Busy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03064}\mbox{\hyperlink{tm4c123gh6pm_8h_a496b0e020fe6450d9a25834382db932e}{03064}} \textcolor{preprocessor}{\#define I2C\_MCS\_IDLE            0x00000020  }\textcolor{comment}{// I2C Idle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03065}\mbox{\hyperlink{tm4c123gh6pm_8h_a12f64e16e9462ffedae297bf68566dec}{03065}} \textcolor{preprocessor}{\#define I2C\_MCS\_ARBLST          0x00000010  }\textcolor{comment}{// Arbitration Lost}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03066}\mbox{\hyperlink{tm4c123gh6pm_8h_a928d6ec75c3043792bc5c6740c3cb020}{03066}} \textcolor{preprocessor}{\#define I2C\_MCS\_HS              0x00000010  }\textcolor{comment}{// High-\/Speed Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03067}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3cafd26f982b8c69702f08b0f6592b7}{03067}} \textcolor{preprocessor}{\#define I2C\_MCS\_ACK             0x00000008  }\textcolor{comment}{// Data Acknowledge Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03068}\mbox{\hyperlink{tm4c123gh6pm_8h_a981d18e43fcb5a2ef0d0ac0765f3d632}{03068}} \textcolor{preprocessor}{\#define I2C\_MCS\_DATACK          0x00000008  }\textcolor{comment}{// Acknowledge Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03069}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d470fff9860efdc717e0ff2b8f003fa}{03069}} \textcolor{preprocessor}{\#define I2C\_MCS\_ADRACK          0x00000004  }\textcolor{comment}{// Acknowledge Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03070}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2a9845789ca7401e680db6540cee7f3}{03070}} \textcolor{preprocessor}{\#define I2C\_MCS\_STOP            0x00000004  }\textcolor{comment}{// Generate STOP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03071}\mbox{\hyperlink{tm4c123gh6pm_8h_a24cbbb7eff03142f278ad2429baababf}{03071}} \textcolor{preprocessor}{\#define I2C\_MCS\_ERROR           0x00000002  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03072}\mbox{\hyperlink{tm4c123gh6pm_8h_add129ac811e354151bd37e6978692db8}{03072}} \textcolor{preprocessor}{\#define I2C\_MCS\_START           0x00000002  }\textcolor{comment}{// Generate START}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03073}\mbox{\hyperlink{tm4c123gh6pm_8h_a470a4ad0e4deb6ca24bdc32b32a26ef0}{03073}} \textcolor{preprocessor}{\#define I2C\_MCS\_RUN             0x00000001  }\textcolor{comment}{// I2C Master Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03074}\mbox{\hyperlink{tm4c123gh6pm_8h_a381c92be97c10c3c9725db74832c46f6}{03074}} \textcolor{preprocessor}{\#define I2C\_MCS\_BUSY            0x00000001  }\textcolor{comment}{// I2C Busy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03075}03075 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03076}03076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03077}03077 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03078}03078 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MDR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03079}03079 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03080}03080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03081}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bfa23e6ed33d58b2e1867396c255fae}{03081}} \textcolor{preprocessor}{\#define I2C\_MDR\_DATA\_M          0x000000FF  }\textcolor{comment}{// This byte contains the data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03082}03082                                             \textcolor{comment}{// transferred during a transaction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03083}\mbox{\hyperlink{tm4c123gh6pm_8h_ab717b0dee7d858f8a5ca705eede279fd}{03083}} \textcolor{preprocessor}{\#define I2C\_MDR\_DATA\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03084}03084 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03085}03085 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03086}03086 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03087}03087 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MTPR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03088}03088 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03089}03089 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03090}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ea78b77b3cc45456dba5456eb8a3ad6}{03090}} \textcolor{preprocessor}{\#define I2C\_MTPR\_HS             0x00000080  }\textcolor{comment}{// High-\/Speed Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03091}\mbox{\hyperlink{tm4c123gh6pm_8h_aab3c4b80a2b83c6a405254cf14832910}{03091}} \textcolor{preprocessor}{\#define I2C\_MTPR\_TPR\_M          0x0000007F  }\textcolor{comment}{// Timer Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03092}\mbox{\hyperlink{tm4c123gh6pm_8h_a87e6edbf7828625e0efb72ec82289b75}{03092}} \textcolor{preprocessor}{\#define I2C\_MTPR\_TPR\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03093}03093 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03094}03094 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03095}03095 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03096}03096 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MIMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03097}03097 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03098}03098 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03099}\mbox{\hyperlink{tm4c123gh6pm_8h_ae41c30b33497295d38054f9575f701e4}{03099}} \textcolor{preprocessor}{\#define I2C\_MIMR\_CLKIM          0x00000002  }\textcolor{comment}{// Clock Timeout Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03100}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf88904c64bf1608f954299b820b79c2}{03100}} \textcolor{preprocessor}{\#define I2C\_MIMR\_IM             0x00000001  }\textcolor{comment}{// Master Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03101}03101 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03102}03102 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03103}03103 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03104}03104 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03105}03105 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03106}03106 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03107}\mbox{\hyperlink{tm4c123gh6pm_8h_a78152229f648be74034e9907fbeac0ec}{03107}} \textcolor{preprocessor}{\#define I2C\_MRIS\_CLKRIS         0x00000002  }\textcolor{comment}{// Clock Timeout Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03108}03108                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03109}\mbox{\hyperlink{tm4c123gh6pm_8h_a015371a2988c3489343ca626d0a7af27}{03109}} \textcolor{preprocessor}{\#define I2C\_MRIS\_RIS            0x00000001  }\textcolor{comment}{// Master Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03110}03110 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03111}03111 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03112}03112 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03113}03113 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MMIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03114}03114 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03115}03115 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03116}\mbox{\hyperlink{tm4c123gh6pm_8h_a7174d4dd13f29209d1191da5fa04bf4e}{03116}} \textcolor{preprocessor}{\#define I2C\_MMIS\_CLKMIS         0x00000002  }\textcolor{comment}{// Clock Timeout Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03117}03117                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03118}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ad61c536a592c71d2ee4e9d76ef4ef5}{03118}} \textcolor{preprocessor}{\#define I2C\_MMIS\_MIS            0x00000001  }\textcolor{comment}{// Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03119}03119 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03120}03120 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03121}03121 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03122}03122 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03123}03123 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03124}03124 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03125}\mbox{\hyperlink{tm4c123gh6pm_8h_a59639a99c0b7a572d89b54ba39ee9d3d}{03125}} \textcolor{preprocessor}{\#define I2C\_MICR\_CLKIC          0x00000002  }\textcolor{comment}{// Clock Timeout Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03126}\mbox{\hyperlink{tm4c123gh6pm_8h_a4710a62314041659d2dc6e7bd8f8ad92}{03126}} \textcolor{preprocessor}{\#define I2C\_MICR\_IC             0x00000001  }\textcolor{comment}{// Master Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03127}03127 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03128}03128 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03129}03129 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03130}03130 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03131}03131 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03132}03132 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03133}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e26664e90f15b3d0f44a861d9beacda}{03133}} \textcolor{preprocessor}{\#define I2C\_MCR\_GFE             0x00000040  }\textcolor{comment}{// I2C Glitch Filter Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03134}\mbox{\hyperlink{tm4c123gh6pm_8h_afb4062b6e1079cfa7f9e1d1ddf445c26}{03134}} \textcolor{preprocessor}{\#define I2C\_MCR\_SFE             0x00000020  }\textcolor{comment}{// I2C Slave Function Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03135}\mbox{\hyperlink{tm4c123gh6pm_8h_a41a8a2195430a009df931da5ed05e39c}{03135}} \textcolor{preprocessor}{\#define I2C\_MCR\_MFE             0x00000010  }\textcolor{comment}{// I2C Master Function Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03136}\mbox{\hyperlink{tm4c123gh6pm_8h_a81152c209cb668619b2860ab9fc58076}{03136}} \textcolor{preprocessor}{\#define I2C\_MCR\_LPBK            0x00000001  }\textcolor{comment}{// I2C Loopback}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03137}03137 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03138}03138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03139}03139 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03140}03140 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCLKOCNT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03141}03141 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03142}03142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03143}\mbox{\hyperlink{tm4c123gh6pm_8h_a2452d20ed86d2a0867dfd509e395b476}{03143}} \textcolor{preprocessor}{\#define I2C\_MCLKOCNT\_CNTL\_M     0x000000FF  }\textcolor{comment}{// I2C Master Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03144}\mbox{\hyperlink{tm4c123gh6pm_8h_abad34d4757b57274fb8cfd871d54c7a1}{03144}} \textcolor{preprocessor}{\#define I2C\_MCLKOCNT\_CNTL\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03145}03145 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03146}03146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03147}03147 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03148}03148 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MBMON register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03149}03149 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03150}03150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03151}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e62331c8be6c11b739d090b34cf2bcc}{03151}} \textcolor{preprocessor}{\#define I2C\_MBMON\_SDA           0x00000002  }\textcolor{comment}{// I2C SDA Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03152}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f338404a731c8a28bbb120460fb2983}{03152}} \textcolor{preprocessor}{\#define I2C\_MBMON\_SCL           0x00000001  }\textcolor{comment}{// I2C SCL Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03153}03153 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03154}03154 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03155}03155 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03156}03156 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCR2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03157}03157 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03158}03158 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03159}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0da327d8f19badf63f6c95f1a6c832d}{03159}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_M         0x00000070  }\textcolor{comment}{// I2C Glitch Filter Pulse Width}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03160}\mbox{\hyperlink{tm4c123gh6pm_8h_a47a74a082192825b0453b183ec417619}{03160}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_BYPASS    0x00000000  }\textcolor{comment}{// Bypass}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03161}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d18551adbe6ab453ea1c368e5ee9474}{03161}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_1         0x00000010  }\textcolor{comment}{// 1 clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03162}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ee70ecbbdec0140f3232f68594712d7}{03162}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_2         0x00000020  }\textcolor{comment}{// 2 clocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03163}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c73834634df01ede74fefeef45c0b90}{03163}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_3         0x00000030  }\textcolor{comment}{// 3 clocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03164}\mbox{\hyperlink{tm4c123gh6pm_8h_ae404e98d8a841c1d1631f55aaa43472c}{03164}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_4         0x00000040  }\textcolor{comment}{// 4 clocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03165}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6bc49d9d62857451f181ea6fd822cd8}{03165}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_8         0x00000050  }\textcolor{comment}{// 8 clocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03166}\mbox{\hyperlink{tm4c123gh6pm_8h_a05d6710182fd1f030fc84292cc660d88}{03166}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_16        0x00000060  }\textcolor{comment}{// 16 clocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03167}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0fda7912302eb5f0a731aa9b8e50f26}{03167}} \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_31        0x00000070  }\textcolor{comment}{// 31 clocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03168}03168 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03169}03169 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03170}03170 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03171}03171 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SOAR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03172}03172 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03173}03173 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03174}\mbox{\hyperlink{tm4c123gh6pm_8h_a936d25a2651630b37da12616c8040b18}{03174}} \textcolor{preprocessor}{\#define I2C\_SOAR\_OAR\_M          0x0000007F  }\textcolor{comment}{// I2C Slave Own Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03175}\mbox{\hyperlink{tm4c123gh6pm_8h_a813a99af5d2a9dd6bda4ef9e351b883e}{03175}} \textcolor{preprocessor}{\#define I2C\_SOAR\_OAR\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03176}03176 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03177}03177 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03178}03178 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03179}03179 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SCSR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03180}03180 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03181}03181 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03182}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6fbd58e2735dd8eae8e80b61b3a029e}{03182}} \textcolor{preprocessor}{\#define I2C\_SCSR\_OAR2SEL        0x00000008  }\textcolor{comment}{// OAR2 Address Matched}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03183}\mbox{\hyperlink{tm4c123gh6pm_8h_a3483b0e46cf189ed1d386fa0f18cf328}{03183}} \textcolor{preprocessor}{\#define I2C\_SCSR\_FBR            0x00000004  }\textcolor{comment}{// First Byte Received}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03184}\mbox{\hyperlink{tm4c123gh6pm_8h_a02ce9f87473f86549ce7ae25ed637979}{03184}} \textcolor{preprocessor}{\#define I2C\_SCSR\_TREQ           0x00000002  }\textcolor{comment}{// Transmit Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03185}\mbox{\hyperlink{tm4c123gh6pm_8h_ac103568c30edd776e9242162496c36db}{03185}} \textcolor{preprocessor}{\#define I2C\_SCSR\_DA             0x00000001  }\textcolor{comment}{// Device Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03186}\mbox{\hyperlink{tm4c123gh6pm_8h_ae84e6eeba8fabe8c31c1ba6fc6cf06b0}{03186}} \textcolor{preprocessor}{\#define I2C\_SCSR\_RREQ           0x00000001  }\textcolor{comment}{// Receive Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03187}03187 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03188}03188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03189}03189 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03190}03190 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SDR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03191}03191 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03192}03192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03193}\mbox{\hyperlink{tm4c123gh6pm_8h_a01e09dc5962c06b1d84cbbcf5df1647e}{03193}} \textcolor{preprocessor}{\#define I2C\_SDR\_DATA\_M          0x000000FF  }\textcolor{comment}{// Data for Transfer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03194}\mbox{\hyperlink{tm4c123gh6pm_8h_ae555376a36ca733cdc4de95b23bc16f1}{03194}} \textcolor{preprocessor}{\#define I2C\_SDR\_DATA\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03195}03195 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03196}03196 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03197}03197 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03198}03198 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SIMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03199}03199 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03200}03200 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03201}\mbox{\hyperlink{tm4c123gh6pm_8h_aed0e2767d9f837cd98097565be0159e8}{03201}} \textcolor{preprocessor}{\#define I2C\_SIMR\_STOPIM         0x00000004  }\textcolor{comment}{// Stop Condition Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03202}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b282d20b831b0d7603ddc5638e541cb}{03202}} \textcolor{preprocessor}{\#define I2C\_SIMR\_STARTIM        0x00000002  }\textcolor{comment}{// Start Condition Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03203}\mbox{\hyperlink{tm4c123gh6pm_8h_a69b55d528b7d32738bf36b7abcc33cb7}{03203}} \textcolor{preprocessor}{\#define I2C\_SIMR\_DATAIM         0x00000001  }\textcolor{comment}{// Data Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03204}03204 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03205}03205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03206}03206 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03207}03207 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03208}03208 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03209}03209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03210}\mbox{\hyperlink{tm4c123gh6pm_8h_ac240d9a73d4216817c1599acd7a83af9}{03210}} \textcolor{preprocessor}{\#define I2C\_SRIS\_STOPRIS        0x00000004  }\textcolor{comment}{// Stop Condition Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03211}03211                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03212}\mbox{\hyperlink{tm4c123gh6pm_8h_a494d796589ef88013b8a9288d8e18fb3}{03212}} \textcolor{preprocessor}{\#define I2C\_SRIS\_STARTRIS       0x00000002  }\textcolor{comment}{// Start Condition Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03213}03213                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03214}\mbox{\hyperlink{tm4c123gh6pm_8h_a494bc007fd396e59cd9336cd726f7736}{03214}} \textcolor{preprocessor}{\#define I2C\_SRIS\_DATARIS        0x00000001  }\textcolor{comment}{// Data Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03215}03215 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03216}03216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03217}03217 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03218}03218 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SMIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03219}03219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03220}03220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03221}\mbox{\hyperlink{tm4c123gh6pm_8h_a701bf1fe6b81cabd5320fe345d9fa913}{03221}} \textcolor{preprocessor}{\#define I2C\_SMIS\_STOPMIS        0x00000004  }\textcolor{comment}{// Stop Condition Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03222}03222                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03223}\mbox{\hyperlink{tm4c123gh6pm_8h_ad98abf0ff0cfecd7198823b4262bb212}{03223}} \textcolor{preprocessor}{\#define I2C\_SMIS\_STARTMIS       0x00000002  }\textcolor{comment}{// Start Condition Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03224}03224                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03225}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4bdc3a701becc9d04ce76daa83fb2b6}{03225}} \textcolor{preprocessor}{\#define I2C\_SMIS\_DATAMIS        0x00000001  }\textcolor{comment}{// Data Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03226}03226 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03227}03227 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03228}03228 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03229}03229 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03230}03230 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03231}03231 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03232}\mbox{\hyperlink{tm4c123gh6pm_8h_adce824b93b9630b2ff536ab71da61e32}{03232}} \textcolor{preprocessor}{\#define I2C\_SICR\_STOPIC         0x00000004  }\textcolor{comment}{// Stop Condition Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03233}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d699ff03ddfe9f991a448d853b89b7c}{03233}} \textcolor{preprocessor}{\#define I2C\_SICR\_STARTIC        0x00000002  }\textcolor{comment}{// Start Condition Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03234}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0de1e1d5485525469027f9e7e5c0949}{03234}} \textcolor{preprocessor}{\#define I2C\_SICR\_DATAIC         0x00000001  }\textcolor{comment}{// Data Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03235}03235 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03236}03236 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03237}03237 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03238}03238 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SOAR2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03239}03239 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03240}03240 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03241}\mbox{\hyperlink{tm4c123gh6pm_8h_a9992f884086c8e6c59002f1306be485a}{03241}} \textcolor{preprocessor}{\#define I2C\_SOAR2\_OAR2EN        0x00000080  }\textcolor{comment}{// I2C Slave Own Address 2 Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03242}\mbox{\hyperlink{tm4c123gh6pm_8h_ad553e941734e3790a34360f3e22784b8}{03242}} \textcolor{preprocessor}{\#define I2C\_SOAR2\_OAR2\_M        0x0000007F  }\textcolor{comment}{// I2C Slave Own Address 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03243}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9744803c09033fbb981dc6d23178d75}{03243}} \textcolor{preprocessor}{\#define I2C\_SOAR2\_OAR2\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03244}03244 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03245}03245 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03246}03246 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03247}03247 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SACKCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03248}03248 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03249}03249 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03250}\mbox{\hyperlink{tm4c123gh6pm_8h_afa7f2af43db45f256651cf1ff0d46659}{03250}} \textcolor{preprocessor}{\#define I2C\_SACKCTL\_ACKOVAL     0x00000002  }\textcolor{comment}{// I2C Slave ACK Override Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03251}\mbox{\hyperlink{tm4c123gh6pm_8h_a117ada97604ca6a0ec46c3cb461db5e1}{03251}} \textcolor{preprocessor}{\#define I2C\_SACKCTL\_ACKOEN      0x00000001  }\textcolor{comment}{// I2C Slave ACK Override Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03252}03252 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03253}03253 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03254}03254 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03255}03255 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03256}03256 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03257}03257 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03258}\mbox{\hyperlink{tm4c123gh6pm_8h_afeacbbf81695cb523764839b7f68427d}{03258}} \textcolor{preprocessor}{\#define I2C\_PP\_HS               0x00000001  }\textcolor{comment}{// High-\/Speed Capable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03259}03259 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03260}03260 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03261}03261 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03262}03262 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_PC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03263}03263 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03264}03264 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03265}\mbox{\hyperlink{tm4c123gh6pm_8h_af0124d548759a1d19161d275679f2f38}{03265}} \textcolor{preprocessor}{\#define I2C\_PC\_HS               0x00000001  }\textcolor{comment}{// High-\/Speed Capable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03266}03266 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03267}03267 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03268}03268 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03269}03269 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03270}03270 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03271}03271 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03272}\mbox{\hyperlink{tm4c123gh6pm_8h_abecab8c64092a4b17fdd433db6f56510}{03272}} \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC3     0x00000008  }\textcolor{comment}{// Update PWM Generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03273}\mbox{\hyperlink{tm4c123gh6pm_8h_afd552489fa90d6d2a6c9bcd8c847657f}{03273}} \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC2     0x00000004  }\textcolor{comment}{// Update PWM Generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03274}\mbox{\hyperlink{tm4c123gh6pm_8h_a14b4f17dceadc47c444b421af11b2f07}{03274}} \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC1     0x00000002  }\textcolor{comment}{// Update PWM Generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03275}\mbox{\hyperlink{tm4c123gh6pm_8h_a9efd64dfa960ca766d1a02f577443e6f}{03275}} \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC0     0x00000001  }\textcolor{comment}{// Update PWM Generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03276}03276 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03277}03277 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03278}03278 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03279}03279 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_SYNC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03280}03280 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03281}03281 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03282}\mbox{\hyperlink{tm4c123gh6pm_8h_a547aa44810c0ab1d778173b923376b80}{03282}} \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC3          0x00000008  }\textcolor{comment}{// Reset Generator 3 Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03283}\mbox{\hyperlink{tm4c123gh6pm_8h_a5dac600c989d7a3f2fb558697bd98aa3}{03283}} \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC2          0x00000004  }\textcolor{comment}{// Reset Generator 2 Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03284}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a49d12f649b07fc528c54a2dfccfc8d}{03284}} \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC1          0x00000002  }\textcolor{comment}{// Reset Generator 1 Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03285}\mbox{\hyperlink{tm4c123gh6pm_8h_a2982c1a4e7360c55c824319ac9efbd71}{03285}} \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC0          0x00000001  }\textcolor{comment}{// Reset Generator 0 Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03286}03286 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03287}03287 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03288}03288 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03289}03289 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_ENABLE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03290}03290 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03291}03291 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03292}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ce19300526527320f790dc9639415fa}{03292}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM7EN       0x00000080  }\textcolor{comment}{// MnPWM7 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03293}\mbox{\hyperlink{tm4c123gh6pm_8h_a502239759d7530d919c28e1f6afe66bd}{03293}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM6EN       0x00000040  }\textcolor{comment}{// MnPWM6 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03294}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6098cd10dc189827f88cb6a7aad9060}{03294}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM5EN       0x00000020  }\textcolor{comment}{// MnPWM5 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03295}\mbox{\hyperlink{tm4c123gh6pm_8h_a46c8baa000c36261cbb3605deb371428}{03295}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM4EN       0x00000010  }\textcolor{comment}{// MnPWM4 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03296}\mbox{\hyperlink{tm4c123gh6pm_8h_a22216a88742c6399ac6a77b85a68aa11}{03296}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM3EN       0x00000008  }\textcolor{comment}{// MnPWM3 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03297}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b9c1e1eeba53b279bc3a05519e75e18}{03297}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM2EN       0x00000004  }\textcolor{comment}{// MnPWM2 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03298}\mbox{\hyperlink{tm4c123gh6pm_8h_ab41e76d4d3977270166f8cdba1aaf194}{03298}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM1EN       0x00000002  }\textcolor{comment}{// MnPWM1 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03299}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa6f52ba610d144dd4dec5dda8c2918c}{03299}} \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM0EN       0x00000001  }\textcolor{comment}{// MnPWM0 Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03300}03300 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03301}03301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03302}03302 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03303}03303 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_INVERT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03304}03304 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03305}03305 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03306}\mbox{\hyperlink{tm4c123gh6pm_8h_a6273063908c289411b50dd6cca813ac5}{03306}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM7INV      0x00000080  }\textcolor{comment}{// Invert MnPWM7 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03307}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bbf705e24992775ed083b24ad6c516f}{03307}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM6INV      0x00000040  }\textcolor{comment}{// Invert MnPWM6 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03308}\mbox{\hyperlink{tm4c123gh6pm_8h_a500e3ffcde1f0768d3780657878aa2ef}{03308}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM5INV      0x00000020  }\textcolor{comment}{// Invert MnPWM5 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03309}\mbox{\hyperlink{tm4c123gh6pm_8h_a39e60de92dc92c4e711b9a8423312bf3}{03309}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM4INV      0x00000010  }\textcolor{comment}{// Invert MnPWM4 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03310}\mbox{\hyperlink{tm4c123gh6pm_8h_a73be3d62b23a38b1adbabd1ac7f76a37}{03310}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM3INV      0x00000008  }\textcolor{comment}{// Invert MnPWM3 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03311}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b539f5d8cf2d1b735f9b398553c3a3a}{03311}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM2INV      0x00000004  }\textcolor{comment}{// Invert MnPWM2 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03312}\mbox{\hyperlink{tm4c123gh6pm_8h_a0be381a388bff022c258422ab7c5887e}{03312}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM1INV      0x00000002  }\textcolor{comment}{// Invert MnPWM1 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03313}\mbox{\hyperlink{tm4c123gh6pm_8h_a70e4ee6df0d1701a66b1ca1e8d0e7016}{03313}} \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM0INV      0x00000001  }\textcolor{comment}{// Invert MnPWM0 Signal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03314}03314 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03315}03315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03316}03316 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03317}03317 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_FAULT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03318}03318 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03319}03319 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03320}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b35ad1661d441cfd6b76e720de35900}{03320}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT7        0x00000080  }\textcolor{comment}{// MnPWM7 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03321}\mbox{\hyperlink{tm4c123gh6pm_8h_af115ecfbdd1ed787a4ef8d29812778d0}{03321}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT6        0x00000040  }\textcolor{comment}{// MnPWM6 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03322}\mbox{\hyperlink{tm4c123gh6pm_8h_a92ea4c7be5095e6e816d7021eb809787}{03322}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT5        0x00000020  }\textcolor{comment}{// MnPWM5 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03323}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c97215af34df8783d622d653a1e978a}{03323}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT4        0x00000010  }\textcolor{comment}{// MnPWM4 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03324}\mbox{\hyperlink{tm4c123gh6pm_8h_ad338d635d6054bb91167fd1643abc224}{03324}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT3        0x00000008  }\textcolor{comment}{// MnPWM3 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03325}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4561423d7ed5dc2cae3327bb044108e}{03325}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT2        0x00000004  }\textcolor{comment}{// MnPWM2 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03326}\mbox{\hyperlink{tm4c123gh6pm_8h_a2de219e7c64d0a82f07acb1ce363212b}{03326}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT1        0x00000002  }\textcolor{comment}{// MnPWM1 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03327}\mbox{\hyperlink{tm4c123gh6pm_8h_a37b2ef6bfc0511a75bfc221acfb2f282}{03327}} \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT0        0x00000001  }\textcolor{comment}{// MnPWM0 Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03328}03328 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03329}03329 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03330}03330 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03331}03331 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_INTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03332}03332 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03333}03333 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03334}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b5b4d26b92815df80b7259bb5e8e857}{03334}} \textcolor{preprocessor}{\#define PWM\_INTEN\_INTFAULT1     0x00020000  }\textcolor{comment}{// Interrupt Fault 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03335}\mbox{\hyperlink{tm4c123gh6pm_8h_a99aef1e12ca626d6444e2eddc21c76eb}{03335}} \textcolor{preprocessor}{\#define PWM\_INTEN\_INTFAULT0     0x00010000  }\textcolor{comment}{// Interrupt Fault 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03336}\mbox{\hyperlink{tm4c123gh6pm_8h_a5179853c89135ad36c28743263059b57}{03336}} \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM3       0x00000008  }\textcolor{comment}{// PWM3 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03337}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9249ce5cbab10a641bca612b9ce0fab}{03337}} \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM2       0x00000004  }\textcolor{comment}{// PWM2 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03338}\mbox{\hyperlink{tm4c123gh6pm_8h_a000ae65243b8425503dbd4fdb7776eae}{03338}} \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM1       0x00000002  }\textcolor{comment}{// PWM1 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03339}\mbox{\hyperlink{tm4c123gh6pm_8h_adeaecbd51b576cd9e5f25d7912b2c1db}{03339}} \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM0       0x00000001  }\textcolor{comment}{// PWM0 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03340}03340 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03341}03341 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03342}03342 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03343}03343 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03344}03344 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03345}03345 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03346}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2c41ebb7aeceaa846d1de026b29ddd0}{03346}} \textcolor{preprocessor}{\#define PWM\_RIS\_INTFAULT1       0x00020000  }\textcolor{comment}{// Interrupt Fault PWM 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03347}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f95b186993195c8c0410fa5726cfd58}{03347}} \textcolor{preprocessor}{\#define PWM\_RIS\_INTFAULT0       0x00010000  }\textcolor{comment}{// Interrupt Fault PWM 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03348}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aa3174ad226a1c9f2314c2e8c2633ff}{03348}} \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM3         0x00000008  }\textcolor{comment}{// PWM3 Interrupt Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03349}\mbox{\hyperlink{tm4c123gh6pm_8h_ace342e68e282aab5d00d6ba4c048a0d3}{03349}} \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM2         0x00000004  }\textcolor{comment}{// PWM2 Interrupt Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03350}\mbox{\hyperlink{tm4c123gh6pm_8h_a01e3059cb8044453b064119163dc31da}{03350}} \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM1         0x00000002  }\textcolor{comment}{// PWM1 Interrupt Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03351}\mbox{\hyperlink{tm4c123gh6pm_8h_a3dc356cf7893c8e5068966555795167b}{03351}} \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM0         0x00000001  }\textcolor{comment}{// PWM0 Interrupt Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03352}03352 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03353}03353 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03354}03354 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03355}03355 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03356}03356 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03357}03357 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03358}\mbox{\hyperlink{tm4c123gh6pm_8h_a31cca0bee621c4e4480e56b012c38364}{03358}} \textcolor{preprocessor}{\#define PWM\_ISC\_INTFAULT1       0x00020000  }\textcolor{comment}{// FAULT1 Interrupt Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03359}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6582d448a6f9fbf8553ab27622aadb7}{03359}} \textcolor{preprocessor}{\#define PWM\_ISC\_INTFAULT0       0x00010000  }\textcolor{comment}{// FAULT0 Interrupt Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03360}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d68f4eea8710669f6e48b479b2fc870}{03360}} \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM3         0x00000008  }\textcolor{comment}{// PWM3 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03361}\mbox{\hyperlink{tm4c123gh6pm_8h_a7058bcd9256db84237d93177ea48c725}{03361}} \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM2         0x00000004  }\textcolor{comment}{// PWM2 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03362}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a0bf1e553fb4b85a79465f200f37fba}{03362}} \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM1         0x00000002  }\textcolor{comment}{// PWM1 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03363}\mbox{\hyperlink{tm4c123gh6pm_8h_ac839419444ce358c2ec471334bf904a9}{03363}} \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM0         0x00000001  }\textcolor{comment}{// PWM0 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03364}03364 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03365}03365 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03366}03366 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03367}03367 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_STATUS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03368}03368 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03369}03369 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03370}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6c495f4a0e0df1537ca0e973debbf96}{03370}} \textcolor{preprocessor}{\#define PWM\_STATUS\_FAULT1       0x00000002  }\textcolor{comment}{// Generator 1 Fault Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03371}\mbox{\hyperlink{tm4c123gh6pm_8h_ade4fc42f26b5ee6a4ae728d843327c0d}{03371}} \textcolor{preprocessor}{\#define PWM\_STATUS\_FAULT0       0x00000001  }\textcolor{comment}{// Generator 0 Fault Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03372}03372 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03373}03373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03374}03374 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03375}03375 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_FAULTVAL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03376}03376 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03377}03377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03378}\mbox{\hyperlink{tm4c123gh6pm_8h_afb5095bf7edd35c532c322efdeb395c0}{03378}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM7       0x00000080  }\textcolor{comment}{// MnPWM7 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03379}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f085027cb3cbf78d69b82739dda050c}{03379}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM6       0x00000040  }\textcolor{comment}{// MnPWM6 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03380}\mbox{\hyperlink{tm4c123gh6pm_8h_ac485929a744fe3136d3558fa23e63167}{03380}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM5       0x00000020  }\textcolor{comment}{// MnPWM5 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03381}\mbox{\hyperlink{tm4c123gh6pm_8h_a5325190f8d591de4c18531b2cf709f2e}{03381}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM4       0x00000010  }\textcolor{comment}{// MnPWM4 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03382}\mbox{\hyperlink{tm4c123gh6pm_8h_abbabbbf51695387c7e3401dfb3e9bc3c}{03382}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM3       0x00000008  }\textcolor{comment}{// MnPWM3 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03383}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c3aad1dec9821761afbaa9c90c15dc1}{03383}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM2       0x00000004  }\textcolor{comment}{// MnPWM2 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03384}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ac82bf94ccdf55b52ba03b376d21843}{03384}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM1       0x00000002  }\textcolor{comment}{// MnPWM1 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03385}\mbox{\hyperlink{tm4c123gh6pm_8h_af38b199c1de5f99cbc1fe75f9899d8c0}{03385}} \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM0       0x00000001  }\textcolor{comment}{// MnPWM0 Fault Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03386}03386 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03387}03387 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03388}03388 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03389}03389 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_ENUPD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03390}03390 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03391}03391 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03392}\mbox{\hyperlink{tm4c123gh6pm_8h_a37b8c2e23f69d12a5370a564faba9859}{03392}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_M      0x0000C000  }\textcolor{comment}{// MnPWM7 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03393}\mbox{\hyperlink{tm4c123gh6pm_8h_af37a464e8b8b8561c75b4f8dc23dcfa1}{03393}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03394}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f511dab52e95bdfaf84a486e0c81520}{03394}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_LSYNC  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03395}\mbox{\hyperlink{tm4c123gh6pm_8h_a06716f3044f6d4a9639655ac8299e83f}{03395}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_GSYNC  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03396}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d4c096fdc9b14dca74dca4f44ae93b8}{03396}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_M      0x00003000  }\textcolor{comment}{// MnPWM6 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03397}\mbox{\hyperlink{tm4c123gh6pm_8h_a1fdd8afcd74f5f4087dbd0e3d763b6cd}{03397}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03398}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0cdb4359965a3a5d606c652660ae963}{03398}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_LSYNC  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03399}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8d93f324d241c5d6dcc70cdefe00087}{03399}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_GSYNC  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03400}\mbox{\hyperlink{tm4c123gh6pm_8h_a396abcf2d0a1734d348f1c7404bcdd97}{03400}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_M      0x00000C00  }\textcolor{comment}{// MnPWM5 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03401}\mbox{\hyperlink{tm4c123gh6pm_8h_aa28924cb72631ed6ad5be15dd9a490d4}{03401}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03402}\mbox{\hyperlink{tm4c123gh6pm_8h_a27992421c5155c5a8063becf6e890775}{03402}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_LSYNC  0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03403}\mbox{\hyperlink{tm4c123gh6pm_8h_a606a561b53bd376d8d264dfc8ed1d9e1}{03403}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_GSYNC  0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03404}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d46d555c49de26cb2473d74e32bbc40}{03404}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_M      0x00000300  }\textcolor{comment}{// MnPWM4 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03405}\mbox{\hyperlink{tm4c123gh6pm_8h_a81f513eb67a3cbecb220b4bacc3b9fea}{03405}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03406}\mbox{\hyperlink{tm4c123gh6pm_8h_a415343dfbf2e43ca367f54b993aafddc}{03406}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_LSYNC  0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03407}\mbox{\hyperlink{tm4c123gh6pm_8h_a59486e7ba4d2fc3782de399d5815e9b9}{03407}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_GSYNC  0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03408}\mbox{\hyperlink{tm4c123gh6pm_8h_af231e81977173334acaba37d2ee859f8}{03408}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_M      0x000000C0  }\textcolor{comment}{// MnPWM3 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03409}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9106cb1f4201f99123d786ce7931880}{03409}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03410}\mbox{\hyperlink{tm4c123gh6pm_8h_a2458b84fdfbe1360c25cb26900d7388a}{03410}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_LSYNC  0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03411}\mbox{\hyperlink{tm4c123gh6pm_8h_a52e49831bae5e7b5dc291e4fe0244ca2}{03411}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_GSYNC  0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03412}\mbox{\hyperlink{tm4c123gh6pm_8h_afa2332c4eff964009da4de2c9e17a994}{03412}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_M      0x00000030  }\textcolor{comment}{// MnPWM2 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03413}\mbox{\hyperlink{tm4c123gh6pm_8h_afae0f6475a8129c3c828c2429afe2098}{03413}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03414}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f8ccd33ba918cd120c41a8f4d911cd9}{03414}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_LSYNC  0x00000020  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03415}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fbf0895d9a21e08d8753042ead4be21}{03415}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_GSYNC  0x00000030  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03416}\mbox{\hyperlink{tm4c123gh6pm_8h_a214b6e0adc7842266fee155b93876814}{03416}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_M      0x0000000C  }\textcolor{comment}{// MnPWM1 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03417}\mbox{\hyperlink{tm4c123gh6pm_8h_ac51fc9621ea8658c4295f6f1beca36b8}{03417}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03418}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5ee2eb198f25f7d8270a76fd3be15a2}{03418}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_LSYNC  0x00000008  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03419}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fc50263cccf4bf5752ee90e330c3aae}{03419}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_GSYNC  0x0000000C  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03420}\mbox{\hyperlink{tm4c123gh6pm_8h_adcddd74a541a9c18ec3291a8157edf84}{03420}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_M      0x00000003  }\textcolor{comment}{// MnPWM0 Enable Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03421}\mbox{\hyperlink{tm4c123gh6pm_8h_ac47dd2a0c33998bb0a574252fa2ead76}{03421}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03422}\mbox{\hyperlink{tm4c123gh6pm_8h_a1032879fdb0a9f05c0236f9c22517824}{03422}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_LSYNC  0x00000002  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03423}\mbox{\hyperlink{tm4c123gh6pm_8h_a77aaaec0ae9d996752ad5acab7e165bc}{03423}} \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_GSYNC  0x00000003  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03424}03424 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03425}03425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03426}03426 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03427}03427 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03428}03428 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03429}03429 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03430}\mbox{\hyperlink{tm4c123gh6pm_8h_a269ad7f3207c543669214a3b5a962621}{03430}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03431}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bbffe334a84385df6de51df987f899c}{03431}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03432}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c2dd7ffe3934ee1ebc144fdff5c3419}{03432}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03433}\mbox{\hyperlink{tm4c123gh6pm_8h_ab26b3f92c7f1edf6f16e040f97b84668}{03433}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03434}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a615faf27f98b8d3b33c4b042d64188}{03434}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03435}\mbox{\hyperlink{tm4c123gh6pm_8h_a29735459b59a08ae5fdf41be1aea17be}{03435}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03436}\mbox{\hyperlink{tm4c123gh6pm_8h_a8087cbd451705e5160c90cf06f410258}{03436}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03437}\mbox{\hyperlink{tm4c123gh6pm_8h_aee9427b31e98de00c45bb1ebbd79ce83}{03437}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03438}\mbox{\hyperlink{tm4c123gh6pm_8h_a5123034ddce2987e5c8376ddf83245c7}{03438}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03439}\mbox{\hyperlink{tm4c123gh6pm_8h_a53636b0fc6ead41702e67e8b817c8f0b}{03439}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03440}\mbox{\hyperlink{tm4c123gh6pm_8h_a1659402349c767d4e23902839a631b7c}{03440}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03441}\mbox{\hyperlink{tm4c123gh6pm_8h_a31b6807e2c8731c09534d84507fa852c}{03441}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03442}\mbox{\hyperlink{tm4c123gh6pm_8h_aadf4a9a78c7aac1414dbaa1daf931522}{03442}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03443}\mbox{\hyperlink{tm4c123gh6pm_8h_a8cc124db8f4623ee2ff25377dfd76128}{03443}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03444}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e3bf0aca975906838d11665d086ea2f}{03444}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03445}\mbox{\hyperlink{tm4c123gh6pm_8h_a652deaa77a2f2c1418f6fb5a586109b2}{03445}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03446}\mbox{\hyperlink{tm4c123gh6pm_8h_a25a28cddd75ce5c2a9904cd3d3697dc2}{03446}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03447}\mbox{\hyperlink{tm4c123gh6pm_8h_aaca6b359613c0964e6662ef993a961eb}{03447}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03448}\mbox{\hyperlink{tm4c123gh6pm_8h_a7db0e0675d69c2769b623a65006eeda5}{03448}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03449}\mbox{\hyperlink{tm4c123gh6pm_8h_abb1ba3d9343d79190857ef130e35b71a}{03449}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03450}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d5377aafb2ee329cb011e34e2d04f94}{03450}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03451}\mbox{\hyperlink{tm4c123gh6pm_8h_a3275099ac8bd856488962333f8c878f2}{03451}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03452}\mbox{\hyperlink{tm4c123gh6pm_8h_acf78dcebccb1089cc51ed9b07cea1963}{03452}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03453}\mbox{\hyperlink{tm4c123gh6pm_8h_a1fbcfe19cb58521bb02365641f0eb465}{03453}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03454}\mbox{\hyperlink{tm4c123gh6pm_8h_ab117be73a45b4e0dbf3712d1958829a5}{03454}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03455}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d8fbe029177bf3155a3d106219f51e2}{03455}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03456}\mbox{\hyperlink{tm4c123gh6pm_8h_a3eecfda1eb289cf9441cb86199267b52}{03456}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03457}\mbox{\hyperlink{tm4c123gh6pm_8h_aede105fa30f435a771d2a44968a046ef}{03457}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03458}\mbox{\hyperlink{tm4c123gh6pm_8h_ac21238cfaa1fbe301ff0a43b129950d2}{03458}} \textcolor{preprocessor}{\#define PWM\_0\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03459}03459 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03460}03460 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03461}03461 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03462}03462 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_INTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03463}03463 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03464}03464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03465}\mbox{\hyperlink{tm4c123gh6pm_8h_a610e5cbd38861dc23ddda2b15fe80389}{03465}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03466}03466                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03467}\mbox{\hyperlink{tm4c123gh6pm_8h_a28c044946a0ae94b776401440d749dab}{03467}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03468}\mbox{\hyperlink{tm4c123gh6pm_8h_ad28742b5fc3a575e3ceb3d804c1ac648}{03468}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03469}03469                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03470}\mbox{\hyperlink{tm4c123gh6pm_8h_a87e62b158bba00bb8cb70e5898fbb70c}{03470}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03471}\mbox{\hyperlink{tm4c123gh6pm_8h_a185482699494fd853bd922975c134573}{03471}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03472}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e3c3ca39c74503b063b250b99ad0126}{03472}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03473}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3743bbaa4895f46b0579e001c9771fe}{03473}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03474}03474                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03475}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b29f8b11fd65a0fe49d27b97854a84a}{03475}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03476}03476                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03477}\mbox{\hyperlink{tm4c123gh6pm_8h_a93020224db4b4fd8638721a9cfe24542}{03477}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03478}03478                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03479}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f0030c69291cfdb007f0ed6f00b9096}{03479}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03480}03480                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03481}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7f82bae0760aa14a013507c372b0b58}{03481}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03482}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a98a8495144570b5076a91cfd0ae9f4}{03482}} \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03483}03483 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03484}03484 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03485}03485 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03486}03486 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03487}03487 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03488}03488 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03489}\mbox{\hyperlink{tm4c123gh6pm_8h_a756479c2fa5c407b3705e264d2d9b4e0}{03489}} \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03490}03490                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03491}\mbox{\hyperlink{tm4c123gh6pm_8h_ac781b8a78c98e01a1a297181b40d8c22}{03491}} \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03492}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cd27db60786c92815a37c5de3528987}{03492}} \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03493}03493                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03494}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ca1fb77cedfaa03fbd5635b363ba80c}{03494}} \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03495}\mbox{\hyperlink{tm4c123gh6pm_8h_a3719a862cb90e3e05f6444c907b2629f}{03495}} \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03496}\mbox{\hyperlink{tm4c123gh6pm_8h_ae50b26fc9853b97c0a17e6f5b0735b33}{03496}} \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03497}03497 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03498}03498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03499}03499 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03500}03500 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03501}03501 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03502}03502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03503}\mbox{\hyperlink{tm4c123gh6pm_8h_abfa75ff1e4c82634163b36e2b305a43a}{03503}} \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03504}\mbox{\hyperlink{tm4c123gh6pm_8h_a887ae9f0d5a8abe13a67d47037eee77b}{03504}} \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03505}\mbox{\hyperlink{tm4c123gh6pm_8h_a37a0daab2d3222a10b34dee86f0cdaf3}{03505}} \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03506}\mbox{\hyperlink{tm4c123gh6pm_8h_a5562de7584fdc233d2fc073121116f07}{03506}} \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03507}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6f554ac166f9da91ef230ab7e98eb26}{03507}} \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03508}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a9141612eb59ba01b9b3abdb35c14a9}{03508}} \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03509}03509 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03510}03510 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03511}03511 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03512}03512 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_LOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03513}03513 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03514}03514 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03515}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cd1c0b613b609cfa524fa531781cb36}{03515}} \textcolor{preprocessor}{\#define PWM\_0\_LOAD\_M            0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03516}\mbox{\hyperlink{tm4c123gh6pm_8h_aabfd55912763f036e65da2b9f24e9f70}{03516}} \textcolor{preprocessor}{\#define PWM\_0\_LOAD\_S            0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03517}03517 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03518}03518 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03519}03519 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03520}03520 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_COUNT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03521}03521 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03522}03522 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03523}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d5367ed57c4bb00d2c2f322236eaed6}{03523}} \textcolor{preprocessor}{\#define PWM\_0\_COUNT\_M           0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03524}\mbox{\hyperlink{tm4c123gh6pm_8h_ab746232377d74e21f85479a543a0aecf}{03524}} \textcolor{preprocessor}{\#define PWM\_0\_COUNT\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03525}03525 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03526}03526 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03527}03527 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03528}03528 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_CMPA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03529}03529 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03530}03530 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03531}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f23d5ed394d2d97d0db4c74af7f316c}{03531}} \textcolor{preprocessor}{\#define PWM\_0\_CMPA\_M            0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03532}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b8113f2e0e12ba42c25df1a19a69942}{03532}} \textcolor{preprocessor}{\#define PWM\_0\_CMPA\_S            0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03533}03533 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03534}03534 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03535}03535 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03536}03536 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_CMPB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03537}03537 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03538}03538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03539}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ac0afa67149e3f5f343696a81d7d7ba}{03539}} \textcolor{preprocessor}{\#define PWM\_0\_CMPB\_M            0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03540}\mbox{\hyperlink{tm4c123gh6pm_8h_afd861762289c2c2a8528702d2a000214}{03540}} \textcolor{preprocessor}{\#define PWM\_0\_CMPB\_S            0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03541}03541 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03542}03542 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03543}03543 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03544}03544 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_GENA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03545}03545 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03546}03546 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03547}\mbox{\hyperlink{tm4c123gh6pm_8h_ada4ff9b07657b7c2e0721dcef8645af3}{03547}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03548}\mbox{\hyperlink{tm4c123gh6pm_8h_ad40c35755657dea5cae01260e3af5d09}{03548}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03549}03549 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03550}\mbox{\hyperlink{tm4c123gh6pm_8h_a5024a9c3ab278dc766a8e6c8a4bca8cd}{03550}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03551}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c2caf9011aa0ef88cefc536053af9b9}{03551}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03552}03552 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03553}\mbox{\hyperlink{tm4c123gh6pm_8h_a03965ae7b665093a3a4289198652c10b}{03553}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03554}\mbox{\hyperlink{tm4c123gh6pm_8h_a56ef2b4aa8c7c49524fd1d9b22537070}{03554}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03555}\mbox{\hyperlink{tm4c123gh6pm_8h_af6f5933ccd6f967bfb7ac0bc0575fe52}{03555}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03556}03556 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03557}\mbox{\hyperlink{tm4c123gh6pm_8h_aa213fce2c54fedd9f5f708ac87c2e7a7}{03557}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03558}\mbox{\hyperlink{tm4c123gh6pm_8h_a73cf29b48c27d4845c610fa601b6bc8f}{03558}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03559}03559 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03560}\mbox{\hyperlink{tm4c123gh6pm_8h_a25c9c1a48edb74187f2b557da058cdb0}{03560}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03561}\mbox{\hyperlink{tm4c123gh6pm_8h_ae05f16cec1f244d79d23e9eefd39ced5}{03561}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03562}\mbox{\hyperlink{tm4c123gh6pm_8h_abb467d2a2b1e54e2eefe021e7eaf3fc4}{03562}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03563}03563 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03564}\mbox{\hyperlink{tm4c123gh6pm_8h_a68f94a20d4b91d1af09dd48589614961}{03564}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03565}\mbox{\hyperlink{tm4c123gh6pm_8h_a21511c8b8e030a4e22e0dce33d922215}{03565}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03566}03566 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03567}\mbox{\hyperlink{tm4c123gh6pm_8h_a923fcc553541309ae81072facfd1afa3}{03567}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03568}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3ef8f4a8ba3ca65d7784318c494bd45}{03568}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03569}\mbox{\hyperlink{tm4c123gh6pm_8h_a63a859e4f9162b2467c06acc072f12c2}{03569}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03570}03570 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03571}\mbox{\hyperlink{tm4c123gh6pm_8h_a16dee2de83bfb02176c530ca04b42e10}{03571}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03572}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5492282a8e765bfd609646409366385}{03572}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03573}03573 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03574}\mbox{\hyperlink{tm4c123gh6pm_8h_a2573a7cfb1820148772f77d7cfd9dd49}{03574}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03575}\mbox{\hyperlink{tm4c123gh6pm_8h_a90de91c716fe8d2e39f0d1f2ec6180c9}{03575}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03576}\mbox{\hyperlink{tm4c123gh6pm_8h_a545b3aa769572b0559dedcaed5fde197}{03576}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03577}\mbox{\hyperlink{tm4c123gh6pm_8h_abd2fab87cffa4911ca4c9a26fb6cb94c}{03577}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03578}\mbox{\hyperlink{tm4c123gh6pm_8h_a71493d0a3374cc61299be1b5fcca3a2e}{03578}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03579}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf0920461db95e6b1299bf39afc20d91}{03579}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03580}\mbox{\hyperlink{tm4c123gh6pm_8h_a48e5b5720dd2ddae85ac8eb757691da2}{03580}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03581}\mbox{\hyperlink{tm4c123gh6pm_8h_abe73326bca74954c61c8c28efab24850}{03581}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03582}\mbox{\hyperlink{tm4c123gh6pm_8h_a407304c034a3b9ab9bf07d06497ed443}{03582}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03583}\mbox{\hyperlink{tm4c123gh6pm_8h_add07cae1f4a074595b10b3687af9b863}{03583}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03584}\mbox{\hyperlink{tm4c123gh6pm_8h_a010adb17ae149159c41742a3eee362bd}{03584}} \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03585}03585 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03586}03586 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03587}03587 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03588}03588 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_GENB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03589}03589 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03590}03590 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03591}\mbox{\hyperlink{tm4c123gh6pm_8h_adb705578344632aecc925515ee7b5b6b}{03591}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03592}\mbox{\hyperlink{tm4c123gh6pm_8h_a6651e132568ccafa7f8d57b39b424be8}{03592}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03593}03593 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03594}\mbox{\hyperlink{tm4c123gh6pm_8h_a2337c2d3e8d4675d448e7d7f180fab20}{03594}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03595}\mbox{\hyperlink{tm4c123gh6pm_8h_a42384a7e9001ca2f20866e6005c63f62}{03595}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03596}03596 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03597}\mbox{\hyperlink{tm4c123gh6pm_8h_a3757331c834e9cc17a21c1bb788c30e0}{03597}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03598}\mbox{\hyperlink{tm4c123gh6pm_8h_a9df28fe84892a5c5ac57a3969da2e4d0}{03598}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03599}\mbox{\hyperlink{tm4c123gh6pm_8h_afe384060b2adcdf0f3a93b0ed2f55599}{03599}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03600}03600 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03601}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3c48f40bbd97a242d9ac7ca5bdec725}{03601}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03602}\mbox{\hyperlink{tm4c123gh6pm_8h_a3efba474c5b3834275612643c3ea329a}{03602}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03603}03603 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03604}\mbox{\hyperlink{tm4c123gh6pm_8h_a256f1898cd6732ed08807397edfd08fb}{03604}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03605}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ed5550207c9ecde64aa697fde65a4f7}{03605}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03606}\mbox{\hyperlink{tm4c123gh6pm_8h_acfc9e6a697ce2990e9b8fc8ff78f875f}{03606}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03607}03607 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03608}\mbox{\hyperlink{tm4c123gh6pm_8h_ae59cd2db075d4660da3d33dca5420310}{03608}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03609}\mbox{\hyperlink{tm4c123gh6pm_8h_a74a7f569cf6aa77cff8f7c71c1492df4}{03609}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03610}03610 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03611}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4e7b6395bb5b0b61f7792db6998b275}{03611}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03612}\mbox{\hyperlink{tm4c123gh6pm_8h_af0e8427f94c9fc9eb33ebc3568662a75}{03612}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03613}\mbox{\hyperlink{tm4c123gh6pm_8h_a58cf1f23cca1c3eca71c200ff050ca74}{03613}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03614}03614 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03615}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e760dbe760eb65a0b35a49b68e7c039}{03615}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03616}\mbox{\hyperlink{tm4c123gh6pm_8h_a838cdfddfa244da02a97479b8e1d517d}{03616}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03617}03617 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03618}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f8b0d4be6ed19651df430f8d0bddf78}{03618}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03619}\mbox{\hyperlink{tm4c123gh6pm_8h_a00a309edffaaf5d747e878c07a2dc16a}{03619}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03620}\mbox{\hyperlink{tm4c123gh6pm_8h_afc67de124ac9734d40f8368a9fcbf5cd}{03620}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03621}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0f9f1465f2246c3e1515b64f90ab20e}{03621}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03622}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a5fc4966cdbcba13764a4ababd13c2b}{03622}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03623}\mbox{\hyperlink{tm4c123gh6pm_8h_a374688a9a59a1562f965daa7d2557a3a}{03623}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03624}\mbox{\hyperlink{tm4c123gh6pm_8h_a84e372c27ebbee1f4a1ba2a1b8c70ca7}{03624}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03625}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ecfc87be370acfcbf74bd4b4b7d0c97}{03625}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03626}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ab437dee293852b1502a359084a4c25}{03626}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03627}\mbox{\hyperlink{tm4c123gh6pm_8h_a89735306111c9019e330d20b59424996}{03627}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03628}\mbox{\hyperlink{tm4c123gh6pm_8h_a228a3a86e73dace2b637fc9cb983253a}{03628}} \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03629}03629 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03630}03630 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03631}03631 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03632}03632 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_DBCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03633}03633 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03634}03634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03635}\mbox{\hyperlink{tm4c123gh6pm_8h_a9523ee92e81543feed929fc75bac9d70}{03635}} \textcolor{preprocessor}{\#define PWM\_0\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03636}03636 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03637}03637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03638}03638 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03639}03639 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_DBRISE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03640}03640 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03641}03641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03642}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3891d725b08f8c6c270a990f1fde371}{03642}} \textcolor{preprocessor}{\#define PWM\_0\_DBRISE\_DELAY\_M    0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03643}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1509ffc624cc4354e21ff283cd2d053}{03643}} \textcolor{preprocessor}{\#define PWM\_0\_DBRISE\_DELAY\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03644}03644 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03645}03645 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03646}03646 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03647}03647 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_DBFALL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03648}03648 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03649}03649 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03650}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3f7f758c83dcac3e9dd469de0da57d6}{03650}} \textcolor{preprocessor}{\#define PWM\_0\_DBFALL\_DELAY\_M    0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03651}\mbox{\hyperlink{tm4c123gh6pm_8h_aca237b9cf5447d868f6dec499641f14e}{03651}} \textcolor{preprocessor}{\#define PWM\_0\_DBFALL\_DELAY\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03652}03652 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03653}03653 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03654}03654 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03655}03655 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSRC0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03656}03656 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03657}03657 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03658}03658 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03659}\mbox{\hyperlink{tm4c123gh6pm_8h_ab653aee6850ed24ba7ed16eab3ce4ec6}{03659}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03660}\mbox{\hyperlink{tm4c123gh6pm_8h_a8eb27a38070407ae970bbab1f1475177}{03660}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03661}03661 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03662}03662 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03663}03663 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03664}03664 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSRC1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03665}03665 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03666}03666 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03667}03667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03668}\mbox{\hyperlink{tm4c123gh6pm_8h_a9bf4906bff6b1830ab4f885631c33187}{03668}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03669}\mbox{\hyperlink{tm4c123gh6pm_8h_a37f20081822784120bed5405c6a5ee38}{03669}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03670}\mbox{\hyperlink{tm4c123gh6pm_8h_a62157ff92695c0823143fa3fd7456eff}{03670}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03671}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ef3042c0bae0b9ba0593e854a6551c3}{03671}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03672}\mbox{\hyperlink{tm4c123gh6pm_8h_a050360e4085d406b073a7e7400f10048}{03672}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03673}\mbox{\hyperlink{tm4c123gh6pm_8h_a2482f34e00dbad9d79e3e21f5178772a}{03673}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03674}\mbox{\hyperlink{tm4c123gh6pm_8h_a193e67f804760429156b4c789547abc4}{03674}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03675}\mbox{\hyperlink{tm4c123gh6pm_8h_a829762b55f25d9a3fbbd9200a69d3160}{03675}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03676}03676 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03677}03677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03678}03678 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03679}03679 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_MINFLTPER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03680}03680 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03681}03681 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03682}03682 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03683}\mbox{\hyperlink{tm4c123gh6pm_8h_a137d253032a8dcdfee7b1b62d5dff1a1}{03683}} \textcolor{preprocessor}{\#define PWM\_0\_MINFLTPER\_M       0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03684}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e378e61be2f2ffa4a6ccd0c43292262}{03684}} \textcolor{preprocessor}{\#define PWM\_0\_MINFLTPER\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03685}03685 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03686}03686 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03687}03687 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03688}03688 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03689}03689 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03690}03690 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03691}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf495ea5bb2b6d91a2d3e1a496aa014d}{03691}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03692}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a9dd43d5deb7266b0824f373ad00459}{03692}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03693}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6254f028816e24312c09df5aa75a22c}{03693}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03694}\mbox{\hyperlink{tm4c123gh6pm_8h_a50b10eb752125d2e29bbfb1037403103}{03694}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03695}\mbox{\hyperlink{tm4c123gh6pm_8h_ade9fcaf8d0a80b9a4363922c5163792c}{03695}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03696}\mbox{\hyperlink{tm4c123gh6pm_8h_ab64396529aa17826f432eff344fcfc0a}{03696}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03697}\mbox{\hyperlink{tm4c123gh6pm_8h_a76f3a823a96354752614d193ba87a075}{03697}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03698}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7d0292c9f207800660cc6dd7834dc80}{03698}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03699}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3dcc066324bdae22087ebd8a391a918}{03699}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03700}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0e4942f04c34d6190895a73a8d68bcc}{03700}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03701}\mbox{\hyperlink{tm4c123gh6pm_8h_a810e26e6c39b2ef286184a84badf6471}{03701}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03702}\mbox{\hyperlink{tm4c123gh6pm_8h_a945f74362d8a239323c89b44febacc5d}{03702}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03703}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a4a412035a63e76b05c7f132750fe21}{03703}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03704}\mbox{\hyperlink{tm4c123gh6pm_8h_a62725db4ad3c374b100d4ea38c65bbbc}{03704}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03705}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a06795d194d180c74999f5fc40156f3}{03705}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03706}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6d6ac3a7909ef518a903fe7a5df525e}{03706}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03707}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4a30e007abe02e2149e2976f59870af}{03707}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03708}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ef1f67d8b2e6bff2b4f3965337398d2}{03708}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03709}\mbox{\hyperlink{tm4c123gh6pm_8h_a99b6037a1b7c552629ac2a0229382d9b}{03709}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03710}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fed9e34d76683fb24ee62eae5342fa9}{03710}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03711}\mbox{\hyperlink{tm4c123gh6pm_8h_a35c2076ede008ef9dd18e3d691a2b1f9}{03711}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03712}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bae5184ab396604f9dc2f0ffc60fe5b}{03712}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03713}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fde222ab32a7585c8dbc7682b86901b}{03713}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03714}\mbox{\hyperlink{tm4c123gh6pm_8h_a166d0155dda0fe6eeca9abf90becf5d6}{03714}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03715}\mbox{\hyperlink{tm4c123gh6pm_8h_a07e9ee9e06b4f01cabf2543bf63887fe}{03715}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03716}\mbox{\hyperlink{tm4c123gh6pm_8h_a1adfefa7bf63af64176e384061734de3}{03716}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03717}\mbox{\hyperlink{tm4c123gh6pm_8h_ad3d1df08a5bf8e625da6276a225e370f}{03717}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03718}\mbox{\hyperlink{tm4c123gh6pm_8h_a3859b56d97a79674270f9e2e693621de}{03718}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03719}\mbox{\hyperlink{tm4c123gh6pm_8h_aa22241238ecf4332c58cb6a2e03c6406}{03719}} \textcolor{preprocessor}{\#define PWM\_1\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03720}03720 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03721}03721 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03722}03722 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03723}03723 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_INTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03724}03724 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03725}03725 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03726}\mbox{\hyperlink{tm4c123gh6pm_8h_a2487d737fe6c7f21d205a2f77373f809}{03726}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03727}03727                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03728}\mbox{\hyperlink{tm4c123gh6pm_8h_aac91ec2136b355c11cdd3dd9533c45e5}{03728}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03729}\mbox{\hyperlink{tm4c123gh6pm_8h_a60d0fad6a644be76742be128cf863b37}{03729}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03730}03730                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03731}\mbox{\hyperlink{tm4c123gh6pm_8h_aacf98f2d5beae9cfde78fcf3056866c1}{03731}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03732}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e3ba8150d3c1084eaa516e62bc49a57}{03732}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03733}\mbox{\hyperlink{tm4c123gh6pm_8h_aaebc23c7d93290d6f61f5109a0c33a52}{03733}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03734}\mbox{\hyperlink{tm4c123gh6pm_8h_a2eceda0cffdc2d2377fdd054debbcf29}{03734}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03735}03735                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03736}\mbox{\hyperlink{tm4c123gh6pm_8h_af3f95ef81399eda734eb44f93c0c3f41}{03736}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03737}03737                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03738}\mbox{\hyperlink{tm4c123gh6pm_8h_a98fa2532e2a41be4884d7d04b5d15ccc}{03738}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03739}03739                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03740}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4cd008d0353cf8d27860e3855e6e137}{03740}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03741}03741                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03742}\mbox{\hyperlink{tm4c123gh6pm_8h_ae46cbaa1ead18023565e450e2e8a1bcc}{03742}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03743}\mbox{\hyperlink{tm4c123gh6pm_8h_aa873f79c9c16a6954396ad753aa3cb72}{03743}} \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03744}03744 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03745}03745 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03746}03746 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03747}03747 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03748}03748 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03749}03749 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03750}\mbox{\hyperlink{tm4c123gh6pm_8h_a3889f5d974ea3378bc0ea3c4f0d481c1}{03750}} \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03751}03751                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03752}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0b96ff8d1570c90d1b4f63da88cb427}{03752}} \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03753}\mbox{\hyperlink{tm4c123gh6pm_8h_a382ae2ada807d6b3768fb5b5be8335c0}{03753}} \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03754}03754                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03755}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9d266a025b4d50da7f8fa7016f8ef7e}{03755}} \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03756}\mbox{\hyperlink{tm4c123gh6pm_8h_add6c9bc8f41c0cc9e715caf5f4511db4}{03756}} \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03757}\mbox{\hyperlink{tm4c123gh6pm_8h_aac6e918f52b0cba499869425a9cf88e7}{03757}} \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03758}03758 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03759}03759 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03760}03760 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03761}03761 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03762}03762 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03763}03763 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03764}\mbox{\hyperlink{tm4c123gh6pm_8h_ace96ea71a76efb064f20bdb2f21f79af}{03764}} \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03765}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d729e66db451515bd7f2d1131f9e4a0}{03765}} \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03766}\mbox{\hyperlink{tm4c123gh6pm_8h_a34b2f9c7794060249dda5073ba98a219}{03766}} \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03767}\mbox{\hyperlink{tm4c123gh6pm_8h_ac03e8e6d798d052f1a827cb1296259dc}{03767}} \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03768}\mbox{\hyperlink{tm4c123gh6pm_8h_a104e73925edbb85ca48879c15494c569}{03768}} \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03769}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f08b0edf5dac491c1bdaad67bcf0a5b}{03769}} \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03770}03770 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03771}03771 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03772}03772 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03773}03773 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_LOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03774}03774 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03775}03775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03776}\mbox{\hyperlink{tm4c123gh6pm_8h_a65baa0fce0639caddc501397ff6c8c9e}{03776}} \textcolor{preprocessor}{\#define PWM\_1\_LOAD\_LOAD\_M       0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03777}\mbox{\hyperlink{tm4c123gh6pm_8h_a160588650672a5cc6311378a7f07644d}{03777}} \textcolor{preprocessor}{\#define PWM\_1\_LOAD\_LOAD\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03778}03778 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03779}03779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03780}03780 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03781}03781 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_COUNT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03782}03782 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03783}03783 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03784}\mbox{\hyperlink{tm4c123gh6pm_8h_a395cebefe817a8c97f9629422a9ce7c9}{03784}} \textcolor{preprocessor}{\#define PWM\_1\_COUNT\_COUNT\_M     0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03785}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c29d4cd2033572a5112f06ce7fa0390}{03785}} \textcolor{preprocessor}{\#define PWM\_1\_COUNT\_COUNT\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03786}03786 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03787}03787 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03788}03788 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03789}03789 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_CMPA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03790}03790 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03791}03791 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03792}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b51286fd17d6bf8e699ed1be6b581cd}{03792}} \textcolor{preprocessor}{\#define PWM\_1\_CMPA\_COMPA\_M      0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03793}\mbox{\hyperlink{tm4c123gh6pm_8h_a535ce6e3dcc0ffba0e088a7548c0efac}{03793}} \textcolor{preprocessor}{\#define PWM\_1\_CMPA\_COMPA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03794}03794 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03795}03795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03796}03796 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03797}03797 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_CMPB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03798}03798 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03799}03799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03800}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3d1a241898a5dc7d39f474d57e252ab}{03800}} \textcolor{preprocessor}{\#define PWM\_1\_CMPB\_COMPB\_M      0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03801}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a4758063adf3c3aac9cd59ceb4f6bc5}{03801}} \textcolor{preprocessor}{\#define PWM\_1\_CMPB\_COMPB\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03802}03802 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03803}03803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03804}03804 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03805}03805 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_GENA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03806}03806 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03807}03807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03808}\mbox{\hyperlink{tm4c123gh6pm_8h_af4ce6e3d03c8160ccb9baa1c5711464f}{03808}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03809}\mbox{\hyperlink{tm4c123gh6pm_8h_a669818f289738592f259774695125f56}{03809}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03810}03810 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03811}\mbox{\hyperlink{tm4c123gh6pm_8h_ae95e82e7b2ef24e7fddd03a3ab3ff9d9}{03811}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03812}\mbox{\hyperlink{tm4c123gh6pm_8h_aae4613e9a0225dbdc409791eb297c3f1}{03812}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03813}03813 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03814}\mbox{\hyperlink{tm4c123gh6pm_8h_afc693d5444c7e2ed7e67b79e7160e320}{03814}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03815}\mbox{\hyperlink{tm4c123gh6pm_8h_a5be9d985bf4028f9ac212dde521c4e84}{03815}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03816}\mbox{\hyperlink{tm4c123gh6pm_8h_a50e477e166dd9518ea19c65dac3d4eb1}{03816}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03817}03817 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03818}\mbox{\hyperlink{tm4c123gh6pm_8h_aa75ba57b126f7094a593cacf7961dd91}{03818}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03819}\mbox{\hyperlink{tm4c123gh6pm_8h_a5144247bc8d86df3ad450f5f72768c18}{03819}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03820}03820 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03821}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bd304f3a879b0eac674d9ba97086ec7}{03821}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03822}\mbox{\hyperlink{tm4c123gh6pm_8h_aefc5faa0640041e0c216e2770f6f8978}{03822}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03823}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e45539d73f62fb49e3e3d67c3b6d7c4}{03823}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03824}03824 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03825}\mbox{\hyperlink{tm4c123gh6pm_8h_a087c334c0efba5826eaa69b494237b2e}{03825}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03826}\mbox{\hyperlink{tm4c123gh6pm_8h_a0452aec8b9768172781cd5fded527278}{03826}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03827}03827 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03828}\mbox{\hyperlink{tm4c123gh6pm_8h_a555442a668768e8bd6c908562a571352}{03828}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03829}\mbox{\hyperlink{tm4c123gh6pm_8h_a82b699aaa8c8f5f36b2d88ece4ae1738}{03829}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03830}\mbox{\hyperlink{tm4c123gh6pm_8h_a0da253652c28d5a4c5dc7b1e499e19d1}{03830}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03831}03831 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03832}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fb28b719a5be3f4d514bf74626c5c91}{03832}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03833}\mbox{\hyperlink{tm4c123gh6pm_8h_abf3d88797c03a8916dc86483c498805e}{03833}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03834}03834 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03835}\mbox{\hyperlink{tm4c123gh6pm_8h_a3913e3a97943888e69af987592ffd1c4}{03835}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03836}\mbox{\hyperlink{tm4c123gh6pm_8h_af16631bfb24f56ce4e59ac3d1a2ac410}{03836}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03837}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f520e9082964eec7cfc388bf636f094}{03837}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03838}\mbox{\hyperlink{tm4c123gh6pm_8h_ad92da280dbfcdc84938d7e8c3cdc17c1}{03838}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03839}\mbox{\hyperlink{tm4c123gh6pm_8h_ac209e34d3bcbca990958a2eea2ebb52b}{03839}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03840}\mbox{\hyperlink{tm4c123gh6pm_8h_a9363db758753afc7ba504c18dcad7606}{03840}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03841}\mbox{\hyperlink{tm4c123gh6pm_8h_a35e8daddc3110171b747465df58cc85e}{03841}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03842}\mbox{\hyperlink{tm4c123gh6pm_8h_a73ba00b7d2dd342a38396ed177a40077}{03842}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03843}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2d60481d68e9731e0da082c5de7ec57}{03843}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03844}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c4950b9263802dc64007ab150e4965e}{03844}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03845}\mbox{\hyperlink{tm4c123gh6pm_8h_a19aa1ed501de729d5417c7b8ff28ecb3}{03845}} \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03846}03846 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03847}03847 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03848}03848 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03849}03849 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_GENB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03850}03850 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03851}03851 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03852}\mbox{\hyperlink{tm4c123gh6pm_8h_ae67d9a2250129d41c5a8402b201fe805}{03852}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03853}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2ae1489b9e2a58e39a63b7043b5294a}{03853}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03854}03854 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03855}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a4e76192aa4d7a191edd0e4599a9e45}{03855}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03856}\mbox{\hyperlink{tm4c123gh6pm_8h_a7108a0c8281bc5ae1b7b7050402b7749}{03856}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03857}03857 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03858}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2e409cbaa29a4ad19011678859b2170}{03858}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03859}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2ba02e38f4f847f5653018c0698e058}{03859}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03860}\mbox{\hyperlink{tm4c123gh6pm_8h_ad61d8df5055386928c929c90879d822a}{03860}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03861}03861 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03862}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f3272cc14cc2d8f50914abeb9de5d5d}{03862}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03863}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a8b934abcd241ef80de314c33dea6b5}{03863}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03864}03864 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03865}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0933c8ef8d6c53e2ba2727e7258b48c}{03865}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03866}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c7a8d6cf8aded818a8ac1a24b297695}{03866}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03867}\mbox{\hyperlink{tm4c123gh6pm_8h_ac006b2993d738e6c3e74c54c5b2e281d}{03867}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03868}03868 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03869}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c3349f1a5ffe00ce185a65e347f1b5e}{03869}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03870}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8e803499c33c3fa3ad04817a85c1dc5}{03870}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03871}03871 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03872}\mbox{\hyperlink{tm4c123gh6pm_8h_a253b268077b0ee7ee5530f7da6ccda20}{03872}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03873}\mbox{\hyperlink{tm4c123gh6pm_8h_aae889d791d783bff863445d6318cb855}{03873}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03874}\mbox{\hyperlink{tm4c123gh6pm_8h_a55159cbea85f5582608210c3ca30099a}{03874}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03875}03875 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03876}\mbox{\hyperlink{tm4c123gh6pm_8h_a52c61fa69da343d5aff483edfc68a578}{03876}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03877}\mbox{\hyperlink{tm4c123gh6pm_8h_a9afed5660c5c2383a382d37b728bf284}{03877}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03878}03878 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03879}\mbox{\hyperlink{tm4c123gh6pm_8h_abfa17cc94ad2040af0f56afbe89e1e95}{03879}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03880}\mbox{\hyperlink{tm4c123gh6pm_8h_ae04b820bb0943cdf9e74a5fa11ad97c1}{03880}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03881}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d4a082207751b432df5c111a4076097}{03881}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03882}\mbox{\hyperlink{tm4c123gh6pm_8h_a8faf27e3175d620b262bf6583d5c20c2}{03882}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03883}\mbox{\hyperlink{tm4c123gh6pm_8h_a613c747d913027a2a7d5f8bf5c722fe8}{03883}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03884}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4748a35620df09434ee00f362ac0f1a}{03884}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03885}\mbox{\hyperlink{tm4c123gh6pm_8h_a959f43b51e5ac5c27d9153c4a597bf0c}{03885}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03886}\mbox{\hyperlink{tm4c123gh6pm_8h_add587ba490175689d251480a17e1597b}{03886}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03887}\mbox{\hyperlink{tm4c123gh6pm_8h_a81589a35088236381d7d6cd8a3030ec1}{03887}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03888}\mbox{\hyperlink{tm4c123gh6pm_8h_abc21fb5948a4306a2089356c76cf4a9a}{03888}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03889}\mbox{\hyperlink{tm4c123gh6pm_8h_ad99c02f317f096956b31a52165634def}{03889}} \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03890}03890 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03891}03891 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03892}03892 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03893}03893 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_DBCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03894}03894 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03895}03895 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03896}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5767a83b59b501b43e881af39000866}{03896}} \textcolor{preprocessor}{\#define PWM\_1\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03897}03897 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03898}03898 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03899}03899 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03900}03900 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_DBRISE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03901}03901 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03902}03902 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03903}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4e979fc21dc6bd7ecd92df2b6233502}{03903}} \textcolor{preprocessor}{\#define PWM\_1\_DBRISE\_RISEDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03904}03904 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03905}\mbox{\hyperlink{tm4c123gh6pm_8h_a01cbcb21200b34dbadbbc052ab986939}{03905}} \textcolor{preprocessor}{\#define PWM\_1\_DBRISE\_RISEDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03906}03906 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03907}03907 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03908}03908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03909}03909 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03910}03910 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_DBFALL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03911}03911 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03912}03912 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03913}\mbox{\hyperlink{tm4c123gh6pm_8h_a6875a74d34903c32d3a15989e946256a}{03913}} \textcolor{preprocessor}{\#define PWM\_1\_DBFALL\_FALLDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03914}03914 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03915}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d05ee38e8ac5b3b0834b8e4eeb4b230}{03915}} \textcolor{preprocessor}{\#define PWM\_1\_DBFALL\_FALLDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03916}03916 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03917}03917 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03918}03918 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03919}03919 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03920}03920 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSRC0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03921}03921 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03922}03922 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03923}03923 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03924}\mbox{\hyperlink{tm4c123gh6pm_8h_aacb7d7d395293a4202d4f1f8382a9aff}{03924}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03925}\mbox{\hyperlink{tm4c123gh6pm_8h_a86073c10f2cb890e88338dd1e8f76ad4}{03925}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03926}03926 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03927}03927 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03928}03928 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03929}03929 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSRC1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03930}03930 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03931}03931 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03932}03932 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03933}\mbox{\hyperlink{tm4c123gh6pm_8h_af049c9ade1472cf9d898de0642f992ff}{03933}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03934}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e401053a11ddc9732cf773f6e9bb72d}{03934}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03935}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bfdcd7a812f9d5860ae8e58c16a9295}{03935}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03936}\mbox{\hyperlink{tm4c123gh6pm_8h_ac21c39f61c25d48f8dec3619313d7049}{03936}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03937}\mbox{\hyperlink{tm4c123gh6pm_8h_af2156679128cc52d7e5743bcdcf3246c}{03937}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03938}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6d1935d43a8ab8a4796348732b60964}{03938}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03939}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d861142301a14bf3fd42233a488a398}{03939}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03940}\mbox{\hyperlink{tm4c123gh6pm_8h_abc37fa1aacf6e26fbad668507a5fe67a}{03940}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03941}03941 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03942}03942 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03943}03943 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03944}03944 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_MINFLTPER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03945}03945 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03946}03946 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03947}03947 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03948}\mbox{\hyperlink{tm4c123gh6pm_8h_adad75e0e74b44ef62b178f2f5321af92}{03948}} \textcolor{preprocessor}{\#define PWM\_1\_MINFLTPER\_MFP\_M   0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03949}\mbox{\hyperlink{tm4c123gh6pm_8h_a06374e3cb67e707321c97f1777488b9e}{03949}} \textcolor{preprocessor}{\#define PWM\_1\_MINFLTPER\_MFP\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03950}03950 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03951}03951 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03952}03952 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03953}03953 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03954}03954 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03955}03955 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03956}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9218bfe9d265cdc3d04239b58033f5a}{03956}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03957}\mbox{\hyperlink{tm4c123gh6pm_8h_a4bb639486f93bffd910f894a8e1a0408}{03957}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03958}\mbox{\hyperlink{tm4c123gh6pm_8h_a88991cd0ababfe50b606442bc845895e}{03958}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03959}\mbox{\hyperlink{tm4c123gh6pm_8h_a3887d85d5f855d319d822f461d3ceb9e}{03959}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03960}\mbox{\hyperlink{tm4c123gh6pm_8h_a642a791a8746894cfea04bc09527d13a}{03960}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03961}\mbox{\hyperlink{tm4c123gh6pm_8h_aab53b8ce6f8ed93d1c502fbaf49bfa0a}{03961}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03962}\mbox{\hyperlink{tm4c123gh6pm_8h_a72fc9b16e7e36d8d6918b3966455139f}{03962}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03963}\mbox{\hyperlink{tm4c123gh6pm_8h_af63191872d6b281eaa27b221ce9440d6}{03963}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03964}\mbox{\hyperlink{tm4c123gh6pm_8h_a02c204255c460e0fa33edbd45d42d96e}{03964}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03965}\mbox{\hyperlink{tm4c123gh6pm_8h_ab792f11e5cde93656045b42827b4fc5e}{03965}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03966}\mbox{\hyperlink{tm4c123gh6pm_8h_a651419fe459ba22dd81001e9f7260cea}{03966}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03967}\mbox{\hyperlink{tm4c123gh6pm_8h_afa7c4d568d9f2cb22cfb1a81fe16b0b7}{03967}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03968}\mbox{\hyperlink{tm4c123gh6pm_8h_a48ea6bf603204799d54dc4f26366d5a1}{03968}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03969}\mbox{\hyperlink{tm4c123gh6pm_8h_a96ca810cc5604104d689df9d68186951}{03969}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03970}\mbox{\hyperlink{tm4c123gh6pm_8h_aeda6138b6ff76ff0c0ed24805b7ba5d8}{03970}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03971}\mbox{\hyperlink{tm4c123gh6pm_8h_a47499f8b8cf1aa8d12f6f0ff33a42b70}{03971}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03972}\mbox{\hyperlink{tm4c123gh6pm_8h_a7af4011d0c50991de89f4a02fec8b092}{03972}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03973}\mbox{\hyperlink{tm4c123gh6pm_8h_a46b605127b6bfb57dc114036016284af}{03973}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03974}\mbox{\hyperlink{tm4c123gh6pm_8h_ac91098bd0c8903c13a90975faf88235d}{03974}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03975}\mbox{\hyperlink{tm4c123gh6pm_8h_a4baaccd8a0ea7650496a3bdca205649b}{03975}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03976}\mbox{\hyperlink{tm4c123gh6pm_8h_a4104f5e08bd7fa059bb127dc1b1e5046}{03976}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03977}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2a878eb5bedd3e22ecb0da10bd9ccfe}{03977}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03978}\mbox{\hyperlink{tm4c123gh6pm_8h_a51209a9cc50018bc31496a27a7f12571}{03978}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03979}\mbox{\hyperlink{tm4c123gh6pm_8h_af85be257c7244c6d11148c3e5ca51e2d}{03979}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03980}\mbox{\hyperlink{tm4c123gh6pm_8h_a52ef69bb9d57b34eb1c59bd752ed936f}{03980}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03981}\mbox{\hyperlink{tm4c123gh6pm_8h_a72f4add0065c05d47f9246e77293c832}{03981}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03982}\mbox{\hyperlink{tm4c123gh6pm_8h_afed3ce25ebf66bb9dade843abeb0a103}{03982}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03983}\mbox{\hyperlink{tm4c123gh6pm_8h_a267c2f9824f31182b19da133756f8b09}{03983}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03984}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fd8b3ba410ee7d322437d86697403c2}{03984}} \textcolor{preprocessor}{\#define PWM\_2\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03985}03985 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03986}03986 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03987}03987 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03988}03988 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_INTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03989}03989 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03990}03990 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03991}\mbox{\hyperlink{tm4c123gh6pm_8h_a506c7d9892ec5febbcb5f31b8d8e412c}{03991}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03992}03992                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03993}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c15b0b90c4dd46d6c211ff59261af19}{03993}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03994}\mbox{\hyperlink{tm4c123gh6pm_8h_a0470471ae81beb0a89be0cfc3fefead4}{03994}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03995}03995                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03996}\mbox{\hyperlink{tm4c123gh6pm_8h_a168de6a27ef56af143b8890f57e2617e}{03996}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03997}\mbox{\hyperlink{tm4c123gh6pm_8h_a57df4c9003331ead30ce4f20a21ee6ad}{03997}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03998}\mbox{\hyperlink{tm4c123gh6pm_8h_adf051682022a5495fc9321f0a6115fdc}{03998}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l03999}\mbox{\hyperlink{tm4c123gh6pm_8h_a400994e50e2ee4f8b762fb1c0c3eed4a}{03999}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04000}04000                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04001}\mbox{\hyperlink{tm4c123gh6pm_8h_a7832dff3eeb45c8e74a4b997dc16ceab}{04001}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04002}04002                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04003}\mbox{\hyperlink{tm4c123gh6pm_8h_a268770cdc5630df6c1803aa5941770fd}{04003}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04004}04004                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04005}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0e48090e58f4712a40414b0e1eea038}{04005}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04006}04006                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04007}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c7ee01b378306dae689a73e300427e0}{04007}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04008}\mbox{\hyperlink{tm4c123gh6pm_8h_af770c909535c8b3447e5900edff04b19}{04008}} \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04009}04009 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04010}04010 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04011}04011 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04012}04012 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04013}04013 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04014}04014 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04015}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d0bcf68b28f12746e50b6b4a5ca7d4a}{04015}} \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04016}04016                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04017}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1108e43d03eb31c0633b3ddbd0b1ba1}{04017}} \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04018}\mbox{\hyperlink{tm4c123gh6pm_8h_afc4f1b501c861449e4694efbfc6c7a6e}{04018}} \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04019}04019                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04020}\mbox{\hyperlink{tm4c123gh6pm_8h_ab740cca6c5d5d81be4989bfbc44388ee}{04020}} \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04021}\mbox{\hyperlink{tm4c123gh6pm_8h_afdbfdeeacccbd74ce958805d0c4122ff}{04021}} \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04022}\mbox{\hyperlink{tm4c123gh6pm_8h_afd1bab4609528b7e75b784740295b44d}{04022}} \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04023}04023 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04024}04024 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04025}04025 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04026}04026 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04027}04027 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04028}04028 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04029}\mbox{\hyperlink{tm4c123gh6pm_8h_a3686c427a01608920b5b72fa93aea113}{04029}} \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04030}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9eab74a4cfb18becee7802913850390}{04030}} \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04031}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f6febc1e5e7ce975e7861af3129a0bd}{04031}} \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04032}\mbox{\hyperlink{tm4c123gh6pm_8h_a7681ded5a0c4ad7368d1312cef257d10}{04032}} \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04033}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9ff246cd474f4af6a34805b57994f3e}{04033}} \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04034}\mbox{\hyperlink{tm4c123gh6pm_8h_a9785e38465b0030459464879a15dd20f}{04034}} \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04035}04035 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04036}04036 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04037}04037 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04038}04038 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_LOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04039}04039 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04040}04040 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04041}\mbox{\hyperlink{tm4c123gh6pm_8h_a996468c69d64607f75c605e556275de8}{04041}} \textcolor{preprocessor}{\#define PWM\_2\_LOAD\_LOAD\_M       0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04042}\mbox{\hyperlink{tm4c123gh6pm_8h_a98c7529a21d4e2a75ecaec2fd2e1e1ac}{04042}} \textcolor{preprocessor}{\#define PWM\_2\_LOAD\_LOAD\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04043}04043 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04044}04044 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04045}04045 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04046}04046 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_COUNT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04047}04047 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04048}04048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04049}\mbox{\hyperlink{tm4c123gh6pm_8h_a38e2911b6198ce6d1c2488abc2d1b39d}{04049}} \textcolor{preprocessor}{\#define PWM\_2\_COUNT\_COUNT\_M     0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04050}\mbox{\hyperlink{tm4c123gh6pm_8h_a91b1540f80c1afb07746fa295d99c6bf}{04050}} \textcolor{preprocessor}{\#define PWM\_2\_COUNT\_COUNT\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04051}04051 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04052}04052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04053}04053 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04054}04054 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_CMPA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04055}04055 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04056}04056 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04057}\mbox{\hyperlink{tm4c123gh6pm_8h_aaea8e483cb50ff28bbba80c43309643a}{04057}} \textcolor{preprocessor}{\#define PWM\_2\_CMPA\_COMPA\_M      0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04058}\mbox{\hyperlink{tm4c123gh6pm_8h_a8041da4e29904d3fb15c52c96d8f9750}{04058}} \textcolor{preprocessor}{\#define PWM\_2\_CMPA\_COMPA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04059}04059 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04060}04060 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04061}04061 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04062}04062 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_CMPB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04063}04063 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04064}04064 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04065}\mbox{\hyperlink{tm4c123gh6pm_8h_a122928551005e7756a9b6ec6a52e41bd}{04065}} \textcolor{preprocessor}{\#define PWM\_2\_CMPB\_COMPB\_M      0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04066}\mbox{\hyperlink{tm4c123gh6pm_8h_a42ee7975db1056022f485e9144629340}{04066}} \textcolor{preprocessor}{\#define PWM\_2\_CMPB\_COMPB\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04067}04067 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04068}04068 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04069}04069 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04070}04070 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_GENA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04071}04071 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04072}04072 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04073}\mbox{\hyperlink{tm4c123gh6pm_8h_a9daf2a576c7da6e187d2814c1d19805e}{04073}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04074}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a3f338ed84350e7316cdb247b123c8b}{04074}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04075}04075 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04076}\mbox{\hyperlink{tm4c123gh6pm_8h_a648a2181ee29d95acb89fc1a9ad3b4fe}{04076}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04077}\mbox{\hyperlink{tm4c123gh6pm_8h_a27ade02ce0dd6693ee794c5be490a1c8}{04077}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04078}04078 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04079}\mbox{\hyperlink{tm4c123gh6pm_8h_a11d15d5f88221fdaab55437e3654da17}{04079}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04080}\mbox{\hyperlink{tm4c123gh6pm_8h_af62166b25edd913596ecddfc681b54e8}{04080}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04081}\mbox{\hyperlink{tm4c123gh6pm_8h_add76c4c032d3b3764c22f0f7ac98c16f}{04081}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04082}04082 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04083}\mbox{\hyperlink{tm4c123gh6pm_8h_a363f1d75385a04e33866bddd2813e0a1}{04083}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04084}\mbox{\hyperlink{tm4c123gh6pm_8h_a77d7f5e81ca386236f11dcd81405cfd6}{04084}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04085}04085 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04086}\mbox{\hyperlink{tm4c123gh6pm_8h_afda2722f75b384f00a299c57a2e14a63}{04086}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04087}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2f3d39540d31f671e7d7cf023fb27f4}{04087}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04088}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a9381475c3664b4e94afe1257a23ec0}{04088}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04089}04089 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04090}\mbox{\hyperlink{tm4c123gh6pm_8h_ab86c36c4be9d0682fab9352ed287ea80}{04090}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04091}\mbox{\hyperlink{tm4c123gh6pm_8h_a2aa0233f5c6a092a6df3fbdc967515e4}{04091}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04092}04092 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04093}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e116a56d784a4500a593b9986eaa080}{04093}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04094}\mbox{\hyperlink{tm4c123gh6pm_8h_aba41ca595204883591e4a25817c88dd6}{04094}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04095}\mbox{\hyperlink{tm4c123gh6pm_8h_a451824fe7287bb2bf682bb69ac85143f}{04095}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04096}04096 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04097}\mbox{\hyperlink{tm4c123gh6pm_8h_a7105389c33740ca65dda16270b2800bb}{04097}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04098}\mbox{\hyperlink{tm4c123gh6pm_8h_af0958c1ea3f46254b8526be95d3a4ba6}{04098}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04099}04099 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04100}\mbox{\hyperlink{tm4c123gh6pm_8h_af28934933cb5054c1f2536ac222fa1fd}{04100}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04101}\mbox{\hyperlink{tm4c123gh6pm_8h_a89b4252280fc319942f9635535a6cc29}{04101}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04102}\mbox{\hyperlink{tm4c123gh6pm_8h_a328d486f861fd5dc8833b47287424ecf}{04102}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04103}\mbox{\hyperlink{tm4c123gh6pm_8h_a7278085cd145539dd7057fa7d5c9a244}{04103}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04104}\mbox{\hyperlink{tm4c123gh6pm_8h_a46995a9fd28c40b6a93f218eb99a7a78}{04104}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04105}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c782a09937731ddf7dee116b0acee23}{04105}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04106}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f877917076a8de57e4a988a92e8a3d4}{04106}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04107}\mbox{\hyperlink{tm4c123gh6pm_8h_a08614b41af1f218c69c775ea08db3221}{04107}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04108}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ac04d24fd72f0c132d659be6e09760f}{04108}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04109}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f36867bd3b8113c2bb621891b93583a}{04109}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04110}\mbox{\hyperlink{tm4c123gh6pm_8h_a34b7f6b74143408bdd7c27373ffed3e1}{04110}} \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04111}04111 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04112}04112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04113}04113 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04114}04114 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_GENB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04115}04115 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04116}04116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04117}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ba3ddb78e9f52a2dbb6a25cadd67fc8}{04117}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04118}\mbox{\hyperlink{tm4c123gh6pm_8h_af92da543baccb8de980504460b5a459a}{04118}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04119}04119 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04120}\mbox{\hyperlink{tm4c123gh6pm_8h_abfb4a31c03440932f844da17af88a3b2}{04120}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04121}\mbox{\hyperlink{tm4c123gh6pm_8h_a9afb7fced3b66ed61eee0e81c07e8e6a}{04121}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04122}04122 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04123}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b9d976222baceced480e201552c9169}{04123}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04124}\mbox{\hyperlink{tm4c123gh6pm_8h_ab993fc00d5f0ab9055b3a685234f3f0c}{04124}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04125}\mbox{\hyperlink{tm4c123gh6pm_8h_aac218b3e5da3ea52653f9489bce72399}{04125}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04126}04126 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04127}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f5f4ced0a3ac9abab46247f21193c17}{04127}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04128}\mbox{\hyperlink{tm4c123gh6pm_8h_a62a446507e827be56b8be71cfd2a540d}{04128}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04129}04129 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04130}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7d06962d5ba5152685a38bfbeb4c8ea}{04130}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04131}\mbox{\hyperlink{tm4c123gh6pm_8h_acf40c705780695a0cd0b3ef3108ef923}{04131}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04132}\mbox{\hyperlink{tm4c123gh6pm_8h_a108dceee7124bf418f96c0ca56b737e3}{04132}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04133}04133 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04134}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cebd047ef65732fe74ca9c575b1ee1f}{04134}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04135}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fd0ccc439e656ec123c96c14e474b45}{04135}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04136}04136 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04137}\mbox{\hyperlink{tm4c123gh6pm_8h_a17402325a3168d1d984cd111f9b6ac52}{04137}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04138}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cba2e6adec0b03febc89ba1c4da29bf}{04138}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04139}\mbox{\hyperlink{tm4c123gh6pm_8h_a57ebd367b9d60c5019a5def948825c94}{04139}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04140}04140 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04141}\mbox{\hyperlink{tm4c123gh6pm_8h_a163dfd56b76493e49b9a07aa2c6c8054}{04141}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04142}\mbox{\hyperlink{tm4c123gh6pm_8h_abb930b74b0fa5a2001780bc79528f632}{04142}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04143}04143 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04144}\mbox{\hyperlink{tm4c123gh6pm_8h_added4445f7a9d1f7765703a66b7ce782}{04144}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04145}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f4354a6d430159f76f6922750b9227c}{04145}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04146}\mbox{\hyperlink{tm4c123gh6pm_8h_ae61597ebd556e3ebaad4dbaaa686793d}{04146}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04147}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0a901485c1e80985371d368cb4cbfca}{04147}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04148}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ad58a433a4c27dcdfb343ac7ae0301d}{04148}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04149}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d82a7a4fb8596506e0df84518a87942}{04149}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04150}\mbox{\hyperlink{tm4c123gh6pm_8h_a60e512175754042af5989184091fad7a}{04150}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04151}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2d063fd4c7635bafee1a485e013cada}{04151}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04152}\mbox{\hyperlink{tm4c123gh6pm_8h_a68c570571f6ab9f7c19a943ce6977549}{04152}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04153}\mbox{\hyperlink{tm4c123gh6pm_8h_aa460fbea14f924ef22733315176e0b3b}{04153}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04154}\mbox{\hyperlink{tm4c123gh6pm_8h_ad74c2c3a39af1f6e6ba33dba611f5050}{04154}} \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04155}04155 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04156}04156 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04157}04157 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04158}04158 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_DBCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04159}04159 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04160}04160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04161}\mbox{\hyperlink{tm4c123gh6pm_8h_afd04cf502363c0702acf01711f93b66e}{04161}} \textcolor{preprocessor}{\#define PWM\_2\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04162}04162 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04163}04163 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04164}04164 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04165}04165 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_DBRISE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04166}04166 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04167}04167 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04168}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ee97df57ea6ef23280e058d766c48b2}{04168}} \textcolor{preprocessor}{\#define PWM\_2\_DBRISE\_RISEDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04169}04169 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04170}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ab2d4860a6db6aa4373045b7c61ed10}{04170}} \textcolor{preprocessor}{\#define PWM\_2\_DBRISE\_RISEDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04171}04171 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04172}04172 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04173}04173 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04174}04174 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04175}04175 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_DBFALL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04176}04176 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04177}04177 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04178}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a7389ac497e76e85aa15ebbbf4d9e9b}{04178}} \textcolor{preprocessor}{\#define PWM\_2\_DBFALL\_FALLDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04179}04179 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04180}\mbox{\hyperlink{tm4c123gh6pm_8h_abb5c83ae17cf7bcd67711f161ee929eb}{04180}} \textcolor{preprocessor}{\#define PWM\_2\_DBFALL\_FALLDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04181}04181 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04182}04182 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04183}04183 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04184}04184 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04185}04185 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSRC0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04186}04186 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04187}04187 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04188}04188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04189}\mbox{\hyperlink{tm4c123gh6pm_8h_adfd1f22a3224b79aa051cd8cb609e2eb}{04189}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04190}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ad91a49d9f154a443277b550fe0a5e9}{04190}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04191}04191 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04192}04192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04193}04193 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04194}04194 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSRC1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04195}04195 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04196}04196 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04197}04197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04198}\mbox{\hyperlink{tm4c123gh6pm_8h_a60c99acc018319cd2e4dfa5f45113401}{04198}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04199}\mbox{\hyperlink{tm4c123gh6pm_8h_a26418e29b5362a8095c08c8195195bb9}{04199}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04200}\mbox{\hyperlink{tm4c123gh6pm_8h_a598593aa77f88c8254fc610e8ce9f980}{04200}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04201}\mbox{\hyperlink{tm4c123gh6pm_8h_a11af2849fbba1b21faa3d9b2877c1f13}{04201}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04202}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c74932982f702f3192ee492ad995ab2}{04202}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04203}\mbox{\hyperlink{tm4c123gh6pm_8h_aee0c8877bf7569b70ecc88a80dccc0c1}{04203}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04204}\mbox{\hyperlink{tm4c123gh6pm_8h_a373d535d69f3387ef6cdaaa37327a604}{04204}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04205}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6329405f72d68c9251b87dac94883f4}{04205}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04206}04206 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04207}04207 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04208}04208 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04209}04209 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_MINFLTPER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04210}04210 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04211}04211 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04212}04212 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04213}\mbox{\hyperlink{tm4c123gh6pm_8h_a817673506663382f53b6beac0e1f676c}{04213}} \textcolor{preprocessor}{\#define PWM\_2\_MINFLTPER\_MFP\_M   0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04214}\mbox{\hyperlink{tm4c123gh6pm_8h_aa242d16cc125ae6bd1648f6c8533b649}{04214}} \textcolor{preprocessor}{\#define PWM\_2\_MINFLTPER\_MFP\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04215}04215 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04216}04216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04217}04217 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04218}04218 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04219}04219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04220}04220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04221}\mbox{\hyperlink{tm4c123gh6pm_8h_ad30397c89b24e9632e3b886841300d95}{04221}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04222}\mbox{\hyperlink{tm4c123gh6pm_8h_ab12f2def91a1a92ad3bb930887dab9b4}{04222}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04223}\mbox{\hyperlink{tm4c123gh6pm_8h_a9aaec139b98e2bead06296f09f44e7ce}{04223}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04224}\mbox{\hyperlink{tm4c123gh6pm_8h_aff95e4aafa5be099c613c4c6b8f38d59}{04224}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04225}\mbox{\hyperlink{tm4c123gh6pm_8h_a86ca2b9b700ce706ef333ba79db9fca1}{04225}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04226}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fa846804eed60d88f08d046e351bc2b}{04226}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04227}\mbox{\hyperlink{tm4c123gh6pm_8h_a003011e8f31009e83fa26f13845e212c}{04227}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04228}\mbox{\hyperlink{tm4c123gh6pm_8h_a4083d40b18001bc25d0f781572ad0448}{04228}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04229}\mbox{\hyperlink{tm4c123gh6pm_8h_acfdb9296628d1a88ce86ac4f9b733941}{04229}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04230}\mbox{\hyperlink{tm4c123gh6pm_8h_a35a5435ab81a2a1ddbaee38333393b72}{04230}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04231}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fa85f7e296fcb1fa308b8c83a361aab}{04231}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04232}\mbox{\hyperlink{tm4c123gh6pm_8h_a5884f2dd2414c577747009fc38842244}{04232}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04233}\mbox{\hyperlink{tm4c123gh6pm_8h_a4505bf8aa399c365b4601a3a66bc8a35}{04233}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04234}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8f4357a30705dc4409b59fa53c311a8}{04234}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04235}\mbox{\hyperlink{tm4c123gh6pm_8h_a4baaa1ad8f932dc0a5b4570663f93212}{04235}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04236}\mbox{\hyperlink{tm4c123gh6pm_8h_a83a252ae130ca632d2156121d3a74ca0}{04236}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04237}\mbox{\hyperlink{tm4c123gh6pm_8h_afd038369f86eb8367bba242be7d2e612}{04237}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04238}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c6c445e4d51c49329a12c606324c5c1}{04238}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04239}\mbox{\hyperlink{tm4c123gh6pm_8h_aad284ba13ab8e1069bccb8d3fb491798}{04239}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04240}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cf225d63338aed40415c9b1fe789d22}{04240}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04241}\mbox{\hyperlink{tm4c123gh6pm_8h_af9c4bda641fc0e0ec9001177541bfe97}{04241}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04242}\mbox{\hyperlink{tm4c123gh6pm_8h_a8990d467793160995b592c556a6cb219}{04242}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04243}\mbox{\hyperlink{tm4c123gh6pm_8h_a215fa68b5af276a0c2d5a609d69b0207}{04243}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04244}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c76fb8c68ee4c317b501f681bd1327d}{04244}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04245}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9d9b88d44c6b11a1ae130df7072e2db}{04245}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04246}\mbox{\hyperlink{tm4c123gh6pm_8h_aeec4945ac3e34de50b8efc5a25a76967}{04246}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04247}\mbox{\hyperlink{tm4c123gh6pm_8h_a859edcc074df32afefa9cbae0cd5ed86}{04247}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04248}\mbox{\hyperlink{tm4c123gh6pm_8h_ab78375a5febc5f60d276b8727f99ff96}{04248}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04249}\mbox{\hyperlink{tm4c123gh6pm_8h_a42162aeeabbb4655445ab8a20545d04d}{04249}} \textcolor{preprocessor}{\#define PWM\_3\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04250}04250 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04251}04251 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04252}04252 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04253}04253 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_INTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04254}04254 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04255}04255 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04256}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4bea4183eac9a75b00cbb3b43a36585}{04256}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04257}04257                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04258}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7ee3a3388e3cc620b3602e777a80faa}{04258}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04259}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cd7e3d7d1fa65d58085b3a27c3f188d}{04259}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04260}04260                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04261}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7035b196073312ff26c8b247859639d}{04261}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04262}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3507c502fab437bfece1e7d36141288}{04262}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04263}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4b812319cce515b3f5fc26b65d9bb5b}{04263}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04264}\mbox{\hyperlink{tm4c123gh6pm_8h_a760b64294c64490cced091d3eaaaad6c}{04264}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04265}04265                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04266}\mbox{\hyperlink{tm4c123gh6pm_8h_a75985d8eb9cbe781bced4a697fd72af1}{04266}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04267}04267                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04268}\mbox{\hyperlink{tm4c123gh6pm_8h_a22ef2aae17577580716725b7c223e69f}{04268}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04269}04269                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04270}\mbox{\hyperlink{tm4c123gh6pm_8h_a38299e77f2a7ab8e88e0145d5748040d}{04270}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04271}04271                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04272}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c2d298ab37852acdf4555f77efa2772}{04272}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04273}\mbox{\hyperlink{tm4c123gh6pm_8h_af06041773ef37aa4791119c163aa4ae6}{04273}} \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04274}04274 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04275}04275 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04276}04276 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04277}04277 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04278}04278 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04279}04279 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04280}\mbox{\hyperlink{tm4c123gh6pm_8h_aef95ef95ad43f23ca87a5cb4bf75c495}{04280}} \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04281}04281                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04282}\mbox{\hyperlink{tm4c123gh6pm_8h_aa76dc3addd660a13c20b857bc7ec743d}{04282}} \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04283}\mbox{\hyperlink{tm4c123gh6pm_8h_a4aaa3ea574bd004d54eba21c379e7297}{04283}} \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04284}04284                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04285}\mbox{\hyperlink{tm4c123gh6pm_8h_a8aa960a7d0ebac0df93498f68828d8c4}{04285}} \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04286}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d569ae75ac748235eabed476224610d}{04286}} \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04287}\mbox{\hyperlink{tm4c123gh6pm_8h_ae64e7274481aa4034c4fc46f3dada898}{04287}} \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04288}04288 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04289}04289 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04290}04290 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04291}04291 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04292}04292 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04293}04293 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04294}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5389c39a151e36f827530f26ccec323}{04294}} \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04295}\mbox{\hyperlink{tm4c123gh6pm_8h_a0462aa23c0fa4121c227157aab8fc6a9}{04295}} \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04296}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e8150d7bfe53ed1868dbc5cc6388dc8}{04296}} \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04297}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b17f491d99ee59c0c893f18ffb6bf5b}{04297}} \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04298}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0f0973c084639e146c61c4ff33380d4}{04298}} \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04299}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f3b99a14eeb403d102d311e9b45e4ad}{04299}} \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04300}04300 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04301}04301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04302}04302 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04303}04303 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_LOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04304}04304 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04305}04305 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04306}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0935118187f6def7d397767511aaef8}{04306}} \textcolor{preprocessor}{\#define PWM\_3\_LOAD\_LOAD\_M       0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04307}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c287d51e8e3ffbe2a103d69fc398572}{04307}} \textcolor{preprocessor}{\#define PWM\_3\_LOAD\_LOAD\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04308}04308 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04309}04309 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04310}04310 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04311}04311 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_COUNT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04312}04312 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04313}04313 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04314}\mbox{\hyperlink{tm4c123gh6pm_8h_a26dcc5c647c7a7cb61a909ed2b8bc011}{04314}} \textcolor{preprocessor}{\#define PWM\_3\_COUNT\_COUNT\_M     0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04315}\mbox{\hyperlink{tm4c123gh6pm_8h_a0789b8e9470eb9eb181b76be9f482a38}{04315}} \textcolor{preprocessor}{\#define PWM\_3\_COUNT\_COUNT\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04316}04316 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04317}04317 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04318}04318 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04319}04319 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_CMPA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04320}04320 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04321}04321 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04322}\mbox{\hyperlink{tm4c123gh6pm_8h_a394bee8a0cb2c1425002018a5b1e59fb}{04322}} \textcolor{preprocessor}{\#define PWM\_3\_CMPA\_COMPA\_M      0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04323}\mbox{\hyperlink{tm4c123gh6pm_8h_a8113dfd426d4ffa2ba0a6eeb825e128c}{04323}} \textcolor{preprocessor}{\#define PWM\_3\_CMPA\_COMPA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04324}04324 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04325}04325 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04326}04326 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04327}04327 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_CMPB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04328}04328 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04329}04329 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04330}\mbox{\hyperlink{tm4c123gh6pm_8h_a99ca475e6b7cb64ad6781520f48d685e}{04330}} \textcolor{preprocessor}{\#define PWM\_3\_CMPB\_COMPB\_M      0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04331}\mbox{\hyperlink{tm4c123gh6pm_8h_a58885ee819e9d87465c11bbd620bf50a}{04331}} \textcolor{preprocessor}{\#define PWM\_3\_CMPB\_COMPB\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04332}04332 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04333}04333 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04334}04334 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04335}04335 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_GENA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04336}04336 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04337}04337 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04338}\mbox{\hyperlink{tm4c123gh6pm_8h_a08b73aa9c4ba32e21620f84ff951c2ac}{04338}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04339}\mbox{\hyperlink{tm4c123gh6pm_8h_ab83b12ba6cf10466f83300ce25eac3eb}{04339}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04340}04340 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04341}\mbox{\hyperlink{tm4c123gh6pm_8h_af8abd079fc38836314c755283e0e8fc6}{04341}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04342}\mbox{\hyperlink{tm4c123gh6pm_8h_a67e36f6a18922e6ecad72d8775e0d71c}{04342}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04343}04343 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04344}\mbox{\hyperlink{tm4c123gh6pm_8h_afe672a5faabb682017a7348cdd3cd159}{04344}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04345}\mbox{\hyperlink{tm4c123gh6pm_8h_a54d96814a4acda0c09ed156b8d0229da}{04345}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04346}\mbox{\hyperlink{tm4c123gh6pm_8h_abab6888e07c8f0751b3c37abd80666d5}{04346}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04347}04347 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04348}\mbox{\hyperlink{tm4c123gh6pm_8h_a6813c76b2b0aedf861c2d7d1bab7dcbe}{04348}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04349}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f59f5df173c13811ef165c2cc6cb99e}{04349}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04350}04350 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04351}\mbox{\hyperlink{tm4c123gh6pm_8h_a334cd38a6a8f43037ae57bfb2b6f8f06}{04351}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04352}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c8c109d010994ec62c75e662724c7ee}{04352}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04353}\mbox{\hyperlink{tm4c123gh6pm_8h_af62f59152e49337ae64339b7be9b546f}{04353}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04354}04354 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04355}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b3eeb6f4b2403b0abc72cad0634cf32}{04355}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04356}\mbox{\hyperlink{tm4c123gh6pm_8h_a62cd45d3ad5548da561c142c7a6a31c0}{04356}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04357}04357 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04358}\mbox{\hyperlink{tm4c123gh6pm_8h_af4db8fff83caa6b4fb5aede313d0b9b6}{04358}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04359}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bf1bc08f7c7727ea8c4407fa9a5f6b3}{04359}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04360}\mbox{\hyperlink{tm4c123gh6pm_8h_a1066dda717eaa8beb67f630f31a2429d}{04360}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04361}04361 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04362}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5f306e3dedc215590ae0eb2c2c9fe2f}{04362}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04363}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8ac804e1b7a25faaace84152b093193}{04363}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04364}04364 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04365}\mbox{\hyperlink{tm4c123gh6pm_8h_a09d39943b2c1a457c2532022327d8d3b}{04365}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04366}\mbox{\hyperlink{tm4c123gh6pm_8h_adf68dd3ba34a3976fa647210c3be9f2d}{04366}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04367}\mbox{\hyperlink{tm4c123gh6pm_8h_a3815a4ae9c571f68b23b16f4d28eb110}{04367}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04368}\mbox{\hyperlink{tm4c123gh6pm_8h_af01492d4429bbd97ff434e38a35809b7}{04368}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04369}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c407eb56bed27efcf178967e3b2c65f}{04369}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04370}\mbox{\hyperlink{tm4c123gh6pm_8h_af056a3c661ce0242a5ecbbda6cb62038}{04370}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04371}\mbox{\hyperlink{tm4c123gh6pm_8h_a76abad3176ba7b28c851df1d7e77351a}{04371}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04372}\mbox{\hyperlink{tm4c123gh6pm_8h_aec1eb8bea3ca68d3aea298008841f24f}{04372}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04373}\mbox{\hyperlink{tm4c123gh6pm_8h_ab34295ecd44d9e0dfb189f233a00e121}{04373}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04374}\mbox{\hyperlink{tm4c123gh6pm_8h_aac41114c5a0c06119495ec3cb6d97b38}{04374}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04375}\mbox{\hyperlink{tm4c123gh6pm_8h_a20aa1ee8856937d42da8371347bc06c9}{04375}} \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04376}04376 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04377}04377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04378}04378 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04379}04379 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_GENB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04380}04380 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04381}04381 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04382}\mbox{\hyperlink{tm4c123gh6pm_8h_affedb55fa0cbc5eaae2eb58c39d0bb52}{04382}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04383}\mbox{\hyperlink{tm4c123gh6pm_8h_ad70c4ddfeb51ca7460dae473eb883206}{04383}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04384}04384 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04385}\mbox{\hyperlink{tm4c123gh6pm_8h_a0801cb0986a01c5db58c3ac727103379}{04385}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04386}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0ca580737e400569ca83c846fd8da5a}{04386}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04387}04387 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04388}\mbox{\hyperlink{tm4c123gh6pm_8h_a11677b5f0734db7dae908162380455c5}{04388}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04389}\mbox{\hyperlink{tm4c123gh6pm_8h_a250363a105b6c59f3d589898c1dd5d1c}{04389}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04390}\mbox{\hyperlink{tm4c123gh6pm_8h_abdd2678e13605017e5df3d56e07c1d5e}{04390}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04391}04391 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04392}\mbox{\hyperlink{tm4c123gh6pm_8h_a2536512ef9d853b54f7f2dd8fc62d59d}{04392}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04393}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f49897057e72bd16ab129774d5eccf3}{04393}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04394}04394 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04395}\mbox{\hyperlink{tm4c123gh6pm_8h_a3979e7f1ebff72036e3dd123b906beba}{04395}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04396}\mbox{\hyperlink{tm4c123gh6pm_8h_a27eaec9e19a4c4f6b474ffa07dff6595}{04396}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04397}\mbox{\hyperlink{tm4c123gh6pm_8h_aea3ed522dbefe4657fb3aede30a88168}{04397}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04398}04398 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04399}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d08c2523b81d0954588cc1ef4769ddd}{04399}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04400}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb7f8e94e15656d7332e5ee0d819f908}{04400}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04401}04401 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04402}\mbox{\hyperlink{tm4c123gh6pm_8h_add693b510d489d1f9a66cf14bfb59984}{04402}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04403}\mbox{\hyperlink{tm4c123gh6pm_8h_a85083fac8c822b26e247c3421a746211}{04403}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04404}\mbox{\hyperlink{tm4c123gh6pm_8h_af8afd6258df4be6a1741281f57c0a823}{04404}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04405}04405 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04406}\mbox{\hyperlink{tm4c123gh6pm_8h_aa755ca432f6000e3ab4d392da9c87687}{04406}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04407}\mbox{\hyperlink{tm4c123gh6pm_8h_af621e622801863dc289649a0676b7497}{04407}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04408}04408 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04409}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e8a06dc6470cae74032e810af24a306}{04409}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04410}\mbox{\hyperlink{tm4c123gh6pm_8h_a350de5b0bf16f50b46535225ff2fe108}{04410}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04411}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a9d93cbe4eb589ed2b2044527e1b6c6}{04411}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04412}\mbox{\hyperlink{tm4c123gh6pm_8h_a11b06ad2eeb6a7649c5b97e2d2e94d8e}{04412}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04413}\mbox{\hyperlink{tm4c123gh6pm_8h_a4deeb7867b6c99ccbd6d2e14ebf49c05}{04413}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04414}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0acf640cbf50278c9ddfbd44c743d04}{04414}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04415}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f84f638d490bc6c3d0825f18f8ab7b7}{04415}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04416}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f1c0ad7e1682f11ccc62ad632ae465d}{04416}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04417}\mbox{\hyperlink{tm4c123gh6pm_8h_a3605b0bc79695a3c93c2c0439066aaa2}{04417}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04418}\mbox{\hyperlink{tm4c123gh6pm_8h_aed59f855fa172746a5154e6d82c52fce}{04418}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04419}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b8e94e6d3fc712fce5637c4f1382c3e}{04419}} \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04420}04420 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04421}04421 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04422}04422 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04423}04423 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_DBCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04424}04424 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04425}04425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04426}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c83fd5defda9d179e5f3cb782672b6c}{04426}} \textcolor{preprocessor}{\#define PWM\_3\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04427}04427 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04428}04428 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04429}04429 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04430}04430 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_DBRISE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04431}04431 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04432}04432 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04433}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d804e1d1286efa721fee2c9780e0e09}{04433}} \textcolor{preprocessor}{\#define PWM\_3\_DBRISE\_RISEDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04434}04434 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04435}\mbox{\hyperlink{tm4c123gh6pm_8h_ae77fe9a175d50a54695b43585feef7d5}{04435}} \textcolor{preprocessor}{\#define PWM\_3\_DBRISE\_RISEDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04436}04436 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04437}04437 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04438}04438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04439}04439 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04440}04440 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_DBFALL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04441}04441 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04442}04442 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04443}\mbox{\hyperlink{tm4c123gh6pm_8h_aaeec45b693ab6cd37e0f87fbc05a9370}{04443}} \textcolor{preprocessor}{\#define PWM\_3\_DBFALL\_FALLDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04444}04444 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04445}\mbox{\hyperlink{tm4c123gh6pm_8h_a2357717b91c2d889860611b02fc103cb}{04445}} \textcolor{preprocessor}{\#define PWM\_3\_DBFALL\_FALLDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04446}04446 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04447}04447 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04448}04448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04449}04449 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04450}04450 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSRC0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04451}04451 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04452}04452 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04453}04453 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04454}\mbox{\hyperlink{tm4c123gh6pm_8h_a8528ae226fd3eac0f88c3c8e2ec2c05b}{04454}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04455}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f638db4b668f9e9a93eaf3454692ec6}{04455}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04456}04456 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04457}04457 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04458}04458 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04459}04459 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSRC1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04460}04460 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04461}04461 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04462}04462 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04463}\mbox{\hyperlink{tm4c123gh6pm_8h_a8525e528eb9a042664bc58df9b670b28}{04463}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04464}\mbox{\hyperlink{tm4c123gh6pm_8h_aab09a273f55eb32650b3866c46068a63}{04464}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04465}\mbox{\hyperlink{tm4c123gh6pm_8h_adba914a31e2be38cb7067a0d6692051a}{04465}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04466}\mbox{\hyperlink{tm4c123gh6pm_8h_aee8a0dbf8f9e615e09651bacc8a7ae50}{04466}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04467}\mbox{\hyperlink{tm4c123gh6pm_8h_a71613174169b9dce98567426020e5dd2}{04467}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04468}\mbox{\hyperlink{tm4c123gh6pm_8h_ad538df51241d1e6f51a81d3bb1a97641}{04468}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04469}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f1365b30e1e8ceb51954a8c0e1771e4}{04469}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04470}\mbox{\hyperlink{tm4c123gh6pm_8h_a136dafc3909d24fc2345718efbc39fb8}{04470}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04471}04471 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04472}04472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04473}04473 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04474}04474 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_MINFLTPER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04475}04475 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04476}04476 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04477}04477 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04478}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1a1fd6a4c242879fcb63b1f88490f97}{04478}} \textcolor{preprocessor}{\#define PWM\_3\_MINFLTPER\_MFP\_M   0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04479}\mbox{\hyperlink{tm4c123gh6pm_8h_a8717aacd42543585d3b5a7beb77dd1d2}{04479}} \textcolor{preprocessor}{\#define PWM\_3\_MINFLTPER\_MFP\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04480}04480 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04481}04481 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04482}04482 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04483}04483 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04484}04484 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04485}04485 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04486}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ef3dec342856115b49bdd5bda1a7498}{04486}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSEN\_FAULT1     0x00000002  }\textcolor{comment}{// Fault1 Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04487}\mbox{\hyperlink{tm4c123gh6pm_8h_a22dbc9fb7be45cfecdb5662758848bfe}{04487}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSEN\_FAULT0     0x00000001  }\textcolor{comment}{// Fault0 Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04488}04488 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04489}04489 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04490}04490 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04491}04491 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSTAT0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04492}04492 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04493}04493 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04494}04494 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04495}\mbox{\hyperlink{tm4c123gh6pm_8h_ac11e32538a3e10511eacf4894e0b9d33}{04495}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04496}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b06fff4dbf9eeb5adabb790b9b15b06}{04496}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04497}04497 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04498}04498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04499}04499 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04500}04500 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSTAT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04501}04501 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04502}04502 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04503}04503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04504}\mbox{\hyperlink{tm4c123gh6pm_8h_a84df56e49d581097a47d1c51769aa9bc}{04504}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04505}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ad99c4d06b6a384f61ffda4395de809}{04505}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04506}\mbox{\hyperlink{tm4c123gh6pm_8h_ae17cad2a38462554c597ae4a50695e55}{04506}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04507}\mbox{\hyperlink{tm4c123gh6pm_8h_a656bff830b6b3324a8ffddb5d946cee6}{04507}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04508}\mbox{\hyperlink{tm4c123gh6pm_8h_a42f645081698116f91105ffcb2a2efe7}{04508}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04509}\mbox{\hyperlink{tm4c123gh6pm_8h_ad38bfb8e8ab079eec894f3d3055b4889}{04509}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04510}\mbox{\hyperlink{tm4c123gh6pm_8h_ad933d91828a556d5058061ef71ebdc2d}{04510}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04511}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c305f70c89a8f59bb81a4761c10c58f}{04511}} \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04512}04512 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04513}04513 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04514}04514 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04515}04515 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04516}04516 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04517}04517 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04518}\mbox{\hyperlink{tm4c123gh6pm_8h_ac15b4ebaa8916553bc40061c620f7293}{04518}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSEN\_FAULT1     0x00000002  }\textcolor{comment}{// Fault1 Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04519}\mbox{\hyperlink{tm4c123gh6pm_8h_a5dfacee5eaab169d74d7e3c0fb85e47c}{04519}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSEN\_FAULT0     0x00000001  }\textcolor{comment}{// Fault0 Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04520}04520 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04521}04521 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04522}04522 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04523}04523 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSTAT0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04524}04524 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04525}04525 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04526}04526 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04527}\mbox{\hyperlink{tm4c123gh6pm_8h_a36d26eedf23e6b5c5675beac92a064c7}{04527}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04528}\mbox{\hyperlink{tm4c123gh6pm_8h_a00e950409fbe16425ef1bc3d37349f65}{04528}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04529}04529 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04530}04530 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04531}04531 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04532}04532 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSTAT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04533}04533 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04534}04534 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04535}04535 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04536}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bccf3840266d4a9eed4e68914734fe6}{04536}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04537}\mbox{\hyperlink{tm4c123gh6pm_8h_a13741a6a5c8876fed3a7416964f1bd42}{04537}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04538}\mbox{\hyperlink{tm4c123gh6pm_8h_ac82ea9126a50c35eb209886f3b2014e5}{04538}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04539}\mbox{\hyperlink{tm4c123gh6pm_8h_afe701eea618c520a7589f339de1ac1c4}{04539}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04540}\mbox{\hyperlink{tm4c123gh6pm_8h_a6489a10ccb48848ce4cd7efa3eaab343}{04540}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04541}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6beb2de708dfe1467e0d3c093c39e3f}{04541}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04542}\mbox{\hyperlink{tm4c123gh6pm_8h_a33708941dc6171f0ef5c7d4a192bb823}{04542}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04543}\mbox{\hyperlink{tm4c123gh6pm_8h_aab27189d1794079890224d32c7accb98}{04543}} \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04544}04544 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04545}04545 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04546}04546 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04547}04547 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSTAT0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04548}04548 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04549}04549 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04550}04550 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04551}\mbox{\hyperlink{tm4c123gh6pm_8h_af76ae953bfb89f1eddd6f777086dc6fe}{04551}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04552}\mbox{\hyperlink{tm4c123gh6pm_8h_a827831397f90284a040c2dbc69a826d1}{04552}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04553}04553 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04554}04554 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04555}04555 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04556}04556 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSTAT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04557}04557 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04558}04558 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04559}04559 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04560}\mbox{\hyperlink{tm4c123gh6pm_8h_a1cc7fdf785bc9e09c6a044b0c066d29f}{04560}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04561}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7f62af0a30243fd38a25e4e90e1d827}{04561}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04562}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d7df5d41f76af9e6baf04db95b264b9}{04562}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04563}\mbox{\hyperlink{tm4c123gh6pm_8h_aafe7168707c98de38f6acffd4d29f2cf}{04563}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04564}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ee46ed7c005573420fe5b815f9cc3aa}{04564}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04565}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cf6de697965b4f1c314e2a9bc3e4a7b}{04565}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04566}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2edd7d2c95af210f586e00486d364a3}{04566}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04567}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c0960e4a8073a8ae9de04fb8e5db64f}{04567}} \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04568}04568 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04569}04569 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04570}04570 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04571}04571 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSTAT0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04572}04572 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04573}04573 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04574}04574 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04575}\mbox{\hyperlink{tm4c123gh6pm_8h_a60fcd04f7190783f34519d39226c191b}{04575}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04576}\mbox{\hyperlink{tm4c123gh6pm_8h_a857122f15f91b7f2b8d481fb7b7da108}{04576}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04577}04577 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04578}04578 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04579}04579 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04580}04580 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSTAT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04581}04581 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04582}04582 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04583}04583 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04584}\mbox{\hyperlink{tm4c123gh6pm_8h_aacc9828d701582f9f6c825c12d6c11e9}{04584}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04585}\mbox{\hyperlink{tm4c123gh6pm_8h_aa729ec47f556d04131e9f28d050f43e7}{04585}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04586}\mbox{\hyperlink{tm4c123gh6pm_8h_a1497181c1aeb9b9781602d7fd0ac6a1b}{04586}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04587}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e3d5e4650367bd4a32a9e2ebe4698f9}{04587}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04588}\mbox{\hyperlink{tm4c123gh6pm_8h_a48a52ead3923aa0a8045b1e8a8420962}{04588}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04589}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f4f271b44aaf873d6f89a7af82d8529}{04589}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04590}\mbox{\hyperlink{tm4c123gh6pm_8h_a9bc09276828e02bc898c9d0ac607d7ce}{04590}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04591}\mbox{\hyperlink{tm4c123gh6pm_8h_abfc72de8f72026693c49f5a41997f7f5}{04591}} \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04592}04592 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04593}04593 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04594}04594 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04595}04595 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04596}04596 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04597}04597 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04598}\mbox{\hyperlink{tm4c123gh6pm_8h_aa536cfe43dc6ebbe2dffb47147570f78}{04598}} \textcolor{preprocessor}{\#define PWM\_PP\_ONE              0x00000400  }\textcolor{comment}{// One-\/Shot Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04599}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1bc8ddb347e81f29de52bcbf5b466bf}{04599}} \textcolor{preprocessor}{\#define PWM\_PP\_EFAULT           0x00000200  }\textcolor{comment}{// Extended Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04600}\mbox{\hyperlink{tm4c123gh6pm_8h_a1deecb97ea11f6f3efd6a03a74bba384}{04600}} \textcolor{preprocessor}{\#define PWM\_PP\_ESYNC            0x00000100  }\textcolor{comment}{// Extended Synchronization}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04601}\mbox{\hyperlink{tm4c123gh6pm_8h_a09d25eda1820461f859ab6e219fd8cbc}{04601}} \textcolor{preprocessor}{\#define PWM\_PP\_FCNT\_M           0x000000F0  }\textcolor{comment}{// Fault Inputs (per PWM unit)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04602}\mbox{\hyperlink{tm4c123gh6pm_8h_a83f9e08feba45a2003be74bbb2044060}{04602}} \textcolor{preprocessor}{\#define PWM\_PP\_GCNT\_M           0x0000000F  }\textcolor{comment}{// Generators}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04603}\mbox{\hyperlink{tm4c123gh6pm_8h_aa15712fe6fecfa2c4f65dd026297999c}{04603}} \textcolor{preprocessor}{\#define PWM\_PP\_FCNT\_S           4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04604}\mbox{\hyperlink{tm4c123gh6pm_8h_a798b9f6d1dbfd52fc9c8a958edd1e238}{04604}} \textcolor{preprocessor}{\#define PWM\_PP\_GCNT\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04605}04605 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04606}04606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04607}04607 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04608}04608 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04609}04609 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04610}04610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04611}\mbox{\hyperlink{tm4c123gh6pm_8h_a62797908b6c13cb202412b22411615bd}{04611}} \textcolor{preprocessor}{\#define QEI\_CTL\_FILTCNT\_M       0x000F0000  }\textcolor{comment}{// Input Filter Prescale Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04612}\mbox{\hyperlink{tm4c123gh6pm_8h_acc36ed0b821bd55315ad013599ba2994}{04612}} \textcolor{preprocessor}{\#define QEI\_CTL\_FILTEN          0x00002000  }\textcolor{comment}{// Enable Input Filter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04613}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b5eaf02e946a059b60a1ce4f68b3394}{04613}} \textcolor{preprocessor}{\#define QEI\_CTL\_STALLEN         0x00001000  }\textcolor{comment}{// Stall QEI}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04614}\mbox{\hyperlink{tm4c123gh6pm_8h_a765d1d50fa910efd0378dd611af18c61}{04614}} \textcolor{preprocessor}{\#define QEI\_CTL\_INVI            0x00000800  }\textcolor{comment}{// Invert Index Pulse}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04615}\mbox{\hyperlink{tm4c123gh6pm_8h_addc02161e942d6e8cd76464ecba86641}{04615}} \textcolor{preprocessor}{\#define QEI\_CTL\_INVB            0x00000400  }\textcolor{comment}{// Invert PhB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04616}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b30738b08bab31e8ba3f003c5d980f6}{04616}} \textcolor{preprocessor}{\#define QEI\_CTL\_INVA            0x00000200  }\textcolor{comment}{// Invert PhA}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04617}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d378b4a4b8e207e90e93c28bc21278c}{04617}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_M        0x000001C0  }\textcolor{comment}{// Predivide Velocity}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04618}\mbox{\hyperlink{tm4c123gh6pm_8h_a41e305f3add4370b205da7ff69119143}{04618}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_1        0x00000000  }\textcolor{comment}{// QEI clock /1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04619}\mbox{\hyperlink{tm4c123gh6pm_8h_a338278469c10cdcdd8b657763dcf2874}{04619}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_2        0x00000040  }\textcolor{comment}{// QEI clock /2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04620}\mbox{\hyperlink{tm4c123gh6pm_8h_ab296f14a57467edf2da499aa048d1537}{04620}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_4        0x00000080  }\textcolor{comment}{// QEI clock /4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04621}\mbox{\hyperlink{tm4c123gh6pm_8h_a70624159c0bc157a10fe996230ca3b9a}{04621}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_8        0x000000C0  }\textcolor{comment}{// QEI clock /8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04622}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ad7a22855d541f98070da699bc4e1b4}{04622}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_16       0x00000100  }\textcolor{comment}{// QEI clock /16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04623}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cdcb7a7f283fb9680cda3d516fa0a64}{04623}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_32       0x00000140  }\textcolor{comment}{// QEI clock /32}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04624}\mbox{\hyperlink{tm4c123gh6pm_8h_a14f48ac7e5dc7a81c28a1747a31c0232}{04624}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_64       0x00000180  }\textcolor{comment}{// QEI clock /64}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04625}\mbox{\hyperlink{tm4c123gh6pm_8h_acfceaf0120865af3f5a66cb1a77b8235}{04625}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_128      0x000001C0  }\textcolor{comment}{// QEI clock /128}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04626}\mbox{\hyperlink{tm4c123gh6pm_8h_ad603db177cba78f75e2f4600d2f8da3f}{04626}} \textcolor{preprocessor}{\#define QEI\_CTL\_VELEN           0x00000020  }\textcolor{comment}{// Capture Velocity}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04627}\mbox{\hyperlink{tm4c123gh6pm_8h_a04af8de980e455f48b32f2c5bad2918b}{04627}} \textcolor{preprocessor}{\#define QEI\_CTL\_RESMODE         0x00000010  }\textcolor{comment}{// Reset Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04628}\mbox{\hyperlink{tm4c123gh6pm_8h_a365ea27b9e6089311685442c848fa637}{04628}} \textcolor{preprocessor}{\#define QEI\_CTL\_CAPMODE         0x00000008  }\textcolor{comment}{// Capture Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04629}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8053073f0125e8dcc9594f91d722dfc}{04629}} \textcolor{preprocessor}{\#define QEI\_CTL\_SIGMODE         0x00000004  }\textcolor{comment}{// Signal Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04630}\mbox{\hyperlink{tm4c123gh6pm_8h_ace5bd6c9593b8f9ab94297b3ae987d01}{04630}} \textcolor{preprocessor}{\#define QEI\_CTL\_SWAP            0x00000002  }\textcolor{comment}{// Swap Signals}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04631}\mbox{\hyperlink{tm4c123gh6pm_8h_ab77e7585939a63019d6f59acff2d5ce9}{04631}} \textcolor{preprocessor}{\#define QEI\_CTL\_ENABLE          0x00000001  }\textcolor{comment}{// Enable QEI}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04632}\mbox{\hyperlink{tm4c123gh6pm_8h_a2371a10aa0477856ba81450e3fa7f699}{04632}} \textcolor{preprocessor}{\#define QEI\_CTL\_FILTCNT\_S       16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04633}04633 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04634}04634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04635}04635 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04636}04636 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_STAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04637}04637 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04638}04638 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04639}\mbox{\hyperlink{tm4c123gh6pm_8h_affecd88a69232ec1e3b335185fb0d618}{04639}} \textcolor{preprocessor}{\#define QEI\_STAT\_DIRECTION      0x00000002  }\textcolor{comment}{// Direction of Rotation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04640}\mbox{\hyperlink{tm4c123gh6pm_8h_afb6f2d12e18d39658ae9e18ef11e7093}{04640}} \textcolor{preprocessor}{\#define QEI\_STAT\_ERROR          0x00000001  }\textcolor{comment}{// Error Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04641}04641 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04642}04642 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04643}04643 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04644}04644 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_POS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04645}04645 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04646}04646 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04647}\mbox{\hyperlink{tm4c123gh6pm_8h_a85696e80dc66ed508ba18293584272be}{04647}} \textcolor{preprocessor}{\#define QEI\_POS\_M               0xFFFFFFFF  }\textcolor{comment}{// Current Position Integrator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04648}04648                                             \textcolor{comment}{// Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04649}\mbox{\hyperlink{tm4c123gh6pm_8h_aadbc72c5793c63b65652fccdd0a79128}{04649}} \textcolor{preprocessor}{\#define QEI\_POS\_S               0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04650}04650 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04651}04651 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04652}04652 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04653}04653 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_MAXPOS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04654}04654 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04655}04655 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04656}\mbox{\hyperlink{tm4c123gh6pm_8h_a439a11c16bfda734854bec6362ef3a46}{04656}} \textcolor{preprocessor}{\#define QEI\_MAXPOS\_M            0xFFFFFFFF  }\textcolor{comment}{// Maximum Position Integrator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04657}04657                                             \textcolor{comment}{// Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04658}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b4be6c5d3f2159de8ca338b05359e75}{04658}} \textcolor{preprocessor}{\#define QEI\_MAXPOS\_S            0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04659}04659 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04660}04660 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04661}04661 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04662}04662 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_LOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04663}04663 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04664}04664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04665}\mbox{\hyperlink{tm4c123gh6pm_8h_ae53db59284fcc4c3d4ac34859c8c563f}{04665}} \textcolor{preprocessor}{\#define QEI\_LOAD\_M              0xFFFFFFFF  }\textcolor{comment}{// Velocity Timer Load Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04666}\mbox{\hyperlink{tm4c123gh6pm_8h_acd72dcdae7d320d12a4e84b3dc3ffd39}{04666}} \textcolor{preprocessor}{\#define QEI\_LOAD\_S              0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04667}04667 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04668}04668 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04669}04669 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04670}04670 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_TIME register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04671}04671 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04672}04672 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04673}\mbox{\hyperlink{tm4c123gh6pm_8h_a8668df234532fbcf5dd89952495e0d84}{04673}} \textcolor{preprocessor}{\#define QEI\_TIME\_M              0xFFFFFFFF  }\textcolor{comment}{// Velocity Timer Current Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04674}\mbox{\hyperlink{tm4c123gh6pm_8h_aa94d4848acca2a1d545549829af988cc}{04674}} \textcolor{preprocessor}{\#define QEI\_TIME\_S              0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04675}04675 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04676}04676 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04677}04677 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04678}04678 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_COUNT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04679}04679 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04680}04680 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04681}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bdb95b83764415118ddeaf39a35ec63}{04681}} \textcolor{preprocessor}{\#define QEI\_COUNT\_M             0xFFFFFFFF  }\textcolor{comment}{// Velocity Pulse Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04682}\mbox{\hyperlink{tm4c123gh6pm_8h_a59db8a4fca4b30056eb21276e8b4f2e3}{04682}} \textcolor{preprocessor}{\#define QEI\_COUNT\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04683}04683 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04684}04684 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04685}04685 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04686}04686 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_SPEED register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04687}04687 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04688}04688 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04689}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7c8d0434e985a40773c60ed1da84e78}{04689}} \textcolor{preprocessor}{\#define QEI\_SPEED\_M             0xFFFFFFFF  }\textcolor{comment}{// Velocity}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04690}\mbox{\hyperlink{tm4c123gh6pm_8h_a35fd106b9bc87d025513ef6d62e76b2d}{04690}} \textcolor{preprocessor}{\#define QEI\_SPEED\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04691}04691 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04692}04692 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04693}04693 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04694}04694 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_INTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04695}04695 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04696}04696 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04697}\mbox{\hyperlink{tm4c123gh6pm_8h_accc3b9aed008c6092bb05683099757cf}{04697}} \textcolor{preprocessor}{\#define QEI\_INTEN\_ERROR         0x00000008  }\textcolor{comment}{// Phase Error Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04698}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4e1bf371a740a4ff45d7f1af828d753}{04698}} \textcolor{preprocessor}{\#define QEI\_INTEN\_DIR           0x00000004  }\textcolor{comment}{// Direction Change Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04699}04699                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04700}\mbox{\hyperlink{tm4c123gh6pm_8h_a652af30a8b315c29eea405c1133a3e48}{04700}} \textcolor{preprocessor}{\#define QEI\_INTEN\_TIMER         0x00000002  }\textcolor{comment}{// Timer Expires Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04701}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d096c196a01908b0610d839d80964d8}{04701}} \textcolor{preprocessor}{\#define QEI\_INTEN\_INDEX         0x00000001  }\textcolor{comment}{// Index Pulse Detected Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04702}04702                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04703}04703 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04704}04704 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04705}04705 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04706}04706 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04707}04707 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04708}04708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04709}\mbox{\hyperlink{tm4c123gh6pm_8h_a51d51b18f2fc0de7ed1be5e5a9158cbb}{04709}} \textcolor{preprocessor}{\#define QEI\_RIS\_ERROR           0x00000008  }\textcolor{comment}{// Phase Error Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04710}\mbox{\hyperlink{tm4c123gh6pm_8h_abeb60f869c4d452e12c282cbfc9d037f}{04710}} \textcolor{preprocessor}{\#define QEI\_RIS\_DIR             0x00000004  }\textcolor{comment}{// Direction Change Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04711}\mbox{\hyperlink{tm4c123gh6pm_8h_a64230a563769c705d8ccea5c723699e0}{04711}} \textcolor{preprocessor}{\#define QEI\_RIS\_TIMER           0x00000002  }\textcolor{comment}{// Velocity Timer Expired}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04712}\mbox{\hyperlink{tm4c123gh6pm_8h_a861663b6eb0bc2d50d52f606a50e2280}{04712}} \textcolor{preprocessor}{\#define QEI\_RIS\_INDEX           0x00000001  }\textcolor{comment}{// Index Pulse Asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04713}04713 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04714}04714 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04715}04715 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04716}04716 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04717}04717 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04718}04718 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04719}\mbox{\hyperlink{tm4c123gh6pm_8h_a50561b18740d9a534c2a1e8469067b1a}{04719}} \textcolor{preprocessor}{\#define QEI\_ISC\_ERROR           0x00000008  }\textcolor{comment}{// Phase Error Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04720}\mbox{\hyperlink{tm4c123gh6pm_8h_a654c50dfa9ecb69f8183d268bf16884c}{04720}} \textcolor{preprocessor}{\#define QEI\_ISC\_DIR             0x00000004  }\textcolor{comment}{// Direction Change Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04721}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9f383db62d79da49c5dcb534bd5aef3}{04721}} \textcolor{preprocessor}{\#define QEI\_ISC\_TIMER           0x00000002  }\textcolor{comment}{// Velocity Timer Expired Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04722}\mbox{\hyperlink{tm4c123gh6pm_8h_ac395c22bc7390c1c435b3d85c9c828c6}{04722}} \textcolor{preprocessor}{\#define QEI\_ISC\_INDEX           0x00000001  }\textcolor{comment}{// Index Pulse Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04723}04723 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04724}04724 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04725}04725 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04726}04726 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_CFG register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04727}04727 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04728}04728 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04729}\mbox{\hyperlink{tm4c123gh6pm_8h_acafb3467df8c4cec90c50c9bbfb75227}{04729}} \textcolor{preprocessor}{\#define TIMER\_CFG\_M             0x00000007  }\textcolor{comment}{// GPTM Configuration}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04730}\mbox{\hyperlink{tm4c123gh6pm_8h_af649e72c09c4eb535001523dc2de58cc}{04730}} \textcolor{preprocessor}{\#define TIMER\_CFG\_32\_BIT\_TIMER  0x00000000  }\textcolor{comment}{// For a 16/32-\/bit timer, this}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04731}04731                                             \textcolor{comment}{// value selects the 32-\/bit timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04732}04732                                             \textcolor{comment}{// configuration}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04733}\mbox{\hyperlink{tm4c123gh6pm_8h_afeed84359904530de4520a2ffe82ba54}{04733}} \textcolor{preprocessor}{\#define TIMER\_CFG\_32\_BIT\_RTC    0x00000001  }\textcolor{comment}{// For a 16/32-\/bit timer, this}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04734}04734                                             \textcolor{comment}{// value selects the 32-\/bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04735}04735                                             \textcolor{comment}{// real-\/time clock (RTC) counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04736}04736                                             \textcolor{comment}{// configuration}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04737}\mbox{\hyperlink{tm4c123gh6pm_8h_a99af5fd9904cb9b60cc0721e1c83e2e4}{04737}} \textcolor{preprocessor}{\#define TIMER\_CFG\_16\_BIT        0x00000004  }\textcolor{comment}{// For a 16/32-\/bit timer, this}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04738}04738                                             \textcolor{comment}{// value selects the 16-\/bit timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04739}04739                                             \textcolor{comment}{// configuration}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04740}04740 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04741}04741 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04742}04742 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04743}04743 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04744}04744 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04745}04745 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04746}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a8e2a1c687e6317abbbd6bd3b09b1cc}{04746}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAPLO        0x00000800  }\textcolor{comment}{// GPTM Timer A PWM Legacy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04747}04747                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04748}\mbox{\hyperlink{tm4c123gh6pm_8h_ab68153480b5064caca74eb971260a991}{04748}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMRSU       0x00000400  }\textcolor{comment}{// GPTM Timer A Match Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04749}04749                                             \textcolor{comment}{// Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04750}\mbox{\hyperlink{tm4c123gh6pm_8h_a529f95e10523a604d53a3abe675af05e}{04750}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAPWMIE      0x00000200  }\textcolor{comment}{// GPTM Timer A PWM Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04751}04751                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04752}\mbox{\hyperlink{tm4c123gh6pm_8h_acc9486f8eb13ab633df15d99ec62028b}{04752}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAILD        0x00000100  }\textcolor{comment}{// GPTM Timer A Interval Load Write}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04753}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e880ac14d0da4e3d759b0338bb57f1b}{04753}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TASNAPS      0x00000080  }\textcolor{comment}{// GPTM Timer A Snap-\/Shot Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04754}\mbox{\hyperlink{tm4c123gh6pm_8h_aa021edb6c9a796c0813bcb9943dc15e8}{04754}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAWOT        0x00000040  }\textcolor{comment}{// GPTM Timer A Wait-\/on-\/Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04755}\mbox{\hyperlink{tm4c123gh6pm_8h_aadde31830e13f472b715eefc5580e06b}{04755}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMIE        0x00000020  }\textcolor{comment}{// GPTM Timer A Match Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04756}04756                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04757}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b00f7e49ae04a9346036ff112dcf98b}{04757}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TACDIR       0x00000010  }\textcolor{comment}{// GPTM Timer A Count Direction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04758}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c4ed4666edd56e4625fd843532158d1}{04758}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAAMS        0x00000008  }\textcolor{comment}{// GPTM Timer A Alternate Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04759}04759                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04760}\mbox{\hyperlink{tm4c123gh6pm_8h_a32ab2f0c063e6d5e0b178028e7660a30}{04760}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TACMR        0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04761}\mbox{\hyperlink{tm4c123gh6pm_8h_acbc1bf2067e5577e5835d1b14eb1c070}{04761}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_M       0x00000003  }\textcolor{comment}{// GPTM Timer A Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04762}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0edfeab9c4ffa9847b566ca26abe841}{04762}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_1\_SHOT  0x00000001  }\textcolor{comment}{// One-\/Shot Timer mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04763}\mbox{\hyperlink{tm4c123gh6pm_8h_a74e9e6cfb00de1fabf5a0f2964209ff9}{04763}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_PERIOD  0x00000002  }\textcolor{comment}{// Periodic Timer mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04764}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f71076f19591075828608f87a825dca}{04764}} \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_CAP     0x00000003  }\textcolor{comment}{// Capture mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04765}04765 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04766}04766 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04767}04767 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04768}04768 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04769}04769 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04770}04770 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04771}\mbox{\hyperlink{tm4c123gh6pm_8h_a04c445928f68ab161cdcd0aeb0f13c2a}{04771}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBPLO        0x00000800  }\textcolor{comment}{// GPTM Timer B PWM Legacy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04772}04772                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04773}\mbox{\hyperlink{tm4c123gh6pm_8h_a92b948213d29252bb2af30623df06330}{04773}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMRSU       0x00000400  }\textcolor{comment}{// GPTM Timer B Match Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04774}04774                                             \textcolor{comment}{// Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04775}\mbox{\hyperlink{tm4c123gh6pm_8h_abf5d1319ed455401e85a7a2cdd984af7}{04775}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBPWMIE      0x00000200  }\textcolor{comment}{// GPTM Timer B PWM Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04776}04776                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04777}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f57e6c90c673aa32d137b868ed60d0c}{04777}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBILD        0x00000100  }\textcolor{comment}{// GPTM Timer B Interval Load Write}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04778}\mbox{\hyperlink{tm4c123gh6pm_8h_aa585d9c7c43937e14a2c93a2cb80a0a7}{04778}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBSNAPS      0x00000080  }\textcolor{comment}{// GPTM Timer B Snap-\/Shot Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04779}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2ba177c9f0dcf59c000cb306cf51896}{04779}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBWOT        0x00000040  }\textcolor{comment}{// GPTM Timer B Wait-\/on-\/Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04780}\mbox{\hyperlink{tm4c123gh6pm_8h_a3df751d8ee2155f527079a290bc16074}{04780}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMIE        0x00000020  }\textcolor{comment}{// GPTM Timer B Match Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04781}04781                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04782}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f9e38ddd710a45acd92032f46b059da}{04782}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBCDIR       0x00000010  }\textcolor{comment}{// GPTM Timer B Count Direction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04783}\mbox{\hyperlink{tm4c123gh6pm_8h_ab68d0a253c71e3d419c6902be5e30dfe}{04783}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBAMS        0x00000008  }\textcolor{comment}{// GPTM Timer B Alternate Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04784}04784                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04785}\mbox{\hyperlink{tm4c123gh6pm_8h_af48686e12d62c11c2982ca182b14a377}{04785}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBCMR        0x00000004  }\textcolor{comment}{// GPTM Timer B Capture Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04786}\mbox{\hyperlink{tm4c123gh6pm_8h_a530f2c1d756a6fc5c354bfc176b6a575}{04786}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_M       0x00000003  }\textcolor{comment}{// GPTM Timer B Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04787}\mbox{\hyperlink{tm4c123gh6pm_8h_a5584f29851dd40b918d77a7f373548a2}{04787}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_1\_SHOT  0x00000001  }\textcolor{comment}{// One-\/Shot Timer mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04788}\mbox{\hyperlink{tm4c123gh6pm_8h_ae605308f4fb87aa70b1b78877b4fd5a8}{04788}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_PERIOD  0x00000002  }\textcolor{comment}{// Periodic Timer mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04789}\mbox{\hyperlink{tm4c123gh6pm_8h_ae615c05ce94454ea90f6a3cd0fa554b6}{04789}} \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_CAP     0x00000003  }\textcolor{comment}{// Capture mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04790}04790 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04791}04791 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04792}04792 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04793}04793 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04794}04794 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04795}04795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04796}\mbox{\hyperlink{tm4c123gh6pm_8h_a593ce4a2d3e79a8a844464520cb3bfca}{04796}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBPWML        0x00004000  }\textcolor{comment}{// GPTM Timer B PWM Output Level}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04797}\mbox{\hyperlink{tm4c123gh6pm_8h_a70bb6bcd2bf25553625dd4d08347b694}{04797}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBOTE         0x00002000  }\textcolor{comment}{// GPTM Timer B Output Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04798}04798                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04799}\mbox{\hyperlink{tm4c123gh6pm_8h_ad24be866e48a0eccee295d8c64c7ae69}{04799}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_M     0x00000C00  }\textcolor{comment}{// GPTM Timer B Event Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04800}\mbox{\hyperlink{tm4c123gh6pm_8h_a8513b540fe4e03951761b1595bab8515}{04800}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_POS   0x00000000  }\textcolor{comment}{// Positive edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04801}\mbox{\hyperlink{tm4c123gh6pm_8h_a29090d8f5f01b0c135467b1c0dc796a3}{04801}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_NEG   0x00000400  }\textcolor{comment}{// Negative edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04802}\mbox{\hyperlink{tm4c123gh6pm_8h_a257a7605a7dd4b60b78d14b2531beb49}{04802}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_BOTH  0x00000C00  }\textcolor{comment}{// Both edges}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04803}\mbox{\hyperlink{tm4c123gh6pm_8h_ab270a927fef56a4ec3518374f1bb10d6}{04803}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBSTALL       0x00000200  }\textcolor{comment}{// GPTM Timer B Stall Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04804}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3938bb024bffed7eb92e56cab45be8e}{04804}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEN          0x00000100  }\textcolor{comment}{// GPTM Timer B Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04805}\mbox{\hyperlink{tm4c123gh6pm_8h_af2dfdef3907f1e8e289fc2a5185ac89c}{04805}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAPWML        0x00000040  }\textcolor{comment}{// GPTM Timer A PWM Output Level}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04806}\mbox{\hyperlink{tm4c123gh6pm_8h_a09685243304028f4b591578f8738eab7}{04806}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAOTE         0x00000020  }\textcolor{comment}{// GPTM Timer A Output Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04807}04807                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04808}\mbox{\hyperlink{tm4c123gh6pm_8h_acc959d1dfb40c5efffa78b2d69c93e27}{04808}} \textcolor{preprocessor}{\#define TIMER\_CTL\_RTCEN         0x00000010  }\textcolor{comment}{// GPTM RTC Stall Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04809}\mbox{\hyperlink{tm4c123gh6pm_8h_ab56d6763924e5302a9c9573cb8924e41}{04809}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_M     0x0000000C  }\textcolor{comment}{// GPTM Timer A Event Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04810}\mbox{\hyperlink{tm4c123gh6pm_8h_ad75422194898f4e2fb6326d938325b25}{04810}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_POS   0x00000000  }\textcolor{comment}{// Positive edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04811}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bf8e4c4c549a626eb282c574313cb2b}{04811}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_NEG   0x00000004  }\textcolor{comment}{// Negative edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04812}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fcaeb5e6fb2274a39fcc7e81ca01fd1}{04812}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_BOTH  0x0000000C  }\textcolor{comment}{// Both edges}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04813}\mbox{\hyperlink{tm4c123gh6pm_8h_acf37a2fe5c021ad653e13fb707c364ab}{04813}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TASTALL       0x00000002  }\textcolor{comment}{// GPTM Timer A Stall Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04814}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8acb9e2e142b4019c903ac512df0607}{04814}} \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEN          0x00000001  }\textcolor{comment}{// GPTM Timer A Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04815}04815 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04816}04816 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04817}04817 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04818}04818 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_SYNC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04819}04819 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04820}04820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04821}\mbox{\hyperlink{tm4c123gh6pm_8h_aec6769ef66cd43a07e6626cadbcec1ab}{04821}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_M    0x00C00000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04822}04822                                             \textcolor{comment}{// 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04823}\mbox{\hyperlink{tm4c123gh6pm_8h_a63b589250a6517a8cf2395eb34c83858}{04823}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 5 is not}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04824}04824                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04825}\mbox{\hyperlink{tm4c123gh6pm_8h_a1671479de96dd82a8ed0f1b66735e6e9}{04825}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_TA   0x00400000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04826}04826                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 5 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04827}04827                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04828}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d595319308c17683ccf43b1d20ec3bf}{04828}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_TB   0x00800000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04829}04829                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 5 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04830}04830                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04831}\mbox{\hyperlink{tm4c123gh6pm_8h_afe15ffb4500e3101bbce0c8838b0f0ca}{04831}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_TATB 0x00C00000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04832}04832                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04833}04833                                             \textcolor{comment}{// Timer 5 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04834}\mbox{\hyperlink{tm4c123gh6pm_8h_a926f3aa4b001c612c4e62c5ff4f78dbe}{04834}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_M    0x00300000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04835}04835                                             \textcolor{comment}{// 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04836}\mbox{\hyperlink{tm4c123gh6pm_8h_a87b639b45e3ca28058175562fdf0a931}{04836}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 4 is not}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04837}04837                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04838}\mbox{\hyperlink{tm4c123gh6pm_8h_afbf985c50c10fc30b277e0b4cd5e947e}{04838}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_TA   0x00100000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04839}04839                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 4 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04840}04840                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04841}\mbox{\hyperlink{tm4c123gh6pm_8h_a38fd7fb86daad7c78bee8dcbd2fc06af}{04841}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_TB   0x00200000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04842}04842                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 4 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04843}04843                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04844}\mbox{\hyperlink{tm4c123gh6pm_8h_a49ef7739e356382a819a4b3d838b6482}{04844}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_TATB 0x00300000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04845}04845                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04846}04846                                             \textcolor{comment}{// Timer 4 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04847}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d04ca65da9a8af79af680aa1110427e}{04847}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_M    0x000C0000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04848}04848                                             \textcolor{comment}{// 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04849}\mbox{\hyperlink{tm4c123gh6pm_8h_a3fe0a50c6aff6f694257308c7e04fb24}{04849}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 3 is not}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04850}04850                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04851}\mbox{\hyperlink{tm4c123gh6pm_8h_af62826f08657a82f3fac1531e735d05e}{04851}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_TA   0x00040000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04852}04852                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 3 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04853}04853                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04854}\mbox{\hyperlink{tm4c123gh6pm_8h_a7236a2647289443b38a4b13ee2eab246}{04854}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_TB   0x00080000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04855}04855                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 3 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04856}04856                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04857}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a32d6dfc6c7daf7b015d1d44087947e}{04857}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_TATB 0x000C0000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04858}04858                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04859}04859                                             \textcolor{comment}{// Timer 3 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04860}\mbox{\hyperlink{tm4c123gh6pm_8h_a99e7eb8fc75a6feecf0c65d08c465f67}{04860}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_M    0x00030000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04861}04861                                             \textcolor{comment}{// 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04862}\mbox{\hyperlink{tm4c123gh6pm_8h_ab23b0cc71026d489e20ef14f74152153}{04862}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 2 is not}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04863}04863                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04864}\mbox{\hyperlink{tm4c123gh6pm_8h_a5120e5c6072791f74b4305492802b23c}{04864}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_TA   0x00010000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04865}04865                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 2 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04866}04866                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04867}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8ae57f6b2284fe8a33b8e2619b8549b}{04867}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_TB   0x00020000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04868}04868                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 2 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04869}04869                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04870}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a98cbca8bf2297b5f4568485f6ad024}{04870}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_TATB 0x00030000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04871}04871                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04872}04872                                             \textcolor{comment}{// Timer 2 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04873}\mbox{\hyperlink{tm4c123gh6pm_8h_acae68c407a1fe69d08d54da3ced1a5bd}{04873}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_M    0x0000C000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04874}04874                                             \textcolor{comment}{// 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04875}\mbox{\hyperlink{tm4c123gh6pm_8h_ade7ecd76014ed7d698c8ed2ab6e785e5}{04875}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 1 is not}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04876}04876                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04877}\mbox{\hyperlink{tm4c123gh6pm_8h_ac07f85011584f55428d3fdb6f9d5d2ec}{04877}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_TA   0x00004000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04878}04878                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 1 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04879}04879                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04880}\mbox{\hyperlink{tm4c123gh6pm_8h_a04be1c5b359680674bcd86e3674030a4}{04880}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_TB   0x00008000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04881}04881                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 1 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04882}04882                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04883}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7200b498bc68e4781d0ce99a6e3ab5a}{04883}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_TATB 0x0000C000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04884}04884                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04885}04885                                             \textcolor{comment}{// Timer 1 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04886}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a2ca4a2e388babb3f1102b7ca02148a}{04886}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_M    0x00003000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04887}04887                                             \textcolor{comment}{// 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04888}\mbox{\hyperlink{tm4c123gh6pm_8h_acef16e80be271a7d6553a9b7e6c62eea}{04888}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 0 is not}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04889}04889                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04890}\mbox{\hyperlink{tm4c123gh6pm_8h_a74661f4073983f64cedad06e30b45da3}{04890}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_TA   0x00001000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04891}04891                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 0 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04892}04892                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04893}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e41761dab5748127fe5135923d413e5}{04893}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_TB   0x00002000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04894}04894                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 0 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04895}04895                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04896}\mbox{\hyperlink{tm4c123gh6pm_8h_a4feeb694e7503a7347b41a0083b711c9}{04896}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_TATB 0x00003000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04897}04897                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04898}04898                                             \textcolor{comment}{// Timer 0 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04899}\mbox{\hyperlink{tm4c123gh6pm_8h_afb9273ca8b4295a09b1482bd045f6c21}{04899}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_M     0x00000C00  }\textcolor{comment}{// Synchronize GPTM Timer 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04900}\mbox{\hyperlink{tm4c123gh6pm_8h_a26c8cd7bf0d41462c5033b2f12cb2d9f}{04900}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_NONE  0x00000000  }\textcolor{comment}{// GPTM5 is not affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04901}\mbox{\hyperlink{tm4c123gh6pm_8h_a9052ae2366df01e98ec7b630b0d3f81a}{04901}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_TA    0x00000400  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04902}04902                                             \textcolor{comment}{// GPTM5 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04903}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a018268efdeef9cdf121da2abebbb7a}{04903}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_TB    0x00000800  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04904}04904                                             \textcolor{comment}{// GPTM5 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04905}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a6f6af6a3e297a906f9fd8a7a24b2af}{04905}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_TATB  0x00000C00  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04906}04906                                             \textcolor{comment}{// and Timer B of GPTM5 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04907}04907                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04908}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a17d7fb2104cf072ddda40d3ad98e6a}{04908}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_M     0x00000300  }\textcolor{comment}{// Synchronize GPTM Timer 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04909}\mbox{\hyperlink{tm4c123gh6pm_8h_a9028de0c0378916bd6e6aa4efcd9e388}{04909}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_NONE  0x00000000  }\textcolor{comment}{// GPTM4 is not affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04910}\mbox{\hyperlink{tm4c123gh6pm_8h_ad22e3d0b0465bf546d452a2f30834197}{04910}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_TA    0x00000100  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04911}04911                                             \textcolor{comment}{// GPTM4 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04912}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e9a74dc53366529cc6b0e28f3dbb721}{04912}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_TB    0x00000200  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04913}04913                                             \textcolor{comment}{// GPTM4 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04914}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a79b5be41620eb7ea71e347b19dbad3}{04914}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_TATB  0x00000300  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04915}04915                                             \textcolor{comment}{// and Timer B of GPTM4 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04916}04916                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04917}\mbox{\hyperlink{tm4c123gh6pm_8h_a5953711eb9521a8942371604bbf68a31}{04917}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_M     0x000000C0  }\textcolor{comment}{// Synchronize GPTM Timer 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04918}\mbox{\hyperlink{tm4c123gh6pm_8h_a555d18253ede6289cfc380d9a81c3a65}{04918}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_NONE  0x00000000  }\textcolor{comment}{// GPTM3 is not affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04919}\mbox{\hyperlink{tm4c123gh6pm_8h_abdd0a546f6fc4a7dfc68a834724bfcd0}{04919}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_TA    0x00000040  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04920}04920                                             \textcolor{comment}{// GPTM3 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04921}\mbox{\hyperlink{tm4c123gh6pm_8h_adb15e829aa97910bbdc6a56d6a52d809}{04921}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_TB    0x00000080  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04922}04922                                             \textcolor{comment}{// GPTM3 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04923}\mbox{\hyperlink{tm4c123gh6pm_8h_a57d118ef0d63fa5bd60aad217028b630}{04923}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_TATB  0x000000C0  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04924}04924                                             \textcolor{comment}{// and Timer B of GPTM3 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04925}04925                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04926}\mbox{\hyperlink{tm4c123gh6pm_8h_aa439946a702605f6a6003163d1aab202}{04926}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_M     0x00000030  }\textcolor{comment}{// Synchronize GPTM Timer 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04927}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1e1ba93cc428643d3f3ef2826333e91}{04927}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_NONE  0x00000000  }\textcolor{comment}{// GPTM2 is not affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04928}\mbox{\hyperlink{tm4c123gh6pm_8h_a85e8e3729482029efa4eed9f13405da5}{04928}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_TA    0x00000010  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04929}04929                                             \textcolor{comment}{// GPTM2 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04930}\mbox{\hyperlink{tm4c123gh6pm_8h_a62556278de816013bc190365a961ddb5}{04930}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_TB    0x00000020  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04931}04931                                             \textcolor{comment}{// GPTM2 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04932}\mbox{\hyperlink{tm4c123gh6pm_8h_adefba15b82285ba1b33c74929b08ebea}{04932}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_TATB  0x00000030  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04933}04933                                             \textcolor{comment}{// and Timer B of GPTM2 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04934}04934                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04935}\mbox{\hyperlink{tm4c123gh6pm_8h_a3265152d549e49d34fb78226e47be280}{04935}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_M     0x0000000C  }\textcolor{comment}{// Synchronize GPTM Timer 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04936}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a429369668e2bf011e1b59b60ab3113}{04936}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_NONE  0x00000000  }\textcolor{comment}{// GPTM1 is not affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04937}\mbox{\hyperlink{tm4c123gh6pm_8h_a8536d46a3f60421a2134ccef8c87cd56}{04937}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_TA    0x00000004  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04938}04938                                             \textcolor{comment}{// GPTM1 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04939}\mbox{\hyperlink{tm4c123gh6pm_8h_a61c028bdfae5c22245bed35661fd07d5}{04939}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_TB    0x00000008  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04940}04940                                             \textcolor{comment}{// GPTM1 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04941}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cdc8ecc6c59241320373f88a86dc1af}{04941}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_TATB  0x0000000C  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04942}04942                                             \textcolor{comment}{// and Timer B of GPTM1 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04943}04943                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04944}\mbox{\hyperlink{tm4c123gh6pm_8h_a93737e88504e94fe188ba43f95835175}{04944}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_M     0x00000003  }\textcolor{comment}{// Synchronize GPTM Timer 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04945}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2c6eeaa13f38b5f86200ec0bd86d73e}{04945}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_NONE  0x00000000  }\textcolor{comment}{// GPTM0 is not affected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04946}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4661853c4226a3d12e07d09a8ffc0b2}{04946}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_TA    0x00000001  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04947}04947                                             \textcolor{comment}{// GPTM0 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04948}\mbox{\hyperlink{tm4c123gh6pm_8h_a98425131ca28fb64e90fff7dd8feb507}{04948}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_TB    0x00000002  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04949}04949                                             \textcolor{comment}{// GPTM0 is triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04950}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1a251427fd8dc0fcf4555a10d6394d0}{04950}} \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_TATB  0x00000003  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04951}04951                                             \textcolor{comment}{// and Timer B of GPTM0 is}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04952}04952                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04953}04953 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04954}04954 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04955}04955 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04956}04956 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_IMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04957}04957 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04958}04958 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04959}\mbox{\hyperlink{tm4c123gh6pm_8h_a98bc313ccb4b606a75fa3cb1886f6835}{04959}} \textcolor{preprocessor}{\#define TIMER\_IMR\_WUEIM         0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04960}04960                                             \textcolor{comment}{// Error Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04961}\mbox{\hyperlink{tm4c123gh6pm_8h_ad514f3f7f4bf1f513faf73688c12c7e3}{04961}} \textcolor{preprocessor}{\#define TIMER\_IMR\_TBMIM         0x00000800  }\textcolor{comment}{// GPTM Timer B Match Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04962}04962                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04963}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0991c1c682b63768020c92b08ebfdfa}{04963}} \textcolor{preprocessor}{\#define TIMER\_IMR\_CBEIM         0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04964}04964                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04965}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8299ca39d9a2915d826743a5444d103}{04965}} \textcolor{preprocessor}{\#define TIMER\_IMR\_CBMIM         0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04966}04966                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04967}\mbox{\hyperlink{tm4c123gh6pm_8h_aa919648cd8f39255a831ab77cac502a7}{04967}} \textcolor{preprocessor}{\#define TIMER\_IMR\_TBTOIM        0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04968}04968                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04969}\mbox{\hyperlink{tm4c123gh6pm_8h_ae85a39d247570b908403b4f027ee07a1}{04969}} \textcolor{preprocessor}{\#define TIMER\_IMR\_TAMIM         0x00000010  }\textcolor{comment}{// GPTM Timer A Match Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04970}04970                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04971}\mbox{\hyperlink{tm4c123gh6pm_8h_aeeeba112bbc156f7d13b25cdaf520ad7}{04971}} \textcolor{preprocessor}{\#define TIMER\_IMR\_RTCIM         0x00000008  }\textcolor{comment}{// GPTM RTC Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04972}\mbox{\hyperlink{tm4c123gh6pm_8h_ae79e4700fe8142df815d32dbf1ee6fd7}{04972}} \textcolor{preprocessor}{\#define TIMER\_IMR\_CAEIM         0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04973}04973                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04974}\mbox{\hyperlink{tm4c123gh6pm_8h_a79a6c9a620f8237927f0c1ee7d59154e}{04974}} \textcolor{preprocessor}{\#define TIMER\_IMR\_CAMIM         0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04975}04975                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04976}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1875d9b69077db893db75f87ed620cf}{04976}} \textcolor{preprocessor}{\#define TIMER\_IMR\_TATOIM        0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04977}04977                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04978}04978 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04979}04979 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04980}04980 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04981}04981 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04982}04982 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04983}04983 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04984}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5516e70fe56c97aaf5dde1061045ea6}{04984}} \textcolor{preprocessor}{\#define TIMER\_RIS\_WUERIS        0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04985}04985                                             \textcolor{comment}{// Error Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04986}\mbox{\hyperlink{tm4c123gh6pm_8h_a99f3b3e0f474395e41c99164a9876c23}{04986}} \textcolor{preprocessor}{\#define TIMER\_RIS\_TBMRIS        0x00000800  }\textcolor{comment}{// GPTM Timer B Match Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04987}\mbox{\hyperlink{tm4c123gh6pm_8h_a4165af49a3cecaaa1d4fb9c623ed2fe9}{04987}} \textcolor{preprocessor}{\#define TIMER\_RIS\_CBERIS        0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04988}04988                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04989}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d61df0a4f10c633214106ab45c31563}{04989}} \textcolor{preprocessor}{\#define TIMER\_RIS\_CBMRIS        0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04990}04990                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04991}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3e1472834b4ab9766f34ec108b6a97f}{04991}} \textcolor{preprocessor}{\#define TIMER\_RIS\_TBTORIS       0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04992}04992                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04993}\mbox{\hyperlink{tm4c123gh6pm_8h_a3607164bb982e341f7b0e41456aacb04}{04993}} \textcolor{preprocessor}{\#define TIMER\_RIS\_TAMRIS        0x00000010  }\textcolor{comment}{// GPTM Timer A Match Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04994}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c472cf72006dc4df1d2a564b6aa8d34}{04994}} \textcolor{preprocessor}{\#define TIMER\_RIS\_RTCRIS        0x00000008  }\textcolor{comment}{// GPTM RTC Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04995}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9bf3dcbb3821f86319c48d843a3517d}{04995}} \textcolor{preprocessor}{\#define TIMER\_RIS\_CAERIS        0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04996}04996                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04997}\mbox{\hyperlink{tm4c123gh6pm_8h_a20331393de7e546a9a6c9351385eee05}{04997}} \textcolor{preprocessor}{\#define TIMER\_RIS\_CAMRIS        0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04998}04998                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l04999}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d459d1908d93fb784568bae2eca6acd}{04999}} \textcolor{preprocessor}{\#define TIMER\_RIS\_TATORIS       0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05000}05000                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05001}05001 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05002}05002 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05003}05003 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05004}05004 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05005}05005 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05006}05006 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05007}\mbox{\hyperlink{tm4c123gh6pm_8h_ad216bc33c1872e1e5ccb7c33dc013e95}{05007}} \textcolor{preprocessor}{\#define TIMER\_MIS\_WUEMIS        0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05008}05008                                             \textcolor{comment}{// Error Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05009}\mbox{\hyperlink{tm4c123gh6pm_8h_a9afd06b87fe86c2a5b19c5fbcb5860a2}{05009}} \textcolor{preprocessor}{\#define TIMER\_MIS\_TBMMIS        0x00000800  }\textcolor{comment}{// GPTM Timer B Match Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05010}05010                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05011}\mbox{\hyperlink{tm4c123gh6pm_8h_a778cb5235c3dfa4f5e2d7abe5770244a}{05011}} \textcolor{preprocessor}{\#define TIMER\_MIS\_CBEMIS        0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05012}05012                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05013}\mbox{\hyperlink{tm4c123gh6pm_8h_a66374388169a6cec5bea26d83da852f9}{05013}} \textcolor{preprocessor}{\#define TIMER\_MIS\_CBMMIS        0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05014}05014                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05015}\mbox{\hyperlink{tm4c123gh6pm_8h_add38253f3a073f011e96d189fd4f2776}{05015}} \textcolor{preprocessor}{\#define TIMER\_MIS\_TBTOMIS       0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05016}05016                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05017}\mbox{\hyperlink{tm4c123gh6pm_8h_abfff92b06748394b2430255bdcc8e64b}{05017}} \textcolor{preprocessor}{\#define TIMER\_MIS\_TAMMIS        0x00000010  }\textcolor{comment}{// GPTM Timer A Match Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05018}05018                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05019}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b99f7653d96eaf4c407c7b7995e2f34}{05019}} \textcolor{preprocessor}{\#define TIMER\_MIS\_RTCMIS        0x00000008  }\textcolor{comment}{// GPTM RTC Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05020}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f007909bebf96a082877ccf3a870bdb}{05020}} \textcolor{preprocessor}{\#define TIMER\_MIS\_CAEMIS        0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05021}05021                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05022}\mbox{\hyperlink{tm4c123gh6pm_8h_aecfa9e5e8d208d6483c6dbb827baa83e}{05022}} \textcolor{preprocessor}{\#define TIMER\_MIS\_CAMMIS        0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05023}05023                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05024}\mbox{\hyperlink{tm4c123gh6pm_8h_a15d2280b5a2e3abd88411055faf8389b}{05024}} \textcolor{preprocessor}{\#define TIMER\_MIS\_TATOMIS       0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05025}05025                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05026}05026 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05027}05027 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05028}05028 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05029}05029 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_ICR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05030}05030 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05031}05031 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05032}\mbox{\hyperlink{tm4c123gh6pm_8h_a8aeea2e54d1efb8d68fc070a3eb8c281}{05032}} \textcolor{preprocessor}{\#define TIMER\_ICR\_WUECINT       0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05033}05033                                             \textcolor{comment}{// Error Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05034}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0fe208e7b8c5cf487c12d215506ac47}{05034}} \textcolor{preprocessor}{\#define TIMER\_ICR\_TBMCINT       0x00000800  }\textcolor{comment}{// GPTM Timer B Match Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05035}05035                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05036}\mbox{\hyperlink{tm4c123gh6pm_8h_a6136e970ff9fc68e22d65a08e6012860}{05036}} \textcolor{preprocessor}{\#define TIMER\_ICR\_CBECINT       0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05037}05037                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05038}\mbox{\hyperlink{tm4c123gh6pm_8h_aae2145135fa8145383d936a20e07b84b}{05038}} \textcolor{preprocessor}{\#define TIMER\_ICR\_CBMCINT       0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05039}05039                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05040}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2f3516cb992069b4bb7476e8eac6237}{05040}} \textcolor{preprocessor}{\#define TIMER\_ICR\_TBTOCINT      0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05041}05041                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05042}\mbox{\hyperlink{tm4c123gh6pm_8h_a81258756cc22562a25e6f6869493f1fe}{05042}} \textcolor{preprocessor}{\#define TIMER\_ICR\_TAMCINT       0x00000010  }\textcolor{comment}{// GPTM Timer A Match Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05043}05043                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05044}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6cf8064ee7c75ebc036edb6982b3f95}{05044}} \textcolor{preprocessor}{\#define TIMER\_ICR\_RTCCINT       0x00000008  }\textcolor{comment}{// GPTM RTC Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05045}\mbox{\hyperlink{tm4c123gh6pm_8h_aa88f421af5d1ee92eecf94cd04f48003}{05045}} \textcolor{preprocessor}{\#define TIMER\_ICR\_CAECINT       0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05046}05046                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05047}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f439d7a08d52a0d42a51d9ef19169ef}{05047}} \textcolor{preprocessor}{\#define TIMER\_ICR\_CAMCINT       0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05048}05048                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05049}\mbox{\hyperlink{tm4c123gh6pm_8h_ac068c69e284d41f056651800a83ccf01}{05049}} \textcolor{preprocessor}{\#define TIMER\_ICR\_TATOCINT      0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05050}05050                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05051}05051 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05052}05052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05053}05053 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05054}05054 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAILR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05055}05055 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05056}05056 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05057}\mbox{\hyperlink{tm4c123gh6pm_8h_af29b1540e485f7cd18291f6e45fe94a7}{05057}} \textcolor{preprocessor}{\#define TIMER\_TAILR\_M           0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Interval Load}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05058}05058                                             \textcolor{comment}{// Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05059}\mbox{\hyperlink{tm4c123gh6pm_8h_a88186f48f6fbd26a54c8caa67c5aedee}{05059}} \textcolor{preprocessor}{\#define TIMER\_TAILR\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05060}05060 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05061}05061 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05062}05062 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05063}05063 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBILR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05064}05064 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05065}05065 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05066}\mbox{\hyperlink{tm4c123gh6pm_8h_af3aa6716fbc89e50aec107e1d12ca3be}{05066}} \textcolor{preprocessor}{\#define TIMER\_TBILR\_M           0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Interval Load}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05067}05067                                             \textcolor{comment}{// Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05068}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b1b6db64788d40026125daacfa04c96}{05068}} \textcolor{preprocessor}{\#define TIMER\_TBILR\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05069}05069 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05070}05070 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05071}05071 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05072}05072 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAMATCHR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05073}05073 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05074}05074 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05075}05075 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05076}\mbox{\hyperlink{tm4c123gh6pm_8h_a737b737dc719942fa8bb426186836de4}{05076}} \textcolor{preprocessor}{\#define TIMER\_TAMATCHR\_TAMR\_M   0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Match Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05077}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f9eabadc9fec9b4c843265f14905c00}{05077}} \textcolor{preprocessor}{\#define TIMER\_TAMATCHR\_TAMR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05078}05078 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05079}05079 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05080}05080 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05081}05081 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBMATCHR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05082}05082 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05083}05083 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05084}05084 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05085}\mbox{\hyperlink{tm4c123gh6pm_8h_a486b18fc49bbe592a1caf9f01a5544ef}{05085}} \textcolor{preprocessor}{\#define TIMER\_TBMATCHR\_TBMR\_M   0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Match Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05086}\mbox{\hyperlink{tm4c123gh6pm_8h_a50522e96f3c37bf793346ff23bf4abfb}{05086}} \textcolor{preprocessor}{\#define TIMER\_TBMATCHR\_TBMR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05087}05087 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05088}05088 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05089}05089 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05090}05090 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05091}05091 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05092}05092 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05093}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a22050cea1c7b2b5ad1b723259b2f9e}{05093}} \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSRH\_M     0x0000FF00  }\textcolor{comment}{// GPTM Timer A Prescale High Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05094}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fbc1d948f00a01286f3ba29e8ce35c6}{05094}} \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSR\_M      0x000000FF  }\textcolor{comment}{// GPTM Timer A Prescale}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05095}\mbox{\hyperlink{tm4c123gh6pm_8h_ae78e01aa24cb7831f075a9d04f565a0b}{05095}} \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSRH\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05096}\mbox{\hyperlink{tm4c123gh6pm_8h_a221c0bc1c1f80abaebbe2fd9f0e0f169}{05096}} \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSR\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05097}05097 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05098}05098 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05099}05099 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05100}05100 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05101}05101 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05102}05102 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05103}\mbox{\hyperlink{tm4c123gh6pm_8h_a5092fbfbfa6ca5ac77eb4d9bb432dcdb}{05103}} \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSRH\_M     0x0000FF00  }\textcolor{comment}{// GPTM Timer B Prescale High Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05104}\mbox{\hyperlink{tm4c123gh6pm_8h_a7159a0e52bb18297254d72e49e665eac}{05104}} \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSR\_M      0x000000FF  }\textcolor{comment}{// GPTM Timer B Prescale}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05105}\mbox{\hyperlink{tm4c123gh6pm_8h_ab99775dcebf938df7574cf9ad726b6f0}{05105}} \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSRH\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05106}\mbox{\hyperlink{tm4c123gh6pm_8h_aa92ce5a871f30e05613fcda22e21eec0}{05106}} \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSR\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05107}05107 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05108}05108 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05109}05109 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05110}05110 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05111}05111 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05112}05112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05113}\mbox{\hyperlink{tm4c123gh6pm_8h_af4ab61c6d1eca5a850e941c211b48185}{05113}} \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMRH\_M   0x0000FF00  }\textcolor{comment}{// GPTM Timer A Prescale Match High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05114}05114                                             \textcolor{comment}{// Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05115}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a4127d38872793d9a45c35edfbe467c}{05115}} \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMR\_M    0x000000FF  }\textcolor{comment}{// GPTM TimerA Prescale Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05116}\mbox{\hyperlink{tm4c123gh6pm_8h_af1aefe0784ec5c0a65794b99eb66c3d7}{05116}} \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMRH\_S   8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05117}\mbox{\hyperlink{tm4c123gh6pm_8h_a2279acc9059c5451d18e364f77e6812a}{05117}} \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMR\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05118}05118 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05119}05119 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05120}05120 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05121}05121 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPMR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05122}05122 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05123}05123 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05124}\mbox{\hyperlink{tm4c123gh6pm_8h_a065bc86de816a399d6e7232a4812d6e8}{05124}} \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMRH\_M   0x0000FF00  }\textcolor{comment}{// GPTM Timer B Prescale Match High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05125}05125                                             \textcolor{comment}{// Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05126}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f4dd33d3fa991baebbccb4d843d91a1}{05126}} \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMR\_M    0x000000FF  }\textcolor{comment}{// GPTM TimerB Prescale Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05127}\mbox{\hyperlink{tm4c123gh6pm_8h_a8177792576cc9eabcf93581548d12a8e}{05127}} \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMRH\_S   8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05128}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1ae13ae71b05e358e7c3aab2c80950c}{05128}} \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMR\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05129}05129 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05130}05130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05131}05131 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05132}05132 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05133}05133 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05134}05134 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05135}\mbox{\hyperlink{tm4c123gh6pm_8h_a55e5dffdd4dd3de36622e8bc9682bf40}{05135}} \textcolor{preprocessor}{\#define TIMER\_TAR\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05136}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ac644fdbc05a732e8020a4f73785e1e}{05136}} \textcolor{preprocessor}{\#define TIMER\_TAR\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05137}05137 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05138}05138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05139}05139 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05140}05140 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05141}05141 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05142}05142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05143}\mbox{\hyperlink{tm4c123gh6pm_8h_aea9c74f7d5bc8d1b7c5c82c011d1f395}{05143}} \textcolor{preprocessor}{\#define TIMER\_TBR\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05144}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4e9c802fc984cbe8d183b789943ad47}{05144}} \textcolor{preprocessor}{\#define TIMER\_TBR\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05145}05145 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05146}05146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05147}05147 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05148}05148 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAV register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05149}05149 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05150}05150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05151}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cee2fd04a8d933be9c6e984ba353eaf}{05151}} \textcolor{preprocessor}{\#define TIMER\_TAV\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05152}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4b752696688fbd4e6d66e858cace92b}{05152}} \textcolor{preprocessor}{\#define TIMER\_TAV\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05153}05153 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05154}05154 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05155}05155 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05156}05156 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBV register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05157}05157 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05158}05158 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05159}\mbox{\hyperlink{tm4c123gh6pm_8h_aced23cd6a993f36df2b2d3587b5176fd}{05159}} \textcolor{preprocessor}{\#define TIMER\_TBV\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05160}\mbox{\hyperlink{tm4c123gh6pm_8h_ab99c13a84274243ebfd172f81e7b5263}{05160}} \textcolor{preprocessor}{\#define TIMER\_TBV\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05161}05161 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05162}05162 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05163}05163 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05164}05164 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_RTCPD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05165}05165 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05166}05166 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05167}\mbox{\hyperlink{tm4c123gh6pm_8h_a57349228563c45304a25cfe8968fa6e0}{05167}} \textcolor{preprocessor}{\#define TIMER\_RTCPD\_RTCPD\_M     0x0000FFFF  }\textcolor{comment}{// RTC Predivide Counter Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05168}\mbox{\hyperlink{tm4c123gh6pm_8h_adb707b4e194f4f54ad0778807c3feb3d}{05168}} \textcolor{preprocessor}{\#define TIMER\_RTCPD\_RTCPD\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05169}05169 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05170}05170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05171}05171 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05172}05172 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05173}05173 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05174}05174 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05175}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7d10222662f606e499520bf064e7faf}{05175}} \textcolor{preprocessor}{\#define TIMER\_TAPS\_PSS\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer A Prescaler Snapshot}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05176}\mbox{\hyperlink{tm4c123gh6pm_8h_a2116c8aed34e15d3c2d1ced6f06413dd}{05176}} \textcolor{preprocessor}{\#define TIMER\_TAPS\_PSS\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05177}05177 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05178}05178 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05179}05179 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05180}05180 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05181}05181 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05182}05182 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05183}\mbox{\hyperlink{tm4c123gh6pm_8h_aface60c10b799bdb60fae020844a4cfc}{05183}} \textcolor{preprocessor}{\#define TIMER\_TBPS\_PSS\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer A Prescaler Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05184}\mbox{\hyperlink{tm4c123gh6pm_8h_a48fe44e823d1b12a446195c7e7dc009e}{05184}} \textcolor{preprocessor}{\#define TIMER\_TBPS\_PSS\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05185}05185 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05186}05186 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05187}05187 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05188}05188 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPV register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05189}05189 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05190}05190 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05191}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1a06392bb959d0e2b7c2b73e05fb547}{05191}} \textcolor{preprocessor}{\#define TIMER\_TAPV\_PSV\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer A Prescaler Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05192}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b6bb654f65d63a319b668ef9ab19d17}{05192}} \textcolor{preprocessor}{\#define TIMER\_TAPV\_PSV\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05193}05193 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05194}05194 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05195}05195 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05196}05196 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPV register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05197}05197 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05198}05198 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05199}\mbox{\hyperlink{tm4c123gh6pm_8h_a8099a57400cfb3f09487c0a8d7460c4a}{05199}} \textcolor{preprocessor}{\#define TIMER\_TBPV\_PSV\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer B Prescaler Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05200}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b2baf660cc46640df0258b6acc644f4}{05200}} \textcolor{preprocessor}{\#define TIMER\_TBPV\_PSV\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05201}05201 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05202}05202 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05203}05203 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05204}05204 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05205}05205 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05206}05206 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05207}\mbox{\hyperlink{tm4c123gh6pm_8h_a923fc2799ed62178ef53a62500523dc2}{05207}} \textcolor{preprocessor}{\#define TIMER\_PP\_SIZE\_M         0x0000000F  }\textcolor{comment}{// Count Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05208}\mbox{\hyperlink{tm4c123gh6pm_8h_a76e49484a1857dcc29ff752e94c38c88}{05208}} \textcolor{preprocessor}{\#define TIMER\_PP\_SIZE\_16        0x00000000  }\textcolor{comment}{// Timer A and Timer B counters are}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05209}05209                                             \textcolor{comment}{// 16 bits each with an 8-\/bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05210}05210                                             \textcolor{comment}{// prescale counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05211}\mbox{\hyperlink{tm4c123gh6pm_8h_acf733d45012de427bf9d2b135dbc2955}{05211}} \textcolor{preprocessor}{\#define TIMER\_PP\_SIZE\_32        0x00000001  }\textcolor{comment}{// Timer A and Timer B counters are}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05212}05212                                             \textcolor{comment}{// 32 bits each with a 16-\/bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05213}05213                                             \textcolor{comment}{// prescale counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05214}05214 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05215}05215 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05216}05216 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05217}05217 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_ACTSS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05218}05218 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05219}05219 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05220}\mbox{\hyperlink{tm4c123gh6pm_8h_a104dd7eeed4daacccc94e6f59cb572cd}{05220}} \textcolor{preprocessor}{\#define ADC\_ACTSS\_BUSY          0x00010000  }\textcolor{comment}{// ADC Busy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05221}\mbox{\hyperlink{tm4c123gh6pm_8h_a57501dc5f75a4b7ac67eb93659e8b653}{05221}} \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN3         0x00000008  }\textcolor{comment}{// ADC SS3 Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05222}\mbox{\hyperlink{tm4c123gh6pm_8h_a41315999b15779b7c967f2f97f82f4b6}{05222}} \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN2         0x00000004  }\textcolor{comment}{// ADC SS2 Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05223}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf945f2d05c75f74f2b4356cf6a91d6d}{05223}} \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN1         0x00000002  }\textcolor{comment}{// ADC SS1 Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05224}\mbox{\hyperlink{tm4c123gh6pm_8h_a4dbd3f07cab5c54fdd75ba766c6d5572}{05224}} \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN0         0x00000001  }\textcolor{comment}{// ADC SS0 Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05225}05225 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05226}05226 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05227}05227 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05228}05228 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05229}05229 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05230}05230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05231}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d295a23016df3e7dcc44d6d78e8e872}{05231}} \textcolor{preprocessor}{\#define ADC\_RIS\_INRDC           0x00010000  }\textcolor{comment}{// Digital Comparator Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05232}05232                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05233}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0d4980ad03a0477f9ab5a19a82f95a4}{05233}} \textcolor{preprocessor}{\#define ADC\_RIS\_INR3            0x00000008  }\textcolor{comment}{// SS3 Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05234}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa9e94d937dbc117c143c2aafb127359}{05234}} \textcolor{preprocessor}{\#define ADC\_RIS\_INR2            0x00000004  }\textcolor{comment}{// SS2 Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05235}\mbox{\hyperlink{tm4c123gh6pm_8h_afac2fdfe0ea1185dd5f29eb1f2eaf78b}{05235}} \textcolor{preprocessor}{\#define ADC\_RIS\_INR1            0x00000002  }\textcolor{comment}{// SS1 Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05236}\mbox{\hyperlink{tm4c123gh6pm_8h_aec2481b9859bb10ecd7004122f378fd0}{05236}} \textcolor{preprocessor}{\#define ADC\_RIS\_INR0            0x00000001  }\textcolor{comment}{// SS0 Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05237}05237 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05238}05238 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05239}05239 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05240}05240 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_IM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05241}05241 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05242}05242 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05243}\mbox{\hyperlink{tm4c123gh6pm_8h_a013d9acc90af7479df3016ceb5598423}{05243}} \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS3          0x00080000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05244}05244                                             \textcolor{comment}{// SS3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05245}\mbox{\hyperlink{tm4c123gh6pm_8h_acb6ef86d326308c70c14dff5d3395b50}{05245}} \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS2          0x00040000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05246}05246                                             \textcolor{comment}{// SS2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05247}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9c515d102629e9a96a580df3e19ae27}{05247}} \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS1          0x00020000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05248}05248                                             \textcolor{comment}{// SS1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05249}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ed6a2b2cf0126ae5f420aaf8e94b940}{05249}} \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS0          0x00010000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05250}05250                                             \textcolor{comment}{// SS0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05251}\mbox{\hyperlink{tm4c123gh6pm_8h_a05240dedc282984b4ab3628c772529ee}{05251}} \textcolor{preprocessor}{\#define ADC\_IM\_MASK3            0x00000008  }\textcolor{comment}{// SS3 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05252}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f75bc2e0856ee1cc8fd5683e5d42805}{05252}} \textcolor{preprocessor}{\#define ADC\_IM\_MASK2            0x00000004  }\textcolor{comment}{// SS2 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05253}\mbox{\hyperlink{tm4c123gh6pm_8h_afe2823471d829ca75d381ec2ac9ac19b}{05253}} \textcolor{preprocessor}{\#define ADC\_IM\_MASK1            0x00000002  }\textcolor{comment}{// SS1 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05254}\mbox{\hyperlink{tm4c123gh6pm_8h_aa03919c3402de9f11cb8c421e0a259c3}{05254}} \textcolor{preprocessor}{\#define ADC\_IM\_MASK0            0x00000001  }\textcolor{comment}{// SS0 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05255}05255 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05256}05256 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05257}05257 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05258}05258 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_ISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05259}05259 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05260}05260 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05261}\mbox{\hyperlink{tm4c123gh6pm_8h_a7802e3066406dbfb3b759de974bf8308}{05261}} \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS3         0x00080000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05262}05262                                             \textcolor{comment}{// Status on SS3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05263}\mbox{\hyperlink{tm4c123gh6pm_8h_a09ded188c8cf5278149be66019c3f9cc}{05263}} \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS2         0x00040000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05264}05264                                             \textcolor{comment}{// Status on SS2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05265}\mbox{\hyperlink{tm4c123gh6pm_8h_af270dff6e90c5c021a7a8d083f04b12e}{05265}} \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS1         0x00020000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05266}05266                                             \textcolor{comment}{// Status on SS1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05267}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c4d152f4061e163c045bd9224e64544}{05267}} \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS0         0x00010000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05268}05268                                             \textcolor{comment}{// Status on SS0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05269}\mbox{\hyperlink{tm4c123gh6pm_8h_adede8f3f323916bd34c086011f49ade6}{05269}} \textcolor{preprocessor}{\#define ADC\_ISC\_IN3             0x00000008  }\textcolor{comment}{// SS3 Interrupt Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05270}\mbox{\hyperlink{tm4c123gh6pm_8h_a3abb7a05b30c00706e9f69fb41afb821}{05270}} \textcolor{preprocessor}{\#define ADC\_ISC\_IN2             0x00000004  }\textcolor{comment}{// SS2 Interrupt Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05271}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5f5fd9382f7dc2b1372d47d5e9a6a09}{05271}} \textcolor{preprocessor}{\#define ADC\_ISC\_IN1             0x00000002  }\textcolor{comment}{// SS1 Interrupt Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05272}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f335dfca5fb4799ed8dbd94d7b36bd5}{05272}} \textcolor{preprocessor}{\#define ADC\_ISC\_IN0             0x00000001  }\textcolor{comment}{// SS0 Interrupt Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05273}05273 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05274}05274 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05275}05275 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05276}05276 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_OSTAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05277}05277 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05278}05278 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05279}\mbox{\hyperlink{tm4c123gh6pm_8h_ac594d5bc6e30ea7b8f3cd376c47d1571}{05279}} \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV3           0x00000008  }\textcolor{comment}{// SS3 FIFO Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05280}\mbox{\hyperlink{tm4c123gh6pm_8h_adc625e027f4b17e9a30394ff76bb29f3}{05280}} \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV2           0x00000004  }\textcolor{comment}{// SS2 FIFO Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05281}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8023bc342a2276d2d5110f3a70cb130}{05281}} \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV1           0x00000002  }\textcolor{comment}{// SS1 FIFO Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05282}\mbox{\hyperlink{tm4c123gh6pm_8h_aeeeafd983e156a5a81b50ce3ff45718a}{05282}} \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV0           0x00000001  }\textcolor{comment}{// SS0 FIFO Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05283}05283 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05284}05284 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05285}05285 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05286}05286 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_EMUX register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05287}05287 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05288}05288 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05289}\mbox{\hyperlink{tm4c123gh6pm_8h_a738add33473db577eb24b39ee8a414d7}{05289}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_M          0x0000F000  }\textcolor{comment}{// SS3 Trigger Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05290}\mbox{\hyperlink{tm4c123gh6pm_8h_a241199f49021faa07af1c50fda3e6c64}{05290}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05291}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a6c34ceeb7ec4ee6f7be255641ec9f8}{05291}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_COMP0      0x00001000  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05292}\mbox{\hyperlink{tm4c123gh6pm_8h_aec6c8ead25955af79ddc8531a5001d2b}{05292}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_COMP1      0x00002000  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05293}\mbox{\hyperlink{tm4c123gh6pm_8h_a781e678889cc6e179273adfe6742b3b2}{05293}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_EXTERNAL   0x00004000  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05294}\mbox{\hyperlink{tm4c123gh6pm_8h_ae64c458968d65517dbf764bd015af17a}{05294}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_TIMER      0x00005000  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05295}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d38a071c1cec265dcf425b8e3c65e3f}{05295}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM0       0x00006000  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05296}\mbox{\hyperlink{tm4c123gh6pm_8h_a50af3c226e4f69a184de354b8e54be25}{05296}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM1       0x00007000  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05297}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0aa7fe50a04b101d43caef8c7e7d8e0}{05297}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM2       0x00008000  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05298}\mbox{\hyperlink{tm4c123gh6pm_8h_a00507f7e5e021546d6ebb7830917e9a7}{05298}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM3       0x00009000  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05299}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ecaed0dfc774c13fbac0110b098de7b}{05299}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_ALWAYS     0x0000F000  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05300}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0773c6ee9cc48c8cd65c12f84d0bdf4}{05300}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_M          0x00000F00  }\textcolor{comment}{// SS2 Trigger Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05301}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf687317ea79ff1a15acdad7cb4290ce}{05301}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05302}\mbox{\hyperlink{tm4c123gh6pm_8h_aeccc31752393a217046e012b4721b0b3}{05302}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_COMP0      0x00000100  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05303}\mbox{\hyperlink{tm4c123gh6pm_8h_abd850f76614051b8c419cc4d22caca43}{05303}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_COMP1      0x00000200  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05304}\mbox{\hyperlink{tm4c123gh6pm_8h_a61d049c1b7b997340a9cf814ea084e2a}{05304}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_EXTERNAL   0x00000400  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05305}\mbox{\hyperlink{tm4c123gh6pm_8h_a34ec0189aa90f7088408d73c901ae8f9}{05305}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_TIMER      0x00000500  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05306}\mbox{\hyperlink{tm4c123gh6pm_8h_a0842cbb265ac7e3f1c7b4025996c2531}{05306}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM0       0x00000600  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05307}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e7bc3b371522c216be9c0f31d03e0eb}{05307}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM1       0x00000700  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05308}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1bbd65f5a11fbe89fc7d9b1eb8fb015}{05308}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM2       0x00000800  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05309}\mbox{\hyperlink{tm4c123gh6pm_8h_a27411cfd7cc0406401a8bda509c1dd0f}{05309}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM3       0x00000900  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05310}\mbox{\hyperlink{tm4c123gh6pm_8h_a75e996c3ff19f60cfb96fea863bb041c}{05310}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_ALWAYS     0x00000F00  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05311}\mbox{\hyperlink{tm4c123gh6pm_8h_ac029cdbc8c83c6d2ca778f2865e53d26}{05311}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_M          0x000000F0  }\textcolor{comment}{// SS1 Trigger Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05312}\mbox{\hyperlink{tm4c123gh6pm_8h_a2798c7cfd4af7693cdf0e618910ebde1}{05312}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05313}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0abfc6781825a5138755352961ef999}{05313}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_COMP0      0x00000010  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05314}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a45c335986cfc3eab1e7430d0e732c9}{05314}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_COMP1      0x00000020  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05315}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c957e54360aa3838384286b504d4111}{05315}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_EXTERNAL   0x00000040  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05316}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e49e1d71ea6a251498f413c339b374a}{05316}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_TIMER      0x00000050  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05317}\mbox{\hyperlink{tm4c123gh6pm_8h_a52f42e66d1f56e48e5e59f59a6df3957}{05317}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM0       0x00000060  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05318}\mbox{\hyperlink{tm4c123gh6pm_8h_aa34ec9453449e96b1f3587e92b18e222}{05318}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM1       0x00000070  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05319}\mbox{\hyperlink{tm4c123gh6pm_8h_aeee9338502ebe5a5ec9590d91f96b31b}{05319}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM2       0x00000080  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05320}\mbox{\hyperlink{tm4c123gh6pm_8h_ab558091048e3c9c0c46e71520e8a891a}{05320}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM3       0x00000090  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05321}\mbox{\hyperlink{tm4c123gh6pm_8h_a164d243db0ac18c627a7d4c5273f2a17}{05321}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_ALWAYS     0x000000F0  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05322}\mbox{\hyperlink{tm4c123gh6pm_8h_a3fe0c0b1335739abb4916dc1cfe4e477}{05322}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_M          0x0000000F  }\textcolor{comment}{// SS0 Trigger Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05323}\mbox{\hyperlink{tm4c123gh6pm_8h_a48fd42cf2b98a4158b72d9a4e00225f2}{05323}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05324}\mbox{\hyperlink{tm4c123gh6pm_8h_ae507f022091a7611dae93ee503b63f72}{05324}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_COMP0      0x00000001  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05325}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c7465c66f2498958153f3c9267ae5f2}{05325}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_COMP1      0x00000002  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05326}\mbox{\hyperlink{tm4c123gh6pm_8h_a71aaf62712bf14ec8217a90caf4b631c}{05326}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_EXTERNAL   0x00000004  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05327}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f1fcdb55cddf734eda33fa6f00801c6}{05327}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_TIMER      0x00000005  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05328}\mbox{\hyperlink{tm4c123gh6pm_8h_a2217f15ac0edcc5f60a894e22663946e}{05328}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM0       0x00000006  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05329}\mbox{\hyperlink{tm4c123gh6pm_8h_a9662aa8be7792bef0939eabb1e585628}{05329}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM1       0x00000007  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05330}\mbox{\hyperlink{tm4c123gh6pm_8h_a155fb9b7e4ba8fcd7f0a3158d00b4345}{05330}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM2       0x00000008  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05331}\mbox{\hyperlink{tm4c123gh6pm_8h_a7aa587c00e874d1011fe0167e63e73bc}{05331}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM3       0x00000009  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05332}\mbox{\hyperlink{tm4c123gh6pm_8h_aaaa70bbbc766ee0e21135f2f12b794da}{05332}} \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_ALWAYS     0x0000000F  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05333}05333 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05334}05334 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05335}05335 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05336}05336 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_USTAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05337}05337 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05338}05338 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05339}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d28a1d0291e2f3eebed5868d262f411}{05339}} \textcolor{preprocessor}{\#define ADC\_USTAT\_UV3           0x00000008  }\textcolor{comment}{// SS3 FIFO Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05340}\mbox{\hyperlink{tm4c123gh6pm_8h_a1858a29a0623f8406c51be645a3b660b}{05340}} \textcolor{preprocessor}{\#define ADC\_USTAT\_UV2           0x00000004  }\textcolor{comment}{// SS2 FIFO Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05341}\mbox{\hyperlink{tm4c123gh6pm_8h_abfc603e22fd4c198c54a2215f22007f9}{05341}} \textcolor{preprocessor}{\#define ADC\_USTAT\_UV1           0x00000002  }\textcolor{comment}{// SS1 FIFO Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05342}\mbox{\hyperlink{tm4c123gh6pm_8h_a316cce6e41e4f884adf6b94c4e4bae84}{05342}} \textcolor{preprocessor}{\#define ADC\_USTAT\_UV0           0x00000001  }\textcolor{comment}{// SS0 FIFO Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05343}05343 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05344}05344 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05345}05345 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05346}05346 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_TSSEL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05347}05347 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05348}05348 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05349}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e047f370a8c59dbb9bb2c5d8f5ff939}{05349}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS3\_M         0x30000000  }\textcolor{comment}{// Generator 3 PWM Module Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05350}05350                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05351}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c74654ec572a19a879d7c7dfa2efa31}{05351}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS3\_0         0x00000000  }\textcolor{comment}{// Use Generator 3 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05352}05352                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05353}\mbox{\hyperlink{tm4c123gh6pm_8h_a03a058c46834569b2adaba2ec80cf403}{05353}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS3\_1         0x10000000  }\textcolor{comment}{// Use Generator 3 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05354}05354                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05355}\mbox{\hyperlink{tm4c123gh6pm_8h_aef224c5f4eda2c02b2e5982f04ed23c3}{05355}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS2\_M         0x00300000  }\textcolor{comment}{// Generator 2 PWM Module Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05356}05356                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05357}\mbox{\hyperlink{tm4c123gh6pm_8h_abbe6de5a48e484969aa9bde9d9536d13}{05357}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS2\_0         0x00000000  }\textcolor{comment}{// Use Generator 2 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05358}05358                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05359}\mbox{\hyperlink{tm4c123gh6pm_8h_a48a80d0dfef9e8fddaf23b05c7ed72cc}{05359}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS2\_1         0x00100000  }\textcolor{comment}{// Use Generator 2 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05360}05360                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05361}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f851975c0d797e94c1787fcba3b5b26}{05361}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS1\_M         0x00003000  }\textcolor{comment}{// Generator 1 PWM Module Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05362}05362                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05363}\mbox{\hyperlink{tm4c123gh6pm_8h_ada51b67edbfd35957537dbb4009a3b9f}{05363}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS1\_0         0x00000000  }\textcolor{comment}{// Use Generator 1 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05364}05364                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05365}\mbox{\hyperlink{tm4c123gh6pm_8h_a8913bf917cc825ddda6f7eab9343d57e}{05365}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS1\_1         0x00001000  }\textcolor{comment}{// Use Generator 1 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05366}05366                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05367}\mbox{\hyperlink{tm4c123gh6pm_8h_a62e759e45bcb771f07d59de4fa2efe24}{05367}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS0\_M         0x00000030  }\textcolor{comment}{// Generator 0 PWM Module Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05368}05368                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05369}\mbox{\hyperlink{tm4c123gh6pm_8h_a624f695ba9eff2790237030e95d347cd}{05369}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS0\_0         0x00000000  }\textcolor{comment}{// Use Generator 0 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05370}05370                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05371}\mbox{\hyperlink{tm4c123gh6pm_8h_a400ddee8567005a69a845afa2b437c4a}{05371}} \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS0\_1         0x00000010  }\textcolor{comment}{// Use Generator 0 (and its}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05372}05372                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05373}05373 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05374}05374 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05375}05375 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05376}05376 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSPRI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05377}05377 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05378}05378 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05379}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2d35e5ebf6e34914c30cb3c125883c9}{05379}} \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS3\_M         0x00003000  }\textcolor{comment}{// SS3 Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05380}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e02786cb663e8d074a224f9ceda9494}{05380}} \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS2\_M         0x00000300  }\textcolor{comment}{// SS2 Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05381}\mbox{\hyperlink{tm4c123gh6pm_8h_afa80dea17e0d8e9bf413eed04df9873b}{05381}} \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS1\_M         0x00000030  }\textcolor{comment}{// SS1 Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05382}\mbox{\hyperlink{tm4c123gh6pm_8h_a5de3019293400c939b10feee12a68833}{05382}} \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS0\_M         0x00000003  }\textcolor{comment}{// SS0 Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05383}05383 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05384}05384 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05385}05385 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05386}05386 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SPC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05387}05387 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05388}05388 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05389}\mbox{\hyperlink{tm4c123gh6pm_8h_a744f3f7e4486b4bd3784d882e36debc5}{05389}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_M         0x0000000F  }\textcolor{comment}{// Phase Difference}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05390}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fde4834f2f0cfacb4456dec12444acf}{05390}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_0         0x00000000  }\textcolor{comment}{// ADC sample lags by 0.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05391}\mbox{\hyperlink{tm4c123gh6pm_8h_a9044639624ec83d0bce4d3961e317537}{05391}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_22\_5      0x00000001  }\textcolor{comment}{// ADC sample lags by 22.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05392}\mbox{\hyperlink{tm4c123gh6pm_8h_a700a69c681274c431bde8a9535020076}{05392}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_45        0x00000002  }\textcolor{comment}{// ADC sample lags by 45.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05393}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0f6b82fad45c6873ba1e0de3a71faa0}{05393}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_67\_5      0x00000003  }\textcolor{comment}{// ADC sample lags by 67.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05394}\mbox{\hyperlink{tm4c123gh6pm_8h_af1f80fbff098567ae2aa8600e2ff9859}{05394}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_90        0x00000004  }\textcolor{comment}{// ADC sample lags by 90.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05395}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ede985ce220a20e142f1a042a9ff9af}{05395}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_112\_5     0x00000005  }\textcolor{comment}{// ADC sample lags by 112.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05396}\mbox{\hyperlink{tm4c123gh6pm_8h_acf5d1ef9b8b60e8e54e7b8e8ad299a01}{05396}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_135       0x00000006  }\textcolor{comment}{// ADC sample lags by 135.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05397}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e45c4c7916c44aa365c96c9b2e18fb3}{05397}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_157\_5     0x00000007  }\textcolor{comment}{// ADC sample lags by 157.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05398}\mbox{\hyperlink{tm4c123gh6pm_8h_a39a33e36a41bc07a7f91d630fac8bc76}{05398}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_180       0x00000008  }\textcolor{comment}{// ADC sample lags by 180.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05399}\mbox{\hyperlink{tm4c123gh6pm_8h_adea744f8af7884a69b31109f7113ba9f}{05399}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_202\_5     0x00000009  }\textcolor{comment}{// ADC sample lags by 202.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05400}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e93961090c5f8d9b1f6408be2561834}{05400}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_225       0x0000000A  }\textcolor{comment}{// ADC sample lags by 225.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05401}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a0f2b9108268a76aca788d491ac55c1}{05401}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_247\_5     0x0000000B  }\textcolor{comment}{// ADC sample lags by 247.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05402}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1474ffbf91f729220329e0847614416}{05402}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_270       0x0000000C  }\textcolor{comment}{// ADC sample lags by 270.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05403}\mbox{\hyperlink{tm4c123gh6pm_8h_a705c38c47108b9755d77ac57df834164}{05403}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_292\_5     0x0000000D  }\textcolor{comment}{// ADC sample lags by 292.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05404}\mbox{\hyperlink{tm4c123gh6pm_8h_a9107d14e9b68b89d1ddf1b296c5edbb1}{05404}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_315       0x0000000E  }\textcolor{comment}{// ADC sample lags by 315.0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05405}\mbox{\hyperlink{tm4c123gh6pm_8h_afd14eff3f1d4ef0fe7fe9acc621a3f37}{05405}} \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_337\_5     0x0000000F  }\textcolor{comment}{// ADC sample lags by 337.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05406}05406 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05407}05407 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05408}05408 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05409}05409 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_PSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05410}05410 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05411}05411 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05412}\mbox{\hyperlink{tm4c123gh6pm_8h_af894955fc48ee3e0df449cf70fcca4ed}{05412}} \textcolor{preprocessor}{\#define ADC\_PSSI\_GSYNC          0x80000000  }\textcolor{comment}{// Global Synchronize}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05413}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b84557c4eedb4eb433562e75078421c}{05413}} \textcolor{preprocessor}{\#define ADC\_PSSI\_SYNCWAIT       0x08000000  }\textcolor{comment}{// Synchronize Wait}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05414}\mbox{\hyperlink{tm4c123gh6pm_8h_a07e457a22b37161161065d1ea9b9c725}{05414}} \textcolor{preprocessor}{\#define ADC\_PSSI\_SS3            0x00000008  }\textcolor{comment}{// SS3 Initiate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05415}\mbox{\hyperlink{tm4c123gh6pm_8h_a12c282299d33c90da12f00dcb8268be8}{05415}} \textcolor{preprocessor}{\#define ADC\_PSSI\_SS2            0x00000004  }\textcolor{comment}{// SS2 Initiate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05416}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cca90eae2ac60914536b948c2559f38}{05416}} \textcolor{preprocessor}{\#define ADC\_PSSI\_SS1            0x00000002  }\textcolor{comment}{// SS1 Initiate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05417}\mbox{\hyperlink{tm4c123gh6pm_8h_ac65a59f9a3d810bb36c8a815b4defabf}{05417}} \textcolor{preprocessor}{\#define ADC\_PSSI\_SS0            0x00000001  }\textcolor{comment}{// SS0 Initiate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05418}05418 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05419}05419 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05420}05420 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05421}05421 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SAC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05422}05422 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05423}05423 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05424}\mbox{\hyperlink{tm4c123gh6pm_8h_a054801088c25c5c28023f181b8262867}{05424}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_M           0x00000007  }\textcolor{comment}{// Hardware Averaging Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05425}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c8e11b4c1ae884c91da0e987a824cae}{05425}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_OFF         0x00000000  }\textcolor{comment}{// No hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05426}\mbox{\hyperlink{tm4c123gh6pm_8h_a320815aaf70b1bd8f278bed849631dcf}{05426}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_2X          0x00000001  }\textcolor{comment}{// 2x hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05427}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e962e3f749ebeab4ead0091a40a2746}{05427}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_4X          0x00000002  }\textcolor{comment}{// 4x hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05428}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b662c258167ccbde04ecb8f61c5da5e}{05428}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_8X          0x00000003  }\textcolor{comment}{// 8x hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05429}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a75f2fde1f8f69077b28b5ddcc737b0}{05429}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_16X         0x00000004  }\textcolor{comment}{// 16x hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05430}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4642d42d45cbab2182bbd0da2c9716f}{05430}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_32X         0x00000005  }\textcolor{comment}{// 32x hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05431}\mbox{\hyperlink{tm4c123gh6pm_8h_adcb4531152e39eb6a2a0f748fb39056f}{05431}} \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_64X         0x00000006  }\textcolor{comment}{// 64x hardware oversampling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05432}05432 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05433}05433 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05434}05434 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05435}05435 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05436}05436 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05437}05437 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05438}\mbox{\hyperlink{tm4c123gh6pm_8h_afbd9e1266ba559b8b306a011f3ab7a67}{05438}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT7        0x00000080  }\textcolor{comment}{// Digital Comparator 7 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05439}05439                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05440}\mbox{\hyperlink{tm4c123gh6pm_8h_a67769a22a804236a07ecdf387509646e}{05440}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT6        0x00000040  }\textcolor{comment}{// Digital Comparator 6 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05441}05441                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05442}\mbox{\hyperlink{tm4c123gh6pm_8h_ade326d0576a9e124c84a09d2d1765842}{05442}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT5        0x00000020  }\textcolor{comment}{// Digital Comparator 5 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05443}05443                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05444}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a5186b2ba56e9a9a20a4132f263d521}{05444}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT4        0x00000010  }\textcolor{comment}{// Digital Comparator 4 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05445}05445                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05446}\mbox{\hyperlink{tm4c123gh6pm_8h_aff3289df524ec5d340b903f98c82615b}{05446}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT3        0x00000008  }\textcolor{comment}{// Digital Comparator 3 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05447}05447                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05448}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d7ba35397db8dfb61c224b97c76a0c1}{05448}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT2        0x00000004  }\textcolor{comment}{// Digital Comparator 2 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05449}05449                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05450}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1d765eaf3fc70df3ff83ebb688b2d2f}{05450}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT1        0x00000002  }\textcolor{comment}{// Digital Comparator 1 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05451}05451                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05452}\mbox{\hyperlink{tm4c123gh6pm_8h_a964b433cf5bbe8a9cffe51e3f64d95ca}{05452}} \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT0        0x00000001  }\textcolor{comment}{// Digital Comparator 0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05453}05453                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05454}05454 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05455}05455 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05456}05456 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05457}05457 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05458}05458 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05459}05459 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05460}\mbox{\hyperlink{tm4c123gh6pm_8h_ac739cbc9dfa0629a7974d02f6565e193}{05460}} \textcolor{preprocessor}{\#define ADC\_CTL\_VREF\_M          0x00000001  }\textcolor{comment}{// Voltage Reference Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05461}\mbox{\hyperlink{tm4c123gh6pm_8h_af94ab82fbd35f5faf4b33271ba4053a9}{05461}} \textcolor{preprocessor}{\#define ADC\_CTL\_VREF\_INTERNAL   0x00000000  }\textcolor{comment}{// VDDA and GNDA are the voltage}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05462}05462                                             \textcolor{comment}{// references}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05463}05463 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05464}05464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05465}05465 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05466}05466 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05467}05467 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05468}05468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05469}\mbox{\hyperlink{tm4c123gh6pm_8h_a11dc6da824b08fabc597a68e4d9934bb}{05469}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX7\_M       0xF0000000  }\textcolor{comment}{// 8th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05470}\mbox{\hyperlink{tm4c123gh6pm_8h_a17ed0a15a6fd70e0a5167980c2ae6d78}{05470}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX6\_M       0x0F000000  }\textcolor{comment}{// 7th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05471}\mbox{\hyperlink{tm4c123gh6pm_8h_a970295329ad0ea0f5d4f539f0c48bfac}{05471}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX5\_M       0x00F00000  }\textcolor{comment}{// 6th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05472}\mbox{\hyperlink{tm4c123gh6pm_8h_aac2b3b2aaa118dcdb74142dadffd84d1}{05472}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX4\_M       0x000F0000  }\textcolor{comment}{// 5th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05473}\mbox{\hyperlink{tm4c123gh6pm_8h_add83b7267ad01fd8a95f47010e148236}{05473}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX3\_M       0x0000F000  }\textcolor{comment}{// 4th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05474}\mbox{\hyperlink{tm4c123gh6pm_8h_a544f05ef02909ee743beab05c5d0289b}{05474}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX2\_M       0x00000F00  }\textcolor{comment}{// 3rd Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05475}\mbox{\hyperlink{tm4c123gh6pm_8h_aabe5b5cba633a830457a0deaf5699248}{05475}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX1\_M       0x000000F0  }\textcolor{comment}{// 2nd Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05476}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a91df9e8b2f66346ba05b6a0d615b5b}{05476}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05477}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f5bc723a93c1b3e20258f31bdb117f4}{05477}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX7\_S       28}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05478}\mbox{\hyperlink{tm4c123gh6pm_8h_a206bd9755b5dc2a8d988afb8f75fe2b5}{05478}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX6\_S       24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05479}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2e3f1bbb31f10df034580ae43939d05}{05479}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX5\_S       20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05480}\mbox{\hyperlink{tm4c123gh6pm_8h_adcd46e2e0c2de7071abe38082504a7ad}{05480}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX4\_S       16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05481}\mbox{\hyperlink{tm4c123gh6pm_8h_a303a731d0b329c57776805a39800de9a}{05481}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX3\_S       12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05482}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4ac8d645068cad7e8bd4993be0da1f5}{05482}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX2\_S       8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05483}\mbox{\hyperlink{tm4c123gh6pm_8h_aac733de19d114c0b87ff75ec4bad5ab5}{05483}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX1\_S       4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05484}\mbox{\hyperlink{tm4c123gh6pm_8h_af5327ca2e0a574e94b8c8231ffea71fc}{05484}} \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX0\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05485}05485 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05486}05486 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05487}05487 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05488}05488 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05489}05489 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05490}05490 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05491}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d7a44ed2a0e24aade4d02bdf379fbd3}{05491}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS7          0x80000000  }\textcolor{comment}{// 8th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05492}\mbox{\hyperlink{tm4c123gh6pm_8h_a56c7fffc5a5f159ffbe4dcb6c35714b3}{05492}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE7          0x40000000  }\textcolor{comment}{// 8th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05493}\mbox{\hyperlink{tm4c123gh6pm_8h_a12bc8a888ac6df1db9afc8c362c4edd0}{05493}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END7         0x20000000  }\textcolor{comment}{// 8th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05494}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2d09ef05570cf1ea89ca036a663c026}{05494}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D7           0x10000000  }\textcolor{comment}{// 8th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05495}05495                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05496}\mbox{\hyperlink{tm4c123gh6pm_8h_a66b0afdc851946b3bae3eb71e4e928e0}{05496}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS6          0x08000000  }\textcolor{comment}{// 7th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05497}\mbox{\hyperlink{tm4c123gh6pm_8h_afce1cf093a5b0aab39e0e27a912b89f0}{05497}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE6          0x04000000  }\textcolor{comment}{// 7th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05498}\mbox{\hyperlink{tm4c123gh6pm_8h_a00d6e1c95b7a891622b0256013748e45}{05498}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END6         0x02000000  }\textcolor{comment}{// 7th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05499}\mbox{\hyperlink{tm4c123gh6pm_8h_ad60df449dd4ae54eae1de79f2c9a7420}{05499}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D6           0x01000000  }\textcolor{comment}{// 7th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05500}05500                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05501}\mbox{\hyperlink{tm4c123gh6pm_8h_a78bfd86b2fc88c9af201c79b07418f66}{05501}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS5          0x00800000  }\textcolor{comment}{// 6th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05502}\mbox{\hyperlink{tm4c123gh6pm_8h_a6044ac87721cfc7e42e5c4c0df250685}{05502}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE5          0x00400000  }\textcolor{comment}{// 6th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05503}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8051a2c0d825e318c96a11858a3ae42}{05503}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END5         0x00200000  }\textcolor{comment}{// 6th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05504}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7b497721b83d013facbc6e1b335a0ff}{05504}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D5           0x00100000  }\textcolor{comment}{// 6th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05505}05505                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05506}\mbox{\hyperlink{tm4c123gh6pm_8h_aea6d63aa936d853e568d65e6710b59f7}{05506}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS4          0x00080000  }\textcolor{comment}{// 5th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05507}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e9e7619d052107e0cf2d2ac73d8aa3b}{05507}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE4          0x00040000  }\textcolor{comment}{// 5th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05508}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c2793fdfd3eb06b3006cebab2af23f6}{05508}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END4         0x00020000  }\textcolor{comment}{// 5th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05509}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b195ec02bc19de8c4a66f827f013d8b}{05509}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D4           0x00010000  }\textcolor{comment}{// 5th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05510}05510                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05511}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8ad4fcdffcf1ed1fcc5136d186b9996}{05511}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS3          0x00008000  }\textcolor{comment}{// 4th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05512}\mbox{\hyperlink{tm4c123gh6pm_8h_a047c7b4c13ce73646195a77918bfa569}{05512}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE3          0x00004000  }\textcolor{comment}{// 4th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05513}\mbox{\hyperlink{tm4c123gh6pm_8h_a3fde483d5087ce5a36de436b1bec6f92}{05513}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END3         0x00002000  }\textcolor{comment}{// 4th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05514}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6ba28620e3edfa4cdbe5d0a8df084a6}{05514}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D3           0x00001000  }\textcolor{comment}{// 4th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05515}05515                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05516}\mbox{\hyperlink{tm4c123gh6pm_8h_a3aeaf3712576d6a8f155f37184aa279a}{05516}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS2          0x00000800  }\textcolor{comment}{// 3rd Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05517}\mbox{\hyperlink{tm4c123gh6pm_8h_aefe886822e091d99c579ef1aad5c4109}{05517}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE2          0x00000400  }\textcolor{comment}{// 3rd Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05518}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ea3ebc699ff6e161404e86f33650310}{05518}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END2         0x00000200  }\textcolor{comment}{// 3rd Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05519}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fe84469d1d749196d7159f6d8a3a6f8}{05519}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D2           0x00000100  }\textcolor{comment}{// 3rd Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05520}05520                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05521}\mbox{\hyperlink{tm4c123gh6pm_8h_a99000d1eacbf6af4894bd5da5001e1a2}{05521}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS1          0x00000080  }\textcolor{comment}{// 2nd Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05522}\mbox{\hyperlink{tm4c123gh6pm_8h_ae045fe133c3bc4b97f0f9516eb5cf45d}{05522}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE1          0x00000040  }\textcolor{comment}{// 2nd Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05523}\mbox{\hyperlink{tm4c123gh6pm_8h_a91d63d8adaf350b333e74b88a57ef5df}{05523}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END1         0x00000020  }\textcolor{comment}{// 2nd Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05524}\mbox{\hyperlink{tm4c123gh6pm_8h_aabbd75fa28b51463fb078507dc18e0d2}{05524}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D1           0x00000010  }\textcolor{comment}{// 2nd Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05525}05525                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05526}\mbox{\hyperlink{tm4c123gh6pm_8h_ab12ef696a3c19b9ab3a9423301dafb9a}{05526}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05527}\mbox{\hyperlink{tm4c123gh6pm_8h_ad731d642439c71512017618c628d8109}{05527}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE0          0x00000004  }\textcolor{comment}{// 1st Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05528}\mbox{\hyperlink{tm4c123gh6pm_8h_a3338e9775ca333a5edbd3c937068923f}{05528}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END0         0x00000002  }\textcolor{comment}{// 1st Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05529}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d8cbddf7ca114feff450e2e608274d0}{05529}} \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D0           0x00000001  }\textcolor{comment}{// 1st Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05530}05530                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05531}05531 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05532}05532 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05533}05533 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05534}05534 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05535}05535 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05536}05536 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05537}\mbox{\hyperlink{tm4c123gh6pm_8h_a1deee13435e2ce4cb4b46c8475cccacb}{05537}} \textcolor{preprocessor}{\#define ADC\_SSFIFO0\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05538}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f5088b0e35a21674fad854b03ed7375}{05538}} \textcolor{preprocessor}{\#define ADC\_SSFIFO0\_DATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05539}05539 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05540}05540 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05541}05541 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05542}05542 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05543}05543 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05544}05544 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05545}\mbox{\hyperlink{tm4c123gh6pm_8h_afecffae70830598db958ccb3b579f885}{05545}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05546}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d07bcdcf16578e87bcd25d6beb8b8c2}{05546}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05547}\mbox{\hyperlink{tm4c123gh6pm_8h_a26e6af061835fa082ceb94545577280e}{05547}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05548}\mbox{\hyperlink{tm4c123gh6pm_8h_a950e30289f1bf5e6d939b1b2f1df0b8c}{05548}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05549}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5a8b02f521b0efa8892e3ad52eb619e}{05549}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_HPTR\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05550}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e7f1783fadd2cc81d12073c7dfb41bb}{05550}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_TPTR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05551}05551 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05552}05552 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05553}05553 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05554}05554 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05555}05555 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05556}05556 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05557}\mbox{\hyperlink{tm4c123gh6pm_8h_a11a760f0368374291d55cbdf75a9d54b}{05557}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S7DCOP        0x10000000  }\textcolor{comment}{// Sample 7 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05558}05558                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05559}\mbox{\hyperlink{tm4c123gh6pm_8h_a193372ac552dac83c493040f82584f6c}{05559}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S6DCOP        0x01000000  }\textcolor{comment}{// Sample 6 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05560}05560                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05561}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f089de38811c8a7dd5186b409ca9662}{05561}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S5DCOP        0x00100000  }\textcolor{comment}{// Sample 5 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05562}05562                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05563}\mbox{\hyperlink{tm4c123gh6pm_8h_ae414da1a6370f463501f2dbdf751c6c0}{05563}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S4DCOP        0x00010000  }\textcolor{comment}{// Sample 4 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05564}05564                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05565}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bad84457c43a9eadeb94ed30ba64013}{05565}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S3DCOP        0x00001000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05566}05566                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05567}\mbox{\hyperlink{tm4c123gh6pm_8h_a6433c36dbe5005888fcb1bf4fc89b9cf}{05567}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S2DCOP        0x00000100  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05568}05568                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05569}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e1b3788e1bf00f1bedbdd2022c5d74e}{05569}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S1DCOP        0x00000010  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05570}05570                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05571}\mbox{\hyperlink{tm4c123gh6pm_8h_a96b9db40fa9bbc22ff1079d05d4abc30}{05571}} \textcolor{preprocessor}{\#define ADC\_SSOP0\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05572}05572                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05573}05573 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05574}05574 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05575}05575 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05576}05576 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05577}05577 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05578}05578 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05579}\mbox{\hyperlink{tm4c123gh6pm_8h_a9331b1a7d5a51d962d076b58296c3054}{05579}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S7DCSEL\_M     0xF0000000  }\textcolor{comment}{// Sample 7 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05580}05580                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05581}\mbox{\hyperlink{tm4c123gh6pm_8h_ad133a3b198bf0fe90221bcd95b5905d2}{05581}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S6DCSEL\_M     0x0F000000  }\textcolor{comment}{// Sample 6 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05582}05582                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05583}\mbox{\hyperlink{tm4c123gh6pm_8h_a13c145bc042c643f9aa341b85a1e17f3}{05583}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S5DCSEL\_M     0x00F00000  }\textcolor{comment}{// Sample 5 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05584}05584                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05585}\mbox{\hyperlink{tm4c123gh6pm_8h_a87d2d12cc89aa009e6d641b2f90229c2}{05585}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S4DCSEL\_M     0x000F0000  }\textcolor{comment}{// Sample 4 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05586}05586                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05587}\mbox{\hyperlink{tm4c123gh6pm_8h_a9517138c20741ffb79f0995e5e532bd5}{05587}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S3DCSEL\_M     0x0000F000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05588}05588                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05589}\mbox{\hyperlink{tm4c123gh6pm_8h_a71f8fdb401a0efea88a01ddcd19987a6}{05589}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S2DCSEL\_M     0x00000F00  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05590}05590                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05591}\mbox{\hyperlink{tm4c123gh6pm_8h_a96abff20d0015d5323edd39d332d6c30}{05591}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S1DCSEL\_M     0x000000F0  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05592}05592                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05593}\mbox{\hyperlink{tm4c123gh6pm_8h_a563c9f3a94d0eb4bf64f9d2e3283517a}{05593}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05594}05594                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05595}\mbox{\hyperlink{tm4c123gh6pm_8h_acf539680330755cf2d02295437ee83a4}{05595}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S6DCSEL\_S     24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05596}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f0e8429affdf529fa6e15e3df2b9006}{05596}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S5DCSEL\_S     20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05597}\mbox{\hyperlink{tm4c123gh6pm_8h_af6cae3a6f9da85ee041b774f98ed8f9b}{05597}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S4DCSEL\_S     16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05598}\mbox{\hyperlink{tm4c123gh6pm_8h_a770f30c583c446aa71c69e174cb44608}{05598}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S3DCSEL\_S     12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05599}\mbox{\hyperlink{tm4c123gh6pm_8h_a04d0efb463a43a78a82b7c4105339ec5}{05599}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S2DCSEL\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05600}\mbox{\hyperlink{tm4c123gh6pm_8h_afa56b3e357b2db5fd6b52fcc2b7ebf9d}{05600}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S1DCSEL\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05601}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0cc718a6dc720d53d699da1885a7b1d}{05601}} \textcolor{preprocessor}{\#define ADC\_SSDC0\_S0DCSEL\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05602}05602 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05603}05603 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05604}05604 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05605}05605 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05606}05606 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05607}05607 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05608}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a1b9bac510d090144678bb20e940236}{05608}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX3\_M       0x0000F000  }\textcolor{comment}{// 4th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05609}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c4bd27ffaf3acf0f38e381d0b06e214}{05609}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX2\_M       0x00000F00  }\textcolor{comment}{// 3rd Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05610}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b44de3d0caede93ed6f159f4e57353b}{05610}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX1\_M       0x000000F0  }\textcolor{comment}{// 2nd Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05611}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e76cfd92c97ebb0660114372092579a}{05611}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05612}\mbox{\hyperlink{tm4c123gh6pm_8h_a69364f40ea45f064a70d71043dbe06b1}{05612}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX3\_S       12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05613}\mbox{\hyperlink{tm4c123gh6pm_8h_a20ed0cd48d240c542501f12515638df1}{05613}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX2\_S       8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05614}\mbox{\hyperlink{tm4c123gh6pm_8h_afba504cd18083139adf63ae1345a7b2f}{05614}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX1\_S       4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05615}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a937e2e42767a3054cd80e4bb75c4cf}{05615}} \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX0\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05616}05616 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05617}05617 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05618}05618 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05619}05619 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05620}05620 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05621}05621 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05622}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c74e50f5f8a5a3d308d8916a756906e}{05622}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS3          0x00008000  }\textcolor{comment}{// 4th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05623}\mbox{\hyperlink{tm4c123gh6pm_8h_a3295cdf6eb4f4d4fada54314c755398a}{05623}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE3          0x00004000  }\textcolor{comment}{// 4th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05624}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5d19fa64622858fd1025c24d885cca5}{05624}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END3         0x00002000  }\textcolor{comment}{// 4th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05625}\mbox{\hyperlink{tm4c123gh6pm_8h_ae35c917351bbfe1b6dd98977f9583483}{05625}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D3           0x00001000  }\textcolor{comment}{// 4th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05626}05626                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05627}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ba835b11499e941014df4d43b77ffa2}{05627}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS2          0x00000800  }\textcolor{comment}{// 3rd Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05628}\mbox{\hyperlink{tm4c123gh6pm_8h_a80ad9ed3aa8027f2fd13f858b462d3b5}{05628}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE2          0x00000400  }\textcolor{comment}{// 3rd Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05629}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ef351e6327b9fd45bc45ebf93fa9808}{05629}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END2         0x00000200  }\textcolor{comment}{// 3rd Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05630}\mbox{\hyperlink{tm4c123gh6pm_8h_abd92d3a73f411d4db124acd72ae53abc}{05630}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D2           0x00000100  }\textcolor{comment}{// 3rd Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05631}05631                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05632}\mbox{\hyperlink{tm4c123gh6pm_8h_ac21cf2702d172b09833f52955537beb5}{05632}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS1          0x00000080  }\textcolor{comment}{// 2nd Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05633}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a67f34542df0fd31b1014a363b814a7}{05633}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE1          0x00000040  }\textcolor{comment}{// 2nd Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05634}\mbox{\hyperlink{tm4c123gh6pm_8h_a9dc612fc8d3e1f5319009130655a8a66}{05634}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END1         0x00000020  }\textcolor{comment}{// 2nd Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05635}\mbox{\hyperlink{tm4c123gh6pm_8h_a373641dadf43acfb0a1b27ac00421187}{05635}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D1           0x00000010  }\textcolor{comment}{// 2nd Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05636}05636                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05637}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f060ef8b7d6338855d951cc92a633c2}{05637}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05638}\mbox{\hyperlink{tm4c123gh6pm_8h_a502c09e34bf657237db58546ecbc37f0}{05638}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE0          0x00000004  }\textcolor{comment}{// 1st Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05639}\mbox{\hyperlink{tm4c123gh6pm_8h_acebac004d6465749723dbd4183d69d91}{05639}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END0         0x00000002  }\textcolor{comment}{// 1st Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05640}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5e5484e610246ebca8c22c42bc76a42}{05640}} \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D0           0x00000001  }\textcolor{comment}{// 1st Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05641}05641                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05642}05642 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05643}05643 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05644}05644 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05645}05645 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05646}05646 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05647}05647 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05648}\mbox{\hyperlink{tm4c123gh6pm_8h_ac08ff475aa1e991ff1526935eb281800}{05648}} \textcolor{preprocessor}{\#define ADC\_SSFIFO1\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05649}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b72234bc106dbddc61b8db4fa939dc4}{05649}} \textcolor{preprocessor}{\#define ADC\_SSFIFO1\_DATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05650}05650 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05651}05651 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05652}05652 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05653}05653 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05654}05654 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05655}05655 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05656}\mbox{\hyperlink{tm4c123gh6pm_8h_a1bab60bc63a97068f37b375d3bbe66e7}{05656}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05657}\mbox{\hyperlink{tm4c123gh6pm_8h_ac44d2bd50815ed890f6933dec82942f6}{05657}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05658}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b9fd2a2be1d6cccbc4221322ce2255e}{05658}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05659}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7f2233ad15f40e0746756e66c30f643}{05659}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05660}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bf1b70eb4540edeef211639e06f0898}{05660}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_HPTR\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05661}\mbox{\hyperlink{tm4c123gh6pm_8h_acf08f3fb5e9face53dc6864ccc87a5b4}{05661}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_TPTR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05662}05662 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05663}05663 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05664}05664 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05665}05665 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05666}05666 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05667}05667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05668}\mbox{\hyperlink{tm4c123gh6pm_8h_a83ccfe50bdcea162564de86e4c6ffd06}{05668}} \textcolor{preprocessor}{\#define ADC\_SSOP1\_S3DCOP        0x00001000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05669}05669                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05670}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb18fdf8aa21607353f6b986cf729bde}{05670}} \textcolor{preprocessor}{\#define ADC\_SSOP1\_S2DCOP        0x00000100  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05671}05671                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05672}\mbox{\hyperlink{tm4c123gh6pm_8h_a235a6fbdcff814dbef97ca6b7fa62d05}{05672}} \textcolor{preprocessor}{\#define ADC\_SSOP1\_S1DCOP        0x00000010  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05673}05673                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05674}\mbox{\hyperlink{tm4c123gh6pm_8h_ac70daf48a23d870b43a3c5a34ecf136f}{05674}} \textcolor{preprocessor}{\#define ADC\_SSOP1\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05675}05675                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05676}05676 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05677}05677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05678}05678 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05679}05679 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05680}05680 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05681}05681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05682}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d332a3b643aac5cede728d21436f5df}{05682}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S3DCSEL\_M     0x0000F000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05683}05683                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05684}\mbox{\hyperlink{tm4c123gh6pm_8h_ab468f7dc4a36c1db35d7095fcb00b46d}{05684}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S2DCSEL\_M     0x00000F00  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05685}05685                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05686}\mbox{\hyperlink{tm4c123gh6pm_8h_a34fb2e6c79e6e50c321ab6200d86c159}{05686}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S1DCSEL\_M     0x000000F0  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05687}05687                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05688}\mbox{\hyperlink{tm4c123gh6pm_8h_a1de22973b655720d8621750a5f40f464}{05688}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05689}05689                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05690}\mbox{\hyperlink{tm4c123gh6pm_8h_a4345a8586b138f86ed96c400f8b7ac31}{05690}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S2DCSEL\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05691}\mbox{\hyperlink{tm4c123gh6pm_8h_af46b5ba74eaf805d85527e0ab4bf35dd}{05691}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S1DCSEL\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05692}\mbox{\hyperlink{tm4c123gh6pm_8h_aba2d875b3eb68137f6fba457d7be91e9}{05692}} \textcolor{preprocessor}{\#define ADC\_SSDC1\_S0DCSEL\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05693}05693 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05694}05694 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05695}05695 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05696}05696 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05697}05697 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05698}05698 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05699}\mbox{\hyperlink{tm4c123gh6pm_8h_ad855ffffdbd749bb9ad78324bb4d7c92}{05699}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX3\_M       0x0000F000  }\textcolor{comment}{// 4th Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05700}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e78bf36353ea93c6bfbe622568f784c}{05700}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX2\_M       0x00000F00  }\textcolor{comment}{// 3rd Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05701}\mbox{\hyperlink{tm4c123gh6pm_8h_aa5206029f5f7451642599a3493fd2712}{05701}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX1\_M       0x000000F0  }\textcolor{comment}{// 2nd Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05702}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f32bc7fcad63751edf5d5c530a41ba6}{05702}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05703}\mbox{\hyperlink{tm4c123gh6pm_8h_ac21ecae790c95eecb77be1a87772e6d8}{05703}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX3\_S       12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05704}\mbox{\hyperlink{tm4c123gh6pm_8h_a88e18bd1f772bcbcf7a6a647a33368e6}{05704}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX2\_S       8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05705}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8d357fba2206c73b29473c3e439feba}{05705}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX1\_S       4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05706}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fd4116d3369b1615ff93f9987997dd9}{05706}} \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX0\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05707}05707 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05708}05708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05709}05709 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05710}05710 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05711}05711 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05712}05712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05713}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d5a8a8e9c6b213f24e21c31219fac8d}{05713}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS3          0x00008000  }\textcolor{comment}{// 4th Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05714}\mbox{\hyperlink{tm4c123gh6pm_8h_afa2f340f02e012837d1c83db0064537c}{05714}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE3          0x00004000  }\textcolor{comment}{// 4th Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05715}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b0c918a3456cfb494f1f76863461da1}{05715}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END3         0x00002000  }\textcolor{comment}{// 4th Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05716}\mbox{\hyperlink{tm4c123gh6pm_8h_a531d8757e7068107bc329df02689c84b}{05716}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D3           0x00001000  }\textcolor{comment}{// 4th Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05717}05717                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05718}\mbox{\hyperlink{tm4c123gh6pm_8h_a015a9568e096fe713a1b10f19ac509d9}{05718}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS2          0x00000800  }\textcolor{comment}{// 3rd Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05719}\mbox{\hyperlink{tm4c123gh6pm_8h_acf8c25f9b4a4d934f82b6cbd33e1495c}{05719}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE2          0x00000400  }\textcolor{comment}{// 3rd Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05720}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c1de7c32f45164e9e76ef393f3ebfbb}{05720}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END2         0x00000200  }\textcolor{comment}{// 3rd Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05721}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cc39bb76210daef3006c55eaa065aaa}{05721}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D2           0x00000100  }\textcolor{comment}{// 3rd Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05722}05722                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05723}\mbox{\hyperlink{tm4c123gh6pm_8h_a79512fca0fba978b42129069ad53769c}{05723}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS1          0x00000080  }\textcolor{comment}{// 2nd Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05724}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d5514043ff2e60b280eff590a55c3b4}{05724}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE1          0x00000040  }\textcolor{comment}{// 2nd Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05725}\mbox{\hyperlink{tm4c123gh6pm_8h_a3684ac1cb65b792dadf07df32498e3a7}{05725}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END1         0x00000020  }\textcolor{comment}{// 2nd Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05726}\mbox{\hyperlink{tm4c123gh6pm_8h_a0dbf134994a2f443fc4223159d068f7f}{05726}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D1           0x00000010  }\textcolor{comment}{// 2nd Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05727}05727                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05728}\mbox{\hyperlink{tm4c123gh6pm_8h_a74b58d903aab588a27f367c9c9f1e51d}{05728}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05729}\mbox{\hyperlink{tm4c123gh6pm_8h_a8553deb0d737f57885751a779671e816}{05729}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE0          0x00000004  }\textcolor{comment}{// 1st Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05730}\mbox{\hyperlink{tm4c123gh6pm_8h_ad25c5ab63687306721f7c569142e5751}{05730}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END0         0x00000002  }\textcolor{comment}{// 1st Sample is End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05731}\mbox{\hyperlink{tm4c123gh6pm_8h_accf2da5c5e49ceb23aad9d4d3e4840f2}{05731}} \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D0           0x00000001  }\textcolor{comment}{// 1st Sample Differential Input}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05732}05732                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05733}05733 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05734}05734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05735}05735 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05736}05736 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05737}05737 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05738}05738 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05739}\mbox{\hyperlink{tm4c123gh6pm_8h_afc5b7b065df9ea7283fffccbdeccce3b}{05739}} \textcolor{preprocessor}{\#define ADC\_SSFIFO2\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05740}\mbox{\hyperlink{tm4c123gh6pm_8h_a99dec3f4b1cb75cdd65c4148c571b953}{05740}} \textcolor{preprocessor}{\#define ADC\_SSFIFO2\_DATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05741}05741 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05742}05742 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05743}05743 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05744}05744 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05745}05745 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05746}05746 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05747}\mbox{\hyperlink{tm4c123gh6pm_8h_ab76008fb4928b2a52cdb3d2f6e52b9ae}{05747}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05748}\mbox{\hyperlink{tm4c123gh6pm_8h_aff21b4cde3cb2857342d3bc22bd3c5dc}{05748}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05749}\mbox{\hyperlink{tm4c123gh6pm_8h_a646b5223a681144ecdfcb66b117eb91c}{05749}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05750}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cc3d3d2f13321d9cad5517a10714f48}{05750}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05751}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a39e41290a00ccb1690858a3e72a1b4}{05751}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_HPTR\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05752}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0c0bc2bacf07fbff136aea8cae0fe11}{05752}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_TPTR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05753}05753 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05754}05754 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05755}05755 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05756}05756 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05757}05757 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05758}05758 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05759}\mbox{\hyperlink{tm4c123gh6pm_8h_aad48efa36e9d8de459a8b5d03fb36253}{05759}} \textcolor{preprocessor}{\#define ADC\_SSOP2\_S3DCOP        0x00001000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05760}05760                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05761}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d536f6725f03088f2c4aa882e0fdd01}{05761}} \textcolor{preprocessor}{\#define ADC\_SSOP2\_S2DCOP        0x00000100  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05762}05762                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05763}\mbox{\hyperlink{tm4c123gh6pm_8h_a4766dc1d109c08460c48c6f3fcdb3e9a}{05763}} \textcolor{preprocessor}{\#define ADC\_SSOP2\_S1DCOP        0x00000010  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05764}05764                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05765}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c052efd903774deac7753bd77a834fa}{05765}} \textcolor{preprocessor}{\#define ADC\_SSOP2\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05766}05766                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05767}05767 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05768}05768 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05769}05769 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05770}05770 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05771}05771 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05772}05772 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05773}\mbox{\hyperlink{tm4c123gh6pm_8h_abee7d8ae13dc35e6ff91718175abd05c}{05773}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S3DCSEL\_M     0x0000F000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05774}05774                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05775}\mbox{\hyperlink{tm4c123gh6pm_8h_a19041d5ad01ce892dbd4d10f537d8175}{05775}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S2DCSEL\_M     0x00000F00  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05776}05776                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05777}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c0cf4fa01215cee9d06e0a4e459bf71}{05777}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S1DCSEL\_M     0x000000F0  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05778}05778                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05779}\mbox{\hyperlink{tm4c123gh6pm_8h_a1415c2bed3a0e94e493e610586b0e9e9}{05779}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05780}05780                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05781}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cff07a86f3a2cceef074aa9aab73a1e}{05781}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S2DCSEL\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05782}\mbox{\hyperlink{tm4c123gh6pm_8h_abf8e25f5dbf2e5545860c63d6774d131}{05782}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S1DCSEL\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05783}\mbox{\hyperlink{tm4c123gh6pm_8h_af745a3dcf353d28aade0b4e1e1c16f06}{05783}} \textcolor{preprocessor}{\#define ADC\_SSDC2\_S0DCSEL\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05784}05784 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05785}05785 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05786}05786 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05787}05787 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05788}05788 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05789}05789 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05790}\mbox{\hyperlink{tm4c123gh6pm_8h_a55fc87208715ede8fd7a093c05b014e7}{05790}} \textcolor{preprocessor}{\#define ADC\_SSMUX3\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05791}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4f0f8771a743588eb9a2a83fee60048}{05791}} \textcolor{preprocessor}{\#define ADC\_SSMUX3\_MUX0\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05792}05792 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05793}05793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05794}05794 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05795}05795 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05796}05796 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05797}05797 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05798}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e1f7a6c786862698251d1d50b41b20f}{05798}} \textcolor{preprocessor}{\#define ADC\_SSCTL3\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05799}\mbox{\hyperlink{tm4c123gh6pm_8h_a35c3734d85b6770bed8440cedd12d483}{05799}} \textcolor{preprocessor}{\#define ADC\_SSCTL3\_IE0          0x00000004  }\textcolor{comment}{// Sample Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05800}\mbox{\hyperlink{tm4c123gh6pm_8h_a94b87a4b6859a3530b70f2951b834cee}{05800}} \textcolor{preprocessor}{\#define ADC\_SSCTL3\_END0         0x00000002  }\textcolor{comment}{// End of Sequence}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05801}\mbox{\hyperlink{tm4c123gh6pm_8h_a94ca71d8ee658377c39fa03257321af4}{05801}} \textcolor{preprocessor}{\#define ADC\_SSCTL3\_D0           0x00000001  }\textcolor{comment}{// Sample Differential Input Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05802}05802 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05803}05803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05804}05804 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05805}05805 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05806}05806 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05807}05807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05808}\mbox{\hyperlink{tm4c123gh6pm_8h_a7686c282880e426d46af381e2165b2ee}{05808}} \textcolor{preprocessor}{\#define ADC\_SSFIFO3\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05809}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b1d688dca3590fc2c76e94b30c070f2}{05809}} \textcolor{preprocessor}{\#define ADC\_SSFIFO3\_DATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05810}05810 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05811}05811 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05812}05812 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05813}05813 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05814}05814 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05815}05815 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05816}\mbox{\hyperlink{tm4c123gh6pm_8h_ab184502d38d4ee3f9251826efadf9747}{05816}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05817}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a0da49410451c97f7466ad190eab8a8}{05817}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05818}\mbox{\hyperlink{tm4c123gh6pm_8h_a9372b411f82f1af1d4ffa459a8428c84}{05818}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05819}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9aa7801abad5091ef4f76599818ebc5}{05819}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05820}\mbox{\hyperlink{tm4c123gh6pm_8h_a4aa6851b59d999306c6d7dcd0a5da73b}{05820}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_HPTR\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05821}\mbox{\hyperlink{tm4c123gh6pm_8h_adb987bf5533fbd87d8b3e4ef60e3e49f}{05821}} \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_TPTR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05822}05822 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05823}05823 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05824}05824 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05825}05825 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05826}05826 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05827}05827 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05828}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ca2d586a81cca9c3de8402b0ec5493b}{05828}} \textcolor{preprocessor}{\#define ADC\_SSOP3\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05829}05829                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05830}05830 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05831}05831 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05832}05832 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05833}05833 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05834}05834 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05835}05835 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05836}\mbox{\hyperlink{tm4c123gh6pm_8h_a55faaf19bcc624f7d1abfa9a99e13f28}{05836}} \textcolor{preprocessor}{\#define ADC\_SSDC3\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05837}05837                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05838}05838 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05839}05839 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05840}05840 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05841}05841 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCRIC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05842}05842 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05843}05843 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05844}\mbox{\hyperlink{tm4c123gh6pm_8h_a33ae8605f6932b7748817ba22828d191}{05844}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG7       0x00800000  }\textcolor{comment}{// Digital Comparator Trigger 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05845}\mbox{\hyperlink{tm4c123gh6pm_8h_afc7f260db9c758d2d92d58bf038619a5}{05845}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG6       0x00400000  }\textcolor{comment}{// Digital Comparator Trigger 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05846}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ddda108503488d6fb6fb20b9b4bd4c4}{05846}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG5       0x00200000  }\textcolor{comment}{// Digital Comparator Trigger 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05847}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa2a78eb7a7b48f0a0f86426e061c7a7}{05847}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG4       0x00100000  }\textcolor{comment}{// Digital Comparator Trigger 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05848}\mbox{\hyperlink{tm4c123gh6pm_8h_a67f47f5112f835f1a277cc90021cf3c3}{05848}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG3       0x00080000  }\textcolor{comment}{// Digital Comparator Trigger 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05849}\mbox{\hyperlink{tm4c123gh6pm_8h_a629a8782112a649802fdd7b23b55fa88}{05849}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG2       0x00040000  }\textcolor{comment}{// Digital Comparator Trigger 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05850}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3915d888c1709e3d65762aa28cdce28}{05850}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG1       0x00020000  }\textcolor{comment}{// Digital Comparator Trigger 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05851}\mbox{\hyperlink{tm4c123gh6pm_8h_ac8eb9a8e3afefe99490e3d234f053ba9}{05851}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG0       0x00010000  }\textcolor{comment}{// Digital Comparator Trigger 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05852}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f9d9d4acaf2a6d6f60de18f6506dd0b}{05852}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT7        0x00000080  }\textcolor{comment}{// Digital Comparator Interrupt 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05853}\mbox{\hyperlink{tm4c123gh6pm_8h_adf1884c1dff07b2753c354ad8bea9ac7}{05853}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT6        0x00000040  }\textcolor{comment}{// Digital Comparator Interrupt 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05854}\mbox{\hyperlink{tm4c123gh6pm_8h_a01559753e34bac060246d28888e84e6e}{05854}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT5        0x00000020  }\textcolor{comment}{// Digital Comparator Interrupt 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05855}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e9f800ce0cb68296f3c1a1cdd33ca14}{05855}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT4        0x00000010  }\textcolor{comment}{// Digital Comparator Interrupt 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05856}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d1ae8fe7dde4feead30671ffe56e64d}{05856}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT3        0x00000008  }\textcolor{comment}{// Digital Comparator Interrupt 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05857}\mbox{\hyperlink{tm4c123gh6pm_8h_a95a573d07c0968ab1273544d7ebc2f3b}{05857}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT2        0x00000004  }\textcolor{comment}{// Digital Comparator Interrupt 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05858}\mbox{\hyperlink{tm4c123gh6pm_8h_a38d5bf2c3ab48451616612a179749793}{05858}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT1        0x00000002  }\textcolor{comment}{// Digital Comparator Interrupt 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05859}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0d18be8d28b2a34a77dc77b51b1d8d7}{05859}} \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT0        0x00000001  }\textcolor{comment}{// Digital Comparator Interrupt 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05860}05860 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05861}05861 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05862}05862 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05863}05863 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05864}05864 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05865}05865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05866}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e2b0fe55a40195d72d5aa431e850227}{05866}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05867}\mbox{\hyperlink{tm4c123gh6pm_8h_a90e3fb01e64e9b877baf0a55b84ff089}{05867}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05868}\mbox{\hyperlink{tm4c123gh6pm_8h_a747981259114bd935ec7b3ff17398017}{05868}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05869}\mbox{\hyperlink{tm4c123gh6pm_8h_a89ec267b1b283c40694415555e1cf6c2}{05869}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05870}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b300f8e8f263287feb868c45f7f9f9a}{05870}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05871}\mbox{\hyperlink{tm4c123gh6pm_8h_aa5ca0f6b14c06afe05f0040779c28a55}{05871}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05872}\mbox{\hyperlink{tm4c123gh6pm_8h_a20634767a0a99ec27035e9b8c1d7e461}{05872}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05873}\mbox{\hyperlink{tm4c123gh6pm_8h_a016b5decafe6db131522db1225bd0da6}{05873}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05874}\mbox{\hyperlink{tm4c123gh6pm_8h_aa80a870c743a3e839aa66fa4ec68c027}{05874}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05875}\mbox{\hyperlink{tm4c123gh6pm_8h_a3da7fdbae943b5854d5fca836e645796}{05875}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05876}\mbox{\hyperlink{tm4c123gh6pm_8h_aa78fcfc5e1a37ca83406d4f90afb6ba1}{05876}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05877}\mbox{\hyperlink{tm4c123gh6pm_8h_aea10bc5c49655b3147821d029843a892}{05877}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05878}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2855cbc0fc00343ef52735f78cdc1c8}{05878}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05879}\mbox{\hyperlink{tm4c123gh6pm_8h_aad7127d0966cf63458e3599de98a9368}{05879}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05880}\mbox{\hyperlink{tm4c123gh6pm_8h_ac8f3dda7ae883a80d9b979756b22bba6}{05880}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05881}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1dc261cbcbf9eaac278b995bc9da914}{05881}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05882}\mbox{\hyperlink{tm4c123gh6pm_8h_aca5c1d818690f4435c2902c66897f30f}{05882}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05883}\mbox{\hyperlink{tm4c123gh6pm_8h_aa82ab0cb351abc641039cdb4aa0405c5}{05883}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05884}\mbox{\hyperlink{tm4c123gh6pm_8h_a357f43eda76c0fbcce1e2a092d133efa}{05884}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05885}\mbox{\hyperlink{tm4c123gh6pm_8h_ac829f3702cda9f34ca1cdb553a9a1e4a}{05885}} \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05886}05886 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05887}05887 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05888}05888 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05889}05889 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05890}05890 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05891}05891 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05892}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5d7baf95086979914a80964ff323126}{05892}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05893}\mbox{\hyperlink{tm4c123gh6pm_8h_a00f799495e39eb088a071b40ab9a7101}{05893}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05894}\mbox{\hyperlink{tm4c123gh6pm_8h_a291dd2929b24a2562c4ac7679f6d4048}{05894}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05895}\mbox{\hyperlink{tm4c123gh6pm_8h_a66daceae85ec5227ef2b06381ad304e7}{05895}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05896}\mbox{\hyperlink{tm4c123gh6pm_8h_a10f1cc9d792da20f207e86b33749fc7b}{05896}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05897}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8d20f3b6d76336bafd51c19609f4ced}{05897}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05898}\mbox{\hyperlink{tm4c123gh6pm_8h_aa74f75b22f72ce349b5d1e593a9c343a}{05898}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05899}\mbox{\hyperlink{tm4c123gh6pm_8h_af2e9c0004ee35a4af41348cc3e5b2ac5}{05899}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05900}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d323cb2301c994dfdbbb40b238ac9a1}{05900}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05901}\mbox{\hyperlink{tm4c123gh6pm_8h_a8718cdc0888b35c0471bf509f19b2370}{05901}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05902}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e469796c557bd80ce9df0914599e9af}{05902}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05903}\mbox{\hyperlink{tm4c123gh6pm_8h_aa68b58a9743d19060f39a701c03a4c3a}{05903}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05904}\mbox{\hyperlink{tm4c123gh6pm_8h_a496d6d46dbba58a0d2a4b86e96d41c89}{05904}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05905}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1e3b0142fb6b373dc92a18200b3ebb6}{05905}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05906}\mbox{\hyperlink{tm4c123gh6pm_8h_abfa07f6662f2522caa2122ec6d6eda2f}{05906}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05907}\mbox{\hyperlink{tm4c123gh6pm_8h_af20b4dfae85274f5864384bf556874c5}{05907}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05908}\mbox{\hyperlink{tm4c123gh6pm_8h_a741601d87fc266c3a864dc2977d15ec7}{05908}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05909}\mbox{\hyperlink{tm4c123gh6pm_8h_a635e366d999e3a4981b1eda33ed19f8a}{05909}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05910}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b04320a20d74e2244982515ae9ebbd4}{05910}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05911}\mbox{\hyperlink{tm4c123gh6pm_8h_aaee92ef70ad5b3f6d584ff494f7502c4}{05911}} \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05912}05912 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05913}05913 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05914}05914 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05915}05915 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05916}05916 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05917}05917 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05918}\mbox{\hyperlink{tm4c123gh6pm_8h_a18470b4a1b1a3b547daf62ec23a9df40}{05918}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05919}\mbox{\hyperlink{tm4c123gh6pm_8h_a03631a4a53955f1cc1bc05694f400490}{05919}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05920}\mbox{\hyperlink{tm4c123gh6pm_8h_a5685432f5713b17a9258a33f98c4aa17}{05920}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05921}\mbox{\hyperlink{tm4c123gh6pm_8h_a6156790dd0e63adf783f88a8d69f5d24}{05921}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05922}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0109bfc989c3b30594aa51ad29ea3e2}{05922}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05923}\mbox{\hyperlink{tm4c123gh6pm_8h_a885c0b7887da27e944c2fba164e400c7}{05923}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05924}\mbox{\hyperlink{tm4c123gh6pm_8h_af3a7a4bd480c38fb34f4ad92fe51d0cc}{05924}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05925}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d9ac1f3b383265ef9fce9add875e274}{05925}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05926}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ded2c7b4e46d3358be0337e70facfd3}{05926}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05927}\mbox{\hyperlink{tm4c123gh6pm_8h_a975adb5122272415f53ec9bbfa5a7c7d}{05927}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05928}\mbox{\hyperlink{tm4c123gh6pm_8h_aadb463a24dc5d6e7f12598293bbcafd8}{05928}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05929}\mbox{\hyperlink{tm4c123gh6pm_8h_aac03c217357371673405ce22b080946e}{05929}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05930}\mbox{\hyperlink{tm4c123gh6pm_8h_a91f260acdc68c8146c721a1720889f2f}{05930}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05931}\mbox{\hyperlink{tm4c123gh6pm_8h_a7574b8261aff02c663928794f71feff3}{05931}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05932}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0a8a2205748f8dcf2fd5ba70145f6d3}{05932}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05933}\mbox{\hyperlink{tm4c123gh6pm_8h_a67a04435f674e4112c831d09ad4fce9b}{05933}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05934}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4533a35be2bf149132fbb84921df47f}{05934}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05935}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1efff71c92431308cfe113bb3f98fd9}{05935}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05936}\mbox{\hyperlink{tm4c123gh6pm_8h_a628965749769ad8494503f2f46a9e35d}{05936}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05937}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5ef77b72399154bff47b4ba2affb5b6}{05937}} \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05938}05938 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05939}05939 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05940}05940 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05941}05941 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05942}05942 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05943}05943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05944}\mbox{\hyperlink{tm4c123gh6pm_8h_a92f5f1193317fb730447e0e5225b4e11}{05944}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05945}\mbox{\hyperlink{tm4c123gh6pm_8h_a3066ef3a0d871ee3534041ac74d6c858}{05945}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05946}\mbox{\hyperlink{tm4c123gh6pm_8h_a2693d2c8cff20aa0553687e97508aa37}{05946}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05947}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3a02571435b4a21f8f0cf39b5c9445c}{05947}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05948}\mbox{\hyperlink{tm4c123gh6pm_8h_ade6969194b7524f9c91526099fb4a228}{05948}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05949}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f50291a641a03fba5d7494e72162c76}{05949}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05950}\mbox{\hyperlink{tm4c123gh6pm_8h_a3521770aafd099d6507c947a98f3fa0c}{05950}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05951}\mbox{\hyperlink{tm4c123gh6pm_8h_ab87ab6327647037e6ee9f3e886b1466c}{05951}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05952}\mbox{\hyperlink{tm4c123gh6pm_8h_ac45b3a72e741875b0a43035cf7422a06}{05952}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05953}\mbox{\hyperlink{tm4c123gh6pm_8h_a99620a9e5fd2c40b19c5fa87d450431d}{05953}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05954}\mbox{\hyperlink{tm4c123gh6pm_8h_a96a1742179a220a5088de21775057398}{05954}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05955}\mbox{\hyperlink{tm4c123gh6pm_8h_a41ad5387d52b1ab59ca97180b6907e66}{05955}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05956}\mbox{\hyperlink{tm4c123gh6pm_8h_af0f3206b2585ef1f0f46d0ff4d993676}{05956}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05957}\mbox{\hyperlink{tm4c123gh6pm_8h_a59d3bfcc2bad1136e818f0d1aa7e0912}{05957}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05958}\mbox{\hyperlink{tm4c123gh6pm_8h_a412ea571b23048aafb9227b6a82d7cf8}{05958}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05959}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d16393e1bc4ab4fadf6708482b619a9}{05959}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05960}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8f8b4c12ba7796fc48e40156a233018}{05960}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05961}\mbox{\hyperlink{tm4c123gh6pm_8h_a5767bf5728f2f68596289fb411753782}{05961}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05962}\mbox{\hyperlink{tm4c123gh6pm_8h_a019d1149cd916f2618d752a882551a12}{05962}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05963}\mbox{\hyperlink{tm4c123gh6pm_8h_a32bf377d052f16d435d94d3e81516428}{05963}} \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05964}05964 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05965}05965 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05966}05966 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05967}05967 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05968}05968 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05969}05969 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05970}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5b4ab01d089859682b265f17e897997}{05970}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05971}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1001d8429e5fb084fbe338c8730be3d}{05971}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05972}\mbox{\hyperlink{tm4c123gh6pm_8h_ad93ce199de5d243966d7ea46d453ba38}{05972}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05973}\mbox{\hyperlink{tm4c123gh6pm_8h_a57080da822bead97395efa4db0630e2b}{05973}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05974}\mbox{\hyperlink{tm4c123gh6pm_8h_ae967d50a6d94d4cf4fae05e006adcd8b}{05974}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05975}\mbox{\hyperlink{tm4c123gh6pm_8h_a752917c04f9871f8e9a19c538089d846}{05975}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05976}\mbox{\hyperlink{tm4c123gh6pm_8h_aae26465acfada0def5626bcfca75541d}{05976}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05977}\mbox{\hyperlink{tm4c123gh6pm_8h_a57acac3d18504540cf1d3fd3e56df1f7}{05977}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05978}\mbox{\hyperlink{tm4c123gh6pm_8h_afb9af04b2ae883fa375f3b36df61fd21}{05978}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05979}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fcab2aba27a5eabad8fa4010ee82044}{05979}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05980}\mbox{\hyperlink{tm4c123gh6pm_8h_aa29528a71972bfdda0b2a3b00fb6cf56}{05980}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05981}\mbox{\hyperlink{tm4c123gh6pm_8h_a96ad2d42caf62e4dcf361ad11bbaead4}{05981}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05982}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a18de5a5a62dc3a58fc56a7d266d97c}{05982}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05983}\mbox{\hyperlink{tm4c123gh6pm_8h_a72f2b3b65ed600dab3e593a654d8f6b0}{05983}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05984}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c06549706ad1dc8ef479e53ff0d9cc2}{05984}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05985}\mbox{\hyperlink{tm4c123gh6pm_8h_a60ab1454e54ea2e9ca699dcade9afb12}{05985}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05986}\mbox{\hyperlink{tm4c123gh6pm_8h_a09595a4e5beb857988857d3a6604689c}{05986}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05987}\mbox{\hyperlink{tm4c123gh6pm_8h_a69aa527364e76f3ff22f32e62f495ca9}{05987}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05988}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4e507ffccb92d1899234cbfbeb8855b}{05988}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05989}\mbox{\hyperlink{tm4c123gh6pm_8h_ae75b654eae6cde795594f9adfb52c4b4}{05989}} \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05990}05990 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05991}05991 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05992}05992 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05993}05993 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05994}05994 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05995}05995 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05996}\mbox{\hyperlink{tm4c123gh6pm_8h_a52802f06eb41a51a16b97296d66591db}{05996}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05997}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cdddef09b3f2ecefd1a9a0c31c64125}{05997}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05998}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f1d59263d979d7d09be1b81a269c6b8}{05998}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l05999}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f7c84f80df163cabf036f1f1791b471}{05999}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06000}\mbox{\hyperlink{tm4c123gh6pm_8h_a390e01eb759427ddc9e45fe62296fb43}{06000}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06001}\mbox{\hyperlink{tm4c123gh6pm_8h_af2a2bc1a8de65180cc885aa354269f04}{06001}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06002}\mbox{\hyperlink{tm4c123gh6pm_8h_a16d6be0527848ac3dd7c67ca3a64f769}{06002}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06003}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa022e18ac84f38737fa2b0d4439ae75}{06003}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06004}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7625b8f62c01f1e13c94a91ec76f36a}{06004}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06005}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2f2150c877a0340c0cfbff98c09d6e7}{06005}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06006}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5e3d38288868ed0567128906dc718b0}{06006}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06007}\mbox{\hyperlink{tm4c123gh6pm_8h_afb231892103ea6115404a6c399132100}{06007}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06008}\mbox{\hyperlink{tm4c123gh6pm_8h_afe72c96ad26ed0bd1ca641defecbb91f}{06008}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06009}\mbox{\hyperlink{tm4c123gh6pm_8h_adee86b2c3c94af4a042c93419c5ed630}{06009}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06010}\mbox{\hyperlink{tm4c123gh6pm_8h_a12f7d53b55dbd172cda049867a236eec}{06010}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06011}\mbox{\hyperlink{tm4c123gh6pm_8h_a6098817c060ad15483f9d0743a1356fc}{06011}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06012}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d0a2cf3de99fb8b31c9232d3cd06c76}{06012}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06013}\mbox{\hyperlink{tm4c123gh6pm_8h_abbc226f8f35ac0d12b47c3c01ba1bcc2}{06013}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06014}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9c175db0d155fcba46051c620f56b6d}{06014}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06015}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5958dcc61f11653be4833a81a01f854}{06015}} \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06016}06016 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06017}06017 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06018}06018 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06019}06019 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06020}06020 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06021}06021 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06022}\mbox{\hyperlink{tm4c123gh6pm_8h_af658b6b39c0b17dde2ba64924696c833}{06022}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06023}\mbox{\hyperlink{tm4c123gh6pm_8h_ad790d895f4b26fee1d51b156fb344514}{06023}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06024}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e1207c697590fbcdf896ecf069c10d4}{06024}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06025}\mbox{\hyperlink{tm4c123gh6pm_8h_acce5e5dc22af3a9186cfea9ebc9eb7d7}{06025}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06026}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4cc180998378ed15731bb5acc06f01c}{06026}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06027}\mbox{\hyperlink{tm4c123gh6pm_8h_a62acf5ea39e39b226f8109b4cbdd2ea1}{06027}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06028}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e8c2a8c66cbd7cea87d5c11acb0c2b8}{06028}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06029}\mbox{\hyperlink{tm4c123gh6pm_8h_a9011739f663d2735411f43f38ea4331d}{06029}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06030}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f1b4e5fe801904928292c0c90a14c6a}{06030}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06031}\mbox{\hyperlink{tm4c123gh6pm_8h_a8864eab0e01d9674c9c099355ae5596d}{06031}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06032}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6c337449e6d862eafb2e4227a319728}{06032}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06033}\mbox{\hyperlink{tm4c123gh6pm_8h_a18507ef7ba0a178ad3e32bffcfae360b}{06033}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06034}\mbox{\hyperlink{tm4c123gh6pm_8h_af78d0fcf9ade076d919d63c10fd8c002}{06034}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06035}\mbox{\hyperlink{tm4c123gh6pm_8h_a83831288f8cf8c01962e0b96d0a0fc24}{06035}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06036}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b1ba5314b261788187f4d79681eb197}{06036}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06037}\mbox{\hyperlink{tm4c123gh6pm_8h_a63634d343aa9303ae2c6cc3a53498b4a}{06037}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06038}\mbox{\hyperlink{tm4c123gh6pm_8h_a05bbf7fe7ad9de6535cd42331524ca84}{06038}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06039}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a85366e8b55854ee87715d455ada459}{06039}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06040}\mbox{\hyperlink{tm4c123gh6pm_8h_ad14327edf33b36502d8e9ac7972cc72d}{06040}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06041}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2899dfc3e58bbf71eb788735be068aa}{06041}} \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06042}06042 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06043}06043 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06044}06044 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06045}06045 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06046}06046 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06047}06047 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06048}\mbox{\hyperlink{tm4c123gh6pm_8h_abfa681f97ece5951859e2ec866dffc39}{06048}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06049}\mbox{\hyperlink{tm4c123gh6pm_8h_a26472e55841b480ee721a923d342dda0}{06049}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06050}\mbox{\hyperlink{tm4c123gh6pm_8h_a684b67fcf77d7241e35732669127b6c3}{06050}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06051}\mbox{\hyperlink{tm4c123gh6pm_8h_a146747801fb922b0956656276bb3733e}{06051}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06052}\mbox{\hyperlink{tm4c123gh6pm_8h_aca1a472bb7e2ac20fcc885a47a9e008b}{06052}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06053}\mbox{\hyperlink{tm4c123gh6pm_8h_aab631e94d2d760333bb0b03fb7354080}{06053}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06054}\mbox{\hyperlink{tm4c123gh6pm_8h_a7861620fa0aef10acd6f8e266c8ddaea}{06054}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06055}\mbox{\hyperlink{tm4c123gh6pm_8h_a54606e8c890ccba7bf85753b1a7ed4a1}{06055}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06056}\mbox{\hyperlink{tm4c123gh6pm_8h_ac52a46ff9e91271909ffa595810e009c}{06056}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06057}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9898df3f98157708a48e3828a774847}{06057}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06058}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b1b3a8e0c8384c1223243eacfcd9e66}{06058}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06059}\mbox{\hyperlink{tm4c123gh6pm_8h_aab925f920a980f716262843bdd3097b6}{06059}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06060}\mbox{\hyperlink{tm4c123gh6pm_8h_a8cb3976f97f05a73e93100629c4d8153}{06060}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06061}\mbox{\hyperlink{tm4c123gh6pm_8h_a381722b7250512021cb84a1ce548fc20}{06061}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06062}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e9dd6372f1bbde8d6ab0ca326d70f3b}{06062}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06063}\mbox{\hyperlink{tm4c123gh6pm_8h_a96397e6e56bc5b76a3aac7b7432919f8}{06063}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06064}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a07dab50bdf82080b3030373ce7286f}{06064}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06065}\mbox{\hyperlink{tm4c123gh6pm_8h_abfd413cb79e79f14e7ecf3571db0876d}{06065}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06066}\mbox{\hyperlink{tm4c123gh6pm_8h_ae64f717153142919a635fefdb371ed65}{06066}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06067}\mbox{\hyperlink{tm4c123gh6pm_8h_a92e35e430ebb9974c7681dc847ad6283}{06067}} \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06068}06068 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06069}06069 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06070}06070 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06071}06071 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06072}06072 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06073}06073 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06074}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8a2069363359a27349bcd0733d71c17}{06074}} \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06075}\mbox{\hyperlink{tm4c123gh6pm_8h_a7669ad51cdc1ac58a7f900032f3dbb84}{06075}} \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06076}\mbox{\hyperlink{tm4c123gh6pm_8h_a672ec1a5f7766ad954471049ec92f606}{06076}} \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06077}\mbox{\hyperlink{tm4c123gh6pm_8h_a400d128f88aaddae2871d59cb44adbf9}{06077}} \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06078}06078 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06079}06079 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06080}06080 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06081}06081 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06082}06082 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06083}06083 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06084}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d9ecbc19cc7fad7a3f1fc7d28a92166}{06084}} \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06085}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cce07ae0685dfcacf8f03fcc3d6bf22}{06085}} \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06086}\mbox{\hyperlink{tm4c123gh6pm_8h_a7370659a26a855391e6c38824fddb9d4}{06086}} \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06087}\mbox{\hyperlink{tm4c123gh6pm_8h_ae862097093add5bb510ae59472476b1c}{06087}} \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06088}06088 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06089}06089 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06090}06090 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06091}06091 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06092}06092 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06093}06093 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06094}\mbox{\hyperlink{tm4c123gh6pm_8h_a36b1eaf9e6e34e1f796a58d59ea408b4}{06094}} \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06095}\mbox{\hyperlink{tm4c123gh6pm_8h_a9984b129b9f8300a3786aa1f0484c4a0}{06095}} \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06096}\mbox{\hyperlink{tm4c123gh6pm_8h_a38059f37a2d6d19c9ba7d1c52b14750c}{06096}} \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06097}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8665f0cfed3582977f9ae8454ae2b4c}{06097}} \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06098}06098 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06099}06099 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06100}06100 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06101}06101 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06102}06102 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06103}06103 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06104}\mbox{\hyperlink{tm4c123gh6pm_8h_a27fa2bb4df76fac219782a9ec1e40f34}{06104}} \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06105}\mbox{\hyperlink{tm4c123gh6pm_8h_a31fdfb48f14548f2d1d30dfd0dd06e2a}{06105}} \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06106}\mbox{\hyperlink{tm4c123gh6pm_8h_a9695144df2a893cea03280d97c4a2889}{06106}} \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06107}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b732c98187bfa8cdd2b5b5d96337c1c}{06107}} \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06108}06108 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06109}06109 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06110}06110 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06111}06111 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06112}06112 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06113}06113 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06114}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a0a8f398b9ff17f4054fc8aae6497fb}{06114}} \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06115}\mbox{\hyperlink{tm4c123gh6pm_8h_a86458ff0ca7e7b4c73ef836e176f4906}{06115}} \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06116}\mbox{\hyperlink{tm4c123gh6pm_8h_a68a546660b31871e48189896a09b2213}{06116}} \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06117}\mbox{\hyperlink{tm4c123gh6pm_8h_ac8f8bd888c549d58cf2813b13d45ad48}{06117}} \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06118}06118 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06119}06119 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06120}06120 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06121}06121 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06122}06122 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06123}06123 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06124}\mbox{\hyperlink{tm4c123gh6pm_8h_a208f8ed73cb244fc0a657dc5bb47ebfd}{06124}} \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06125}\mbox{\hyperlink{tm4c123gh6pm_8h_ab23df4250a513d43c1e0320a5e3e28c2}{06125}} \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06126}\mbox{\hyperlink{tm4c123gh6pm_8h_af01a6e0cfa861317f97efb24dc6a615b}{06126}} \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06127}\mbox{\hyperlink{tm4c123gh6pm_8h_aea134aacf824a86acbfb1a456a2008ee}{06127}} \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06128}06128 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06129}06129 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06130}06130 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06131}06131 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06132}06132 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06133}06133 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06134}\mbox{\hyperlink{tm4c123gh6pm_8h_aefb224508b4431464617eb8123d14ecf}{06134}} \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06135}\mbox{\hyperlink{tm4c123gh6pm_8h_aed6520379dd8abd167d1f7b324b0c71d}{06135}} \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06136}\mbox{\hyperlink{tm4c123gh6pm_8h_a5416facfcd600cab797c445b0a0026f2}{06136}} \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06137}\mbox{\hyperlink{tm4c123gh6pm_8h_a8dea7f60fe0af1fd84b49914c81aff1c}{06137}} \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06138}06138 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06139}06139 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06140}06140 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06141}06141 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06142}06142 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06143}06143 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06144}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ccdbc835473d13fcf71f7b5e4cc1fdf}{06144}} \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06145}\mbox{\hyperlink{tm4c123gh6pm_8h_a86fb0f15d445fcadfe56b611ee9d49fd}{06145}} \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06146}\mbox{\hyperlink{tm4c123gh6pm_8h_acbe79dad1a2efebb6adde268c9859d12}{06146}} \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP1\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06147}\mbox{\hyperlink{tm4c123gh6pm_8h_a0915db2b5ba8dd652e406dab9493274a}{06147}} \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP0\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06148}06148 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06149}06149 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06150}06150 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06151}06151 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06152}06152 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06153}06153 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06154}\mbox{\hyperlink{tm4c123gh6pm_8h_a83eccd39dbafd54aa1e4d2da34dde2e2}{06154}} \textcolor{preprocessor}{\#define ADC\_PP\_TS               0x00800000  }\textcolor{comment}{// Temperature Sensor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06155}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d47bbcc165dac786cb232dd96492ad2}{06155}} \textcolor{preprocessor}{\#define ADC\_PP\_RSL\_M            0x007C0000  }\textcolor{comment}{// Resolution}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06156}\mbox{\hyperlink{tm4c123gh6pm_8h_abf20d8601adbfb02c69108f9aa279ae9}{06156}} \textcolor{preprocessor}{\#define ADC\_PP\_TYPE\_M           0x00030000  }\textcolor{comment}{// ADC Architecture}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06157}\mbox{\hyperlink{tm4c123gh6pm_8h_ab420d300e3e4204c4e6e03b3bb71cb82}{06157}} \textcolor{preprocessor}{\#define ADC\_PP\_TYPE\_SAR         0x00000000  }\textcolor{comment}{// SAR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06158}\mbox{\hyperlink{tm4c123gh6pm_8h_af251e897caae8d80961f0f5bc69c1d89}{06158}} \textcolor{preprocessor}{\#define ADC\_PP\_DC\_M             0x0000FC00  }\textcolor{comment}{// Digital Comparator Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06159}\mbox{\hyperlink{tm4c123gh6pm_8h_a43e6f03c570fe6dfa92e34a8742a1c37}{06159}} \textcolor{preprocessor}{\#define ADC\_PP\_CH\_M             0x000003F0  }\textcolor{comment}{// ADC Channel Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06160}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b0c9eecb9eb1c9bf1e5f6f43c6bf47d}{06160}} \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_M            0x0000000F  }\textcolor{comment}{// Maximum ADC Sample Rate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06161}\mbox{\hyperlink{tm4c123gh6pm_8h_abe7629b2ddb82d3687a670785450da08}{06161}} \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_125K         0x00000001  }\textcolor{comment}{// 125 ksps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06162}\mbox{\hyperlink{tm4c123gh6pm_8h_a8847b91755a69edb983694f1c6cbbae9}{06162}} \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_250K         0x00000003  }\textcolor{comment}{// 250 ksps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06163}\mbox{\hyperlink{tm4c123gh6pm_8h_a87af55ba47e28acf4255426cfc82f375}{06163}} \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_500K         0x00000005  }\textcolor{comment}{// 500 ksps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06164}\mbox{\hyperlink{tm4c123gh6pm_8h_ade98cb48e5af5cd4c71f9d046dc4d42d}{06164}} \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_1M           0x00000007  }\textcolor{comment}{// 1 Msps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06165}\mbox{\hyperlink{tm4c123gh6pm_8h_a71f0e2fafbfcd5104463babc051ace86}{06165}} \textcolor{preprocessor}{\#define ADC\_PP\_RSL\_S            18}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06166}\mbox{\hyperlink{tm4c123gh6pm_8h_a2da4a48cf63be38e1fb8f109f58c4385}{06166}} \textcolor{preprocessor}{\#define ADC\_PP\_DC\_S             10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06167}\mbox{\hyperlink{tm4c123gh6pm_8h_a73e983dd3f3677edf4b958ee81cac5f9}{06167}} \textcolor{preprocessor}{\#define ADC\_PP\_CH\_S             4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06168}06168 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06169}06169 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06170}06170 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06171}06171 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_PC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06172}06172 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06173}06173 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06174}\mbox{\hyperlink{tm4c123gh6pm_8h_ab915f18994bdfc23d2bee09c2e9e1930}{06174}} \textcolor{preprocessor}{\#define ADC\_PC\_SR\_M             0x0000000F  }\textcolor{comment}{// ADC Sample Rate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06175}\mbox{\hyperlink{tm4c123gh6pm_8h_a71975ce8c12e97badb12b59a9d6c71f6}{06175}} \textcolor{preprocessor}{\#define ADC\_PC\_SR\_125K          0x00000001  }\textcolor{comment}{// 125 ksps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06176}\mbox{\hyperlink{tm4c123gh6pm_8h_af406c64f53e4247a4eb3822d1ae1c581}{06176}} \textcolor{preprocessor}{\#define ADC\_PC\_SR\_250K          0x00000003  }\textcolor{comment}{// 250 ksps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06177}\mbox{\hyperlink{tm4c123gh6pm_8h_ad68eb848b3fd060cfb7f706f6d144bbc}{06177}} \textcolor{preprocessor}{\#define ADC\_PC\_SR\_500K          0x00000005  }\textcolor{comment}{// 500 ksps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06178}\mbox{\hyperlink{tm4c123gh6pm_8h_ace5ce6e1f51b85ef2128252ab0b40f6b}{06178}} \textcolor{preprocessor}{\#define ADC\_PC\_SR\_1M            0x00000007  }\textcolor{comment}{// 1 Msps}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06179}06179 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06180}06180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06181}06181 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06182}06182 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_CC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06183}06183 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06184}06184 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06185}\mbox{\hyperlink{tm4c123gh6pm_8h_a69bf8a23e6ece5c132c9557d838fe841}{06185}} \textcolor{preprocessor}{\#define ADC\_CC\_CS\_M             0x0000000F  }\textcolor{comment}{// ADC Clock Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06186}\mbox{\hyperlink{tm4c123gh6pm_8h_a18f8160d59b6870663830c36daeef818}{06186}} \textcolor{preprocessor}{\#define ADC\_CC\_CS\_SYSPLL        0x00000000  }\textcolor{comment}{// PLL VCO divided by CLKDIV}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06187}\mbox{\hyperlink{tm4c123gh6pm_8h_a214409e8dc18ee6d8b6c9bd9716b555e}{06187}} \textcolor{preprocessor}{\#define ADC\_CC\_CS\_PIOSC         0x00000001  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06188}06188 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06189}06189 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06190}06190 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06191}06191 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACMIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06192}06192 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06193}06193 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06194}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f60d4ad759098ba442a4a982329d75d}{06194}} \textcolor{preprocessor}{\#define COMP\_ACMIS\_IN1          0x00000002  }\textcolor{comment}{// Comparator 1 Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06195}06195                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06196}\mbox{\hyperlink{tm4c123gh6pm_8h_a87fa7599b2bb3169b98c156b17dbfdd6}{06196}} \textcolor{preprocessor}{\#define COMP\_ACMIS\_IN0          0x00000001  }\textcolor{comment}{// Comparator 0 Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06197}06197                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06198}06198 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06199}06199 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06200}06200 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06201}06201 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06202}06202 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06203}06203 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06204}\mbox{\hyperlink{tm4c123gh6pm_8h_af2cc9ee7e495fedcb3c4ee2daecb553f}{06204}} \textcolor{preprocessor}{\#define COMP\_ACRIS\_IN1          0x00000002  }\textcolor{comment}{// Comparator 1 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06205}\mbox{\hyperlink{tm4c123gh6pm_8h_a357fe4111d1c757ced4873ad7ea73366}{06205}} \textcolor{preprocessor}{\#define COMP\_ACRIS\_IN0          0x00000001  }\textcolor{comment}{// Comparator 0 Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06206}06206 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06207}06207 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06208}06208 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06209}06209 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACINTEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06210}06210 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06211}06211 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06212}\mbox{\hyperlink{tm4c123gh6pm_8h_aeaf1e6664d308592734fe071a7bd95aa}{06212}} \textcolor{preprocessor}{\#define COMP\_ACINTEN\_IN1        0x00000002  }\textcolor{comment}{// Comparator 1 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06213}\mbox{\hyperlink{tm4c123gh6pm_8h_ad752e9d881495461b2a194ad1e916b2e}{06213}} \textcolor{preprocessor}{\#define COMP\_ACINTEN\_IN0        0x00000001  }\textcolor{comment}{// Comparator 0 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06214}06214 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06215}06215 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06216}06216 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06217}06217 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACREFCTL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06218}06218 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06219}06219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06220}06220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06221}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bcc4d56f06c595be5746613b0666d9c}{06221}} \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_EN        0x00000200  }\textcolor{comment}{// Resistor Ladder Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06222}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b600744c5e9c5b0081f658ec060173e}{06222}} \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_RNG       0x00000100  }\textcolor{comment}{// Resistor Ladder Range}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06223}\mbox{\hyperlink{tm4c123gh6pm_8h_affb32111604b87dd26f1b3880b305e82}{06223}} \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_VREF\_M    0x0000000F  }\textcolor{comment}{// Resistor Ladder Voltage Ref}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06224}\mbox{\hyperlink{tm4c123gh6pm_8h_a7647dd4c6b88871f2f0216df76e24c14}{06224}} \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_VREF\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06225}06225 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06226}06226 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06227}06227 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06228}06228 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACSTAT0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06229}06229 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06230}06230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06231}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0efa2a6cd92a1aedbcf3b78239f898e}{06231}} \textcolor{preprocessor}{\#define COMP\_ACSTAT0\_OVAL       0x00000002  }\textcolor{comment}{// Comparator Output Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06232}06232 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06233}06233 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06234}06234 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06235}06235 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACCTL0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06236}06236 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06237}06237 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06238}\mbox{\hyperlink{tm4c123gh6pm_8h_aae439164d3338969d86951a320e98639}{06238}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TOEN        0x00000800  }\textcolor{comment}{// Trigger Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06239}\mbox{\hyperlink{tm4c123gh6pm_8h_a9654dfb0c1e618b57cecfc33e9180cf8}{06239}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_M     0x00000600  }\textcolor{comment}{// Analog Source Positive}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06240}\mbox{\hyperlink{tm4c123gh6pm_8h_adafd5881209410c67d4e7891423a3552}{06240}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_PIN   0x00000000  }\textcolor{comment}{// Pin value of Cn+}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06241}\mbox{\hyperlink{tm4c123gh6pm_8h_a3dc46d2d5f3cecf3b2c97c5bbb2eed0e}{06241}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_PIN0  0x00000200  }\textcolor{comment}{// Pin value of C0+}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06242}\mbox{\hyperlink{tm4c123gh6pm_8h_ac86454a18e1acf389c47b0024d1dc7fb}{06242}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_REF   0x00000400  }\textcolor{comment}{// Internal voltage reference}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06243}\mbox{\hyperlink{tm4c123gh6pm_8h_aade3bcf9ae4f99eb0ead21e740d43042}{06243}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSLVAL      0x00000080  }\textcolor{comment}{// Trigger Sense Level Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06244}\mbox{\hyperlink{tm4c123gh6pm_8h_a4771a0ed52d1f9ff54d72e89fcec64f7}{06244}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_M      0x00000060  }\textcolor{comment}{// Trigger Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06245}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1de78e7a53902f47af441040e221b3f}{06245}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see TSLVAL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06246}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0f595014900d76a3b231e47af2792dd}{06246}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_FALL   0x00000020  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06247}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ee7c991792b181e9760a2f719b0e524}{06247}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_RISE   0x00000040  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06248}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2b02ef1ef57b184a447144733bb2463}{06248}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_BOTH   0x00000060  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06249}\mbox{\hyperlink{tm4c123gh6pm_8h_a92ac387e30d8399774f0e20a391bf2b3}{06249}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISLVAL      0x00000010  }\textcolor{comment}{// Interrupt Sense Level Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06250}\mbox{\hyperlink{tm4c123gh6pm_8h_a6594ddead1fbe8f19d04ef6f3944f993}{06250}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_M      0x0000000C  }\textcolor{comment}{// Interrupt Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06251}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a6f4bf1b74ae7de7bd45758f4c1779c}{06251}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see ISLVAL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06252}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d284f697db8063f05fb38aeceaa22e0}{06252}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_FALL   0x00000004  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06253}\mbox{\hyperlink{tm4c123gh6pm_8h_a4467ec01813fa91e6bd98815a37a41bb}{06253}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_RISE   0x00000008  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06254}\mbox{\hyperlink{tm4c123gh6pm_8h_af9a4c8eda756ca958eb6330b755b12e6}{06254}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_BOTH   0x0000000C  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06255}\mbox{\hyperlink{tm4c123gh6pm_8h_a4babb17b0c89b3e261d020cbb93d1497}{06255}} \textcolor{preprocessor}{\#define COMP\_ACCTL0\_CINV        0x00000002  }\textcolor{comment}{// Comparator Output Invert}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06256}06256 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06257}06257 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06258}06258 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06259}06259 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACSTAT1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06260}06260 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06261}06261 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06262}\mbox{\hyperlink{tm4c123gh6pm_8h_a7604b7950717fbc4f930b42811cf59eb}{06262}} \textcolor{preprocessor}{\#define COMP\_ACSTAT1\_OVAL       0x00000002  }\textcolor{comment}{// Comparator Output Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06263}06263 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06264}06264 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06265}06265 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06266}06266 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACCTL1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06267}06267 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06268}06268 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06269}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f3405eecafb6c257800ae7361576045}{06269}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TOEN        0x00000800  }\textcolor{comment}{// Trigger Output Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06270}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f5e3eb0dfffcb1e136bfda68c99f96e}{06270}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_M     0x00000600  }\textcolor{comment}{// Analog Source Positive}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06271}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7b63d9b935c4eb437cc4c6e72368339}{06271}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_PIN   0x00000000  }\textcolor{comment}{// Pin value of Cn+}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06272}\mbox{\hyperlink{tm4c123gh6pm_8h_abf7130f71acc9e004fd0672560c04cb6}{06272}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_PIN0  0x00000200  }\textcolor{comment}{// Pin value of C0+}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06273}\mbox{\hyperlink{tm4c123gh6pm_8h_afed1d029af20ef9f56aa7baf36a56731}{06273}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_REF   0x00000400  }\textcolor{comment}{// Internal voltage reference}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06274}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ed71206505fb61166eaa70da76650a0}{06274}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSLVAL      0x00000080  }\textcolor{comment}{// Trigger Sense Level Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06275}\mbox{\hyperlink{tm4c123gh6pm_8h_a14c85c7cc6baddabe8c8613aed499825}{06275}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_M      0x00000060  }\textcolor{comment}{// Trigger Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06276}\mbox{\hyperlink{tm4c123gh6pm_8h_ab279eb74979e5db2beb2c7d1bc1ccb54}{06276}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see TSLVAL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06277}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b74b29ec47ecc6b88478ef6b1f3ff82}{06277}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_FALL   0x00000020  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06278}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3eb6bc050c6b15540f246975e7ddaf7}{06278}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_RISE   0x00000040  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06279}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fb18b1fcd6801b670ea3c9b09fc04e1}{06279}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_BOTH   0x00000060  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06280}\mbox{\hyperlink{tm4c123gh6pm_8h_a029006841b6f39a1a1409c7f3af91997}{06280}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISLVAL      0x00000010  }\textcolor{comment}{// Interrupt Sense Level Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06281}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6be2f47547fd53ded899e3af3492fb4}{06281}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_M      0x0000000C  }\textcolor{comment}{// Interrupt Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06282}\mbox{\hyperlink{tm4c123gh6pm_8h_a042ab56e10d6d0da6cd0be35ad57b8f9}{06282}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see ISLVAL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06283}\mbox{\hyperlink{tm4c123gh6pm_8h_ac16e838e13be05c24e5c81ad8351bc95}{06283}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_FALL   0x00000004  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06284}\mbox{\hyperlink{tm4c123gh6pm_8h_a60547f3e18c167af3b97996b7412c34f}{06284}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_RISE   0x00000008  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06285}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ea9889e413f8510ffbfd7ddab2983ac}{06285}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_BOTH   0x0000000C  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06286}\mbox{\hyperlink{tm4c123gh6pm_8h_afa884eab599412147dd259544c46b93d}{06286}} \textcolor{preprocessor}{\#define COMP\_ACCTL1\_CINV        0x00000002  }\textcolor{comment}{// Comparator Output Invert}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06287}06287 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06288}06288 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06289}06289 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06290}06290 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06291}06291 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06292}06292 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06293}\mbox{\hyperlink{tm4c123gh6pm_8h_a0244fb2998a4d0849920b39806912082}{06293}} \textcolor{preprocessor}{\#define COMP\_PP\_C1O             0x00020000  }\textcolor{comment}{// Comparator Output 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06294}\mbox{\hyperlink{tm4c123gh6pm_8h_a7937a244a93f88645de4e750ab748abf}{06294}} \textcolor{preprocessor}{\#define COMP\_PP\_C0O             0x00010000  }\textcolor{comment}{// Comparator Output 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06295}\mbox{\hyperlink{tm4c123gh6pm_8h_ab09372cc58833093e3836bb8965a38e6}{06295}} \textcolor{preprocessor}{\#define COMP\_PP\_CMP1            0x00000002  }\textcolor{comment}{// Comparator 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06296}\mbox{\hyperlink{tm4c123gh6pm_8h_a52f0be4268a139fefd12c5c767eccdd7}{06296}} \textcolor{preprocessor}{\#define COMP\_PP\_CMP0            0x00000001  }\textcolor{comment}{// Comparator 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06297}06297 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06298}06298 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06299}06299 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06300}06300 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06301}06301 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06302}06302 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06303}\mbox{\hyperlink{tm4c123gh6pm_8h_a2963a2f2d6852c18534fa7b953938b62}{06303}} \textcolor{preprocessor}{\#define CAN\_CTL\_TEST            0x00000080  }\textcolor{comment}{// Test Mode Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06304}\mbox{\hyperlink{tm4c123gh6pm_8h_aea9262df6dc9fce95ea7b0817604e745}{06304}} \textcolor{preprocessor}{\#define CAN\_CTL\_CCE             0x00000040  }\textcolor{comment}{// Configuration Change Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06305}\mbox{\hyperlink{tm4c123gh6pm_8h_a18993295b55d8d847bad3f7443f39077}{06305}} \textcolor{preprocessor}{\#define CAN\_CTL\_DAR             0x00000020  }\textcolor{comment}{// Disable Automatic-\/Retransmission}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06306}\mbox{\hyperlink{tm4c123gh6pm_8h_adcd830f70200e2133ca49243f98ce512}{06306}} \textcolor{preprocessor}{\#define CAN\_CTL\_EIE             0x00000008  }\textcolor{comment}{// Error Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06307}\mbox{\hyperlink{tm4c123gh6pm_8h_a6611fbeb800d02e41f23be24cb3c5e8a}{06307}} \textcolor{preprocessor}{\#define CAN\_CTL\_SIE             0x00000004  }\textcolor{comment}{// Status Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06308}\mbox{\hyperlink{tm4c123gh6pm_8h_abdc2dc4ed20896716d77d16049d7e3ab}{06308}} \textcolor{preprocessor}{\#define CAN\_CTL\_IE              0x00000002  }\textcolor{comment}{// CAN Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06309}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1ef01ed2b07ee875608c73a70e97c53}{06309}} \textcolor{preprocessor}{\#define CAN\_CTL\_INIT            0x00000001  }\textcolor{comment}{// Initialization}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06310}06310 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06311}06311 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06312}06312 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06313}06313 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_STS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06314}06314 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06315}06315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06316}\mbox{\hyperlink{tm4c123gh6pm_8h_a006fffaee6e98ca203e3945d4e0a4f01}{06316}} \textcolor{preprocessor}{\#define CAN\_STS\_BOFF            0x00000080  }\textcolor{comment}{// Bus-\/Off Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06317}\mbox{\hyperlink{tm4c123gh6pm_8h_a773622a4ef0adfe0cc5c15af91947692}{06317}} \textcolor{preprocessor}{\#define CAN\_STS\_EWARN           0x00000040  }\textcolor{comment}{// Warning Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06318}\mbox{\hyperlink{tm4c123gh6pm_8h_a64bbaefd30cd330e7d95b2d40485e78e}{06318}} \textcolor{preprocessor}{\#define CAN\_STS\_EPASS           0x00000020  }\textcolor{comment}{// Error Passive}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06319}\mbox{\hyperlink{tm4c123gh6pm_8h_a06cd908b190e3bf6de6af5d607d2859b}{06319}} \textcolor{preprocessor}{\#define CAN\_STS\_RXOK            0x00000010  }\textcolor{comment}{// Received a Message Successfully}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06320}\mbox{\hyperlink{tm4c123gh6pm_8h_afa6e8abbaf4b70e50cb5c9ab8d8c8d1a}{06320}} \textcolor{preprocessor}{\#define CAN\_STS\_TXOK            0x00000008  }\textcolor{comment}{// Transmitted a Message}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06321}06321                                             \textcolor{comment}{// Successfully}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06322}\mbox{\hyperlink{tm4c123gh6pm_8h_ae10cf6e0db5b8d432f9857b1ac37fbbe}{06322}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_M           0x00000007  }\textcolor{comment}{// Last Error Code}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06323}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cd3d5744194209a2474b43d68779cc1}{06323}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_NONE        0x00000000  }\textcolor{comment}{// No Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06324}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a6d3d32cd5e34be949766099c844bae}{06324}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_STUFF       0x00000001  }\textcolor{comment}{// Stuff Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06325}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cfc5ecc95acc593688122155e65bd3e}{06325}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_FORM        0x00000002  }\textcolor{comment}{// Format Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06326}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d61791fa7edcd2a77363dcfe7c60a52}{06326}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_ACK         0x00000003  }\textcolor{comment}{// ACK Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06327}\mbox{\hyperlink{tm4c123gh6pm_8h_aaedeedfcab8c82be8f9d40b838ed11ca}{06327}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_BIT1        0x00000004  }\textcolor{comment}{// Bit 1 Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06328}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5fe5336da1ac2301b799701034e21b5}{06328}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_BIT0        0x00000005  }\textcolor{comment}{// Bit 0 Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06329}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf02f1833d093cc9d7a0b15c36e4b88b}{06329}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_CRC         0x00000006  }\textcolor{comment}{// CRC Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06330}\mbox{\hyperlink{tm4c123gh6pm_8h_a80f169ac88ec441883752b7452032446}{06330}} \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_NOEVENT     0x00000007  }\textcolor{comment}{// No Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06331}06331 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06332}06332 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06333}06333 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06334}06334 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_ERR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06335}06335 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06336}06336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06337}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a6f949029c21725e65fbacc5604db87}{06337}} \textcolor{preprocessor}{\#define CAN\_ERR\_RP              0x00008000  }\textcolor{comment}{// Received Error Passive}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06338}\mbox{\hyperlink{tm4c123gh6pm_8h_a5af768a06dd21f82408b653340bc764a}{06338}} \textcolor{preprocessor}{\#define CAN\_ERR\_REC\_M           0x00007F00  }\textcolor{comment}{// Receive Error Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06339}\mbox{\hyperlink{tm4c123gh6pm_8h_af15ba8042d32b329f469aff8a0febe4e}{06339}} \textcolor{preprocessor}{\#define CAN\_ERR\_TEC\_M           0x000000FF  }\textcolor{comment}{// Transmit Error Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06340}\mbox{\hyperlink{tm4c123gh6pm_8h_acb7bb617fe25c6e02e2d7db893bdfaf6}{06340}} \textcolor{preprocessor}{\#define CAN\_ERR\_REC\_S           8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06341}\mbox{\hyperlink{tm4c123gh6pm_8h_af7c06af0d6d0b12946780a5a6acaf13c}{06341}} \textcolor{preprocessor}{\#define CAN\_ERR\_TEC\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06342}06342 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06343}06343 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06344}06344 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06345}06345 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_BIT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06346}06346 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06347}06347 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06348}\mbox{\hyperlink{tm4c123gh6pm_8h_a522ee1e9168abca71a6e9ead7f21df96}{06348}} \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG2\_M         0x00007000  }\textcolor{comment}{// Time Segment after Sample Point}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06349}\mbox{\hyperlink{tm4c123gh6pm_8h_a1db83e803a101a703fbbd7af448dc8a1}{06349}} \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG1\_M         0x00000F00  }\textcolor{comment}{// Time Segment Before Sample Point}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06350}\mbox{\hyperlink{tm4c123gh6pm_8h_afa008702003847bab1850bfaf1cec012}{06350}} \textcolor{preprocessor}{\#define CAN\_BIT\_SJW\_M           0x000000C0  }\textcolor{comment}{// (Re)Synchronization Jump Width}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06351}\mbox{\hyperlink{tm4c123gh6pm_8h_a7558fc2c52cd9f63a99b884f12085848}{06351}} \textcolor{preprocessor}{\#define CAN\_BIT\_BRP\_M           0x0000003F  }\textcolor{comment}{// Baud Rate Prescaler}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06352}\mbox{\hyperlink{tm4c123gh6pm_8h_aac0592d3b3c1babd034c433fa7578e0b}{06352}} \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG2\_S         12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06353}\mbox{\hyperlink{tm4c123gh6pm_8h_aae71cde62b984f8fcdeb4b7d16f2cba1}{06353}} \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG1\_S         8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06354}\mbox{\hyperlink{tm4c123gh6pm_8h_ae513439fe1397ac72711ff71307804f8}{06354}} \textcolor{preprocessor}{\#define CAN\_BIT\_SJW\_S           6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06355}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fbdd40ed37549523cd3f3d9af60e97e}{06355}} \textcolor{preprocessor}{\#define CAN\_BIT\_BRP\_S           0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06356}06356 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06357}06357 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06358}06358 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06359}06359 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_INT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06360}06360 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06361}06361 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06362}\mbox{\hyperlink{tm4c123gh6pm_8h_a9afdd2b833f08bfbdc5c327450238615}{06362}} \textcolor{preprocessor}{\#define CAN\_INT\_INTID\_M         0x0000FFFF  }\textcolor{comment}{// Interrupt Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06363}\mbox{\hyperlink{tm4c123gh6pm_8h_a546e7bd2aee01650b9be99b46cda3eb9}{06363}} \textcolor{preprocessor}{\#define CAN\_INT\_INTID\_NONE      0x00000000  }\textcolor{comment}{// No interrupt pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06364}\mbox{\hyperlink{tm4c123gh6pm_8h_a20f8cb17967fc1b1c22a066fa359bd2e}{06364}} \textcolor{preprocessor}{\#define CAN\_INT\_INTID\_STATUS    0x00008000  }\textcolor{comment}{// Status Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06365}06365 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06366}06366 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06367}06367 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06368}06368 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_TST register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06369}06369 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06370}06370 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06371}\mbox{\hyperlink{tm4c123gh6pm_8h_ad480f601e53da799b5dcba14bf83d725}{06371}} \textcolor{preprocessor}{\#define CAN\_TST\_RX              0x00000080  }\textcolor{comment}{// Receive Observation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06372}\mbox{\hyperlink{tm4c123gh6pm_8h_a20bc02e70e7fd065e842f80831d42818}{06372}} \textcolor{preprocessor}{\#define CAN\_TST\_TX\_M            0x00000060  }\textcolor{comment}{// Transmit Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06373}\mbox{\hyperlink{tm4c123gh6pm_8h_aaea07bbd2bbdbd50a0e29f8e4e4ba7cb}{06373}} \textcolor{preprocessor}{\#define CAN\_TST\_TX\_CANCTL       0x00000000  }\textcolor{comment}{// CAN Module Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06374}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6100a014b2313dbf887a8cc258c7c33}{06374}} \textcolor{preprocessor}{\#define CAN\_TST\_TX\_SAMPLE       0x00000020  }\textcolor{comment}{// Sample Point}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06375}\mbox{\hyperlink{tm4c123gh6pm_8h_a214d9e512cc310986d2729a5367b8857}{06375}} \textcolor{preprocessor}{\#define CAN\_TST\_TX\_DOMINANT     0x00000040  }\textcolor{comment}{// Driven Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06376}\mbox{\hyperlink{tm4c123gh6pm_8h_a628d46a7ebb0efa7e1c3d4ac9fbfb3e3}{06376}} \textcolor{preprocessor}{\#define CAN\_TST\_TX\_RECESSIVE    0x00000060  }\textcolor{comment}{// Driven High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06377}\mbox{\hyperlink{tm4c123gh6pm_8h_a165ce0a3d42b744b067e5d5b10a69b95}{06377}} \textcolor{preprocessor}{\#define CAN\_TST\_LBACK           0x00000010  }\textcolor{comment}{// Loopback Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06378}\mbox{\hyperlink{tm4c123gh6pm_8h_aab323b76ee86e80bbd9c0d6a4b4d6f8e}{06378}} \textcolor{preprocessor}{\#define CAN\_TST\_SILENT          0x00000008  }\textcolor{comment}{// Silent Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06379}\mbox{\hyperlink{tm4c123gh6pm_8h_af9255cd2e3fc8b76602a73120dda8bfd}{06379}} \textcolor{preprocessor}{\#define CAN\_TST\_BASIC           0x00000004  }\textcolor{comment}{// Basic Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06380}06380 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06381}06381 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06382}06382 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06383}06383 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_BRPE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06384}06384 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06385}06385 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06386}\mbox{\hyperlink{tm4c123gh6pm_8h_a3da55e49eabef76186df07ee6993ae51}{06386}} \textcolor{preprocessor}{\#define CAN\_BRPE\_BRPE\_M         0x0000000F  }\textcolor{comment}{// Baud Rate Prescaler Extension}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06387}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5d1d9c75267ef36864be3e0a76eb475}{06387}} \textcolor{preprocessor}{\#define CAN\_BRPE\_BRPE\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06388}06388 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06389}06389 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06390}06390 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06391}06391 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1CRQ register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06392}06392 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06393}06393 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06394}\mbox{\hyperlink{tm4c123gh6pm_8h_acdefd7830a26bca16b676dba5598b66d}{06394}} \textcolor{preprocessor}{\#define CAN\_IF1CRQ\_BUSY         0x00008000  }\textcolor{comment}{// Busy Flag}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06395}\mbox{\hyperlink{tm4c123gh6pm_8h_ab55e3e802b91a63c8adec7b5b70a989b}{06395}} \textcolor{preprocessor}{\#define CAN\_IF1CRQ\_MNUM\_M       0x0000003F  }\textcolor{comment}{// Message Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06396}\mbox{\hyperlink{tm4c123gh6pm_8h_ab97492c2188bcb25e8a1c8a4689b4707}{06396}} \textcolor{preprocessor}{\#define CAN\_IF1CRQ\_MNUM\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06397}06397 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06398}06398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06399}06399 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06400}06400 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1CMSK register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06401}06401 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06402}06402 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06403}\mbox{\hyperlink{tm4c123gh6pm_8h_af00e227e4d72a2b47cfd5a31bf3b261d}{06403}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_WRNRD       0x00000080  }\textcolor{comment}{// Write, Not Read}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06404}\mbox{\hyperlink{tm4c123gh6pm_8h_a3da272cd5f07203740b6d98d527b8b96}{06404}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_MASK        0x00000040  }\textcolor{comment}{// Access Mask Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06405}\mbox{\hyperlink{tm4c123gh6pm_8h_a46ff14762fa3eecad699c4c0a2f71944}{06405}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_ARB         0x00000020  }\textcolor{comment}{// Access Arbitration Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06406}\mbox{\hyperlink{tm4c123gh6pm_8h_ae67ae84bd00fc509ed7a025f1608fc29}{06406}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_CONTROL     0x00000010  }\textcolor{comment}{// Access Control Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06407}\mbox{\hyperlink{tm4c123gh6pm_8h_aa57248d35f2b29e2a2f8e9fe684e7677}{06407}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_CLRINTPND   0x00000008  }\textcolor{comment}{// Clear Interrupt Pending Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06408}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ea0427c10c0b69d8da0cc5c8be449ea}{06408}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_NEWDAT      0x00000004  }\textcolor{comment}{// Access New Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06409}\mbox{\hyperlink{tm4c123gh6pm_8h_a75ef57730464cf74215f681785b710d1}{06409}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_TXRQST      0x00000004  }\textcolor{comment}{// Access Transmission Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06410}\mbox{\hyperlink{tm4c123gh6pm_8h_a9acd5e5e84d4ec86afcf8b8c2c884248}{06410}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_DATAA       0x00000002  }\textcolor{comment}{// Access Data Byte 0 to 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06411}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0a8df1a3d309780888bb9019de5994a}{06411}} \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_DATAB       0x00000001  }\textcolor{comment}{// Access Data Byte 4 to 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06412}06412 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06413}06413 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06414}06414 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06415}06415 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1MSK1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06416}06416 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06417}06417 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06418}\mbox{\hyperlink{tm4c123gh6pm_8h_aea08a0d7b0443f01fb9d8aba6dddc49e}{06418}} \textcolor{preprocessor}{\#define CAN\_IF1MSK1\_IDMSK\_M     0x0000FFFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06419}\mbox{\hyperlink{tm4c123gh6pm_8h_a756e51a3fc49714c912e43089bd48781}{06419}} \textcolor{preprocessor}{\#define CAN\_IF1MSK1\_IDMSK\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06420}06420 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06421}06421 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06422}06422 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06423}06423 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1MSK2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06424}06424 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06425}06425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06426}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b0a0eb1094a504a0d8cf4b2aa10340f}{06426}} \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_MXTD        0x00008000  }\textcolor{comment}{// Mask Extended Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06427}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9fff4ea5089e7bef8455237fcce5d0d}{06427}} \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_MDIR        0x00004000  }\textcolor{comment}{// Mask Message Direction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06428}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a1ff4f3f8e143c4812610bda59d110f}{06428}} \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_IDMSK\_M     0x00001FFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06429}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a2ae66c94f30c2a98a138683ae6150e}{06429}} \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_IDMSK\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06430}06430 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06431}06431 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06432}06432 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06433}06433 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1ARB1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06434}06434 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06435}06435 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06436}\mbox{\hyperlink{tm4c123gh6pm_8h_a3127889a0fb8304f4139d9a021419b2d}{06436}} \textcolor{preprocessor}{\#define CAN\_IF1ARB1\_ID\_M        0x0000FFFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06437}\mbox{\hyperlink{tm4c123gh6pm_8h_a4155ba30570656d369f2e95a35915db2}{06437}} \textcolor{preprocessor}{\#define CAN\_IF1ARB1\_ID\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06438}06438 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06439}06439 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06440}06440 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06441}06441 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1ARB2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06442}06442 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06443}06443 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06444}\mbox{\hyperlink{tm4c123gh6pm_8h_ad41d0ad96c595704f772601b59e4d1a6}{06444}} \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_MSGVAL      0x00008000  }\textcolor{comment}{// Message Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06445}\mbox{\hyperlink{tm4c123gh6pm_8h_a97435ac5ad7528954c4587a5f63d520b}{06445}} \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_XTD         0x00004000  }\textcolor{comment}{// Extended Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06446}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1cfc44f626d46436b70bf5c6ab4b477}{06446}} \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_DIR         0x00002000  }\textcolor{comment}{// Message Direction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06447}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9d9fa5fda4f0e0f07fd1286f315bf51}{06447}} \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_ID\_M        0x00001FFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06448}\mbox{\hyperlink{tm4c123gh6pm_8h_a608c38aca9908e237096ddcd8fc65a2c}{06448}} \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_ID\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06449}06449 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06450}06450 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06451}06451 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06452}06452 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1MCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06453}06453 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06454}06454 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06455}\mbox{\hyperlink{tm4c123gh6pm_8h_aee0a1ed309d4e8d2685762f6cd147265}{06455}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_NEWDAT      0x00008000  }\textcolor{comment}{// New Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06456}\mbox{\hyperlink{tm4c123gh6pm_8h_a7813ecbdd30247499d4339a4344d4102}{06456}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_MSGLST      0x00004000  }\textcolor{comment}{// Message Lost}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06457}\mbox{\hyperlink{tm4c123gh6pm_8h_adac04b199197db28b34c9c13d4d6b9ca}{06457}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_INTPND      0x00002000  }\textcolor{comment}{// Interrupt Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06458}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e911f69ad77d25bf51ef1181de6880b}{06458}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_UMASK       0x00001000  }\textcolor{comment}{// Use Acceptance Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06459}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ecb8e7b5de7eecb2c3081618c7b4732}{06459}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_TXIE        0x00000800  }\textcolor{comment}{// Transmit Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06460}\mbox{\hyperlink{tm4c123gh6pm_8h_aacf3956de09eb53abad09494b93ea303}{06460}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_RXIE        0x00000400  }\textcolor{comment}{// Receive Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06461}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ce05e9b987ef87c70c797b0280b94fb}{06461}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_RMTEN       0x00000200  }\textcolor{comment}{// Remote Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06462}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ea1b9778334e424cf2bb31dff9eef84}{06462}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_TXRQST      0x00000100  }\textcolor{comment}{// Transmit Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06463}\mbox{\hyperlink{tm4c123gh6pm_8h_acaf249bdfbec88c5dadb8bee297249aa}{06463}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_EOB         0x00000080  }\textcolor{comment}{// End of Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06464}\mbox{\hyperlink{tm4c123gh6pm_8h_ac35986ffbbc66e48a14dca6b41bd2ac4}{06464}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_DLC\_M       0x0000000F  }\textcolor{comment}{// Data Length Code}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06465}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e06ad8dd07bd9c83634db56fbcf8dbe}{06465}} \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_DLC\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06466}06466 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06467}06467 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06468}06468 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06469}06469 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DA1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06470}06470 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06471}06471 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06472}\mbox{\hyperlink{tm4c123gh6pm_8h_ac083fba106a39db42f96a96d4fce9891}{06472}} \textcolor{preprocessor}{\#define CAN\_IF1DA1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06473}\mbox{\hyperlink{tm4c123gh6pm_8h_a80b6fcc51d00bbbfc2907c52363d4975}{06473}} \textcolor{preprocessor}{\#define CAN\_IF1DA1\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06474}06474 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06475}06475 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06476}06476 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06477}06477 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DA2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06478}06478 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06479}06479 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06480}\mbox{\hyperlink{tm4c123gh6pm_8h_a636ce3bf7199d5841fa13c47b3a0c6f2}{06480}} \textcolor{preprocessor}{\#define CAN\_IF1DA2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06481}\mbox{\hyperlink{tm4c123gh6pm_8h_a989392777bbebbdb7d5b11dca4cfea7d}{06481}} \textcolor{preprocessor}{\#define CAN\_IF1DA2\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06482}06482 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06483}06483 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06484}06484 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06485}06485 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DB1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06486}06486 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06487}06487 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06488}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a90b1c991cb2461b2f65190e0039c4f}{06488}} \textcolor{preprocessor}{\#define CAN\_IF1DB1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06489}\mbox{\hyperlink{tm4c123gh6pm_8h_a25ca55ba9cb25b578715b1a48a08c774}{06489}} \textcolor{preprocessor}{\#define CAN\_IF1DB1\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06490}06490 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06491}06491 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06492}06492 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06493}06493 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DB2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06494}06494 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06495}06495 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06496}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e183d356d18d4732c0329250e332dcc}{06496}} \textcolor{preprocessor}{\#define CAN\_IF1DB2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06497}\mbox{\hyperlink{tm4c123gh6pm_8h_a2060bdd3b6811d09ea550fc3d4415e16}{06497}} \textcolor{preprocessor}{\#define CAN\_IF1DB2\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06498}06498 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06499}06499 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06500}06500 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06501}06501 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2CRQ register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06502}06502 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06503}06503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06504}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0b0fe323e40ee50c1454102f2e3c915}{06504}} \textcolor{preprocessor}{\#define CAN\_IF2CRQ\_BUSY         0x00008000  }\textcolor{comment}{// Busy Flag}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06505}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f46448a17d193af789b8b2a97668dd2}{06505}} \textcolor{preprocessor}{\#define CAN\_IF2CRQ\_MNUM\_M       0x0000003F  }\textcolor{comment}{// Message Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06506}\mbox{\hyperlink{tm4c123gh6pm_8h_ae93781ef2f8e099a5d2b4862562cd742}{06506}} \textcolor{preprocessor}{\#define CAN\_IF2CRQ\_MNUM\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06507}06507 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06508}06508 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06509}06509 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06510}06510 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2CMSK register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06511}06511 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06512}06512 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06513}\mbox{\hyperlink{tm4c123gh6pm_8h_afe89dc472b3c0c974238d8d021a11ac0}{06513}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_WRNRD       0x00000080  }\textcolor{comment}{// Write, Not Read}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06514}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1da91167307102d5fa0e4ba7fe3ba10}{06514}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_MASK        0x00000040  }\textcolor{comment}{// Access Mask Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06515}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b5149c87bfaa9a73632b92696a6d444}{06515}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_ARB         0x00000020  }\textcolor{comment}{// Access Arbitration Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06516}\mbox{\hyperlink{tm4c123gh6pm_8h_af5d5ed2b0f3fc2b9911b5bc745dc4a68}{06516}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_CONTROL     0x00000010  }\textcolor{comment}{// Access Control Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06517}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ee9748e55adebed62b81d9804a03796}{06517}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_CLRINTPND   0x00000008  }\textcolor{comment}{// Clear Interrupt Pending Bit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06518}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ff43150508db09d9a2f973763cde7bd}{06518}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_NEWDAT      0x00000004  }\textcolor{comment}{// Access New Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06519}\mbox{\hyperlink{tm4c123gh6pm_8h_a41134768b65e71c4be30861aecb791d1}{06519}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_TXRQST      0x00000004  }\textcolor{comment}{// Access Transmission Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06520}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f2c66364e3547df72c046787ddf38cb}{06520}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_DATAA       0x00000002  }\textcolor{comment}{// Access Data Byte 0 to 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06521}\mbox{\hyperlink{tm4c123gh6pm_8h_ae56dcbe2ad414f41d38bdb50a25549e6}{06521}} \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_DATAB       0x00000001  }\textcolor{comment}{// Access Data Byte 4 to 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06522}06522 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06523}06523 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06524}06524 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06525}06525 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2MSK1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06526}06526 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06527}06527 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06528}\mbox{\hyperlink{tm4c123gh6pm_8h_a14bad02c614e8a293b0cf86ba8a409e6}{06528}} \textcolor{preprocessor}{\#define CAN\_IF2MSK1\_IDMSK\_M     0x0000FFFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06529}\mbox{\hyperlink{tm4c123gh6pm_8h_ae31caddf8da16edfaca8b1bbcb95bb8c}{06529}} \textcolor{preprocessor}{\#define CAN\_IF2MSK1\_IDMSK\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06530}06530 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06531}06531 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06532}06532 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06533}06533 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2MSK2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06534}06534 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06535}06535 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06536}\mbox{\hyperlink{tm4c123gh6pm_8h_a4aa7144caa1a6a1c7bff47a96df531c3}{06536}} \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_MXTD        0x00008000  }\textcolor{comment}{// Mask Extended Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06537}\mbox{\hyperlink{tm4c123gh6pm_8h_ae13d290c9a419bad9d26c6c5e731d1a3}{06537}} \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_MDIR        0x00004000  }\textcolor{comment}{// Mask Message Direction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06538}\mbox{\hyperlink{tm4c123gh6pm_8h_a9914362dfe467d4f66308477a027f570}{06538}} \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_IDMSK\_M     0x00001FFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06539}\mbox{\hyperlink{tm4c123gh6pm_8h_a250c81cd8089fd1c614ee330e085b8fc}{06539}} \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_IDMSK\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06540}06540 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06541}06541 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06542}06542 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06543}06543 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2ARB1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06544}06544 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06545}06545 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06546}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d3e5c83c1609d04b24242d2679e71f3}{06546}} \textcolor{preprocessor}{\#define CAN\_IF2ARB1\_ID\_M        0x0000FFFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06547}\mbox{\hyperlink{tm4c123gh6pm_8h_a65b9dcd262de084b4bb308fda72211c5}{06547}} \textcolor{preprocessor}{\#define CAN\_IF2ARB1\_ID\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06548}06548 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06549}06549 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06550}06550 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06551}06551 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2ARB2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06552}06552 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06553}06553 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06554}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6ee190c98c02b9903b8e3fb3626ce5b}{06554}} \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_MSGVAL      0x00008000  }\textcolor{comment}{// Message Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06555}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1e2e6c03218cd1f101debbe70aad9f7}{06555}} \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_XTD         0x00004000  }\textcolor{comment}{// Extended Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06556}\mbox{\hyperlink{tm4c123gh6pm_8h_a42b385045554dd09528360ea34a48fcc}{06556}} \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_DIR         0x00002000  }\textcolor{comment}{// Message Direction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06557}\mbox{\hyperlink{tm4c123gh6pm_8h_a42ab5bf98d1b678e0f90fd103774eeca}{06557}} \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_ID\_M        0x00001FFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06558}\mbox{\hyperlink{tm4c123gh6pm_8h_a035258db2f9f2b8ae8b7ab80f40e5e62}{06558}} \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_ID\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06559}06559 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06560}06560 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06561}06561 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06562}06562 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2MCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06563}06563 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06564}06564 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06565}\mbox{\hyperlink{tm4c123gh6pm_8h_a89eb1402ce737c0754fbb52f1179fa23}{06565}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_NEWDAT      0x00008000  }\textcolor{comment}{// New Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06566}\mbox{\hyperlink{tm4c123gh6pm_8h_a222650fb0a6084d56c1f913c8ff8a5bb}{06566}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_MSGLST      0x00004000  }\textcolor{comment}{// Message Lost}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06567}\mbox{\hyperlink{tm4c123gh6pm_8h_ab44a9973b389c723fec48cf4b5c6e888}{06567}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_INTPND      0x00002000  }\textcolor{comment}{// Interrupt Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06568}\mbox{\hyperlink{tm4c123gh6pm_8h_a3fb70ec6eb012cbfff45767960505191}{06568}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_UMASK       0x00001000  }\textcolor{comment}{// Use Acceptance Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06569}\mbox{\hyperlink{tm4c123gh6pm_8h_a031c78bcdb1a5d5025bff1411d2d8239}{06569}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_TXIE        0x00000800  }\textcolor{comment}{// Transmit Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06570}\mbox{\hyperlink{tm4c123gh6pm_8h_a3bf935d1548375502f2a2b1fc2fa1b8b}{06570}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_RXIE        0x00000400  }\textcolor{comment}{// Receive Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06571}\mbox{\hyperlink{tm4c123gh6pm_8h_a693765002df8a4a6909502af27a478b4}{06571}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_RMTEN       0x00000200  }\textcolor{comment}{// Remote Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06572}\mbox{\hyperlink{tm4c123gh6pm_8h_a664ca940f77777ba674e54c516c9c1dd}{06572}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_TXRQST      0x00000100  }\textcolor{comment}{// Transmit Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06573}\mbox{\hyperlink{tm4c123gh6pm_8h_a6528e1b494b9741aec27d3da4cf20f3c}{06573}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_EOB         0x00000080  }\textcolor{comment}{// End of Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06574}\mbox{\hyperlink{tm4c123gh6pm_8h_a49e405e6dd9c81f538c7f8d8149406be}{06574}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_DLC\_M       0x0000000F  }\textcolor{comment}{// Data Length Code}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06575}\mbox{\hyperlink{tm4c123gh6pm_8h_aafc275bf9983a9d3a7b2280632147c3b}{06575}} \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_DLC\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06576}06576 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06577}06577 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06578}06578 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06579}06579 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DA1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06580}06580 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06581}06581 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06582}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ad73756394523185338a9e1154734f0}{06582}} \textcolor{preprocessor}{\#define CAN\_IF2DA1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06583}\mbox{\hyperlink{tm4c123gh6pm_8h_a8922b10c3089418d8c977ed34927c36d}{06583}} \textcolor{preprocessor}{\#define CAN\_IF2DA1\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06584}06584 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06585}06585 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06586}06586 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06587}06587 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DA2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06588}06588 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06589}06589 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06590}\mbox{\hyperlink{tm4c123gh6pm_8h_aaba09bdef6394939225b824b7c65f0b6}{06590}} \textcolor{preprocessor}{\#define CAN\_IF2DA2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06591}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2e188aeedae0b39c96a09219e536ab0}{06591}} \textcolor{preprocessor}{\#define CAN\_IF2DA2\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06592}06592 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06593}06593 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06594}06594 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06595}06595 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DB1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06596}06596 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06597}06597 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06598}\mbox{\hyperlink{tm4c123gh6pm_8h_a7faa576d9a7476e6a0c8a4addc0dea8b}{06598}} \textcolor{preprocessor}{\#define CAN\_IF2DB1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06599}\mbox{\hyperlink{tm4c123gh6pm_8h_a985715215f3ce343653fc927163620f1}{06599}} \textcolor{preprocessor}{\#define CAN\_IF2DB1\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06600}06600 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06601}06601 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06602}06602 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06603}06603 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DB2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06604}06604 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06605}06605 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06606}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ccdb8ca4c9aa31b6466246349119bff}{06606}} \textcolor{preprocessor}{\#define CAN\_IF2DB2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06607}\mbox{\hyperlink{tm4c123gh6pm_8h_a24f0b0955a68566420681ae48f5051cd}{06607}} \textcolor{preprocessor}{\#define CAN\_IF2DB2\_DATA\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06608}06608 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06609}06609 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06610}06610 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06611}06611 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_TXRQ1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06612}06612 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06613}06613 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06614}\mbox{\hyperlink{tm4c123gh6pm_8h_a11ed6794d1cd389309b407bdf3aebd1b}{06614}} \textcolor{preprocessor}{\#define CAN\_TXRQ1\_TXRQST\_M      0x0000FFFF  }\textcolor{comment}{// Transmission Request Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06615}\mbox{\hyperlink{tm4c123gh6pm_8h_ab51e65e8df38aeef3e40f9fc8bf1ec8f}{06615}} \textcolor{preprocessor}{\#define CAN\_TXRQ1\_TXRQST\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06616}06616 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06617}06617 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06618}06618 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06619}06619 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_TXRQ2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06620}06620 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06621}06621 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06622}\mbox{\hyperlink{tm4c123gh6pm_8h_a55a586a4a857e705d7cd3d369f465424}{06622}} \textcolor{preprocessor}{\#define CAN\_TXRQ2\_TXRQST\_M      0x0000FFFF  }\textcolor{comment}{// Transmission Request Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06623}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f273080bb5d0d8d4556bb0f9c96a584}{06623}} \textcolor{preprocessor}{\#define CAN\_TXRQ2\_TXRQST\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06624}06624 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06625}06625 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06626}06626 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06627}06627 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_NWDA1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06628}06628 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06629}06629 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06630}\mbox{\hyperlink{tm4c123gh6pm_8h_abc1bf09ffdfe8362eb4429babee4638f}{06630}} \textcolor{preprocessor}{\#define CAN\_NWDA1\_NEWDAT\_M      0x0000FFFF  }\textcolor{comment}{// New Data Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06631}\mbox{\hyperlink{tm4c123gh6pm_8h_a768e0b1f99616cd739c5d8adf42e2649}{06631}} \textcolor{preprocessor}{\#define CAN\_NWDA1\_NEWDAT\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06632}06632 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06633}06633 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06634}06634 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06635}06635 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_NWDA2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06636}06636 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06637}06637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06638}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f22dba7f559d7324f8ab1954523ac76}{06638}} \textcolor{preprocessor}{\#define CAN\_NWDA2\_NEWDAT\_M      0x0000FFFF  }\textcolor{comment}{// New Data Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06639}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b4b9181fbadfd98076b6a6274ec616b}{06639}} \textcolor{preprocessor}{\#define CAN\_NWDA2\_NEWDAT\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06640}06640 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06641}06641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06642}06642 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06643}06643 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG1INT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06644}06644 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06645}06645 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06646}\mbox{\hyperlink{tm4c123gh6pm_8h_a111532a4ae7ccf9578a731cafe9c6068}{06646}} \textcolor{preprocessor}{\#define CAN\_MSG1INT\_INTPND\_M    0x0000FFFF  }\textcolor{comment}{// Interrupt Pending Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06647}\mbox{\hyperlink{tm4c123gh6pm_8h_a371320b497116694cc20f0e1b1a71171}{06647}} \textcolor{preprocessor}{\#define CAN\_MSG1INT\_INTPND\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06648}06648 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06649}06649 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06650}06650 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06651}06651 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG2INT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06652}06652 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06653}06653 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06654}\mbox{\hyperlink{tm4c123gh6pm_8h_a809fea17c358275a93203bbc7574e60e}{06654}} \textcolor{preprocessor}{\#define CAN\_MSG2INT\_INTPND\_M    0x0000FFFF  }\textcolor{comment}{// Interrupt Pending Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06655}\mbox{\hyperlink{tm4c123gh6pm_8h_aa30906f69bac567cd59a33842aed1c52}{06655}} \textcolor{preprocessor}{\#define CAN\_MSG2INT\_INTPND\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06656}06656 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06657}06657 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06658}06658 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06659}06659 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG1VAL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06660}06660 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06661}06661 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06662}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fe5d0b6456119827dc7b3a8508db4c2}{06662}} \textcolor{preprocessor}{\#define CAN\_MSG1VAL\_MSGVAL\_M    0x0000FFFF  }\textcolor{comment}{// Message Valid Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06663}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cd452b1b475748912f58498a8e37bc8}{06663}} \textcolor{preprocessor}{\#define CAN\_MSG1VAL\_MSGVAL\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06664}06664 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06665}06665 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06666}06666 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06667}06667 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG2VAL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06668}06668 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06669}06669 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06670}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c810144ded73e36b6cc65b68974ab7e}{06670}} \textcolor{preprocessor}{\#define CAN\_MSG2VAL\_MSGVAL\_M    0x0000FFFF  }\textcolor{comment}{// Message Valid Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06671}\mbox{\hyperlink{tm4c123gh6pm_8h_af7bd4ddc0db55ae931a4bc9615b6320b}{06671}} \textcolor{preprocessor}{\#define CAN\_MSG2VAL\_MSGVAL\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06672}06672 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06673}06673 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06674}06674 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06675}06675 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FADDR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06676}06676 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06677}06677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06678}\mbox{\hyperlink{tm4c123gh6pm_8h_a50e3aa9f432084738bd3ff82f2d826b9}{06678}} \textcolor{preprocessor}{\#define USB\_FADDR\_M             0x0000007F  }\textcolor{comment}{// Function Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06679}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b600ae6283bd0af5a3774f3f4e93fbf}{06679}} \textcolor{preprocessor}{\#define USB\_FADDR\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06680}06680 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06681}06681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06682}06682 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06683}06683 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_POWER register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06684}06684 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06685}06685 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06686}\mbox{\hyperlink{tm4c123gh6pm_8h_af571b356b470125bebacd49b2a9ca638}{06686}} \textcolor{preprocessor}{\#define USB\_POWER\_ISOUP         0x00000080  }\textcolor{comment}{// Isochronous Update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06687}\mbox{\hyperlink{tm4c123gh6pm_8h_a924294c1d15dc9e28ed111eea2e24afc}{06687}} \textcolor{preprocessor}{\#define USB\_POWER\_SOFTCONN      0x00000040  }\textcolor{comment}{// Soft Connect/Disconnect}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06688}\mbox{\hyperlink{tm4c123gh6pm_8h_a07be6b6ae6bc5b8829d50f4364e72170}{06688}} \textcolor{preprocessor}{\#define USB\_POWER\_RESET         0x00000008  }\textcolor{comment}{// RESET Signaling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06689}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b7d36d2650b70ee144894419244e4c8}{06689}} \textcolor{preprocessor}{\#define USB\_POWER\_RESUME        0x00000004  }\textcolor{comment}{// RESUME Signaling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06690}\mbox{\hyperlink{tm4c123gh6pm_8h_a26f24c171021e851e56f6bc09ce30e1f}{06690}} \textcolor{preprocessor}{\#define USB\_POWER\_SUSPEND       0x00000002  }\textcolor{comment}{// SUSPEND Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06691}\mbox{\hyperlink{tm4c123gh6pm_8h_a173a03da0b3497bbce7301e0a41c06f5}{06691}} \textcolor{preprocessor}{\#define USB\_POWER\_PWRDNPHY      0x00000001  }\textcolor{comment}{// Power Down PHY}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06692}06692 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06693}06693 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06694}06694 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06695}06695 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06696}06696 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06697}06697 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06698}\mbox{\hyperlink{tm4c123gh6pm_8h_ae137275943d07102d90e4d4b336e9a28}{06698}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP7            0x00000080  }\textcolor{comment}{// TX Endpoint 7 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06699}\mbox{\hyperlink{tm4c123gh6pm_8h_a54bc3ef31648d1373539d149e95d4303}{06699}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP6            0x00000040  }\textcolor{comment}{// TX Endpoint 6 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06700}\mbox{\hyperlink{tm4c123gh6pm_8h_a9995f31f4a851c7e644d4ac3e403bca2}{06700}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP5            0x00000020  }\textcolor{comment}{// TX Endpoint 5 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06701}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4db02cb2c13e20ca6e9a782f97fc912}{06701}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP4            0x00000010  }\textcolor{comment}{// TX Endpoint 4 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06702}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d4d80d643a9a553fcbc1cb585134b8b}{06702}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP3            0x00000008  }\textcolor{comment}{// TX Endpoint 3 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06703}\mbox{\hyperlink{tm4c123gh6pm_8h_adbbe5eccaabcf9cafcbfe8d7f62640dc}{06703}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP2            0x00000004  }\textcolor{comment}{// TX Endpoint 2 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06704}\mbox{\hyperlink{tm4c123gh6pm_8h_acfdcf0c914b3e048abcc994d719feacc}{06704}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP1            0x00000002  }\textcolor{comment}{// TX Endpoint 1 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06705}\mbox{\hyperlink{tm4c123gh6pm_8h_a691e056ccc66ef11e77e4621168abe95}{06705}} \textcolor{preprocessor}{\#define USB\_TXIS\_EP0            0x00000001  }\textcolor{comment}{// TX and RX Endpoint 0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06706}06706 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06707}06707 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06708}06708 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06709}06709 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06710}06710 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06711}06711 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06712}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7497bccbcc4b37b8b274cac5cdf03f6}{06712}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP7            0x00000080  }\textcolor{comment}{// RX Endpoint 7 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06713}\mbox{\hyperlink{tm4c123gh6pm_8h_a310dd1c1c4e10c7675026cfaeba16408}{06713}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP6            0x00000040  }\textcolor{comment}{// RX Endpoint 6 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06714}\mbox{\hyperlink{tm4c123gh6pm_8h_a350ebb92c338253bafac181b0fa46c8e}{06714}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP5            0x00000020  }\textcolor{comment}{// RX Endpoint 5 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06715}\mbox{\hyperlink{tm4c123gh6pm_8h_a771536b8c4ae7092f42845b59444582c}{06715}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP4            0x00000010  }\textcolor{comment}{// RX Endpoint 4 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06716}\mbox{\hyperlink{tm4c123gh6pm_8h_adba5dd82f3dd05f0818f47fcee3d0a3b}{06716}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP3            0x00000008  }\textcolor{comment}{// RX Endpoint 3 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06717}\mbox{\hyperlink{tm4c123gh6pm_8h_a2842c4621a3cb5fbfb312f51b70fcdd1}{06717}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP2            0x00000004  }\textcolor{comment}{// RX Endpoint 2 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06718}\mbox{\hyperlink{tm4c123gh6pm_8h_aabd4add9f5675400517504975146d0a0}{06718}} \textcolor{preprocessor}{\#define USB\_RXIS\_EP1            0x00000002  }\textcolor{comment}{// RX Endpoint 1 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06719}06719 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06720}06720 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06721}06721 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06722}06722 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXIE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06723}06723 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06724}06724 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06725}\mbox{\hyperlink{tm4c123gh6pm_8h_a66e79f42c10c67249eacb43c5608de37}{06725}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP7            0x00000080  }\textcolor{comment}{// TX Endpoint 7 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06726}\mbox{\hyperlink{tm4c123gh6pm_8h_a375107075fff8710aeda294a6f7e3b45}{06726}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP6            0x00000040  }\textcolor{comment}{// TX Endpoint 6 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06727}\mbox{\hyperlink{tm4c123gh6pm_8h_ae977cfb0bf4cda8bb8a2bec3f7f88e8e}{06727}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP5            0x00000020  }\textcolor{comment}{// TX Endpoint 5 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06728}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1ee07530f0287108f27558020eef9f3}{06728}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP4            0x00000010  }\textcolor{comment}{// TX Endpoint 4 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06729}\mbox{\hyperlink{tm4c123gh6pm_8h_a07dc92845ff05427cf2cfe926dde2a9b}{06729}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP3            0x00000008  }\textcolor{comment}{// TX Endpoint 3 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06730}\mbox{\hyperlink{tm4c123gh6pm_8h_a83b41b44ba10edd597e39aa6b73dbd87}{06730}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP2            0x00000004  }\textcolor{comment}{// TX Endpoint 2 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06731}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6575d8ed1626fc8a3d564aa190ff4a9}{06731}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP1            0x00000002  }\textcolor{comment}{// TX Endpoint 1 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06732}\mbox{\hyperlink{tm4c123gh6pm_8h_a70b7da96303cfde53426d68658ca1645}{06732}} \textcolor{preprocessor}{\#define USB\_TXIE\_EP0            0x00000001  }\textcolor{comment}{// TX and RX Endpoint 0 Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06733}06733                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06734}06734 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06735}06735 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06736}06736 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06737}06737 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXIE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06738}06738 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06739}06739 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06740}\mbox{\hyperlink{tm4c123gh6pm_8h_a28e7d9369848075266df332c451e226d}{06740}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP7            0x00000080  }\textcolor{comment}{// RX Endpoint 7 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06741}\mbox{\hyperlink{tm4c123gh6pm_8h_a29f08333def1662ba352b15ff0cdae84}{06741}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP6            0x00000040  }\textcolor{comment}{// RX Endpoint 6 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06742}\mbox{\hyperlink{tm4c123gh6pm_8h_a40248eaf32995196c1a9a7ec55e73020}{06742}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP5            0x00000020  }\textcolor{comment}{// RX Endpoint 5 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06743}\mbox{\hyperlink{tm4c123gh6pm_8h_a174a9e706d793d476ea57ae7133fcafa}{06743}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP4            0x00000010  }\textcolor{comment}{// RX Endpoint 4 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06744}\mbox{\hyperlink{tm4c123gh6pm_8h_a99ce39c03722e771f5decd83fd1b0104}{06744}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP3            0x00000008  }\textcolor{comment}{// RX Endpoint 3 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06745}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d98a7276053af2fab205773fbfde4f6}{06745}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP2            0x00000004  }\textcolor{comment}{// RX Endpoint 2 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06746}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e96168fb84ee0d78f5392ebc6d06e92}{06746}} \textcolor{preprocessor}{\#define USB\_RXIE\_EP1            0x00000002  }\textcolor{comment}{// RX Endpoint 1 Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06747}06747 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06748}06748 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06749}06749 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06750}06750 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06751}06751 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06752}06752 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06753}\mbox{\hyperlink{tm4c123gh6pm_8h_a82eb4dc51d84dcdf963a2d876003bc49}{06753}} \textcolor{preprocessor}{\#define USB\_IS\_VBUSERR          0x00000080  }\textcolor{comment}{// VBUS Error (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06754}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e8c23b56c20027f2b2a345a6fe4f2b1}{06754}} \textcolor{preprocessor}{\#define USB\_IS\_SESREQ           0x00000040  }\textcolor{comment}{// SESSION REQUEST (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06755}\mbox{\hyperlink{tm4c123gh6pm_8h_a266e62840e64f8be9ed52b8962f72515}{06755}} \textcolor{preprocessor}{\#define USB\_IS\_DISCON           0x00000020  }\textcolor{comment}{// Session Disconnect (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06756}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4b76fe41452d25a34a0d4b22264a2ba}{06756}} \textcolor{preprocessor}{\#define USB\_IS\_CONN             0x00000010  }\textcolor{comment}{// Session Connect}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06757}\mbox{\hyperlink{tm4c123gh6pm_8h_a73a511b5a4f8bbad3fca07b1c2049970}{06757}} \textcolor{preprocessor}{\#define USB\_IS\_SOF              0x00000008  }\textcolor{comment}{// Start of Frame}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06758}\mbox{\hyperlink{tm4c123gh6pm_8h_a7745bd3f6c6b7e87d91ee371f2425546}{06758}} \textcolor{preprocessor}{\#define USB\_IS\_BABBLE           0x00000004  }\textcolor{comment}{// Babble Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06759}\mbox{\hyperlink{tm4c123gh6pm_8h_af1ea91939348ab1bcb9eb0377d9781e2}{06759}} \textcolor{preprocessor}{\#define USB\_IS\_RESET            0x00000004  }\textcolor{comment}{// RESET Signaling Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06760}\mbox{\hyperlink{tm4c123gh6pm_8h_a47a688f2f233973ebd7df302edacfa75}{06760}} \textcolor{preprocessor}{\#define USB\_IS\_RESUME           0x00000002  }\textcolor{comment}{// RESUME Signaling Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06761}\mbox{\hyperlink{tm4c123gh6pm_8h_ab970e7eb68507bb87cbd40c6e31fc930}{06761}} \textcolor{preprocessor}{\#define USB\_IS\_SUSPEND          0x00000001  }\textcolor{comment}{// SUSPEND Signaling Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06762}06762 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06763}06763 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06764}06764 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06765}06765 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06766}06766 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06767}06767 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06768}\mbox{\hyperlink{tm4c123gh6pm_8h_a85370c559fbedb0d112938d97736e07c}{06768}} \textcolor{preprocessor}{\#define USB\_IE\_VBUSERR          0x00000080  }\textcolor{comment}{// Enable VBUS Error Interrupt (OTG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06769}06769                                             \textcolor{comment}{// only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06770}\mbox{\hyperlink{tm4c123gh6pm_8h_a8eba872542ebc72b166264575fe72fb4}{06770}} \textcolor{preprocessor}{\#define USB\_IE\_SESREQ           0x00000040  }\textcolor{comment}{// Enable Session Request (OTG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06771}06771                                             \textcolor{comment}{// only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06772}\mbox{\hyperlink{tm4c123gh6pm_8h_ab184ebe947e94bfd5836932d6a65a2a6}{06772}} \textcolor{preprocessor}{\#define USB\_IE\_DISCON           0x00000020  }\textcolor{comment}{// Enable Disconnect Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06773}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0c58ba3d0aea0a65b710b79d3944d07}{06773}} \textcolor{preprocessor}{\#define USB\_IE\_CONN             0x00000010  }\textcolor{comment}{// Enable Connect Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06774}\mbox{\hyperlink{tm4c123gh6pm_8h_a129b18e38d06d6709c37be55de664192}{06774}} \textcolor{preprocessor}{\#define USB\_IE\_SOF              0x00000008  }\textcolor{comment}{// Enable Start-\/of-\/Frame Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06775}\mbox{\hyperlink{tm4c123gh6pm_8h_aa21fe41c85e3e3383cd07e8f1958e2b8}{06775}} \textcolor{preprocessor}{\#define USB\_IE\_BABBLE           0x00000004  }\textcolor{comment}{// Enable Babble Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06776}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4f6e62b83eb5e02d03f0687aaba7626}{06776}} \textcolor{preprocessor}{\#define USB\_IE\_RESET            0x00000004  }\textcolor{comment}{// Enable RESET Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06777}\mbox{\hyperlink{tm4c123gh6pm_8h_a61e896218c1ea6bbad2911054d5e0d3b}{06777}} \textcolor{preprocessor}{\#define USB\_IE\_RESUME           0x00000002  }\textcolor{comment}{// Enable RESUME Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06778}\mbox{\hyperlink{tm4c123gh6pm_8h_aa97a412922537a378bd7ff3b5e9e0770}{06778}} \textcolor{preprocessor}{\#define USB\_IE\_SUSPND           0x00000001  }\textcolor{comment}{// Enable SUSPEND Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06779}06779 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06780}06780 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06781}06781 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06782}06782 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FRAME register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06783}06783 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06784}06784 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06785}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e5fa7ecb89e166644f654182fb278aa}{06785}} \textcolor{preprocessor}{\#define USB\_FRAME\_M             0x000007FF  }\textcolor{comment}{// Frame Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06786}\mbox{\hyperlink{tm4c123gh6pm_8h_a3941ae14c547ce5b15eee05733323c86}{06786}} \textcolor{preprocessor}{\#define USB\_FRAME\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06787}06787 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06788}06788 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06789}06789 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06790}06790 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPIDX register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06791}06791 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06792}06792 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06793}\mbox{\hyperlink{tm4c123gh6pm_8h_a65240ef58be8bc6cd3627cd5f2b561df}{06793}} \textcolor{preprocessor}{\#define USB\_EPIDX\_EPIDX\_M       0x0000000F  }\textcolor{comment}{// Endpoint Index}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06794}\mbox{\hyperlink{tm4c123gh6pm_8h_ac09c2bceaea83ca82d0c3d3f333483ff}{06794}} \textcolor{preprocessor}{\#define USB\_EPIDX\_EPIDX\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06795}06795 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06796}06796 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06797}06797 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06798}06798 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TEST register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06799}06799 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06800}06800 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06801}\mbox{\hyperlink{tm4c123gh6pm_8h_a0425ba3b385675deb90466ef223313b8}{06801}} \textcolor{preprocessor}{\#define USB\_TEST\_FORCEH         0x00000080  }\textcolor{comment}{// Force Host Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06802}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ef6bcfd81ebb6bd35155adcc311755a}{06802}} \textcolor{preprocessor}{\#define USB\_TEST\_FIFOACC        0x00000040  }\textcolor{comment}{// FIFO Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06803}\mbox{\hyperlink{tm4c123gh6pm_8h_a55a48b6aae7b23e5dd88dc7f169b33ef}{06803}} \textcolor{preprocessor}{\#define USB\_TEST\_FORCEFS        0x00000020  }\textcolor{comment}{// Force Full-\/Speed Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06804}06804 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06805}06805 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06806}06806 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06807}06807 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06808}06808 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06809}06809 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06810}\mbox{\hyperlink{tm4c123gh6pm_8h_abea0c57a6ffaa41102e4f050b636f881}{06810}} \textcolor{preprocessor}{\#define USB\_FIFO0\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06811}\mbox{\hyperlink{tm4c123gh6pm_8h_a4666a138c9a24cec6e3be0e505737d9c}{06811}} \textcolor{preprocessor}{\#define USB\_FIFO0\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06812}06812 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06813}06813 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06814}06814 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06815}06815 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06816}06816 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06817}06817 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06818}\mbox{\hyperlink{tm4c123gh6pm_8h_a9998a888f1ea9840237c6d1cb6f70b03}{06818}} \textcolor{preprocessor}{\#define USB\_FIFO1\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06819}\mbox{\hyperlink{tm4c123gh6pm_8h_aed97c71797e0f29977cd977b8a819c12}{06819}} \textcolor{preprocessor}{\#define USB\_FIFO1\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06820}06820 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06821}06821 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06822}06822 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06823}06823 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06824}06824 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06825}06825 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06826}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5b2e904019b892e1d55465a5bf72013}{06826}} \textcolor{preprocessor}{\#define USB\_FIFO2\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06827}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4cb0f3a4adca653b2bf62b84069138d}{06827}} \textcolor{preprocessor}{\#define USB\_FIFO2\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06828}06828 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06829}06829 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06830}06830 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06831}06831 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06832}06832 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06833}06833 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06834}\mbox{\hyperlink{tm4c123gh6pm_8h_ad55b9f4acf4565e9a7d8613de60762e6}{06834}} \textcolor{preprocessor}{\#define USB\_FIFO3\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06835}\mbox{\hyperlink{tm4c123gh6pm_8h_a54f067251d2ec616c47eb950672beffe}{06835}} \textcolor{preprocessor}{\#define USB\_FIFO3\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06836}06836 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06837}06837 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06838}06838 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06839}06839 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06840}06840 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06841}06841 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06842}\mbox{\hyperlink{tm4c123gh6pm_8h_a1790c6c0b0ef840bfa814519b96c0194}{06842}} \textcolor{preprocessor}{\#define USB\_FIFO4\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06843}\mbox{\hyperlink{tm4c123gh6pm_8h_afc1a72386e14c95065bacef368a3d979}{06843}} \textcolor{preprocessor}{\#define USB\_FIFO4\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06844}06844 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06845}06845 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06846}06846 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06847}06847 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06848}06848 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06849}06849 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06850}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f676661cdeb17eb05f4db9b7fb12b8b}{06850}} \textcolor{preprocessor}{\#define USB\_FIFO5\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06851}\mbox{\hyperlink{tm4c123gh6pm_8h_aea8b75ccf242b2a0060719e75d263755}{06851}} \textcolor{preprocessor}{\#define USB\_FIFO5\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06852}06852 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06853}06853 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06854}06854 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06855}06855 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06856}06856 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06857}06857 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06858}\mbox{\hyperlink{tm4c123gh6pm_8h_ab69243e78fe2fa77962c640fdbffd3c6}{06858}} \textcolor{preprocessor}{\#define USB\_FIFO6\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06859}\mbox{\hyperlink{tm4c123gh6pm_8h_a74b8d7343365cf59c952ffa0fa4dc76d}{06859}} \textcolor{preprocessor}{\#define USB\_FIFO6\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06860}06860 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06861}06861 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06862}06862 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06863}06863 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06864}06864 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06865}06865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06866}\mbox{\hyperlink{tm4c123gh6pm_8h_ae76a1b790c261fb3064bd9aefbdeaea5}{06866}} \textcolor{preprocessor}{\#define USB\_FIFO7\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06867}\mbox{\hyperlink{tm4c123gh6pm_8h_a36ba6c88b10732f0d836d4d7296972b7}{06867}} \textcolor{preprocessor}{\#define USB\_FIFO7\_EPDATA\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06868}06868 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06869}06869 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06870}06870 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06871}06871 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DEVCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06872}06872 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06873}06873 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06874}\mbox{\hyperlink{tm4c123gh6pm_8h_acce0cfc6452c14814e625c7b3f97de08}{06874}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_DEV          0x00000080  }\textcolor{comment}{// Device Mode (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06875}\mbox{\hyperlink{tm4c123gh6pm_8h_aa141482d4f6178876a5b3334cb6678e6}{06875}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_FSDEV        0x00000040  }\textcolor{comment}{// Full-\/Speed Device Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06876}\mbox{\hyperlink{tm4c123gh6pm_8h_a0074b44b7d227fc7082abf54a3efee80}{06876}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_LSDEV        0x00000020  }\textcolor{comment}{// Low-\/Speed Device Detected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06877}\mbox{\hyperlink{tm4c123gh6pm_8h_a36b225f3c5c97d06991d3967b10fcafd}{06877}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_M       0x00000018  }\textcolor{comment}{// VBUS Level (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06878}\mbox{\hyperlink{tm4c123gh6pm_8h_acc64e235bc8136035b22e45cfcd5da9d}{06878}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_NONE    0x00000000  }\textcolor{comment}{// Below SessionEnd}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06879}\mbox{\hyperlink{tm4c123gh6pm_8h_a62ab41a4104d26fdb1a9ab3345a97da5}{06879}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_SEND    0x00000008  }\textcolor{comment}{// Above SessionEnd, below AValid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06880}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c30d568fd40173e742047e493bd79ce}{06880}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_AVALID  0x00000010  }\textcolor{comment}{// Above AValid, below VBUSValid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06881}\mbox{\hyperlink{tm4c123gh6pm_8h_a21ebb9064a33fc19cf73f98ecb3bcbcc}{06881}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_VALID   0x00000018  }\textcolor{comment}{// Above VBUSValid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06882}\mbox{\hyperlink{tm4c123gh6pm_8h_a93a1f0f40862a7514f85e803658af660}{06882}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_HOST         0x00000004  }\textcolor{comment}{// Host Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06883}\mbox{\hyperlink{tm4c123gh6pm_8h_ab95b6af78cbff0f3dbe6c4e442c842c7}{06883}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_HOSTREQ      0x00000002  }\textcolor{comment}{// Host Request (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06884}\mbox{\hyperlink{tm4c123gh6pm_8h_a707749eaf6fa16e4ec6145193938eec5}{06884}} \textcolor{preprocessor}{\#define USB\_DEVCTL\_SESSION      0x00000001  }\textcolor{comment}{// Session Start/End (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06885}06885 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06886}06886 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06887}06887 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06888}06888 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFIFOSZ register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06889}06889 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06890}06890 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06891}\mbox{\hyperlink{tm4c123gh6pm_8h_a75c783e7bdd861d324f429dec9dd66b8}{06891}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_DPB        0x00000010  }\textcolor{comment}{// Double Packet Buffer Support}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06892}\mbox{\hyperlink{tm4c123gh6pm_8h_a53930fb415e2c250ac1955685ed5141c}{06892}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_M     0x0000000F  }\textcolor{comment}{// Max Packet Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06893}\mbox{\hyperlink{tm4c123gh6pm_8h_a0099d3061e196f752f568997d936f8dc}{06893}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_8     0x00000000  }\textcolor{comment}{// 8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06894}\mbox{\hyperlink{tm4c123gh6pm_8h_a83be1bb3371bf9bb1fb3517717aebb17}{06894}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_16    0x00000001  }\textcolor{comment}{// 16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06895}\mbox{\hyperlink{tm4c123gh6pm_8h_a4820bee6260d4cc83c041d408abf2e55}{06895}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_32    0x00000002  }\textcolor{comment}{// 32}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06896}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a8c595fa6aaaa7514349987bfe4992a}{06896}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_64    0x00000003  }\textcolor{comment}{// 64}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06897}\mbox{\hyperlink{tm4c123gh6pm_8h_a83ea339657c8cb843068c837d0eef6e4}{06897}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_128   0x00000004  }\textcolor{comment}{// 128}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06898}\mbox{\hyperlink{tm4c123gh6pm_8h_adb5f974e460d1e4d5ac444a13bce751c}{06898}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_256   0x00000005  }\textcolor{comment}{// 256}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06899}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6b0f8c9fb07dcca2c9e7434fff27da5}{06899}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_512   0x00000006  }\textcolor{comment}{// 512}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06900}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bbea18f88d303f6fe8ed29bfaf84fb9}{06900}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_1024  0x00000007  }\textcolor{comment}{// 1024}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06901}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fcf368311e43bc748319bd5b3b316f4}{06901}} \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_2048  0x00000008  }\textcolor{comment}{// 2048}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06902}06902 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06903}06903 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06904}06904 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06905}06905 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFIFOSZ register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06906}06906 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06907}06907 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06908}\mbox{\hyperlink{tm4c123gh6pm_8h_a5daeb68cbb4b480f2a416f0e213de4fa}{06908}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_DPB        0x00000010  }\textcolor{comment}{// Double Packet Buffer Support}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06909}\mbox{\hyperlink{tm4c123gh6pm_8h_ae24d5c79badb63a619aaf47e13500ef3}{06909}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_M     0x0000000F  }\textcolor{comment}{// Max Packet Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06910}\mbox{\hyperlink{tm4c123gh6pm_8h_a02adb5456f70b6b3fe04cad11ba3e214}{06910}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_8     0x00000000  }\textcolor{comment}{// 8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06911}\mbox{\hyperlink{tm4c123gh6pm_8h_a13fff929f47a7837fe412f38eac22561}{06911}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_16    0x00000001  }\textcolor{comment}{// 16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06912}\mbox{\hyperlink{tm4c123gh6pm_8h_aad6bf0f74c68b0d53aa8e744b8c06f7c}{06912}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_32    0x00000002  }\textcolor{comment}{// 32}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06913}\mbox{\hyperlink{tm4c123gh6pm_8h_ab995c117b2abe622db1123d265677095}{06913}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_64    0x00000003  }\textcolor{comment}{// 64}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06914}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3807cb3735372bf111c56b21cb65b06}{06914}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_128   0x00000004  }\textcolor{comment}{// 128}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06915}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7aecea833df5fd8616424d09543fa02}{06915}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_256   0x00000005  }\textcolor{comment}{// 256}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06916}\mbox{\hyperlink{tm4c123gh6pm_8h_af8ee156a92ee08450e873b8a64766b86}{06916}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_512   0x00000006  }\textcolor{comment}{// 512}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06917}\mbox{\hyperlink{tm4c123gh6pm_8h_abcc9262c2a27b80b8ef5079b935de8a9}{06917}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_1024  0x00000007  }\textcolor{comment}{// 1024}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06918}\mbox{\hyperlink{tm4c123gh6pm_8h_a38e406f9b121e7ccc34fa3b24bc75e29}{06918}} \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_2048  0x00000008  }\textcolor{comment}{// 2048}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06919}06919 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06920}06920 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06921}06921 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06922}06922 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFIFOADD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06923}06923 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06924}06924 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06925}06925 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06926}\mbox{\hyperlink{tm4c123gh6pm_8h_a30cf28b8830d8a5c13f1551aafef53d6}{06926}} \textcolor{preprocessor}{\#define USB\_TXFIFOADD\_ADDR\_M    0x000001FF  }\textcolor{comment}{// Transmit/Receive Start Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06927}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e1fe611b42a156f111aa30b94a34c89}{06927}} \textcolor{preprocessor}{\#define USB\_TXFIFOADD\_ADDR\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06928}06928 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06929}06929 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06930}06930 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06931}06931 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFIFOADD}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06932}06932 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06933}06933 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06934}06934 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06935}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f82b240688836f0f6d36e80b759d4a8}{06935}} \textcolor{preprocessor}{\#define USB\_RXFIFOADD\_ADDR\_M    0x000001FF  }\textcolor{comment}{// Transmit/Receive Start Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06936}\mbox{\hyperlink{tm4c123gh6pm_8h_a846ffd8fd42a5f29359467750b8c7f1f}{06936}} \textcolor{preprocessor}{\#define USB\_RXFIFOADD\_ADDR\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06937}06937 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06938}06938 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06939}06939 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06940}06940 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_CONTIM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06941}06941 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06942}06942 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06943}\mbox{\hyperlink{tm4c123gh6pm_8h_a941e808ca85a00299eebe4405a325f57}{06943}} \textcolor{preprocessor}{\#define USB\_CONTIM\_WTCON\_M      0x000000F0  }\textcolor{comment}{// Connect Wait}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06944}\mbox{\hyperlink{tm4c123gh6pm_8h_a764e53c50ad2314722346a47d4fea79d}{06944}} \textcolor{preprocessor}{\#define USB\_CONTIM\_WTID\_M       0x0000000F  }\textcolor{comment}{// Wait ID}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06945}\mbox{\hyperlink{tm4c123gh6pm_8h_ade6b993b8e488ba09c448ab9a58335e9}{06945}} \textcolor{preprocessor}{\#define USB\_CONTIM\_WTCON\_S      4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06946}\mbox{\hyperlink{tm4c123gh6pm_8h_a36cc7c1bf7eeabca28f91723402a3043}{06946}} \textcolor{preprocessor}{\#define USB\_CONTIM\_WTID\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06947}06947 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06948}06948 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06949}06949 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06950}06950 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VPLEN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06951}06951 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06952}06952 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06953}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c0cdd0be0b1e86b79da76f0e2161f4e}{06953}} \textcolor{preprocessor}{\#define USB\_VPLEN\_VPLEN\_M       0x000000FF  }\textcolor{comment}{// VBUS Pulse Length}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06954}\mbox{\hyperlink{tm4c123gh6pm_8h_a2554b9bdc0d58c9df0cd0b7c6d17aff6}{06954}} \textcolor{preprocessor}{\#define USB\_VPLEN\_VPLEN\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06955}06955 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06956}06956 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06957}06957 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06958}06958 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FSEOF register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06959}06959 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06960}06960 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06961}\mbox{\hyperlink{tm4c123gh6pm_8h_a85196d978ceb2c9167e7c1ef7330eaec}{06961}} \textcolor{preprocessor}{\#define USB\_FSEOF\_FSEOFG\_M      0x000000FF  }\textcolor{comment}{// Full-\/Speed End-\/of-\/Frame Gap}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06962}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9e2e943c764e8003b203c8d2ad741d4}{06962}} \textcolor{preprocessor}{\#define USB\_FSEOF\_FSEOFG\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06963}06963 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06964}06964 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06965}06965 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06966}06966 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_LSEOF register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06967}06967 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06968}06968 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06969}\mbox{\hyperlink{tm4c123gh6pm_8h_abb34229c2b81ef5aaca01ba0063e532c}{06969}} \textcolor{preprocessor}{\#define USB\_LSEOF\_LSEOFG\_M      0x000000FF  }\textcolor{comment}{// Low-\/Speed End-\/of-\/Frame Gap}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06970}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fcb2c9aff778aa2d52bd4eafb5683a8}{06970}} \textcolor{preprocessor}{\#define USB\_LSEOF\_LSEOFG\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06971}06971 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06972}06972 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06973}06973 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06974}06974 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06975}06975 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06976}06976 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06977}06977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06978}\mbox{\hyperlink{tm4c123gh6pm_8h_a947a93549c5d57a7fbc9186f0a4844bc}{06978}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR0\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06979}\mbox{\hyperlink{tm4c123gh6pm_8h_a2affd3c507fa60a75a8275594afa2d34}{06979}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR0\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06980}06980 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06981}06981 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06982}06982 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06983}06983 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06984}06984 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06985}06985 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06986}06986 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06987}\mbox{\hyperlink{tm4c123gh6pm_8h_a20e3af07f6d4f60b77020d78146e9019}{06987}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR0\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06988}\mbox{\hyperlink{tm4c123gh6pm_8h_adfdf29af1a66aae1cebbe401bdcf7022}{06988}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR0\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06989}06989 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06990}06990 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06991}06991 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06992}06992 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06993}06993 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06994}06994 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06995}06995 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06996}\mbox{\hyperlink{tm4c123gh6pm_8h_aa29a4d2c258b24d3e97b8ba98bb91d77}{06996}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT0\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06997}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d16c3808d5b379907e57ab1e7e9a532}{06997}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT0\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06998}06998 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l06999}06999 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07000}07000 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07001}07001 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07002}07002 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07003}07003 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07004}07004 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07005}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f2f2ce5a3a088dca439c81ab6a5149b}{07005}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR1\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07006}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6b25a8272bb596aec9ff6952faf5b7b}{07006}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR1\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07007}07007 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07008}07008 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07009}07009 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07010}07010 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07011}07011 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07012}07012 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07013}07013 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07014}\mbox{\hyperlink{tm4c123gh6pm_8h_afabbee39b73463c1159d74847d16dc40}{07014}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR1\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07015}\mbox{\hyperlink{tm4c123gh6pm_8h_a6859476374c86aec0ea73da14fa2cc86}{07015}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR1\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07016}07016 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07017}07017 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07018}07018 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07019}07019 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07020}07020 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07021}07021 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07022}07022 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07023}\mbox{\hyperlink{tm4c123gh6pm_8h_a2dead38b5856ab74e10b28063cfa0f9c}{07023}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT1\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07024}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cf015fbd184cc20a21079cb5ba8c633}{07024}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT1\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07025}07025 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07026}07026 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07027}07027 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07028}07028 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07029}07029 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07030}07030 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07031}07031 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07032}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fcc49d0e3af1533f959f09e046b1f18}{07032}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR1\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07033}\mbox{\hyperlink{tm4c123gh6pm_8h_a3653895af871069ba5b690ebb8d32f6d}{07033}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR1\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07034}07034 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07035}07035 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07036}07036 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07037}07037 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07038}07038 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07039}07039 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07040}07040 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07041}\mbox{\hyperlink{tm4c123gh6pm_8h_a8730dfa265c99905f55d294b6b8a2203}{07041}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR1\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07042}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1054d562a4af1d54f6d912020a4235a}{07042}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR1\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07043}07043 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07044}07044 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07045}07045 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07046}07046 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07047}07047 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07048}07048 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07049}07049 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07050}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4ed76e64ed3052c085a7afce4a8ea1d}{07050}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT1\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07051}\mbox{\hyperlink{tm4c123gh6pm_8h_a35ad44c435bea9130f74dbe2961e36ea}{07051}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT1\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07052}07052 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07053}07053 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07054}07054 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07055}07055 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07056}07056 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07057}07057 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07058}07058 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07059}\mbox{\hyperlink{tm4c123gh6pm_8h_a3616abb6b78f6346e2e2a2a90660fbcd}{07059}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR2\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07060}\mbox{\hyperlink{tm4c123gh6pm_8h_a86355ddd5bb2fe5e9df7715717a77be6}{07060}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR2\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07061}07061 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07062}07062 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07063}07063 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07064}07064 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07065}07065 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07066}07066 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07067}07067 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07068}\mbox{\hyperlink{tm4c123gh6pm_8h_a003ed9a6d1a27573ed4dc779746acbdd}{07068}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR2\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07069}\mbox{\hyperlink{tm4c123gh6pm_8h_a000bbb10649b085bde981c99849756ea}{07069}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR2\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07070}07070 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07071}07071 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07072}07072 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07073}07073 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07074}07074 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07075}07075 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07076}07076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07077}\mbox{\hyperlink{tm4c123gh6pm_8h_aea142aed6d9be3107b4eab9a3816e6f9}{07077}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT2\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07078}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4fee62bae3fad1a4952636f900a2128}{07078}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT2\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07079}07079 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07080}07080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07081}07081 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07082}07082 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07083}07083 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07084}07084 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07085}07085 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07086}\mbox{\hyperlink{tm4c123gh6pm_8h_ace78f90440ed81c6f4ff7de58fad6675}{07086}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR2\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07087}\mbox{\hyperlink{tm4c123gh6pm_8h_ace40d1e9ea99007d763869c5648025f8}{07087}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR2\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07088}07088 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07089}07089 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07090}07090 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07091}07091 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07092}07092 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07093}07093 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07094}07094 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07095}\mbox{\hyperlink{tm4c123gh6pm_8h_a097f540dbcba25c4ffdf0a864e1338c5}{07095}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR2\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07096}\mbox{\hyperlink{tm4c123gh6pm_8h_a80991f7d21fb4a2dfca250765e0d09fc}{07096}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR2\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07097}07097 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07098}07098 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07099}07099 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07100}07100 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07101}07101 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07102}07102 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07103}07103 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07104}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b03d2e0cb2752c3586dbbf001cdf69e}{07104}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT2\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07105}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8da9a887419ec7f7d1d9cad09ff8efd}{07105}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT2\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07106}07106 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07107}07107 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07108}07108 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07109}07109 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07110}07110 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07111}07111 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07112}07112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07113}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e3e573d6b90e6c14937441e7396b692}{07113}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR3\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07114}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e3d6cb823b912ff77d9b537bcb471f6}{07114}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR3\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07115}07115 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07116}07116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07117}07117 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07118}07118 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07119}07119 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07120}07120 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07121}07121 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07122}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7044fdd8087bdce635d2d38ffb51cf3}{07122}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR3\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07123}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d5cea8e81c8a13e1a7442a0b1e4a2a5}{07123}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR3\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07124}07124 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07125}07125 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07126}07126 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07127}07127 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07128}07128 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07129}07129 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07130}07130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07131}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aead031ae97e7bbca924f18dbc9f985}{07131}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT3\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07132}\mbox{\hyperlink{tm4c123gh6pm_8h_a818f1ecc9b8274aa1b4e84c3465d8629}{07132}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT3\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07133}07133 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07134}07134 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07135}07135 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07136}07136 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07137}07137 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07138}07138 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07139}07139 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07140}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d46e170ce3386c2afe06ca76fe33955}{07140}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR3\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07141}\mbox{\hyperlink{tm4c123gh6pm_8h_af710fbac9cb7f281c3b8afa5a3a5162d}{07141}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR3\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07142}07142 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07143}07143 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07144}07144 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07145}07145 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07146}07146 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07147}07147 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07148}07148 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07149}\mbox{\hyperlink{tm4c123gh6pm_8h_a63e33894aceacc2d95a4d9ba930c83e2}{07149}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR3\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07150}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5ae7c96eeb2c2a8a54303ac7e3ab674}{07150}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR3\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07151}07151 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07152}07152 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07153}07153 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07154}07154 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07155}07155 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07156}07156 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07157}07157 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07158}\mbox{\hyperlink{tm4c123gh6pm_8h_a22baa2fec91ce4c3483e80a808fcdb1f}{07158}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT3\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07159}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4cde7550735ae3fc8701ed7c805e44b}{07159}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT3\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07160}07160 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07161}07161 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07162}07162 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07163}07163 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07164}07164 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07165}07165 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07166}07166 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07167}\mbox{\hyperlink{tm4c123gh6pm_8h_a51c7fe13809810d083b1f95f7f80b51c}{07167}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR4\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07168}\mbox{\hyperlink{tm4c123gh6pm_8h_a000238eaf09cfed2291801e52293e33d}{07168}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR4\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07169}07169 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07170}07170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07171}07171 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07172}07172 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07173}07173 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07174}07174 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07175}07175 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07176}\mbox{\hyperlink{tm4c123gh6pm_8h_ab04b7f1d7ef234cba51990e3f407e704}{07176}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR4\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07177}\mbox{\hyperlink{tm4c123gh6pm_8h_ae859df31d804181870d78aac2fe854a5}{07177}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR4\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07178}07178 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07179}07179 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07180}07180 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07181}07181 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07182}07182 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07183}07183 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07184}07184 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07185}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b69c2a43496ae9944abb7bc487e39d8}{07185}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT4\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07186}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f3a8d4224673231d78427bd416cf27a}{07186}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT4\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07187}07187 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07188}07188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07189}07189 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07190}07190 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07191}07191 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07192}07192 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07193}07193 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07194}\mbox{\hyperlink{tm4c123gh6pm_8h_aedaeab6baa319db484f5dab2e809565a}{07194}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR4\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07195}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c0382f0c71f0ad8894623beeeb5603f}{07195}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR4\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07196}07196 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07197}07197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07198}07198 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07199}07199 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07200}07200 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07201}07201 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07202}07202 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07203}\mbox{\hyperlink{tm4c123gh6pm_8h_aa045fe6eee92c676d64e550f25f77983}{07203}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR4\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07204}\mbox{\hyperlink{tm4c123gh6pm_8h_a16ea70a4e82e2fe16d3c60b91ac02383}{07204}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR4\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07205}07205 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07206}07206 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07207}07207 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07208}07208 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07209}07209 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07210}07210 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07211}07211 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07212}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4e3674a1058bed8278a5aba9c70850d}{07212}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT4\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07213}\mbox{\hyperlink{tm4c123gh6pm_8h_ac29179eb07a8120e7a1802bf10191370}{07213}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT4\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07214}07214 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07215}07215 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07216}07216 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07217}07217 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07218}07218 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07219}07219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07220}07220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07221}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c45ecc181e4661bc7d1998e08f1c2f2}{07221}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR5\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07222}\mbox{\hyperlink{tm4c123gh6pm_8h_a9970132c0edce22c3e42217e9a15a7a3}{07222}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR5\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07223}07223 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07224}07224 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07225}07225 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07226}07226 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07227}07227 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07228}07228 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07229}07229 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07230}\mbox{\hyperlink{tm4c123gh6pm_8h_a26d111e0cf876b72e149db663fd7ec0d}{07230}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR5\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07231}\mbox{\hyperlink{tm4c123gh6pm_8h_a3201ee41f01c5e2dd662d61db1da6625}{07231}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR5\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07232}07232 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07233}07233 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07234}07234 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07235}07235 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07236}07236 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07237}07237 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07238}07238 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07239}\mbox{\hyperlink{tm4c123gh6pm_8h_a077bc48441a7c2b785f4144a28e481c9}{07239}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT5\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07240}\mbox{\hyperlink{tm4c123gh6pm_8h_ac73cbbc05d4981bc53f342cf0437ffb6}{07240}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT5\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07241}07241 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07242}07242 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07243}07243 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07244}07244 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07245}07245 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07246}07246 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07247}07247 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07248}\mbox{\hyperlink{tm4c123gh6pm_8h_a686da032893e5dfe1f82dc9b2658c779}{07248}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR5\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07249}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2a498f91f3451cfc9e2669c7a31425a}{07249}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR5\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07250}07250 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07251}07251 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07252}07252 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07253}07253 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07254}07254 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07255}07255 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07256}07256 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07257}\mbox{\hyperlink{tm4c123gh6pm_8h_afb81053b9fb0a2584c92e4a8deeff98f}{07257}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR5\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07258}\mbox{\hyperlink{tm4c123gh6pm_8h_a550fc92b032d735a10d1f07fb951a492}{07258}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR5\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07259}07259 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07260}07260 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07261}07261 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07262}07262 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07263}07263 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07264}07264 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07265}07265 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07266}\mbox{\hyperlink{tm4c123gh6pm_8h_a18db725396c95c797d4d78d937709671}{07266}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT5\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07267}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c1903b900c10ef6cdc64f5e4db28b65}{07267}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT5\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07268}07268 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07269}07269 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07270}07270 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07271}07271 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07272}07272 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07273}07273 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07274}07274 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07275}\mbox{\hyperlink{tm4c123gh6pm_8h_aa981eaee0777532f8f310a4f752309ef}{07275}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR6\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07276}\mbox{\hyperlink{tm4c123gh6pm_8h_a49a0dfb10b5f0a62a08ca38f69a4d3c8}{07276}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR6\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07277}07277 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07278}07278 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07279}07279 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07280}07280 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07281}07281 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07282}07282 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07283}07283 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07284}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c66629ec2f370d8a8fcdf03a84ba1dc}{07284}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR6\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07285}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6f434bd7a7450534b0d1f9d476970cd}{07285}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR6\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07286}07286 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07287}07287 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07288}07288 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07289}07289 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07290}07290 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07291}07291 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07292}07292 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07293}\mbox{\hyperlink{tm4c123gh6pm_8h_a3175d6e793088b14c89c46f10576d9a6}{07293}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT6\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07294}\mbox{\hyperlink{tm4c123gh6pm_8h_a42a95d67e8581f0bc86978a59f25c1ec}{07294}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT6\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07295}07295 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07296}07296 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07297}07297 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07298}07298 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07299}07299 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07300}07300 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07301}07301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07302}\mbox{\hyperlink{tm4c123gh6pm_8h_a3dda1702bca14f2ed831e9136253447d}{07302}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR6\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07303}\mbox{\hyperlink{tm4c123gh6pm_8h_a707003022c35cd726d7510c5fe3d25a1}{07303}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR6\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07304}07304 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07305}07305 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07306}07306 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07307}07307 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07308}07308 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07309}07309 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07310}07310 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07311}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fb2e3cc1db26ffa1a8b113f1929df91}{07311}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR6\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07312}\mbox{\hyperlink{tm4c123gh6pm_8h_a331bdde07e00b1b1549ce85ea63fc2f0}{07312}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR6\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07313}07313 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07314}07314 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07315}07315 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07316}07316 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07317}07317 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07318}07318 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07319}07319 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07320}\mbox{\hyperlink{tm4c123gh6pm_8h_ab580d4f8c21b70da27a74042c05eb0b2}{07320}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT6\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07321}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d5d67bb9881fb36c9fe9cdc124edb11}{07321}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT6\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07322}07322 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07323}07323 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07324}07324 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07325}07325 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07326}07326 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07327}07327 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07328}07328 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07329}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2dcee9407465d9eaa10f7c16564fbfd}{07329}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR7\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07330}\mbox{\hyperlink{tm4c123gh6pm_8h_a04e0d30b0506b40025910686f0fda4b6}{07330}} \textcolor{preprocessor}{\#define USB\_TXFUNCADDR7\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07331}07331 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07332}07332 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07333}07333 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07334}07334 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07335}07335 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07336}07336 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07337}07337 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07338}\mbox{\hyperlink{tm4c123gh6pm_8h_a33853f01d75ae9ddcb277e43ad1b6388}{07338}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR7\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07339}\mbox{\hyperlink{tm4c123gh6pm_8h_a31573436d56f332334e4c814974233ac}{07339}} \textcolor{preprocessor}{\#define USB\_TXHUBADDR7\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07340}07340 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07341}07341 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07342}07342 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07343}07343 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07344}07344 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07345}07345 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07346}07346 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07347}\mbox{\hyperlink{tm4c123gh6pm_8h_af2fcfe3283e0a70bf27aec03e5333ea8}{07347}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT7\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07348}\mbox{\hyperlink{tm4c123gh6pm_8h_ad07cfdb843e1702c75d7ce3f0d517911}{07348}} \textcolor{preprocessor}{\#define USB\_TXHUBPORT7\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07349}07349 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07350}07350 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07351}07351 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07352}07352 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07353}07353 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07354}07354 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07355}07355 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07356}\mbox{\hyperlink{tm4c123gh6pm_8h_a0252e4040f747f496e67760239ba9534}{07356}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR7\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07357}\mbox{\hyperlink{tm4c123gh6pm_8h_ab74a07fdf1f4f20b9e929d494157d325}{07357}} \textcolor{preprocessor}{\#define USB\_RXFUNCADDR7\_ADDR\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07358}07358 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07359}07359 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07360}07360 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07361}07361 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07362}07362 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07363}07363 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07364}07364 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07365}\mbox{\hyperlink{tm4c123gh6pm_8h_aef7f89f7262a2aeec4ea4fc14318571f}{07365}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR7\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07366}\mbox{\hyperlink{tm4c123gh6pm_8h_ada06d3388339f89f9b563516d697ec31}{07366}} \textcolor{preprocessor}{\#define USB\_RXHUBADDR7\_ADDR\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07367}07367 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07368}07368 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07369}07369 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07370}07370 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07371}07371 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07372}07372 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07373}07373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07374}\mbox{\hyperlink{tm4c123gh6pm_8h_af9e4f4ca4ba37b63c9d93e927bd58282}{07374}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT7\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07375}\mbox{\hyperlink{tm4c123gh6pm_8h_a306b9b1f2a545cf7ceaff4ea2bbd13db}{07375}} \textcolor{preprocessor}{\#define USB\_RXHUBPORT7\_PORT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07376}07376 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07377}07377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07378}07378 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07379}07379 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_CSRL0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07380}07380 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07381}07381 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07382}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6e4cbd295f2d748f9c76617bfdcef01}{07382}} \textcolor{preprocessor}{\#define USB\_CSRL0\_NAKTO         0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07383}\mbox{\hyperlink{tm4c123gh6pm_8h_af99ad022830386b6eeec1668cf509228}{07383}} \textcolor{preprocessor}{\#define USB\_CSRL0\_SETENDC       0x00000080  }\textcolor{comment}{// Setup End Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07384}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bb1082edc6cc4924ee478cfaa4a020f}{07384}} \textcolor{preprocessor}{\#define USB\_CSRL0\_STATUS        0x00000040  }\textcolor{comment}{// STATUS Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07385}\mbox{\hyperlink{tm4c123gh6pm_8h_a48e2f3edca2d034139b6ee968e041d34}{07385}} \textcolor{preprocessor}{\#define USB\_CSRL0\_RXRDYC        0x00000040  }\textcolor{comment}{// RXRDY Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07386}\mbox{\hyperlink{tm4c123gh6pm_8h_a7141119d1f34061a07538d8cec93b05e}{07386}} \textcolor{preprocessor}{\#define USB\_CSRL0\_REQPKT        0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07387}\mbox{\hyperlink{tm4c123gh6pm_8h_ab41d8813224b450b8d5fb8602d7f8362}{07387}} \textcolor{preprocessor}{\#define USB\_CSRL0\_STALL         0x00000020  }\textcolor{comment}{// Send Stall}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07388}\mbox{\hyperlink{tm4c123gh6pm_8h_ab649bf662d9310d93032aadde771d022}{07388}} \textcolor{preprocessor}{\#define USB\_CSRL0\_SETEND        0x00000010  }\textcolor{comment}{// Setup End}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07389}\mbox{\hyperlink{tm4c123gh6pm_8h_a14ed6e28c632d3636f46fe0abef2792c}{07389}} \textcolor{preprocessor}{\#define USB\_CSRL0\_ERROR         0x00000010  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07390}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d0b019991becfdfb91fe4227daad63e}{07390}} \textcolor{preprocessor}{\#define USB\_CSRL0\_DATAEND       0x00000008  }\textcolor{comment}{// Data End}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07391}\mbox{\hyperlink{tm4c123gh6pm_8h_aac4f2f072b5b3030345398634fe919b4}{07391}} \textcolor{preprocessor}{\#define USB\_CSRL0\_SETUP         0x00000008  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07392}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0f1b7e9ac27a773a386af520e89980d}{07392}} \textcolor{preprocessor}{\#define USB\_CSRL0\_STALLED       0x00000004  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07393}\mbox{\hyperlink{tm4c123gh6pm_8h_a66cb7a914c02dce1716cb0b6669da104}{07393}} \textcolor{preprocessor}{\#define USB\_CSRL0\_TXRDY         0x00000002  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07394}\mbox{\hyperlink{tm4c123gh6pm_8h_aa46f20c660cc47f9b3d8f9feace51914}{07394}} \textcolor{preprocessor}{\#define USB\_CSRL0\_RXRDY         0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07395}07395 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07396}07396 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07397}07397 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07398}07398 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_CSRH0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07399}07399 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07400}07400 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07401}\mbox{\hyperlink{tm4c123gh6pm_8h_a3dfeb869eb77d4235fa81f14e16dcb4f}{07401}} \textcolor{preprocessor}{\#define USB\_CSRH0\_DTWE          0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07402}\mbox{\hyperlink{tm4c123gh6pm_8h_a53d350895f5d8cf5e6010bdf8c105bb4}{07402}} \textcolor{preprocessor}{\#define USB\_CSRH0\_DT            0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07403}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6749e9d7f8d7b2afaa90cd3fa1e50ad}{07403}} \textcolor{preprocessor}{\#define USB\_CSRH0\_FLUSH         0x00000001  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07404}07404 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07405}07405 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07406}07406 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07407}07407 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_COUNT0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07408}07408 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07409}07409 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07410}\mbox{\hyperlink{tm4c123gh6pm_8h_a019823dc6547e7cd3b6bcfc62514eb66}{07410}} \textcolor{preprocessor}{\#define USB\_COUNT0\_COUNT\_M      0x0000007F  }\textcolor{comment}{// FIFO Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07411}\mbox{\hyperlink{tm4c123gh6pm_8h_a4844910ea560832d9446b63ef6216bbf}{07411}} \textcolor{preprocessor}{\#define USB\_COUNT0\_COUNT\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07412}07412 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07413}07413 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07414}07414 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07415}07415 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TYPE0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07416}07416 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07417}07417 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07418}\mbox{\hyperlink{tm4c123gh6pm_8h_abe073e205e34b59e75a9b7c09e135afa}{07418}} \textcolor{preprocessor}{\#define USB\_TYPE0\_SPEED\_M       0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07419}\mbox{\hyperlink{tm4c123gh6pm_8h_ad75009234bcb791c90f83a6eba56558e}{07419}} \textcolor{preprocessor}{\#define USB\_TYPE0\_SPEED\_FULL    0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07420}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c11924120fbb14d0f29521e30c31264}{07420}} \textcolor{preprocessor}{\#define USB\_TYPE0\_SPEED\_LOW     0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07421}07421 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07422}07422 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07423}07423 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07424}07424 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_NAKLMT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07425}07425 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07426}07426 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07427}\mbox{\hyperlink{tm4c123gh6pm_8h_a097000b667f85af3ca764cf68ab74c38}{07427}} \textcolor{preprocessor}{\#define USB\_NAKLMT\_NAKLMT\_M     0x0000001F  }\textcolor{comment}{// EP0 NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07428}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f760e0ab65278180ed9588a4032ca1b}{07428}} \textcolor{preprocessor}{\#define USB\_NAKLMT\_NAKLMT\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07429}07429 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07430}07430 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07431}07431 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07432}07432 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07433}07433 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07434}07434 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07435}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bd0ee915413be04a5802f9b3993b2be}{07435}} \textcolor{preprocessor}{\#define USB\_TXMAXP1\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07436}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9e275393d1ba8f9b7491f5fe6cc4f66}{07436}} \textcolor{preprocessor}{\#define USB\_TXMAXP1\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07437}07437 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07438}07438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07439}07439 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07440}07440 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07441}07441 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07442}07442 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07443}\mbox{\hyperlink{tm4c123gh6pm_8h_a1eb02a4a69f990561895180410a05850}{07443}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07444}\mbox{\hyperlink{tm4c123gh6pm_8h_a70a1b1e35e89f7ef19cf13df87a011bf}{07444}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07445}\mbox{\hyperlink{tm4c123gh6pm_8h_a1386169b6005024ea7ce15648f253839}{07445}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07446}\mbox{\hyperlink{tm4c123gh6pm_8h_a37d6d15e1848c4aef25049a3dc9e09d2}{07446}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07447}\mbox{\hyperlink{tm4c123gh6pm_8h_a922b8123580cfe778f8e1fde6cf2b223}{07447}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07448}\mbox{\hyperlink{tm4c123gh6pm_8h_a3bfc1bfbaa15f17d9f658de533fd33e3}{07448}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07449}\mbox{\hyperlink{tm4c123gh6pm_8h_a45a4bb9491e8452fb8496d218e9fc86f}{07449}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07450}\mbox{\hyperlink{tm4c123gh6pm_8h_a69c08bcec8b5d8321a78c56a4a4d5eca}{07450}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07451}\mbox{\hyperlink{tm4c123gh6pm_8h_a89dcaee968ea2111b4e70a56789e59a5}{07451}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07452}\mbox{\hyperlink{tm4c123gh6pm_8h_a2dee22637008a182c7e810ea6ad2615c}{07452}} \textcolor{preprocessor}{\#define USB\_TXCSRL1\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07453}07453 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07454}07454 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07455}07455 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07456}07456 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07457}07457 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07458}07458 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07459}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a74dc0cf7f4010a9562834742a12569}{07459}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07460}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7f88966e1ed96f9874b97457f8e3aa9}{07460}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07461}\mbox{\hyperlink{tm4c123gh6pm_8h_aee023e9f4d503121558b8d0c83ec60a7}{07461}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07462}\mbox{\hyperlink{tm4c123gh6pm_8h_a70a09d67fe2b11247e013449470a04d0}{07462}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07463}\mbox{\hyperlink{tm4c123gh6pm_8h_a327d2a9a741c4a3eaa465adb254d1d9d}{07463}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07464}\mbox{\hyperlink{tm4c123gh6pm_8h_abd420b366edbcda207b59235e060eea6}{07464}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07465}\mbox{\hyperlink{tm4c123gh6pm_8h_a11b3d8939e767c6f6a67facfae442c13}{07465}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07466}\mbox{\hyperlink{tm4c123gh6pm_8h_a1fd2de9ccb64b357ad1827970dc32779}{07466}} \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07467}07467 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07468}07468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07469}07469 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07470}07470 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07471}07471 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07472}07472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07473}\mbox{\hyperlink{tm4c123gh6pm_8h_a9911eb6d503705f669fa2873bd31d2b8}{07473}} \textcolor{preprocessor}{\#define USB\_RXMAXP1\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07474}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d8d92045ced93881d6a78cde6cbd92e}{07474}} \textcolor{preprocessor}{\#define USB\_RXMAXP1\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07475}07475 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07476}07476 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07477}07477 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07478}07478 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07479}07479 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07480}07480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07481}\mbox{\hyperlink{tm4c123gh6pm_8h_aee0bc3c1d82b61a1fabab0e5347f052c}{07481}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07482}\mbox{\hyperlink{tm4c123gh6pm_8h_a538d1dd26c7eb2bc5112ac4e20e8f6d4}{07482}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07483}\mbox{\hyperlink{tm4c123gh6pm_8h_a14d69e7194f31c15b10dfda9c5109b5f}{07483}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07484}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0c39bc6e00519be3dae6d53610e5156}{07484}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07485}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c358f9fcfc75cff2eebd913bc0d0400}{07485}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07486}\mbox{\hyperlink{tm4c123gh6pm_8h_a98f6c73841da3327e4608d1b8721410c}{07486}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07487}\mbox{\hyperlink{tm4c123gh6pm_8h_ab67eb32cdcab65ab7cc8071d7c18e239}{07487}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07488}\mbox{\hyperlink{tm4c123gh6pm_8h_af02f9e268f899559bef1877157f14399}{07488}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07489}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0c5077b6d874569823bd4f213e91d2b}{07489}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07490}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1066bb16f5bcf6f312e499ec48f499a}{07490}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07491}\mbox{\hyperlink{tm4c123gh6pm_8h_aacc88e8db2bd97c22301ac3544a0d3ce}{07491}} \textcolor{preprocessor}{\#define USB\_RXCSRL1\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07492}07492 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07493}07493 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07494}07494 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07495}07495 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07496}07496 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07497}07497 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07498}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f19fc8cbdc83cd742276b0787c0705f}{07498}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07499}\mbox{\hyperlink{tm4c123gh6pm_8h_ace44928f33d51fdb2ea895982f810c9d}{07499}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07500}\mbox{\hyperlink{tm4c123gh6pm_8h_a423af9f584de17f1261b1736e3e0b98b}{07500}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07501}\mbox{\hyperlink{tm4c123gh6pm_8h_a77d6133e3e9658960e4bf88ea5e98219}{07501}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07502}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c83ed4e64462e78c83dd403118c842d}{07502}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07503}\mbox{\hyperlink{tm4c123gh6pm_8h_a1efc3cb99e794a31de2439d5f5e71241}{07503}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07504}\mbox{\hyperlink{tm4c123gh6pm_8h_a765b6bd345468708035e8c6d4efd8a29}{07504}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07505}\mbox{\hyperlink{tm4c123gh6pm_8h_a49a0a2b8744213d777d676496c862838}{07505}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07506}\mbox{\hyperlink{tm4c123gh6pm_8h_a5955eb93ff853fd246ec9eabd08ec50e}{07506}} \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07507}07507 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07508}07508 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07509}07509 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07510}07510 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07511}07511 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07512}07512 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07513}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d3c91f419565912ed353a989afad29a}{07513}} \textcolor{preprocessor}{\#define USB\_RXCOUNT1\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07514}\mbox{\hyperlink{tm4c123gh6pm_8h_aea3e8b868eee3f9eb9036275ae1b4215}{07514}} \textcolor{preprocessor}{\#define USB\_RXCOUNT1\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07515}07515 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07516}07516 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07517}07517 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07518}07518 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07519}07519 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07520}07520 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07521}\mbox{\hyperlink{tm4c123gh6pm_8h_a9122ae4476961b89262804328282d1ab}{07521}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07522}\mbox{\hyperlink{tm4c123gh6pm_8h_a08c18383082e22b75d15bc204a6a2635}{07522}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07523}\mbox{\hyperlink{tm4c123gh6pm_8h_a25e094c993b8e4befbe82517aff7e0c4}{07523}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07524}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2e80f243222c9910924df86682a3862}{07524}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07525}\mbox{\hyperlink{tm4c123gh6pm_8h_a90b371285bb1b54084c60e1e1e42aa1d}{07525}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07526}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9f06160100f5ea8021367a7998c421d}{07526}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07527}\mbox{\hyperlink{tm4c123gh6pm_8h_a69bcc8c2b04150394222d31e20a332b4}{07527}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07528}\mbox{\hyperlink{tm4c123gh6pm_8h_a28d9e128ba6150fa5285efb9e56c36bc}{07528}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07529}\mbox{\hyperlink{tm4c123gh6pm_8h_a29c6b2764df8d6c668f65159ffb4fb31}{07529}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07530}\mbox{\hyperlink{tm4c123gh6pm_8h_ad3b5d9ed461a4e5e9f77c99efa77ad0e}{07530}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07531}\mbox{\hyperlink{tm4c123gh6pm_8h_a3079ef007e45246128c5326e483f03b6}{07531}} \textcolor{preprocessor}{\#define USB\_TXTYPE1\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07532}07532 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07533}07533 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07534}07534 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07535}07535 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07536}07536 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07537}07537 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07538}07538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07539}\mbox{\hyperlink{tm4c123gh6pm_8h_a5124353a90d75516ac0c95865aeeff1b}{07539}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07540}07540 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07541}\mbox{\hyperlink{tm4c123gh6pm_8h_a83bbece7980ab3fbd3d9351a642348ec}{07541}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07542}07542 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07543}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb58b31a469764612ca27134ec0a0b0e}{07543}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07544}07544 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07545}\mbox{\hyperlink{tm4c123gh6pm_8h_a84691bf15e256c5713054cabefd80dfc}{07545}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07546}07546 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07547}07547 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07548}07548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07549}07549 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07550}07550 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07551}07551 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07552}07552 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07553}\mbox{\hyperlink{tm4c123gh6pm_8h_a3668954cf466d7d006d588fe6d106b4e}{07553}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07554}\mbox{\hyperlink{tm4c123gh6pm_8h_aee19711a4e277032a68100f01dc77f83}{07554}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07555}\mbox{\hyperlink{tm4c123gh6pm_8h_a9836b813511c6f286cda4578f35c872d}{07555}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07556}\mbox{\hyperlink{tm4c123gh6pm_8h_aeea2a9c22698b91134d3f92c8891c88e}{07556}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07557}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a45924a570ad5ef1b6b847895029d48}{07557}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07558}\mbox{\hyperlink{tm4c123gh6pm_8h_a497038e301ac2d74650d7627b692a962}{07558}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07559}\mbox{\hyperlink{tm4c123gh6pm_8h_a732fc5ebd87fa14eb2a232b3073646a1}{07559}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07560}\mbox{\hyperlink{tm4c123gh6pm_8h_a17a29f3bff6b679c1b108df9c3ddbada}{07560}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07561}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d374e4ec8fc89d4e89e56129d5622ad}{07561}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07562}\mbox{\hyperlink{tm4c123gh6pm_8h_a1769028d9bf4540455b39ce4ef6f11bf}{07562}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07563}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0401e0bd17148b383a471e6d55d1ac0}{07563}} \textcolor{preprocessor}{\#define USB\_RXTYPE1\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07564}07564 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07565}07565 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07566}07566 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07567}07567 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07568}07568 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07569}07569 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07570}07570 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07571}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b5bc7292e21966b83b571687c98c4bf}{07571}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07572}07572 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07573}\mbox{\hyperlink{tm4c123gh6pm_8h_ac536a77c2d2742e5172a87042ee061ba}{07573}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07574}07574 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07575}\mbox{\hyperlink{tm4c123gh6pm_8h_a44505464e13d97b22a380593b7c82c16}{07575}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07576}07576 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07577}\mbox{\hyperlink{tm4c123gh6pm_8h_af27ce9c480a35b2008dff0daf6243f6e}{07577}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07578}07578 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07579}07579 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07580}07580 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07581}07581 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07582}07582 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07583}07583 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07584}07584 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07585}\mbox{\hyperlink{tm4c123gh6pm_8h_a619a98a723a5efc593b0f40979b420ea}{07585}} \textcolor{preprocessor}{\#define USB\_TXMAXP2\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07586}\mbox{\hyperlink{tm4c123gh6pm_8h_afdca331cf7298f85ef2cb16398da14a4}{07586}} \textcolor{preprocessor}{\#define USB\_TXMAXP2\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07587}07587 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07588}07588 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07589}07589 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07590}07590 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07591}07591 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07592}07592 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07593}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9534bbc6dfcc2b30af9281e23c2edeb}{07593}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07594}\mbox{\hyperlink{tm4c123gh6pm_8h_af824bddd585714b1f26d96748f55b9fd}{07594}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07595}\mbox{\hyperlink{tm4c123gh6pm_8h_a69dddabac2740ca01b0adbc51e7ec14a}{07595}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07596}\mbox{\hyperlink{tm4c123gh6pm_8h_aeaea8afd19b2d5183e7b2cd6d47fd8cf}{07596}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07597}\mbox{\hyperlink{tm4c123gh6pm_8h_adc11d4c056ae14107da8aec58be8bda3}{07597}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07598}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d7e702175dc200dabec36796bf6d6a1}{07598}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07599}\mbox{\hyperlink{tm4c123gh6pm_8h_a278b14ece0c5366294b32e0c409acb13}{07599}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07600}\mbox{\hyperlink{tm4c123gh6pm_8h_a8128074c4e6098749853242c982d5516}{07600}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07601}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa6b340e51d74c467a4efd90492498f0}{07601}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07602}\mbox{\hyperlink{tm4c123gh6pm_8h_a15ce84b0a5d253c97cb8d4d798f83e86}{07602}} \textcolor{preprocessor}{\#define USB\_TXCSRL2\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07603}07603 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07604}07604 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07605}07605 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07606}07606 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07607}07607 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07608}07608 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07609}\mbox{\hyperlink{tm4c123gh6pm_8h_a7469d39777860750bf353105e4f74fcc}{07609}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07610}\mbox{\hyperlink{tm4c123gh6pm_8h_a57fb0cdf75fa11caee62da0c39de8cbe}{07610}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07611}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9f9f39b50da71ba1af43f3bb8d8019f}{07611}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07612}\mbox{\hyperlink{tm4c123gh6pm_8h_a7dfbe98b708fc6b1f107bf3a1f667a86}{07612}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07613}\mbox{\hyperlink{tm4c123gh6pm_8h_a294a42f9f7ac7e355fa673f06e4c9ba5}{07613}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07614}\mbox{\hyperlink{tm4c123gh6pm_8h_a741a29bef1d8dfdb34c2ab09af443e81}{07614}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07615}\mbox{\hyperlink{tm4c123gh6pm_8h_a11289aed0709cada758ed178edf48fc1}{07615}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07616}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2d178e01f10b4beac48b75da11f3773}{07616}} \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07617}07617 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07618}07618 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07619}07619 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07620}07620 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07621}07621 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07622}07622 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07623}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2b5d29e9b7bd86f1b18ba013c8713d9}{07623}} \textcolor{preprocessor}{\#define USB\_RXMAXP2\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07624}\mbox{\hyperlink{tm4c123gh6pm_8h_a95b7c815dd784a8ca4e4b2008fc3731a}{07624}} \textcolor{preprocessor}{\#define USB\_RXMAXP2\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07625}07625 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07626}07626 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07627}07627 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07628}07628 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07629}07629 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07630}07630 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07631}\mbox{\hyperlink{tm4c123gh6pm_8h_adc47fe15f447f5a1d626a719a24258cb}{07631}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07632}\mbox{\hyperlink{tm4c123gh6pm_8h_af8866445a7e6fa0f2632c7c34571e23d}{07632}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07633}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b3a171225277011e882ced4998b3cb4}{07633}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07634}\mbox{\hyperlink{tm4c123gh6pm_8h_ae14003bd5e2a99043916e8727d51a73e}{07634}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07635}\mbox{\hyperlink{tm4c123gh6pm_8h_a6555300e1c341558119ec90d22e5f25d}{07635}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07636}\mbox{\hyperlink{tm4c123gh6pm_8h_a374d6f62150fc531697d2e47a2b381de}{07636}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07637}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8a3fb7d9dc6d679bc4ac677910efaa4}{07637}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07638}\mbox{\hyperlink{tm4c123gh6pm_8h_aad55b06f6a0500022e48ea06df70c9e5}{07638}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07639}\mbox{\hyperlink{tm4c123gh6pm_8h_ab90c1d90d2cbf457be961f5b6b9ab664}{07639}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07640}\mbox{\hyperlink{tm4c123gh6pm_8h_a268df422245a50733f6923c09ca73f25}{07640}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07641}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c1a7438aea58d412d714451ef944ade}{07641}} \textcolor{preprocessor}{\#define USB\_RXCSRL2\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07642}07642 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07643}07643 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07644}07644 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07645}07645 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07646}07646 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07647}07647 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07648}\mbox{\hyperlink{tm4c123gh6pm_8h_a970de0d8b451388d78efcd2e7322ca16}{07648}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07649}\mbox{\hyperlink{tm4c123gh6pm_8h_a002902bc62fd76460edae7585fc81359}{07649}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07650}\mbox{\hyperlink{tm4c123gh6pm_8h_abd8502dade45f908cabb55aa0627ef64}{07650}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07651}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2a1b41e564d396a1fc49d469e0393a5}{07651}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07652}\mbox{\hyperlink{tm4c123gh6pm_8h_ab46508c8992051eaacb7ddd066a1f1c7}{07652}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07653}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a546fb267d7b5ac1a1eac0a347a025a}{07653}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07654}\mbox{\hyperlink{tm4c123gh6pm_8h_aa285117faeeb5d4e438662dcbf525faf}{07654}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07655}\mbox{\hyperlink{tm4c123gh6pm_8h_a660e4c22eefcb7c9dff3ab69953bba8a}{07655}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07656}\mbox{\hyperlink{tm4c123gh6pm_8h_a796fe2b846b6cc766d47e92d84d9da53}{07656}} \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07657}07657 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07658}07658 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07659}07659 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07660}07660 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07661}07661 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07662}07662 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07663}\mbox{\hyperlink{tm4c123gh6pm_8h_acdf7de7a4827cab2a3abe5d03fd039a5}{07663}} \textcolor{preprocessor}{\#define USB\_RXCOUNT2\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07664}\mbox{\hyperlink{tm4c123gh6pm_8h_a990e63730ccdef42cee1a90b1f8560ec}{07664}} \textcolor{preprocessor}{\#define USB\_RXCOUNT2\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07665}07665 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07666}07666 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07667}07667 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07668}07668 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07669}07669 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07670}07670 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07671}\mbox{\hyperlink{tm4c123gh6pm_8h_a45aeac0b0a482e58e5b52fd81bcd4ced}{07671}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07672}\mbox{\hyperlink{tm4c123gh6pm_8h_aad4d3b8039722dbc6d5d25ef8346bbb4}{07672}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07673}\mbox{\hyperlink{tm4c123gh6pm_8h_a96f49db9e5b117564af5cacd52d971ed}{07673}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07674}\mbox{\hyperlink{tm4c123gh6pm_8h_a221caeabc41a0b35eddc635ad86e9729}{07674}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07675}\mbox{\hyperlink{tm4c123gh6pm_8h_a9afe7844effe21e26251df8167e16eb7}{07675}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07676}\mbox{\hyperlink{tm4c123gh6pm_8h_a22fa6de3b6e469a3fc953a047f0bbd1b}{07676}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07677}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e265e4f89156fcca6274ae1761f45e8}{07677}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07678}\mbox{\hyperlink{tm4c123gh6pm_8h_afd6fa546fb2524d31cedc023a4a7da53}{07678}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07679}\mbox{\hyperlink{tm4c123gh6pm_8h_a34c9bd9e98bbc378fe1bc9abf13716ff}{07679}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07680}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d03107e27d2f5bf79bc3cbf8a8e0eca}{07680}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07681}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b5064440bf7a1385a19445f94703592}{07681}} \textcolor{preprocessor}{\#define USB\_TXTYPE2\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07682}07682 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07683}07683 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07684}07684 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07685}07685 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07686}07686 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07687}07687 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07688}07688 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07689}\mbox{\hyperlink{tm4c123gh6pm_8h_a96d8b8d3b691352ef86a13af491e3cbb}{07689}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07690}07690 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07691}\mbox{\hyperlink{tm4c123gh6pm_8h_ab465391ed4e378d3838b25045abfba08}{07691}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07692}07692 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07693}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aa765094bc039d941cb2f5a451aaf02}{07693}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07694}07694 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07695}\mbox{\hyperlink{tm4c123gh6pm_8h_a5049cfc467e38222a7aa31b43fde2ac6}{07695}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07696}07696 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07697}07697 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07698}07698 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07699}07699 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07700}07700 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07701}07701 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07702}07702 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07703}\mbox{\hyperlink{tm4c123gh6pm_8h_a5747e4e8aaf537e4a32ddbd3f049f533}{07703}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07704}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6eb4d94ae5878583f8be841adb613f7}{07704}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07705}\mbox{\hyperlink{tm4c123gh6pm_8h_a241ea6da55c634ecf58d87c08428c0eb}{07705}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07706}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf6bb8cab510a2a99f908dd8c3d3f628}{07706}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07707}\mbox{\hyperlink{tm4c123gh6pm_8h_aea79504934fb5eb464e81edd51bc466d}{07707}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07708}\mbox{\hyperlink{tm4c123gh6pm_8h_ad31ad33478ea9272274421d880059bdb}{07708}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07709}\mbox{\hyperlink{tm4c123gh6pm_8h_ad03882fa3844e2711c0506cc07a095cb}{07709}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07710}\mbox{\hyperlink{tm4c123gh6pm_8h_a980cb935288b4256a58924fa0e4a9d3d}{07710}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07711}\mbox{\hyperlink{tm4c123gh6pm_8h_ae99d6207dc0d05c8ca89c65c58ac6f4c}{07711}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07712}\mbox{\hyperlink{tm4c123gh6pm_8h_af0e4af5e9d9cacbf9a74dd2d12e19231}{07712}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07713}\mbox{\hyperlink{tm4c123gh6pm_8h_a087d44dbdb4c581f26afa9bed7efd268}{07713}} \textcolor{preprocessor}{\#define USB\_RXTYPE2\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07714}07714 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07715}07715 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07716}07716 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07717}07717 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07718}07718 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07719}07719 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07720}07720 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07721}\mbox{\hyperlink{tm4c123gh6pm_8h_aeaee1a9a074dae23f79a2ca468f17555}{07721}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07722}07722 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07723}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1cc9dfdb9cb4b9f56700cb437592dce}{07723}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07724}07724 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07725}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ff6a0610b4a8369d3370e48c2368cd2}{07725}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07726}07726 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07727}\mbox{\hyperlink{tm4c123gh6pm_8h_acec06dc66f442e66ca12e73d3e10e28f}{07727}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07728}07728 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07729}07729 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07730}07730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07731}07731 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07732}07732 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07733}07733 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07734}07734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07735}\mbox{\hyperlink{tm4c123gh6pm_8h_af3dc5a84fd36e510748f0b6603d26abc}{07735}} \textcolor{preprocessor}{\#define USB\_TXMAXP3\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07736}\mbox{\hyperlink{tm4c123gh6pm_8h_abf0960ad02f73cfa20e6407289eaa12d}{07736}} \textcolor{preprocessor}{\#define USB\_TXMAXP3\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07737}07737 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07738}07738 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07739}07739 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07740}07740 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07741}07741 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07742}07742 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07743}\mbox{\hyperlink{tm4c123gh6pm_8h_a8db9087979dc9dbb25b092ef68065770}{07743}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07744}\mbox{\hyperlink{tm4c123gh6pm_8h_a134f56755fb91f9861cc027ba50cf278}{07744}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07745}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bb400fa2434c98f0bcf7c53249ce0f0}{07745}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07746}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f1142f51a9b6e358c3aef53fc26c96e}{07746}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07747}\mbox{\hyperlink{tm4c123gh6pm_8h_a47232a0e83d8dce6b48c76c73fe75742}{07747}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07748}\mbox{\hyperlink{tm4c123gh6pm_8h_acc9c9bbdb3db010f96676c6dba1ce36b}{07748}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07749}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7f64fc4f63c13ef229f5a85a79c5a4f}{07749}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07750}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c9fdcb8db954bb2e673e8b6fd799c3f}{07750}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07751}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4df3a2415f76be2122872fc2d31ced0}{07751}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07752}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fcbf9f26b0c489122183e5d7eaec19c}{07752}} \textcolor{preprocessor}{\#define USB\_TXCSRL3\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07753}07753 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07754}07754 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07755}07755 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07756}07756 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07757}07757 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07758}07758 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07759}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f1f7d9d5f322b4eccaa51975d7ed472}{07759}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07760}\mbox{\hyperlink{tm4c123gh6pm_8h_ac744f0f7897122474d07b6671f4bfa82}{07760}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07761}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b21f8b0c3f84388fb50a13905fc613c}{07761}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07762}\mbox{\hyperlink{tm4c123gh6pm_8h_a73d030d2e930596740e3929cf85e37f1}{07762}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07763}\mbox{\hyperlink{tm4c123gh6pm_8h_ae26a5dee7140a7470cff5323dd862dcf}{07763}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07764}\mbox{\hyperlink{tm4c123gh6pm_8h_a33d5a81bdd470850a2bf7c20dec39286}{07764}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07765}\mbox{\hyperlink{tm4c123gh6pm_8h_a41b473bdcc50a832c0cd9080dae7624e}{07765}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07766}\mbox{\hyperlink{tm4c123gh6pm_8h_a5514fdb22f54656c6a54ded8d17deadf}{07766}} \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07767}07767 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07768}07768 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07769}07769 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07770}07770 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07771}07771 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07772}07772 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07773}\mbox{\hyperlink{tm4c123gh6pm_8h_a9effcbfe0afec137945e36c2e7f2e483}{07773}} \textcolor{preprocessor}{\#define USB\_RXMAXP3\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07774}\mbox{\hyperlink{tm4c123gh6pm_8h_a04d6809d6a38a526566228ee01049c47}{07774}} \textcolor{preprocessor}{\#define USB\_RXMAXP3\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07775}07775 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07776}07776 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07777}07777 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07778}07778 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07779}07779 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07780}07780 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07781}\mbox{\hyperlink{tm4c123gh6pm_8h_a02b881cdba1b4af8019a3c657c7002cf}{07781}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07782}\mbox{\hyperlink{tm4c123gh6pm_8h_afe8e1e5fd04d02ff3a73d197a0547189}{07782}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07783}\mbox{\hyperlink{tm4c123gh6pm_8h_adb317bdec8c5943db78a58380f526084}{07783}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07784}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d6a379516d020cb20f5fe027a51a82b}{07784}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07785}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f50e3d6d9166b3dee2fbd7555659210}{07785}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07786}\mbox{\hyperlink{tm4c123gh6pm_8h_a84a6041e60544667c29849cf1bacdc28}{07786}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07787}\mbox{\hyperlink{tm4c123gh6pm_8h_a101d299c15ea1a6eafe81f9415b0b63c}{07787}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07788}\mbox{\hyperlink{tm4c123gh6pm_8h_aec89e6e4576200b28432453b53ae7001}{07788}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07789}\mbox{\hyperlink{tm4c123gh6pm_8h_ad05e9b2458dc628bf8b8d421556a4650}{07789}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07790}\mbox{\hyperlink{tm4c123gh6pm_8h_a84df42cf04f8b9ffbfae50d021915010}{07790}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07791}\mbox{\hyperlink{tm4c123gh6pm_8h_a75cd5dfd150b8d1c624096073e5f7233}{07791}} \textcolor{preprocessor}{\#define USB\_RXCSRL3\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07792}07792 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07793}07793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07794}07794 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07795}07795 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07796}07796 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07797}07797 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07798}\mbox{\hyperlink{tm4c123gh6pm_8h_abdef8e095905f48c23fb94deaac5a10b}{07798}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07799}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d227c243ec70a6849d06fd1d830b139}{07799}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07800}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e0f1fdb0f3e85246fcf7e69c88840a6}{07800}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07801}\mbox{\hyperlink{tm4c123gh6pm_8h_abc2e7bbba415d04ab487b22ccd8dd382}{07801}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07802}\mbox{\hyperlink{tm4c123gh6pm_8h_a597f6104cec26150845cc87010fc5b8f}{07802}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07803}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ecb8ff1b5ceccdada5082c7a643aa86}{07803}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07804}\mbox{\hyperlink{tm4c123gh6pm_8h_a437f8ab469d541ed5df84ac9cf711ef8}{07804}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07805}\mbox{\hyperlink{tm4c123gh6pm_8h_a782c02a9d372f6330e4c676015971276}{07805}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07806}\mbox{\hyperlink{tm4c123gh6pm_8h_abd64fda0210df3d5bd1c6b78ed4c4d87}{07806}} \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07807}07807 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07808}07808 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07809}07809 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07810}07810 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07811}07811 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07812}07812 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07813}\mbox{\hyperlink{tm4c123gh6pm_8h_a880b02e4270ff7d28217b971d1e2d3da}{07813}} \textcolor{preprocessor}{\#define USB\_RXCOUNT3\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07814}\mbox{\hyperlink{tm4c123gh6pm_8h_af52b4ad55c070fd1256487f99aeef989}{07814}} \textcolor{preprocessor}{\#define USB\_RXCOUNT3\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07815}07815 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07816}07816 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07817}07817 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07818}07818 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07819}07819 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07820}07820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07821}\mbox{\hyperlink{tm4c123gh6pm_8h_a85c3c9579cfbe65d848516240efa9ef8}{07821}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07822}\mbox{\hyperlink{tm4c123gh6pm_8h_a25fa4c0a884401dc565b98b7716d0f55}{07822}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07823}\mbox{\hyperlink{tm4c123gh6pm_8h_acc5fcdde3d6e9052159fccab49f23000}{07823}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07824}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f8c22d6a811a071c26de1a12afaf5e4}{07824}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07825}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0f81796165a6b4cf7c263eca7876a85}{07825}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07826}\mbox{\hyperlink{tm4c123gh6pm_8h_acc2444ae590c3cb4b4a1747463947b79}{07826}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07827}\mbox{\hyperlink{tm4c123gh6pm_8h_ade917d2a0375473d08a61aa87e84bae8}{07827}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07828}\mbox{\hyperlink{tm4c123gh6pm_8h_ab62db64f87dabe238c75b77c7a772908}{07828}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07829}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a3014b5e8e54f1c9c4dd5199b9b4d1d}{07829}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07830}\mbox{\hyperlink{tm4c123gh6pm_8h_aae882750b76e54cbfbf6743ab05f9e0b}{07830}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07831}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9d961a439122dd3dc4ce3c83ae09274}{07831}} \textcolor{preprocessor}{\#define USB\_TXTYPE3\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07832}07832 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07833}07833 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07834}07834 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07835}07835 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07836}07836 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07837}07837 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07838}07838 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07839}\mbox{\hyperlink{tm4c123gh6pm_8h_ad59a035d1525be8329d463422509f54a}{07839}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07840}07840 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07841}\mbox{\hyperlink{tm4c123gh6pm_8h_abb0196c887c99bec30833a0316b86cdd}{07841}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07842}07842 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07843}\mbox{\hyperlink{tm4c123gh6pm_8h_aba34fa9837e05eb34109d105a353fd90}{07843}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07844}07844 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07845}\mbox{\hyperlink{tm4c123gh6pm_8h_aff9709ed07f3817dfd6093ea9b169828}{07845}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07846}07846 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07847}07847 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07848}07848 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07849}07849 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07850}07850 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07851}07851 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07852}07852 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07853}\mbox{\hyperlink{tm4c123gh6pm_8h_abc79c1e0469c822b515c0895309a3940}{07853}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07854}\mbox{\hyperlink{tm4c123gh6pm_8h_a4404c23e0243811052abd2739b146370}{07854}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07855}\mbox{\hyperlink{tm4c123gh6pm_8h_a58382c9ba2c9a5e43e1076e2e8afd13c}{07855}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07856}\mbox{\hyperlink{tm4c123gh6pm_8h_a69b7b1c69c336b8a2d69d519995a67b5}{07856}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07857}\mbox{\hyperlink{tm4c123gh6pm_8h_a548c1a188fb33ceed2c9bf8128f2e83b}{07857}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07858}\mbox{\hyperlink{tm4c123gh6pm_8h_a23a395dc49e3dd6fcb3e762bcdf81642}{07858}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07859}\mbox{\hyperlink{tm4c123gh6pm_8h_a81205fde61b9039c21fa9060e70a806b}{07859}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07860}\mbox{\hyperlink{tm4c123gh6pm_8h_ae942b4bedc5f7446e355444591741d2d}{07860}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07861}\mbox{\hyperlink{tm4c123gh6pm_8h_a60bc2489b4ec323510e98ca516e3b926}{07861}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07862}\mbox{\hyperlink{tm4c123gh6pm_8h_a397de9e06d2a8367bec6a8652501f9e4}{07862}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07863}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e3c2952aa039d2ea358b1c1598a4d82}{07863}} \textcolor{preprocessor}{\#define USB\_RXTYPE3\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07864}07864 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07865}07865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07866}07866 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07867}07867 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07868}07868 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07869}07869 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07870}07870 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07871}\mbox{\hyperlink{tm4c123gh6pm_8h_aec744686445f628b2c29ac7e46be3d12}{07871}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07872}07872 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07873}\mbox{\hyperlink{tm4c123gh6pm_8h_ae690c7ad21e02df92445fa1beb583e58}{07873}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07874}07874 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07875}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a09b7c653d06eb8c89cbf257de2cc8d}{07875}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07876}07876 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07877}\mbox{\hyperlink{tm4c123gh6pm_8h_a602ff100c660d89e9c4c51b2c913287c}{07877}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07878}07878 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07879}07879 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07880}07880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07881}07881 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07882}07882 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07883}07883 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07884}07884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07885}\mbox{\hyperlink{tm4c123gh6pm_8h_a816eb6fe2af2421a8c37a6517f5dfe37}{07885}} \textcolor{preprocessor}{\#define USB\_TXMAXP4\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07886}\mbox{\hyperlink{tm4c123gh6pm_8h_a43d2864490d543c1e292d5e56c13f3a5}{07886}} \textcolor{preprocessor}{\#define USB\_TXMAXP4\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07887}07887 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07888}07888 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07889}07889 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07890}07890 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07891}07891 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07892}07892 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07893}\mbox{\hyperlink{tm4c123gh6pm_8h_a98c4b0101ffe95f69f4c6b79f6fbc6f8}{07893}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07894}\mbox{\hyperlink{tm4c123gh6pm_8h_a75662872a084ad155ba265579ad10091}{07894}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07895}\mbox{\hyperlink{tm4c123gh6pm_8h_a766449ab233acb5dafa24f7f027e01ab}{07895}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07896}\mbox{\hyperlink{tm4c123gh6pm_8h_aac1cdb19d12fcdda716228f6343c50c3}{07896}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07897}\mbox{\hyperlink{tm4c123gh6pm_8h_a11386c92062710b30e51c81dab4f1563}{07897}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07898}\mbox{\hyperlink{tm4c123gh6pm_8h_ae61d698bbd0f045448cd0bfb05784890}{07898}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07899}\mbox{\hyperlink{tm4c123gh6pm_8h_a68474cf347393fa69470e83e16b202e1}{07899}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07900}\mbox{\hyperlink{tm4c123gh6pm_8h_a263e8bb709f85b9d759ff3ab7e5ffba7}{07900}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07901}\mbox{\hyperlink{tm4c123gh6pm_8h_abe41fcbe08641645064dc66a628eb103}{07901}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07902}\mbox{\hyperlink{tm4c123gh6pm_8h_a38f445865e0487027ae974604a60609e}{07902}} \textcolor{preprocessor}{\#define USB\_TXCSRL4\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07903}07903 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07904}07904 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07905}07905 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07906}07906 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07907}07907 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07908}07908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07909}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f69f0ce79a1c539de1899540017b0f8}{07909}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07910}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e45b5eab432b4cd228d6be80422fd1c}{07910}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07911}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5d341875c79f05dd835fbfa166405e3}{07911}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07912}\mbox{\hyperlink{tm4c123gh6pm_8h_a172f359895818ea795cacd9310a9db4a}{07912}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07913}\mbox{\hyperlink{tm4c123gh6pm_8h_a708b29242992270a47e55a6198c4df1b}{07913}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07914}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a1667714f95d76478778377ef14f808}{07914}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07915}\mbox{\hyperlink{tm4c123gh6pm_8h_a92d629d4afdbb40c2990ad3a72980d92}{07915}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07916}\mbox{\hyperlink{tm4c123gh6pm_8h_ac032d118a2beb03fe5d5dc2878730d1a}{07916}} \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07917}07917 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07918}07918 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07919}07919 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07920}07920 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07921}07921 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07922}07922 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07923}\mbox{\hyperlink{tm4c123gh6pm_8h_ab33a8f80dfb55f9843e09e06c9e52a86}{07923}} \textcolor{preprocessor}{\#define USB\_RXMAXP4\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07924}\mbox{\hyperlink{tm4c123gh6pm_8h_af0ded3ec2a57793f6f33410290e2420e}{07924}} \textcolor{preprocessor}{\#define USB\_RXMAXP4\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07925}07925 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07926}07926 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07927}07927 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07928}07928 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07929}07929 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07930}07930 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07931}\mbox{\hyperlink{tm4c123gh6pm_8h_a75da0bfb0bee49ed64cd8a8514c5439f}{07931}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07932}\mbox{\hyperlink{tm4c123gh6pm_8h_a64d5aba8adf1df1e02aa631db2d2c94f}{07932}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07933}\mbox{\hyperlink{tm4c123gh6pm_8h_a14906b9825aa92ff022a61f7acc2f6dd}{07933}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07934}\mbox{\hyperlink{tm4c123gh6pm_8h_ac76448d397e1d6f1c90557f53848b227}{07934}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07935}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8189de2351cdb21f7d71df8558735a8}{07935}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07936}\mbox{\hyperlink{tm4c123gh6pm_8h_aedd63c12e2751c6b627a57bbe3ca08fc}{07936}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07937}\mbox{\hyperlink{tm4c123gh6pm_8h_a721ba4eb17a866813ced0a2a5676f182}{07937}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07938}\mbox{\hyperlink{tm4c123gh6pm_8h_a22b2274361cdeda7015e3b008c6e6d2f}{07938}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07939}\mbox{\hyperlink{tm4c123gh6pm_8h_aeab02b5be17dc188c5b07e3d3c09edfd}{07939}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07940}\mbox{\hyperlink{tm4c123gh6pm_8h_ae95654e12e001510d14ee796e327c424}{07940}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07941}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8f2624010a4afe40820f8c4aaab0ab2}{07941}} \textcolor{preprocessor}{\#define USB\_RXCSRL4\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07942}07942 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07943}07943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07944}07944 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07945}07945 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07946}07946 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07947}07947 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07948}\mbox{\hyperlink{tm4c123gh6pm_8h_affeef580af8fce4b23332f1d8272272d}{07948}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07949}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c91c6ed9b7b0340a0f79a602a3fe044}{07949}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07950}\mbox{\hyperlink{tm4c123gh6pm_8h_a1cb888067425536f1e3d844018a5af46}{07950}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07951}\mbox{\hyperlink{tm4c123gh6pm_8h_a7c0d4f5217db41db59d1ec530e94bd58}{07951}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07952}\mbox{\hyperlink{tm4c123gh6pm_8h_a766198724a11a29ac3dd2ea7ea14c4ed}{07952}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07953}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d6cd5ffcd747524b8d17091381c712d}{07953}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07954}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b6665fd57c9787d86ad352b43b29453}{07954}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07955}\mbox{\hyperlink{tm4c123gh6pm_8h_a365a02fc78fc30b7e70272bcbc6eb204}{07955}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07956}\mbox{\hyperlink{tm4c123gh6pm_8h_ab928d7bd9a63e92e6961f1c1fbd19cb4}{07956}} \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07957}07957 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07958}07958 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07959}07959 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07960}07960 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07961}07961 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07962}07962 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07963}\mbox{\hyperlink{tm4c123gh6pm_8h_ab85a86f477fd8937977a1eed1441588e}{07963}} \textcolor{preprocessor}{\#define USB\_RXCOUNT4\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07964}\mbox{\hyperlink{tm4c123gh6pm_8h_ae19bc85ce3c65816d64abcf17f03f88d}{07964}} \textcolor{preprocessor}{\#define USB\_RXCOUNT4\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07965}07965 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07966}07966 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07967}07967 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07968}07968 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07969}07969 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07970}07970 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07971}\mbox{\hyperlink{tm4c123gh6pm_8h_adf652ed2969af3379eeb838fd48d3361}{07971}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07972}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e4af79bffa836367d2443496d432a9c}{07972}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07973}\mbox{\hyperlink{tm4c123gh6pm_8h_aef58b55d7e4f83144921cc13f59e56c4}{07973}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07974}\mbox{\hyperlink{tm4c123gh6pm_8h_a108dea5419ae6a269e5099990eefeff7}{07974}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07975}\mbox{\hyperlink{tm4c123gh6pm_8h_abfa6816f4044b2d8c75bc57bdd795d96}{07975}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07976}\mbox{\hyperlink{tm4c123gh6pm_8h_a21e60160e07a5c3837d9f2f66bb6fd5e}{07976}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07977}\mbox{\hyperlink{tm4c123gh6pm_8h_a27f5f6f5b425c6f6928ff4c1a9e4f433}{07977}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07978}\mbox{\hyperlink{tm4c123gh6pm_8h_ac85bc9619f1e219c9e303e698d257cc1}{07978}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07979}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a4ba25204a7260bad894a4fc729e28e}{07979}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07980}\mbox{\hyperlink{tm4c123gh6pm_8h_abb2ef13d26578c29945f5e061f1a3642}{07980}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07981}\mbox{\hyperlink{tm4c123gh6pm_8h_a5501da195adbfef4c69dd24bcb12b7fa}{07981}} \textcolor{preprocessor}{\#define USB\_TXTYPE4\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07982}07982 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07983}07983 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07984}07984 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07985}07985 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07986}07986 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07987}07987 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07988}07988 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07989}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aed42584672c9cd8d66e7031fddadfa}{07989}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07990}07990 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07991}\mbox{\hyperlink{tm4c123gh6pm_8h_a29d9e678e1548b955dc70ac24ccd54c3}{07991}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07992}07992 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07993}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d9a86c8cf97864322df017a0a868f53}{07993}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07994}07994 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07995}\mbox{\hyperlink{tm4c123gh6pm_8h_ab57d18102ac5d88ef616d428ebbd52de}{07995}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07996}07996 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07997}07997 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07998}07998 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l07999}07999 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08000}08000 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08001}08001 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08002}08002 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08003}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a2c9546d6a920f32a312c6f56791221}{08003}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08004}\mbox{\hyperlink{tm4c123gh6pm_8h_adc522303e294df565bf07f4b17742146}{08004}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08005}\mbox{\hyperlink{tm4c123gh6pm_8h_ae145b9bbadc6516a43b86a99da9186a4}{08005}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08006}\mbox{\hyperlink{tm4c123gh6pm_8h_a9232e9b416c448fe3de8180898599ff6}{08006}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08007}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c4193118d8070a560659ec6950c7002}{08007}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08008}\mbox{\hyperlink{tm4c123gh6pm_8h_a387d00401db75291d43cf92c0c3a0c22}{08008}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08009}\mbox{\hyperlink{tm4c123gh6pm_8h_a770227269b5e423679fda0df12bffa41}{08009}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08010}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f463e27e8f89dfc36c6bc6571ac42c4}{08010}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08011}\mbox{\hyperlink{tm4c123gh6pm_8h_a65d578ba8ce1a946bb893a683bc63532}{08011}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08012}\mbox{\hyperlink{tm4c123gh6pm_8h_a45cb8e500439b0e4ac7bef0eb0c78363}{08012}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08013}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a4fb6ffb172bd999d274657985ba188}{08013}} \textcolor{preprocessor}{\#define USB\_RXTYPE4\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08014}08014 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08015}08015 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08016}08016 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08017}08017 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08018}08018 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08019}08019 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08020}08020 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08021}\mbox{\hyperlink{tm4c123gh6pm_8h_aaed0c0682f51bdb5c2f75f297ddde7d0}{08021}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08022}08022 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08023}\mbox{\hyperlink{tm4c123gh6pm_8h_ae10d1fe959f00d577a0d4a9f33b11972}{08023}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08024}08024 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08025}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d46903acb707a961f915f112101ea2e}{08025}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08026}08026 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08027}\mbox{\hyperlink{tm4c123gh6pm_8h_af94ff75f17ccf3d45989bb733cf736ad}{08027}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08028}08028 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08029}08029 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08030}08030 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08031}08031 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08032}08032 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08033}08033 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08034}08034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08035}\mbox{\hyperlink{tm4c123gh6pm_8h_a20e4b7454e786fd89c4fe01a9e577549}{08035}} \textcolor{preprocessor}{\#define USB\_TXMAXP5\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08036}\mbox{\hyperlink{tm4c123gh6pm_8h_af2d36cee3861f4b41190e6cb41454efb}{08036}} \textcolor{preprocessor}{\#define USB\_TXMAXP5\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08037}08037 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08038}08038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08039}08039 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08040}08040 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08041}08041 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08042}08042 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08043}\mbox{\hyperlink{tm4c123gh6pm_8h_abc3e645a3c7cea2559f4eb622ad583d4}{08043}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08044}\mbox{\hyperlink{tm4c123gh6pm_8h_a583eef69fe4f0b262de5ddcdb8db0239}{08044}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08045}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f58e461f8def5b3b924c9c8ec710e0c}{08045}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08046}\mbox{\hyperlink{tm4c123gh6pm_8h_a8db066e638702a449184d1cf1d9f1838}{08046}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08047}\mbox{\hyperlink{tm4c123gh6pm_8h_a312d73109d8cac62b20eab3bb255267d}{08047}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08048}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fd4ec11646cfd97b9a4df3f7936e828}{08048}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08049}\mbox{\hyperlink{tm4c123gh6pm_8h_a5355d07f6c0e037f9624afb9bafc8e97}{08049}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08050}\mbox{\hyperlink{tm4c123gh6pm_8h_a67f4df43cfa11b9e8e18aa4699979a8a}{08050}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08051}\mbox{\hyperlink{tm4c123gh6pm_8h_a807648f258d98126e472ce0ef8e4e66f}{08051}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08052}\mbox{\hyperlink{tm4c123gh6pm_8h_ad67d52b1101ec7e2bfb6c94038b8258f}{08052}} \textcolor{preprocessor}{\#define USB\_TXCSRL5\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08053}08053 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08054}08054 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08055}08055 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08056}08056 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08057}08057 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08058}08058 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08059}\mbox{\hyperlink{tm4c123gh6pm_8h_acddd2d01dc869dd18e3c47a7cd87f689}{08059}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08060}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a1b94bab1b665ca712bba22dc0cc697}{08060}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08061}\mbox{\hyperlink{tm4c123gh6pm_8h_a208911ced9720f6dd344d7febabd7cf1}{08061}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08062}\mbox{\hyperlink{tm4c123gh6pm_8h_adb0706bdf8bd0a3276be8dd8c88520ff}{08062}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08063}\mbox{\hyperlink{tm4c123gh6pm_8h_a412625e5f4d019ce700fcd1940721aa8}{08063}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08064}\mbox{\hyperlink{tm4c123gh6pm_8h_af5aeea406f018692aeb1e182117e7c48}{08064}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08065}\mbox{\hyperlink{tm4c123gh6pm_8h_a34e15c43687e79892615e9de4cbbcd74}{08065}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08066}\mbox{\hyperlink{tm4c123gh6pm_8h_a92d4876924b1247f55b9446640cc713b}{08066}} \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08067}08067 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08068}08068 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08069}08069 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08070}08070 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08071}08071 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08072}08072 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08073}\mbox{\hyperlink{tm4c123gh6pm_8h_a8327f1ea8904df9028207684c793718d}{08073}} \textcolor{preprocessor}{\#define USB\_RXMAXP5\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08074}\mbox{\hyperlink{tm4c123gh6pm_8h_a39219e07abfd48ddcb4e35360b1d5dbc}{08074}} \textcolor{preprocessor}{\#define USB\_RXMAXP5\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08075}08075 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08076}08076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08077}08077 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08078}08078 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08079}08079 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08080}08080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08081}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e6ec823ed91d4ab55ce207cbdf6706b}{08081}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08082}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e2915e57d4a2f35ea2329a95a915d16}{08082}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08083}\mbox{\hyperlink{tm4c123gh6pm_8h_a145020da12ae14ed434477185c76ba7b}{08083}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08084}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c0783aaaa247eaf89e9f12650304eea}{08084}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08085}\mbox{\hyperlink{tm4c123gh6pm_8h_aff7b0f606a1266a2f3946eb59cce163a}{08085}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08086}\mbox{\hyperlink{tm4c123gh6pm_8h_acf7af5023070be44cc96f74f6771ad4c}{08086}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08087}\mbox{\hyperlink{tm4c123gh6pm_8h_afd1ef5a5de3dc463194fedc555d1bfe3}{08087}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08088}\mbox{\hyperlink{tm4c123gh6pm_8h_a16dcb2233d32ba999e7a5534367337ba}{08088}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08089}\mbox{\hyperlink{tm4c123gh6pm_8h_a754d7ee3f9019feffbf28014c9356dc4}{08089}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08090}\mbox{\hyperlink{tm4c123gh6pm_8h_af4b5a3be7ef7700f8c17f22ed113f7da}{08090}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08091}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e34613311f35ad8edabca01ecf3fcd4}{08091}} \textcolor{preprocessor}{\#define USB\_RXCSRL5\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08092}08092 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08093}08093 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08094}08094 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08095}08095 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08096}08096 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08097}08097 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08098}\mbox{\hyperlink{tm4c123gh6pm_8h_ac24760c4e3952bba1f72b08268eb2356}{08098}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08099}\mbox{\hyperlink{tm4c123gh6pm_8h_a36ca64210b2fba1ca345dcae2af1562f}{08099}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08100}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c62a6eae7c0f204d99e4a7777c8c213}{08100}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08101}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6b2a5d1c24870554a3d28be83b56c4b}{08101}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08102}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b721d7ec811469fb17eafc385f55572}{08102}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08103}\mbox{\hyperlink{tm4c123gh6pm_8h_a03cd72a3a02c8ffc6a7d967572a80bab}{08103}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08104}\mbox{\hyperlink{tm4c123gh6pm_8h_af58cab27ee6ea93f06b92a03f9112e71}{08104}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08105}\mbox{\hyperlink{tm4c123gh6pm_8h_a088a850ff811cefea18e34ef043a86dc}{08105}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08106}\mbox{\hyperlink{tm4c123gh6pm_8h_a95ac9890492df61a260041c90f07f6af}{08106}} \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08107}08107 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08108}08108 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08109}08109 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08110}08110 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08111}08111 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08112}08112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08113}\mbox{\hyperlink{tm4c123gh6pm_8h_a6795704b6004c75247f0cbec0c5a85e1}{08113}} \textcolor{preprocessor}{\#define USB\_RXCOUNT5\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08114}\mbox{\hyperlink{tm4c123gh6pm_8h_a329c86d67fbe130b1e29002b30c13230}{08114}} \textcolor{preprocessor}{\#define USB\_RXCOUNT5\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08115}08115 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08116}08116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08117}08117 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08118}08118 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08119}08119 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08120}08120 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08121}\mbox{\hyperlink{tm4c123gh6pm_8h_acc4813a16f761a42ff24795df3d9ec7c}{08121}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08122}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b1f51813031d65d67102ad709c64655}{08122}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08123}\mbox{\hyperlink{tm4c123gh6pm_8h_acf010d5a49597e1aa43a09526decdca4}{08123}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08124}\mbox{\hyperlink{tm4c123gh6pm_8h_a507758ba9602b15e69b3b44c3a8f6911}{08124}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08125}\mbox{\hyperlink{tm4c123gh6pm_8h_ab10aec79bf9c6b252815f79bedbd4309}{08125}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08126}\mbox{\hyperlink{tm4c123gh6pm_8h_a139709c800fcb5ff5093904df486a098}{08126}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08127}\mbox{\hyperlink{tm4c123gh6pm_8h_adb0ccfa0c88d417b986eece79fc955b7}{08127}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08128}\mbox{\hyperlink{tm4c123gh6pm_8h_a5672a9ccd61f09edfb8c53d9a0756178}{08128}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08129}\mbox{\hyperlink{tm4c123gh6pm_8h_aec2a2dd415c37bcb625d222ec9ce8507}{08129}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08130}\mbox{\hyperlink{tm4c123gh6pm_8h_afae3c5491bbee85ebe7f8c3a1be75a5e}{08130}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08131}\mbox{\hyperlink{tm4c123gh6pm_8h_ab88b555f438e6ab605d7cb01e6d89149}{08131}} \textcolor{preprocessor}{\#define USB\_TXTYPE5\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08132}08132 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08133}08133 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08134}08134 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08135}08135 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08136}08136 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08137}08137 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08138}08138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08139}\mbox{\hyperlink{tm4c123gh6pm_8h_a70ece2f2842204240c845f0416d62b00}{08139}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08140}08140 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08141}\mbox{\hyperlink{tm4c123gh6pm_8h_a9727d7f956aa6e8f0d5e815fa4d284b9}{08141}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08142}08142 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08143}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4268b3070b2840bd0c184e41f44318c}{08143}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08144}08144 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08145}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5023ac323dce82826ad555f6f86119e}{08145}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08146}08146 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08147}08147 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08148}08148 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08149}08149 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08150}08150 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08151}08151 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08152}08152 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08153}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c9830f53ec41f605b5b9358344c4d17}{08153}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08154}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2055307fe8405c81e498a4ae5e139e7}{08154}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08155}\mbox{\hyperlink{tm4c123gh6pm_8h_a08e5f612fd6281a6c09881cadf2aa93c}{08155}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08156}\mbox{\hyperlink{tm4c123gh6pm_8h_a444d80c227c5e703f5b6d9e3a1ddc3a0}{08156}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08157}\mbox{\hyperlink{tm4c123gh6pm_8h_a080eb1d45b209be73faa94608dcc30e5}{08157}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08158}\mbox{\hyperlink{tm4c123gh6pm_8h_a243cb97d1d21f66328a8fc9bb20afe5d}{08158}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08159}\mbox{\hyperlink{tm4c123gh6pm_8h_a60d6077ddd6c011bcfdcc377e6a882c2}{08159}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08160}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4ba54c01223d453caad27cfb4c0b507}{08160}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08161}\mbox{\hyperlink{tm4c123gh6pm_8h_a459ffec9c0ee0f613e9ff231a50eb409}{08161}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08162}\mbox{\hyperlink{tm4c123gh6pm_8h_ada4f56b37f9514937bef4c04c873903a}{08162}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08163}\mbox{\hyperlink{tm4c123gh6pm_8h_adb4a1b1ec73d00fabc112ee8ab814f0f}{08163}} \textcolor{preprocessor}{\#define USB\_RXTYPE5\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08164}08164 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08165}08165 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08166}08166 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08167}08167 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08168}08168 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08169}08169 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08170}08170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08171}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c967a3f215a037731d18b435479992e}{08171}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08172}08172 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08173}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ee80e0d9127e9bb2c75be02ffd56dc1}{08173}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08174}08174 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08175}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a56a1c8ab5824b68e6204286f6ed2e1}{08175}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08176}08176 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08177}\mbox{\hyperlink{tm4c123gh6pm_8h_abf4156736527e56822b6650fc48020ad}{08177}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08178}08178 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08179}08179 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08180}08180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08181}08181 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08182}08182 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08183}08183 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08184}08184 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08185}\mbox{\hyperlink{tm4c123gh6pm_8h_a042bcb727e88a54399ed777bceadbb93}{08185}} \textcolor{preprocessor}{\#define USB\_TXMAXP6\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08186}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e9d77025d5aeebc68caf9ca5acd8b92}{08186}} \textcolor{preprocessor}{\#define USB\_TXMAXP6\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08187}08187 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08188}08188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08189}08189 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08190}08190 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08191}08191 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08192}08192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08193}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5528c1f459468659f8ba4482a53e31a}{08193}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08194}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1747f4bc7d5db33e87b3f1306230178}{08194}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08195}\mbox{\hyperlink{tm4c123gh6pm_8h_a38446b9fb0a2e51ac88a79d1ea13b121}{08195}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08196}\mbox{\hyperlink{tm4c123gh6pm_8h_aac9dafd64376aae94007410c6d85f268}{08196}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08197}\mbox{\hyperlink{tm4c123gh6pm_8h_a286734dd987382923d595fa7c49b13ad}{08197}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08198}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fc2d03e243252cd3ad3c085142da2cc}{08198}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08199}\mbox{\hyperlink{tm4c123gh6pm_8h_ad444e9f90d4b01e3dd80120971e702fb}{08199}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08200}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8f65a1446d97123da556ca79ee5cff7}{08200}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08201}\mbox{\hyperlink{tm4c123gh6pm_8h_a52d3b61722dbc2312a7864c0a9fed2ce}{08201}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08202}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d1f4b07e5824c7f40aa5cbea009286e}{08202}} \textcolor{preprocessor}{\#define USB\_TXCSRL6\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08203}08203 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08204}08204 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08205}08205 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08206}08206 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08207}08207 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08208}08208 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08209}\mbox{\hyperlink{tm4c123gh6pm_8h_ac945494ed8341c110240282c31c1b5fe}{08209}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08210}\mbox{\hyperlink{tm4c123gh6pm_8h_a35a6e22d8071a6efc0c929889f5ba0fc}{08210}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08211}\mbox{\hyperlink{tm4c123gh6pm_8h_a092137c06c9eef98083c805acdfc339d}{08211}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08212}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e660ac46282b8ca4fdbf06b0f7b2937}{08212}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08213}\mbox{\hyperlink{tm4c123gh6pm_8h_a58e78e1a0be41f482c557592dd1788db}{08213}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08214}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9dac091822b2fd0f4bd2a71a18db427}{08214}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08215}\mbox{\hyperlink{tm4c123gh6pm_8h_a30d63a51aad691622d507b7d894003b7}{08215}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08216}\mbox{\hyperlink{tm4c123gh6pm_8h_acb7d61832b37d6cb47a938f7c7ec190e}{08216}} \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08217}08217 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08218}08218 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08219}08219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08220}08220 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08221}08221 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08222}08222 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08223}\mbox{\hyperlink{tm4c123gh6pm_8h_a389679fec8487d1ec9892ae7b6512eff}{08223}} \textcolor{preprocessor}{\#define USB\_RXMAXP6\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08224}\mbox{\hyperlink{tm4c123gh6pm_8h_acf6de3897c3719c42d1421513a9880e4}{08224}} \textcolor{preprocessor}{\#define USB\_RXMAXP6\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08225}08225 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08226}08226 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08227}08227 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08228}08228 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08229}08229 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08230}08230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08231}\mbox{\hyperlink{tm4c123gh6pm_8h_a760559451d7ecf1c8a99d0aeb7fd74be}{08231}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08232}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bfe75a6ad56000b466158c807759d11}{08232}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08233}\mbox{\hyperlink{tm4c123gh6pm_8h_a5c0284809d99a27a58c6d86ed656eb0c}{08233}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08234}\mbox{\hyperlink{tm4c123gh6pm_8h_a54181986fa41637237653b12696c0a1c}{08234}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08235}\mbox{\hyperlink{tm4c123gh6pm_8h_a025cd25ad110e6981e991389ff217274}{08235}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08236}\mbox{\hyperlink{tm4c123gh6pm_8h_a226f712c8cf7d440cefa11b1c57979f3}{08236}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08237}\mbox{\hyperlink{tm4c123gh6pm_8h_a0984ec7e3e597296cfe348bc64b2aa6b}{08237}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08238}\mbox{\hyperlink{tm4c123gh6pm_8h_a065453925c5b608394040225820281a2}{08238}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08239}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0f7241df5a8f42046b30178bb37c8eb}{08239}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08240}\mbox{\hyperlink{tm4c123gh6pm_8h_af68312c78538cd89b1362085cfccc501}{08240}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08241}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c70133b285645d76300be6e2f8912ac}{08241}} \textcolor{preprocessor}{\#define USB\_RXCSRL6\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08242}08242 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08243}08243 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08244}08244 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08245}08245 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08246}08246 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08247}08247 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08248}\mbox{\hyperlink{tm4c123gh6pm_8h_a26f256ba1f118e227a339ccf35b50dbc}{08248}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08249}\mbox{\hyperlink{tm4c123gh6pm_8h_a33fa96db8f2027ad641f3f879545b081}{08249}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08250}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1aa92fa14c9c99e829e4803188ec94c}{08250}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08251}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b4aa4e0c58c62fde8ba577c26159bcb}{08251}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08252}\mbox{\hyperlink{tm4c123gh6pm_8h_addf2056aadc7dee8a2ef57dbb910807e}{08252}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08253}\mbox{\hyperlink{tm4c123gh6pm_8h_a949a5cf4bd61430d2199fdfdd1638581}{08253}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08254}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3f51d1d6a0559fc930d1d80b9c48b3d}{08254}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08255}\mbox{\hyperlink{tm4c123gh6pm_8h_a32b813c3899fc77fe995689a1ee9ef2f}{08255}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08256}\mbox{\hyperlink{tm4c123gh6pm_8h_aeeceaf93f333a5fd1390a41bea0d1973}{08256}} \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08257}08257 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08258}08258 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08259}08259 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08260}08260 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08261}08261 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08262}08262 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08263}\mbox{\hyperlink{tm4c123gh6pm_8h_a4df8b40f8b8a19aa234fa772299b3da7}{08263}} \textcolor{preprocessor}{\#define USB\_RXCOUNT6\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08264}\mbox{\hyperlink{tm4c123gh6pm_8h_a55dbbc9db4fd66261e1570909b1ebf62}{08264}} \textcolor{preprocessor}{\#define USB\_RXCOUNT6\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08265}08265 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08266}08266 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08267}08267 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08268}08268 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08269}08269 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08270}08270 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08271}\mbox{\hyperlink{tm4c123gh6pm_8h_aba1d3af64303f3ef8a3fabaeb775d88c}{08271}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08272}\mbox{\hyperlink{tm4c123gh6pm_8h_ac945e71575f7b998c33896b2c3f8b06d}{08272}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08273}\mbox{\hyperlink{tm4c123gh6pm_8h_abaabb8345199557eae87f1e11f1af1e7}{08273}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08274}\mbox{\hyperlink{tm4c123gh6pm_8h_ace6021f3ab29727b329aee3b243869c9}{08274}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08275}\mbox{\hyperlink{tm4c123gh6pm_8h_a54731bf02f151d204cee9687f71ce8b5}{08275}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08276}\mbox{\hyperlink{tm4c123gh6pm_8h_ad57d26633b15280743850126c0cfb5b5}{08276}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08277}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8a7a4f4ec9b80f02be4511aab302d14}{08277}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08278}\mbox{\hyperlink{tm4c123gh6pm_8h_ab036d9104a1d5ced8f614b3981abe4dd}{08278}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08279}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c2d5c787331f50d608ae0c3b9fd73b4}{08279}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08280}\mbox{\hyperlink{tm4c123gh6pm_8h_aa0062edc5d575381fb5bb212e86d8de1}{08280}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08281}\mbox{\hyperlink{tm4c123gh6pm_8h_aa57f67547dc445ad99ed2b427fd3b3f2}{08281}} \textcolor{preprocessor}{\#define USB\_TXTYPE6\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08282}08282 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08283}08283 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08284}08284 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08285}08285 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08286}08286 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08287}08287 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08288}08288 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08289}\mbox{\hyperlink{tm4c123gh6pm_8h_ab7dcedba7addd5bf645634fa11d6b271}{08289}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08290}08290 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08291}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bfa73a10e4152824ae63d106e567085}{08291}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08292}08292 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08293}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2cdaa4f149aeda539ec381f95dd54c4}{08293}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08294}08294 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08295}\mbox{\hyperlink{tm4c123gh6pm_8h_a6678c831ed7c9babf41485ffa597ef4b}{08295}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08296}08296 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08297}08297 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08298}08298 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08299}08299 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08300}08300 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08301}08301 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08302}08302 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08303}\mbox{\hyperlink{tm4c123gh6pm_8h_a30f37e0a0cb26ea72ec27406752a120b}{08303}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08304}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bc67d8de5105fbc5513726bf11820d0}{08304}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08305}\mbox{\hyperlink{tm4c123gh6pm_8h_a0fd1939911eac6e9b17bf6175538f9c8}{08305}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08306}\mbox{\hyperlink{tm4c123gh6pm_8h_a4866b3458d2952f90b1921398906c28c}{08306}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08307}\mbox{\hyperlink{tm4c123gh6pm_8h_ad22e73147001ade8df5f7804a56e5899}{08307}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08308}\mbox{\hyperlink{tm4c123gh6pm_8h_a554f9bd33dea62fe23a41040a1916915}{08308}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08309}\mbox{\hyperlink{tm4c123gh6pm_8h_ad80f200fe235033a4a2df8127cb147f2}{08309}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08310}\mbox{\hyperlink{tm4c123gh6pm_8h_a85f56c7a5c115abfeaa994925d30ef21}{08310}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08311}\mbox{\hyperlink{tm4c123gh6pm_8h_aecda39edaad81649e6570f18673f01df}{08311}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08312}\mbox{\hyperlink{tm4c123gh6pm_8h_a744f14026948a6d5dbacd9ba9dd3a040}{08312}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08313}\mbox{\hyperlink{tm4c123gh6pm_8h_a03a70f9c1fe69d1af9926383309d2097}{08313}} \textcolor{preprocessor}{\#define USB\_RXTYPE6\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08314}08314 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08315}08315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08316}08316 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08317}08317 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08318}08318 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08319}08319 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08320}08320 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08321}\mbox{\hyperlink{tm4c123gh6pm_8h_ad53329ea0f7d813900929b96ce64b11d}{08321}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08322}08322 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08323}\mbox{\hyperlink{tm4c123gh6pm_8h_a871c7c0c3e30a4fc2b6a32bfc16dbe19}{08323}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08324}08324 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08325}\mbox{\hyperlink{tm4c123gh6pm_8h_a074cf3a629f4b0f62acf0352e779299a}{08325}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08326}08326 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08327}\mbox{\hyperlink{tm4c123gh6pm_8h_a0616a489237e7b9cfb7bda023a076e3b}{08327}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08328}08328 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08329}08329 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08330}08330 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08331}08331 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08332}08332 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08333}08333 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08334}08334 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08335}\mbox{\hyperlink{tm4c123gh6pm_8h_a464715ca0d432cc1c54223bda61742f1}{08335}} \textcolor{preprocessor}{\#define USB\_TXMAXP7\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08336}\mbox{\hyperlink{tm4c123gh6pm_8h_a35a692f602e337e65cf21b7ecc741409}{08336}} \textcolor{preprocessor}{\#define USB\_TXMAXP7\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08337}08337 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08338}08338 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08339}08339 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08340}08340 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08341}08341 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08342}08342 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08343}\mbox{\hyperlink{tm4c123gh6pm_8h_ac70551ea10b7f8ae40151179afbdce36}{08343}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08344}\mbox{\hyperlink{tm4c123gh6pm_8h_a859bad104f8fa676af4ad6488de998f1}{08344}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08345}\mbox{\hyperlink{tm4c123gh6pm_8h_af58cf58976ad36d7ede3dd46fe8bdbce}{08345}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08346}\mbox{\hyperlink{tm4c123gh6pm_8h_acd347a19adb5e12f69ec328abe58f19f}{08346}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08347}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ee73e4c4bc845b1e453583f766d2370}{08347}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08348}\mbox{\hyperlink{tm4c123gh6pm_8h_af8e364719d217c2db12bc0de33a1942b}{08348}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08349}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1487f998b42f8a92b44e11b821f2465}{08349}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08350}\mbox{\hyperlink{tm4c123gh6pm_8h_a82163d27f8d212510447f8f631a15240}{08350}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08351}\mbox{\hyperlink{tm4c123gh6pm_8h_aff55f6633a56809334faba296cb1bf55}{08351}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08352}\mbox{\hyperlink{tm4c123gh6pm_8h_a72795146ac3ca41a75dcfbf279c9cbe2}{08352}} \textcolor{preprocessor}{\#define USB\_TXCSRL7\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08353}08353 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08354}08354 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08355}08355 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08356}08356 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08357}08357 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08358}08358 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08359}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f619c2eb261bbe0e95c05325f6ba1fb}{08359}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08360}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4c8a6573db63d177d2c177fc7ebdfdd}{08360}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08361}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e2a580367b831225d79bb5263b277d0}{08361}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08362}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d9668dee27d4f7879587fafc7e66426}{08362}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08363}\mbox{\hyperlink{tm4c123gh6pm_8h_add97fc49265d5e31ece3217fc21071a2}{08363}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08364}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e0697a363858e79be7a74d6a9dab77f}{08364}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08365}\mbox{\hyperlink{tm4c123gh6pm_8h_a79e625b7caffe1f7b1e9b66156027518}{08365}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08366}\mbox{\hyperlink{tm4c123gh6pm_8h_a669162e2808ed28b02d9a912dabe3949}{08366}} \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08367}08367 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08368}08368 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08369}08369 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08370}08370 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08371}08371 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08372}08372 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08373}\mbox{\hyperlink{tm4c123gh6pm_8h_a002dde7d75d3a0f59c20baca31758ae1}{08373}} \textcolor{preprocessor}{\#define USB\_RXMAXP7\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08374}\mbox{\hyperlink{tm4c123gh6pm_8h_ad978073c87ab30a6f362bbdc479469dd}{08374}} \textcolor{preprocessor}{\#define USB\_RXMAXP7\_MAXLOAD\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08375}08375 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08376}08376 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08377}08377 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08378}08378 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08379}08379 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08380}08380 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08381}\mbox{\hyperlink{tm4c123gh6pm_8h_adcbcac5d7c9ba182e69c2d81e88ee45f}{08381}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08382}\mbox{\hyperlink{tm4c123gh6pm_8h_ac206e1388a970030222a7d73bf09886a}{08382}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08383}\mbox{\hyperlink{tm4c123gh6pm_8h_a9dc1f92620dd8190566fce99e48ca437}{08383}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08384}\mbox{\hyperlink{tm4c123gh6pm_8h_ad211d8efd4bf1445c4f6d75d6ec7441f}{08384}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08385}\mbox{\hyperlink{tm4c123gh6pm_8h_a54e69b8594344eee5915f531fd77f95e}{08385}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08386}\mbox{\hyperlink{tm4c123gh6pm_8h_a37c16bf2a26ab3d94e06c3d7f4481546}{08386}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08387}\mbox{\hyperlink{tm4c123gh6pm_8h_a72bd6ea30cf14e43eafd31ba2c638bfd}{08387}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08388}\mbox{\hyperlink{tm4c123gh6pm_8h_a05f60233cc5cafd582b5031443f59c5c}{08388}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08389}\mbox{\hyperlink{tm4c123gh6pm_8h_a82dab431a1718c89d6980f08fa63ca61}{08389}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08390}\mbox{\hyperlink{tm4c123gh6pm_8h_aee77353cfee66b5ffd750f87ec6ba50a}{08390}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08391}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ef9691412b9024f60f0bddcf2c04f5f}{08391}} \textcolor{preprocessor}{\#define USB\_RXCSRL7\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08392}08392 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08393}08393 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08394}08394 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08395}08395 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08396}08396 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08397}08397 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08398}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a1d1e3897d0b3c99178deb880030ffc}{08398}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08399}\mbox{\hyperlink{tm4c123gh6pm_8h_ae70849098df73c61e2e44d82e8d8e247}{08399}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08400}\mbox{\hyperlink{tm4c123gh6pm_8h_aef833260eb94543f1543711d6db70ad5}{08400}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08401}\mbox{\hyperlink{tm4c123gh6pm_8h_aef3693014d7542fd6d7477a29f99586e}{08401}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08402}\mbox{\hyperlink{tm4c123gh6pm_8h_aef477f70f572f902c1556870577a9d43}{08402}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08403}\mbox{\hyperlink{tm4c123gh6pm_8h_a11d1d0f084f53713865a457b13907e54}{08403}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08404}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d0aad1735097f9be0245e5f9333f4cc}{08404}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08405}\mbox{\hyperlink{tm4c123gh6pm_8h_adfcfd57eb85ce20fac676b6ca6a06ef7}{08405}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08406}\mbox{\hyperlink{tm4c123gh6pm_8h_ab75cc8eb3eca8b63ada9b5cfccb7c546}{08406}} \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08407}08407 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08408}08408 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08409}08409 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08410}08410 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08411}08411 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08412}08412 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08413}\mbox{\hyperlink{tm4c123gh6pm_8h_a16eceb2412d5c8618f7c7548a8bba615}{08413}} \textcolor{preprocessor}{\#define USB\_RXCOUNT7\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08414}\mbox{\hyperlink{tm4c123gh6pm_8h_a91499694d66192ebd01630841f38b33e}{08414}} \textcolor{preprocessor}{\#define USB\_RXCOUNT7\_COUNT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08415}08415 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08416}08416 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08417}08417 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08418}08418 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08419}08419 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08420}08420 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08421}\mbox{\hyperlink{tm4c123gh6pm_8h_acf6cd2e7395e4930fb8c611c89dcff82}{08421}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08422}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8d821942879c982ec05f0d56cc563ba}{08422}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08423}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ac632ee42b7ee96c81ce608ae439032}{08423}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08424}\mbox{\hyperlink{tm4c123gh6pm_8h_aaee314ff1a148bf2aeeddea48f5e19f6}{08424}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08425}\mbox{\hyperlink{tm4c123gh6pm_8h_a83c3f54286f4e59bf263ee7c386c8db2}{08425}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08426}\mbox{\hyperlink{tm4c123gh6pm_8h_a7eb93043cf1f5de377aae57cb46fb6a5}{08426}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08427}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ec0d19f2f29159eeb0ea64511ed2f39}{08427}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08428}\mbox{\hyperlink{tm4c123gh6pm_8h_af1167b07d19b371852197a5a5df0535d}{08428}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08429}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ff1d15344f79aa094c58fed949ba5fb}{08429}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08430}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bb2540e9d3d5084f88994d7921503a3}{08430}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08431}\mbox{\hyperlink{tm4c123gh6pm_8h_a53025ab6e5387c91ed7b0c432ea7cb32}{08431}} \textcolor{preprocessor}{\#define USB\_TXTYPE7\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08432}08432 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08433}08433 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08434}08434 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08435}08435 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08436}08436 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08437}08437 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08438}08438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08439}\mbox{\hyperlink{tm4c123gh6pm_8h_af638bb5b98be165f0306bfb7d662a36e}{08439}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08440}08440 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08441}\mbox{\hyperlink{tm4c123gh6pm_8h_a791fc3540fd9da6fe605c2758f3e0400}{08441}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08442}08442 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08443}\mbox{\hyperlink{tm4c123gh6pm_8h_abc25b8ef8d23390f0414ff84ee485509}{08443}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08444}08444 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08445}\mbox{\hyperlink{tm4c123gh6pm_8h_a84c4307056fecd02dfb9c2fe201ceef5}{08445}} \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08446}08446 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08447}08447 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08448}08448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08449}08449 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08450}08450 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08451}08451 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08452}08452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08453}\mbox{\hyperlink{tm4c123gh6pm_8h_a418e3f6d0702fdc593e8f1f4b96f325f}{08453}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08454}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2b33a268eba5de1fc36fe9f8b724938}{08454}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08455}\mbox{\hyperlink{tm4c123gh6pm_8h_a87711c48ae5b666c1337223ee8374903}{08455}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08456}\mbox{\hyperlink{tm4c123gh6pm_8h_aedfd51f7a39878ff82a136d2e3a7a5c1}{08456}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08457}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f5bb88fff01f7bb9c3832de572645e4}{08457}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08458}\mbox{\hyperlink{tm4c123gh6pm_8h_aebcf26be664c861326721137dcf2e424}{08458}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08459}\mbox{\hyperlink{tm4c123gh6pm_8h_a103996346d6963ddd712f28b4a41d565}{08459}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08460}\mbox{\hyperlink{tm4c123gh6pm_8h_a5df87ad82934f2b9712312e57ab4a2ce}{08460}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08461}\mbox{\hyperlink{tm4c123gh6pm_8h_a421713e80014b229934099609a883b98}{08461}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08462}\mbox{\hyperlink{tm4c123gh6pm_8h_ae73e53fa393a102a41ba0e71c54bb6fa}{08462}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08463}\mbox{\hyperlink{tm4c123gh6pm_8h_a742f12e05187c082846e8e3f99b4dcea}{08463}} \textcolor{preprocessor}{\#define USB\_RXTYPE7\_TEP\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08464}08464 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08465}08465 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08466}08466 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08467}08467 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08468}08468 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08469}08469 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08470}08470 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08471}\mbox{\hyperlink{tm4c123gh6pm_8h_a180648309f3f6ad489ce5f6e4d93d5e0}{08471}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08472}08472 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08473}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e34f8ecb295aa91b642b6dbd4911f7f}{08473}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08474}08474 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08475}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4e1ec7e1aef4c5f5d84b4f2bfe12f97}{08475}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08476}08476 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08477}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3df91ebca59102de1d445bd1c307d27}{08477}} \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08478}08478 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08479}08479 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08480}08480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08481}08481 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08482}08482 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08483}08483 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08484}08484 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08485}08485 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08486}\mbox{\hyperlink{tm4c123gh6pm_8h_ac210cc26fe40fba5246840dceb9b7f82}{08486}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT1\_M       0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08487}\mbox{\hyperlink{tm4c123gh6pm_8h_a97c1717a56afb996f284a5d7220a01b3}{08487}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT1\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08488}08488 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08489}08489 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08490}08490 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08491}08491 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08492}08492 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08493}08493 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08494}08494 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08495}\mbox{\hyperlink{tm4c123gh6pm_8h_ac881898d8054184251e38562a6030c9f}{08495}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT2\_M       0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08496}\mbox{\hyperlink{tm4c123gh6pm_8h_a86f8fb15305703445c37630a87cb57b4}{08496}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT2\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08497}08497 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08498}08498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08499}08499 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08500}08500 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08501}08501 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08502}08502 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08503}08503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08504}\mbox{\hyperlink{tm4c123gh6pm_8h_afd1e7d8211e6e4a34c20ba77d295e67b}{08504}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT3\_M       0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08505}\mbox{\hyperlink{tm4c123gh6pm_8h_adc6b0402c442d1edd77a055fc9d9b3c8}{08505}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT3\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08506}08506 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08507}08507 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08508}08508 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08509}08509 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08510}08510 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08511}08511 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08512}08512 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08513}\mbox{\hyperlink{tm4c123gh6pm_8h_abd7820ea9938694a7ca61555b377c937}{08513}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT4\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08514}\mbox{\hyperlink{tm4c123gh6pm_8h_aad559b9b39d7e7ee7453dd39b87254af}{08514}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT4\_COUNT\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08515}08515 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08516}08516 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08517}08517 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08518}08518 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08519}08519 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08520}08520 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08521}08521 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08522}\mbox{\hyperlink{tm4c123gh6pm_8h_a7638b7ec0035363357e3d224be72d6fd}{08522}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT5\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08523}\mbox{\hyperlink{tm4c123gh6pm_8h_a253797f4abe31eae0ec113472232bd3b}{08523}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT5\_COUNT\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08524}08524 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08525}08525 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08526}08526 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08527}08527 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08528}08528 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08529}08529 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08530}08530 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08531}\mbox{\hyperlink{tm4c123gh6pm_8h_aab6c7700fe36a45ea205ce349e402a65}{08531}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT6\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08532}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a43c4006b8f8250fc65cb678c9d2691}{08532}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT6\_COUNT\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08533}08533 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08534}08534 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08535}08535 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08536}08536 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08537}08537 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08538}08538 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08539}08539 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08540}\mbox{\hyperlink{tm4c123gh6pm_8h_a63865a87def2da306356087a3b57dcc3}{08540}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT7\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08541}\mbox{\hyperlink{tm4c123gh6pm_8h_a84c817df4cfa3bf4a614ca47d7b7392f}{08541}} \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT7\_COUNT\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08542}08542 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08543}08543 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08544}08544 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08545}08545 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXDPKTBUFDIS}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08546}08546 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08547}08547 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08548}08548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08549}\mbox{\hyperlink{tm4c123gh6pm_8h_a601c96d071e9dc5d757de5f75cd830d1}{08549}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP7    0x00000080  }\textcolor{comment}{// EP7 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08550}08550                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08551}\mbox{\hyperlink{tm4c123gh6pm_8h_a528172396467204344886ec084feef2a}{08551}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP6    0x00000040  }\textcolor{comment}{// EP6 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08552}08552                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08553}\mbox{\hyperlink{tm4c123gh6pm_8h_a266fca9dd5498cf0f6b217388b6f5f82}{08553}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP5    0x00000020  }\textcolor{comment}{// EP5 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08554}08554                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08555}\mbox{\hyperlink{tm4c123gh6pm_8h_a80f83b00c2cd92f085d5fa2111ea0cce}{08555}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP4    0x00000010  }\textcolor{comment}{// EP4 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08556}08556                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08557}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7e601d7d8e14b8a44f1b36fb201e252}{08557}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP3    0x00000008  }\textcolor{comment}{// EP3 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08558}08558                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08559}\mbox{\hyperlink{tm4c123gh6pm_8h_adc0f069f199769c14a0fdb4fcede86f8}{08559}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP2    0x00000004  }\textcolor{comment}{// EP2 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08560}08560                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08561}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6bbb80f8ed1eb7f9e213d4bf30f60ee}{08561}} \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP1    0x00000002  }\textcolor{comment}{// EP1 RX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08562}08562                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08563}08563 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08564}08564 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08565}08565 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08566}08566 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXDPKTBUFDIS}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08567}08567 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08568}08568 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08569}08569 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08570}\mbox{\hyperlink{tm4c123gh6pm_8h_a0eeb9e1d32d92124d161f974a4613a4f}{08570}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP7    0x00000080  }\textcolor{comment}{// EP7 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08571}08571                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08572}\mbox{\hyperlink{tm4c123gh6pm_8h_af773f5b6bb88cd02ca58a4aa67349034}{08572}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP6    0x00000040  }\textcolor{comment}{// EP6 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08573}08573                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08574}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d3a19cd6b6b9b8fb223eb24a78dc959}{08574}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP5    0x00000020  }\textcolor{comment}{// EP5 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08575}08575                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08576}\mbox{\hyperlink{tm4c123gh6pm_8h_a808e3b14a1b7df02f4b177ebeec1399d}{08576}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP4    0x00000010  }\textcolor{comment}{// EP4 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08577}08577                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08578}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c5e3521d016cf79a9643e8832847c8f}{08578}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP3    0x00000008  }\textcolor{comment}{// EP3 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08579}08579                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08580}\mbox{\hyperlink{tm4c123gh6pm_8h_a462e77efbca2d957a6455161482c033e}{08580}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP2    0x00000004  }\textcolor{comment}{// EP2 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08581}08581                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08582}\mbox{\hyperlink{tm4c123gh6pm_8h_ab58652541ad18a4e92daa64db8b8fe8f}{08582}} \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP1    0x00000002  }\textcolor{comment}{// EP1 TX Double-\/Packet Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08583}08583                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08584}08584 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08585}08585 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08586}08586 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08587}08587 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08588}08588 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08589}08589 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08590}\mbox{\hyperlink{tm4c123gh6pm_8h_aed171996d72a2bb546a0067e89301cef}{08590}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_M       0x00000300  }\textcolor{comment}{// Power Fault Action}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08591}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3d35b7443d23df19ab4c3283a41d024}{08591}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_UNCHG   0x00000000  }\textcolor{comment}{// Unchanged}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08592}\mbox{\hyperlink{tm4c123gh6pm_8h_af5dfd38172e55f878bdc430fd73a067e}{08592}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_TRIS    0x00000100  }\textcolor{comment}{// Tristate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08593}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e4a5ad44767d68149101514ef6a2c41}{08593}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_LOW     0x00000200  }\textcolor{comment}{// Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08594}\mbox{\hyperlink{tm4c123gh6pm_8h_a1eaa3c162413d11cb13d79639248c7b1}{08594}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_HIGH    0x00000300  }\textcolor{comment}{// High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08595}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c680d055c02a8f8e5b5e89225db71e9}{08595}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTAEN         0x00000040  }\textcolor{comment}{// Power Fault Action Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08596}\mbox{\hyperlink{tm4c123gh6pm_8h_aca06e6970f593ca44a34b4657266ec71}{08596}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTSEN\_HIGH    0x00000020  }\textcolor{comment}{// Power Fault Sense}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08597}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c0d02d16edcc61571ec3da089f004ab}{08597}} \textcolor{preprocessor}{\#define USB\_EPC\_PFLTEN          0x00000010  }\textcolor{comment}{// Power Fault Input Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08598}\mbox{\hyperlink{tm4c123gh6pm_8h_ae24165a61d2fd18719e01fe9877fd3bd}{08598}} \textcolor{preprocessor}{\#define USB\_EPC\_EPENDE          0x00000004  }\textcolor{comment}{// EPEN Drive Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08599}\mbox{\hyperlink{tm4c123gh6pm_8h_a60fa9b6198e4b97826d9e2595922aace}{08599}} \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_M          0x00000003  }\textcolor{comment}{// External Power Supply Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08600}08600                                             \textcolor{comment}{// Configuration}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08601}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a9b4896256e6b3a1b9220ad468c2523}{08601}} \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_LOW        0x00000000  }\textcolor{comment}{// Power Enable Active Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08602}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ac57cb22d074d18cb1047f156355549}{08602}} \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_HIGH       0x00000001  }\textcolor{comment}{// Power Enable Active High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08603}\mbox{\hyperlink{tm4c123gh6pm_8h_a8607a8da99ad13ad40b7e10787cdf817}{08603}} \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_VBLOW      0x00000002  }\textcolor{comment}{// Power Enable High if VBUS Low}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08604}08604                                             \textcolor{comment}{// (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08605}\mbox{\hyperlink{tm4c123gh6pm_8h_abb73579c01ad7ea333cf5e358907fb03}{08605}} \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_VBHIGH     0x00000003  }\textcolor{comment}{// Power Enable High if VBUS High}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08606}08606                                             \textcolor{comment}{// (OTG only)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08607}08607 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08608}08608 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08609}08609 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08610}08610 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPCRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08611}08611 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08612}08612 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08613}\mbox{\hyperlink{tm4c123gh6pm_8h_a4582af2a930f5a86401b7e26f81870fd}{08613}} \textcolor{preprocessor}{\#define USB\_EPCRIS\_PF           0x00000001  }\textcolor{comment}{// USB Power Fault Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08614}08614 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08615}08615 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08616}08616 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08617}08617 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPCIM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08618}08618 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08619}08619 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08620}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0ba01a76c0f169310fb2819bb537220}{08620}} \textcolor{preprocessor}{\#define USB\_EPCIM\_PF            0x00000001  }\textcolor{comment}{// USB Power Fault Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08621}08621 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08622}08622 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08623}08623 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08624}08624 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPCISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08625}08625 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08626}08626 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08627}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9f92c4601e8eb60b53d62c468794c50}{08627}} \textcolor{preprocessor}{\#define USB\_EPCISC\_PF           0x00000001  }\textcolor{comment}{// USB Power Fault Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08628}08628                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08629}08629 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08630}08630 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08631}08631 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08632}08632 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DRRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08633}08633 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08634}08634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08635}\mbox{\hyperlink{tm4c123gh6pm_8h_a64968f0eaacb51f2ba574ae7691dff83}{08635}} \textcolor{preprocessor}{\#define USB\_DRRIS\_RESUME        0x00000001  }\textcolor{comment}{// RESUME Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08636}08636 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08637}08637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08638}08638 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08639}08639 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DRIM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08640}08640 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08641}08641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08642}\mbox{\hyperlink{tm4c123gh6pm_8h_a94d7abb9de415ca2387b3dffb10a4fe0}{08642}} \textcolor{preprocessor}{\#define USB\_DRIM\_RESUME         0x00000001  }\textcolor{comment}{// RESUME Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08643}08643 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08644}08644 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08645}08645 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08646}08646 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DRISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08647}08647 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08648}08648 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08649}\mbox{\hyperlink{tm4c123gh6pm_8h_acb49a37729f80d7ca8d7f9b241096522}{08649}} \textcolor{preprocessor}{\#define USB\_DRISC\_RESUME        0x00000001  }\textcolor{comment}{// RESUME Interrupt Status and}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08650}08650                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08651}08651 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08652}08652 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08653}08653 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08654}08654 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_GPCS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08655}08655 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08656}08656 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08657}\mbox{\hyperlink{tm4c123gh6pm_8h_a467fa0289a46bdbcbcda85c553711814}{08657}} \textcolor{preprocessor}{\#define USB\_GPCS\_DEVMODOTG      0x00000002  }\textcolor{comment}{// Enable Device Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08658}\mbox{\hyperlink{tm4c123gh6pm_8h_aa24a563ec3bead6428c72b6c632571a3}{08658}} \textcolor{preprocessor}{\#define USB\_GPCS\_DEVMOD         0x00000001  }\textcolor{comment}{// Device Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08659}08659 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08660}08660 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08661}08661 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08662}08662 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08663}08663 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08664}08664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08665}\mbox{\hyperlink{tm4c123gh6pm_8h_a209e8ade5ab3923fb71b35ce18a40a01}{08665}} \textcolor{preprocessor}{\#define USB\_VDC\_VBDEN           0x00000001  }\textcolor{comment}{// VBUS Droop Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08666}08666 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08667}08667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08668}08668 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08669}08669 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDCRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08670}08670 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08671}08671 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08672}\mbox{\hyperlink{tm4c123gh6pm_8h_acf779f7a3c4ead3d3e68eb047c27b555}{08672}} \textcolor{preprocessor}{\#define USB\_VDCRIS\_VD           0x00000001  }\textcolor{comment}{// VBUS Droop Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08673}08673 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08674}08674 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08675}08675 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08676}08676 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDCIM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08677}08677 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08678}08678 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08679}\mbox{\hyperlink{tm4c123gh6pm_8h_a97ed02fff2e575bd7866c6893c11b54e}{08679}} \textcolor{preprocessor}{\#define USB\_VDCIM\_VD            0x00000001  }\textcolor{comment}{// VBUS Droop Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08680}08680 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08681}08681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08682}08682 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08683}08683 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDCISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08684}08684 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08685}08685 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08686}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e9154c507dcec124ecafdd9c2c9b59e}{08686}} \textcolor{preprocessor}{\#define USB\_VDCISC\_VD           0x00000001  }\textcolor{comment}{// VBUS Droop Interrupt Status and}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08687}08687                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08688}08688 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08689}08689 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08690}08690 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08691}08691 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IDVRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08692}08692 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08693}08693 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08694}\mbox{\hyperlink{tm4c123gh6pm_8h_a64349596181f53d571a3387efbce8e21}{08694}} \textcolor{preprocessor}{\#define USB\_IDVRIS\_ID           0x00000001  }\textcolor{comment}{// ID Valid Detect Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08695}08695                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08696}08696 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08697}08697 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08698}08698 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08699}08699 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IDVIM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08700}08700 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08701}08701 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08702}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fd4d419cfbb95ce3358f6d1430efb85}{08702}} \textcolor{preprocessor}{\#define USB\_IDVIM\_ID            0x00000001  }\textcolor{comment}{// ID Valid Detect Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08703}08703 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08704}08704 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08705}08705 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08706}08706 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IDVISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08707}08707 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08708}08708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08709}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4a1c9cb5b45770985dad177e9334727}{08709}} \textcolor{preprocessor}{\#define USB\_IDVISC\_ID           0x00000001  }\textcolor{comment}{// ID Valid Detect Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08710}08710                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08711}08711 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08712}08712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08713}08713 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08714}08714 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DMASEL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08715}08715 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08716}08716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08717}\mbox{\hyperlink{tm4c123gh6pm_8h_a870ce2e40c8a61213f667a125d994c45}{08717}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACTX\_M     0x00F00000  }\textcolor{comment}{// DMA C TX Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08718}\mbox{\hyperlink{tm4c123gh6pm_8h_aa98224be6592697442896de7dede53c0}{08718}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACRX\_M     0x000F0000  }\textcolor{comment}{// DMA C RX Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08719}\mbox{\hyperlink{tm4c123gh6pm_8h_ad671498a9698ba4aed135c6064479eee}{08719}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABTX\_M     0x0000F000  }\textcolor{comment}{// DMA B TX Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08720}\mbox{\hyperlink{tm4c123gh6pm_8h_a96ff4351207bf9455daac9d9d5741fde}{08720}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABRX\_M     0x00000F00  }\textcolor{comment}{// DMA B RX Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08721}\mbox{\hyperlink{tm4c123gh6pm_8h_ac072ecae5e1f6bacc5e6b598cff98017}{08721}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAATX\_M     0x000000F0  }\textcolor{comment}{// DMA A TX Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08722}\mbox{\hyperlink{tm4c123gh6pm_8h_a868ff91ded0b531dd08a5092f5eebf67}{08722}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAARX\_M     0x0000000F  }\textcolor{comment}{// DMA A RX Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08723}\mbox{\hyperlink{tm4c123gh6pm_8h_a361a4059ca2487223cc57ddbf60dc5a2}{08723}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACTX\_S     20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08724}\mbox{\hyperlink{tm4c123gh6pm_8h_aeaec95a34bcbc2ca5f7c457738d03cd0}{08724}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACRX\_S     16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08725}\mbox{\hyperlink{tm4c123gh6pm_8h_a9da2c8fa813036a6273acc5d4e420da0}{08725}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABTX\_S     12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08726}\mbox{\hyperlink{tm4c123gh6pm_8h_a2aedb16f4e60a5c367908d76192d0026}{08726}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABRX\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08727}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c1c114c636a0eb96077f0548bd5fd8c}{08727}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAATX\_S     4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08728}\mbox{\hyperlink{tm4c123gh6pm_8h_abb145fae91f0f608c0c8b58df9b15606}{08728}} \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAARX\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08729}08729 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08730}08730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08731}08731 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08732}08732 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08733}08733 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08734}08734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08735}\mbox{\hyperlink{tm4c123gh6pm_8h_a79c31b4fe981fc7ae923dd8ab7bbeb1d}{08735}} \textcolor{preprocessor}{\#define USB\_PP\_ECNT\_M           0x0000FF00  }\textcolor{comment}{// Endpoint Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08736}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1b7872c51b8c51abcf681c21ace6ff1}{08736}} \textcolor{preprocessor}{\#define USB\_PP\_USB\_M            0x000000C0  }\textcolor{comment}{// USB Capability}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08737}\mbox{\hyperlink{tm4c123gh6pm_8h_a227db2fe354d138410c90000895bdb97}{08737}} \textcolor{preprocessor}{\#define USB\_PP\_USB\_DEVICE       0x00000040  }\textcolor{comment}{// DEVICE}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08738}\mbox{\hyperlink{tm4c123gh6pm_8h_af9dd12fb82cbaecfa38cd76f9f7a6f30}{08738}} \textcolor{preprocessor}{\#define USB\_PP\_USB\_HOSTDEVICE   0x00000080  }\textcolor{comment}{// HOST}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08739}\mbox{\hyperlink{tm4c123gh6pm_8h_a28caf357c58dc1fd14a751eb37591754}{08739}} \textcolor{preprocessor}{\#define USB\_PP\_USB\_OTG          0x000000C0  }\textcolor{comment}{// OTG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08740}\mbox{\hyperlink{tm4c123gh6pm_8h_a54656f02a50d670f35ea6fc707ce956d}{08740}} \textcolor{preprocessor}{\#define USB\_PP\_PHY              0x00000010  }\textcolor{comment}{// PHY Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08741}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c45bd00d8c917a15203ca46dde74089}{08741}} \textcolor{preprocessor}{\#define USB\_PP\_TYPE\_M           0x0000000F  }\textcolor{comment}{// Controller Type}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08742}\mbox{\hyperlink{tm4c123gh6pm_8h_a69b53cf16254ff2d1f5523f19a26b5a2}{08742}} \textcolor{preprocessor}{\#define USB\_PP\_TYPE\_0           0x00000000  }\textcolor{comment}{// The first-\/generation USB}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08743}08743                                             \textcolor{comment}{// controller}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08744}\mbox{\hyperlink{tm4c123gh6pm_8h_addd51b34b08b85bd4baa35fc39b8dd30}{08744}} \textcolor{preprocessor}{\#define USB\_PP\_ECNT\_S           8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08745}08745 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08746}08746 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08747}08747 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08748}08748 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EESIZE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08749}08749 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08750}08750 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08751}\mbox{\hyperlink{tm4c123gh6pm_8h_a663feac4d2005daadacdc53fbdfa2253}{08751}} \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_BLKCNT\_M  0x07FF0000  }\textcolor{comment}{// Number of 16-\/Word Blocks}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08752}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3792111ac8fe88f63358f4bf5712cf8}{08752}} \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_WORDCNT\_M 0x0000FFFF  }\textcolor{comment}{// Number of 32-\/Bit Words}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08753}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ab9092899e6440c15071751b870b430}{08753}} \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_BLKCNT\_S  16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08754}\mbox{\hyperlink{tm4c123gh6pm_8h_a98743ffb2c00d868a006e272bb0fc178}{08754}} \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_WORDCNT\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08755}08755 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08756}08756 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08757}08757 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08758}08758 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEBLOCK register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08759}08759 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08760}08760 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08761}\mbox{\hyperlink{tm4c123gh6pm_8h_a37b10955b35058bcdceef9f7a2082db3}{08761}} \textcolor{preprocessor}{\#define EEPROM\_EEBLOCK\_BLOCK\_M  0x0000FFFF  }\textcolor{comment}{// Current Block}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08762}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6556794ff17253149559975a2ca687e}{08762}} \textcolor{preprocessor}{\#define EEPROM\_EEBLOCK\_BLOCK\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08763}08763 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08764}08764 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08765}08765 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08766}08766 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEOFFSET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08767}08767 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08768}08768 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08769}08769 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08770}\mbox{\hyperlink{tm4c123gh6pm_8h_ace0ff0567cef1435b45a056b4e542491}{08770}} \textcolor{preprocessor}{\#define EEPROM\_EEOFFSET\_OFFSET\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08771}08771 \textcolor{preprocessor}{                                0x0000000F  }\textcolor{comment}{// Current Address Offset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08772}\mbox{\hyperlink{tm4c123gh6pm_8h_a3417ba5f6266438217ae202acc1756ab}{08772}} \textcolor{preprocessor}{\#define EEPROM\_EEOFFSET\_OFFSET\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08773}08773 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08774}08774 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08775}08775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08776}08776 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08777}08777 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EERDWR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08778}08778 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08779}08779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08780}\mbox{\hyperlink{tm4c123gh6pm_8h_a93dc80891176c228d0a2df789e5e6a73}{08780}} \textcolor{preprocessor}{\#define EEPROM\_EERDWR\_VALUE\_M   0xFFFFFFFF  }\textcolor{comment}{// EEPROM Read or Write Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08781}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fbd86d2308d12608440e7ef05bf2a76}{08781}} \textcolor{preprocessor}{\#define EEPROM\_EERDWR\_VALUE\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08782}08782 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08783}08783 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08784}08784 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08785}08785 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EERDWRINC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08786}08786 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08787}08787 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08788}08788 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08789}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fccd12a996b4972a651a67abdde8a5c}{08789}} \textcolor{preprocessor}{\#define EEPROM\_EERDWRINC\_VALUE\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08790}08790 \textcolor{preprocessor}{                                0xFFFFFFFF  }\textcolor{comment}{// EEPROM Read or Write Data with}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08791}08791                                             \textcolor{comment}{// Increment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08792}\mbox{\hyperlink{tm4c123gh6pm_8h_a3faccfb758302b39ce647cfb490a4f15}{08792}} \textcolor{preprocessor}{\#define EEPROM\_EERDWRINC\_VALUE\_S                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08793}08793 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08794}08794 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08795}08795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08796}08796 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08797}08797 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEDONE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08798}08798 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08799}08799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08800}\mbox{\hyperlink{tm4c123gh6pm_8h_a2891b46bf21897624f6315edc8f88833}{08800}} \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WRBUSY    0x00000020  }\textcolor{comment}{// Write Busy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08801}\mbox{\hyperlink{tm4c123gh6pm_8h_ae98fae28219cb2d9291bf8718db12fab}{08801}} \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_NOPERM    0x00000010  }\textcolor{comment}{// Write Without Permission}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08802}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e9641af775ad6b0e5d4633ef84b4546}{08802}} \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WKCOPY    0x00000008  }\textcolor{comment}{// Working on a Copy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08803}\mbox{\hyperlink{tm4c123gh6pm_8h_ab07d8cebb72a753bd10008a4de5ff4e3}{08803}} \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WKERASE   0x00000004  }\textcolor{comment}{// Working on an Erase}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08804}\mbox{\hyperlink{tm4c123gh6pm_8h_a40b99bf5800a50f4d57c55f247a2d6ab}{08804}} \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WORKING   0x00000001  }\textcolor{comment}{// EEPROM Working}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08805}08805 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08806}08806 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08807}08807 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08808}08808 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EESUPP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08809}08809 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08810}08810 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08811}\mbox{\hyperlink{tm4c123gh6pm_8h_a60174e6e964ffdf48aaa4340f93d1f23}{08811}} \textcolor{preprocessor}{\#define EEPROM\_EESUPP\_PRETRY    0x00000008  }\textcolor{comment}{// Programming Must Be Retried}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08812}\mbox{\hyperlink{tm4c123gh6pm_8h_a866e2d7e70bec5bff5d62c49a5808cce}{08812}} \textcolor{preprocessor}{\#define EEPROM\_EESUPP\_ERETRY    0x00000004  }\textcolor{comment}{// Erase Must Be Retried}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08813}08813 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08814}08814 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08815}08815 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08816}08816 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEUNLOCK}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08817}08817 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08818}08818 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08819}08819 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08820}\mbox{\hyperlink{tm4c123gh6pm_8h_a48cf963db6ba152ff342053cc83450b6}{08820}} \textcolor{preprocessor}{\#define EEPROM\_EEUNLOCK\_UNLOCK\_M                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08821}08821 \textcolor{preprocessor}{                                0xFFFFFFFF  }\textcolor{comment}{// EEPROM Unlock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08822}08822 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08823}08823 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08824}08824 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08825}08825 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPROT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08826}08826 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08827}08827 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08828}\mbox{\hyperlink{tm4c123gh6pm_8h_ace9bae7d90927db7c4dc7f3bb0fc0ea3}{08828}} \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_ACC       0x00000008  }\textcolor{comment}{// Access Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08829}\mbox{\hyperlink{tm4c123gh6pm_8h_a7bd2b3df96049c31f84b2626dec8ac25}{08829}} \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_M    0x00000007  }\textcolor{comment}{// Protection Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08830}\mbox{\hyperlink{tm4c123gh6pm_8h_a417d20d3ed3ef174322ea28e4ee1687f}{08830}} \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_RWNPW                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08831}08831 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// This setting is the default. If}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08832}08832                                             \textcolor{comment}{// there is no password, the block}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08833}08833                                             \textcolor{comment}{// is not protected and is readable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08834}08834                                             \textcolor{comment}{// and writable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08835}\mbox{\hyperlink{tm4c123gh6pm_8h_a94d030ac699f626f334843c0de49805d}{08835}} \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_RWPW 0x00000001  }\textcolor{comment}{// If there is a password, the}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08836}08836                                             \textcolor{comment}{// block is readable or writable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08837}08837                                             \textcolor{comment}{// only when unlocked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08838}\mbox{\hyperlink{tm4c123gh6pm_8h_a6eccc068921a2ecd4b1bb9b1ded2298e}{08838}} \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_RONPW                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08839}08839 \textcolor{preprocessor}{                                0x00000002  }\textcolor{comment}{// If there is no password, the}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08840}08840                                             \textcolor{comment}{// block is readable, not writable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08841}08841 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08842}08842 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08843}08843 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08844}08844 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPASS0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08845}08845 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08846}08846 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08847}\mbox{\hyperlink{tm4c123gh6pm_8h_af58706427c3debdeb72b7e0ed1dfe308}{08847}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS0\_PASS\_M   0xFFFFFFFF  }\textcolor{comment}{// Password}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08848}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2259ea0fb407606cbafa0de712f6760}{08848}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS0\_PASS\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08849}08849 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08850}08850 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08851}08851 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08852}08852 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPASS1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08853}08853 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08854}08854 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08855}\mbox{\hyperlink{tm4c123gh6pm_8h_ac726a80c5dcdb502141d8c08c246808c}{08855}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS1\_PASS\_M   0xFFFFFFFF  }\textcolor{comment}{// Password}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08856}\mbox{\hyperlink{tm4c123gh6pm_8h_a01cff4d070bc6c14c552ceab0fa5089b}{08856}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS1\_PASS\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08857}08857 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08858}08858 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08859}08859 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08860}08860 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPASS2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08861}08861 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08862}08862 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08863}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b37340d0f350b9b86b9694a945766c8}{08863}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS2\_PASS\_M   0xFFFFFFFF  }\textcolor{comment}{// Password}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08864}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1115af180f5187d02d473e58f19b332}{08864}} \textcolor{preprocessor}{\#define EEPROM\_EEPASS2\_PASS\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08865}08865 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08866}08866 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08867}08867 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08868}08868 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEINT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08869}08869 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08870}08870 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08871}\mbox{\hyperlink{tm4c123gh6pm_8h_a054e7559d0e161f9b981c7b1b66ef25c}{08871}} \textcolor{preprocessor}{\#define EEPROM\_EEINT\_INT        0x00000001  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08872}08872 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08873}08873 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08874}08874 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08875}08875 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEHIDE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08876}08876 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08877}08877 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08878}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d85c686b3550f5bc65d3dadeb08f209}{08878}} \textcolor{preprocessor}{\#define EEPROM\_EEHIDE\_HN\_M      0xFFFFFFFE  }\textcolor{comment}{// Hide Block}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08879}08879 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08880}08880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08881}08881 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08882}08882 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEDBGME register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08883}08883 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08884}08884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08885}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1b9adb4518acc5e7ec1e942154b91ba}{08885}} \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_KEY\_M    0xFFFF0000  }\textcolor{comment}{// Erase Key}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08886}\mbox{\hyperlink{tm4c123gh6pm_8h_a339c5327396ca02e4be1ab337e7b65cd}{08886}} \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_ME       0x00000001  }\textcolor{comment}{// Mass Erase}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08887}\mbox{\hyperlink{tm4c123gh6pm_8h_ac69d2d5e1040e7ca0ba79929a1b0d2dc}{08887}} \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_KEY\_S    16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08888}08888 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08889}08889 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08890}08890 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08891}08891 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_PP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08892}08892 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08893}08893 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08894}\mbox{\hyperlink{tm4c123gh6pm_8h_ad606a34b1bed4e1397fbfd089de8cb06}{08894}} \textcolor{preprocessor}{\#define EEPROM\_PP\_SIZE\_M        0x0000001F  }\textcolor{comment}{// EEPROM Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08895}\mbox{\hyperlink{tm4c123gh6pm_8h_ac94660d349f8bf0646cf7a564be51c9a}{08895}} \textcolor{preprocessor}{\#define EEPROM\_PP\_SIZE\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08896}08896 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08897}08897 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08898}08898 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08899}08899 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08900}08900 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08901}08901 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08902}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e7031b8b354e1e4782f059dccadc201}{08902}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPIXCRIS     0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08903}08903                                             \textcolor{comment}{// Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08904}\mbox{\hyperlink{tm4c123gh6pm_8h_a8aa789585949e068827eae1ac0a23327}{08904}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPOFCRIS     0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08905}08905                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08906}\mbox{\hyperlink{tm4c123gh6pm_8h_a41a64aab7d733d1923aa65ad59d147de}{08906}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPUFCRIS     0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08907}08907                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08908}\mbox{\hyperlink{tm4c123gh6pm_8h_ac57844aa400e06792bed3a2ff7909eee}{08908}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPIOCRIS     0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08909}08909                                             \textcolor{comment}{// Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08910}\mbox{\hyperlink{tm4c123gh6pm_8h_a49cf3081df85f795c24ed3027c30186a}{08910}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPDZCRIS     0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08911}08911                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08912}\mbox{\hyperlink{tm4c123gh6pm_8h_a54ea3aecea30b374fc424be595f24af4}{08912}} \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPIDCRIS     0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08913}08913                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08914}08914 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08915}08915 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08916}08916 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08917}08917 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_IM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08918}08918 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08919}08919 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08920}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a877587718c81e400b70fd133643eb2}{08920}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPIXCIM       0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08921}08921                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08922}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e6bc29bed7e07d25ad580b8342b7999}{08922}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPOFCIM       0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08923}08923                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08924}\mbox{\hyperlink{tm4c123gh6pm_8h_a91f6cf527824cef4e5cf96b1362aa640}{08924}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPUFCIM       0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08925}08925                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08926}\mbox{\hyperlink{tm4c123gh6pm_8h_aff3553480dda70f183e4695d1127f5d3}{08926}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPIOCIM       0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08927}08927                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08928}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ea1b2d644706e91f81a575466468e96}{08928}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPDZCIM       0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08929}08929                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08930}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0b25d3d0c8b1970621d0a9b57cfe959}{08930}} \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPIDCIM       0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08931}08931                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08932}08932 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08933}08933 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08934}08934 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08935}08935 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08936}08936 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08937}08937 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08938}\mbox{\hyperlink{tm4c123gh6pm_8h_a37e96a74bf7ebedecf06e5ab21b56fa5}{08938}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPIXCMIS     0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08939}08939                                             \textcolor{comment}{// Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08940}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4a0367cfc4ee7593f005cd486a52ef8}{08940}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPOFCMIS     0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08941}08941                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08942}08942                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08943}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3d35ad744a12d396b62922e25a7f6ca}{08943}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPUFCMIS     0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08944}08944                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08945}08945                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08946}\mbox{\hyperlink{tm4c123gh6pm_8h_af33a4b12f21485ab79238a296d93e856}{08946}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPIOCMIS     0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08947}08947                                             \textcolor{comment}{// Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08948}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f2d1b3bd06ef6e2b38404180884f44b}{08948}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPDZCMIS     0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08949}08949                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08950}08950                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08951}\mbox{\hyperlink{tm4c123gh6pm_8h_a6154e133b2cefd7044fdd36acea484ce}{08951}} \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPIDCMIS     0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08952}08952                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08953}08953                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08954}08954 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08955}08955 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08956}08956 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08957}08957 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_IC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08958}08958 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08959}08959 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08960}\mbox{\hyperlink{tm4c123gh6pm_8h_ae06455b7a7645cc66b3707ae7312f6fc}{08960}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPIXCIC       0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08961}08961                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08962}\mbox{\hyperlink{tm4c123gh6pm_8h_ac68dcc51ad24a03e9a77357da5bfd9bf}{08962}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPOFCIC       0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08963}08963                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08964}\mbox{\hyperlink{tm4c123gh6pm_8h_add44cc9bee7dd9edabfa1e24e107ea6f}{08964}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPUFCIC       0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08965}08965                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08966}\mbox{\hyperlink{tm4c123gh6pm_8h_a71e9bc38257f174161a66478bcef4aca}{08966}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPIOCIC       0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08967}08967                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08968}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2972c605014aaed02643aa5ebdce9e9}{08968}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPDZCIC       0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08969}08969                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08970}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8d3faafdd89608946889a8daae6c54b}{08970}} \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPIDCIC       0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08971}08971                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08972}08972 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08973}08973 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08974}08974 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08975}08975 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08976}08976 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08977}08977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08978}\mbox{\hyperlink{tm4c123gh6pm_8h_abf0d4dfb2645386117fc37f95ce544ff}{08978}} \textcolor{preprocessor}{\#define HIB\_RTCC\_M              0xFFFFFFFF  }\textcolor{comment}{// RTC Counter}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08979}\mbox{\hyperlink{tm4c123gh6pm_8h_a8db8f88ce498feb11defc5099cc97930}{08979}} \textcolor{preprocessor}{\#define HIB\_RTCC\_S              0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08980}08980 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08981}08981 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08982}08982 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08983}08983 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCM0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08984}08984 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08985}08985 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08986}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fee153663a462e493271d85e86ffaa3}{08986}} \textcolor{preprocessor}{\#define HIB\_RTCM0\_M             0xFFFFFFFF  }\textcolor{comment}{// RTC Match 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08987}\mbox{\hyperlink{tm4c123gh6pm_8h_a92d69915f7f90c7ea0e5cfd04f216202}{08987}} \textcolor{preprocessor}{\#define HIB\_RTCM0\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08988}08988 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08989}08989 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08990}08990 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08991}08991 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCLD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08992}08992 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08993}08993 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08994}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ca146e64ab793adbca0f92a70a4e06a}{08994}} \textcolor{preprocessor}{\#define HIB\_RTCLD\_M             0xFFFFFFFF  }\textcolor{comment}{// RTC Load}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08995}\mbox{\hyperlink{tm4c123gh6pm_8h_a28e2953f7f95ef3a874d992e292bf043}{08995}} \textcolor{preprocessor}{\#define HIB\_RTCLD\_S             0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08996}08996 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08997}08997 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08998}08998 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l08999}08999 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_CTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09000}09000 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09001}09001 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09002}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c49e46b1954c1cff00b6332317e5025}{09002}} \textcolor{preprocessor}{\#define HIB\_CTL\_WRC             0x80000000  }\textcolor{comment}{// Write Complete/Capable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09003}\mbox{\hyperlink{tm4c123gh6pm_8h_a36a40e9e73502b90450267255b53d20d}{09003}} \textcolor{preprocessor}{\#define HIB\_CTL\_OSCDRV          0x00020000  }\textcolor{comment}{// Oscillator Drive Capability}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09004}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e6a20d13bcb526191c629520c2d1b90}{09004}} \textcolor{preprocessor}{\#define HIB\_CTL\_OSCBYP          0x00010000  }\textcolor{comment}{// Oscillator Bypass}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09005}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c02fcc9e48a99fcfb99ec671ba8a7b3}{09005}} \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_M       0x00006000  }\textcolor{comment}{// Select for Low-\/Battery}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09006}09006                                             \textcolor{comment}{// Comparator}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09007}\mbox{\hyperlink{tm4c123gh6pm_8h_a49221b619ecfaea194e228de31b60380}{09007}} \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_1\_9V    0x00000000  }\textcolor{comment}{// 1.9 Volts}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09008}\mbox{\hyperlink{tm4c123gh6pm_8h_aac7ddb63e3aedd7986f4bf890ae78db3}{09008}} \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_2\_1V    0x00002000  }\textcolor{comment}{// 2.1 Volts (default)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09009}\mbox{\hyperlink{tm4c123gh6pm_8h_a48d2289252a83c605c41d4406fb6299a}{09009}} \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_2\_3V    0x00004000  }\textcolor{comment}{// 2.3 Volts}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09010}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d20bd8b6687180a6d6f0dd0606d6b8e}{09010}} \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_2\_5V    0x00006000  }\textcolor{comment}{// 2.5 Volts}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09011}\mbox{\hyperlink{tm4c123gh6pm_8h_a68aecd0e3644788e2c046e95b42ca1b6}{09011}} \textcolor{preprocessor}{\#define HIB\_CTL\_BATCHK          0x00000400  }\textcolor{comment}{// Check Battery Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09012}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a32c692aa86b641cfe4d46d5095c569}{09012}} \textcolor{preprocessor}{\#define HIB\_CTL\_BATWKEN         0x00000200  }\textcolor{comment}{// Wake on Low Battery}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09013}\mbox{\hyperlink{tm4c123gh6pm_8h_acee9eab87b2bc6c61eeb1367e575a5f0}{09013}} \textcolor{preprocessor}{\#define HIB\_CTL\_VDD3ON          0x00000100  }\textcolor{comment}{// VDD Powered}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09014}\mbox{\hyperlink{tm4c123gh6pm_8h_a7edc33841545c5e9a806811aef6336ec}{09014}} \textcolor{preprocessor}{\#define HIB\_CTL\_VABORT          0x00000080  }\textcolor{comment}{// Power Cut Abort Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09015}\mbox{\hyperlink{tm4c123gh6pm_8h_a389a116460787f9e251e4a5bbbe5478a}{09015}} \textcolor{preprocessor}{\#define HIB\_CTL\_CLK32EN         0x00000040  }\textcolor{comment}{// Clocking Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09016}\mbox{\hyperlink{tm4c123gh6pm_8h_abfc80b3664a581e32beb337da088a784}{09016}} \textcolor{preprocessor}{\#define HIB\_CTL\_PINWEN          0x00000010  }\textcolor{comment}{// External Wake Pin Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09017}\mbox{\hyperlink{tm4c123gh6pm_8h_a506295272e647cee680ec8ae3f78b916}{09017}} \textcolor{preprocessor}{\#define HIB\_CTL\_RTCWEN          0x00000008  }\textcolor{comment}{// RTC Wake-\/up Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09018}\mbox{\hyperlink{tm4c123gh6pm_8h_a19c01a0bb333aee45c343e682d52b17e}{09018}} \textcolor{preprocessor}{\#define HIB\_CTL\_HIBREQ          0x00000002  }\textcolor{comment}{// Hibernation Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09019}\mbox{\hyperlink{tm4c123gh6pm_8h_a151ee0f4b57deab25eea1ec0bc441f10}{09019}} \textcolor{preprocessor}{\#define HIB\_CTL\_RTCEN           0x00000001  }\textcolor{comment}{// RTC Timer Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09020}09020 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09021}09021 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09022}09022 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09023}09023 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_IM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09024}09024 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09025}09025 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09026}\mbox{\hyperlink{tm4c123gh6pm_8h_a9be53fade7ea8b4120e1d0375cce3dcf}{09026}} \textcolor{preprocessor}{\#define HIB\_IM\_WC               0x00000010  }\textcolor{comment}{// External Write Complete/Capable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09027}09027                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09028}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a5348c9700a495d3ce842065bbf3c03}{09028}} \textcolor{preprocessor}{\#define HIB\_IM\_EXTW             0x00000008  }\textcolor{comment}{// External Wake-\/Up Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09029}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f179d1fc536a903056cf0b1d6193656}{09029}} \textcolor{preprocessor}{\#define HIB\_IM\_LOWBAT           0x00000004  }\textcolor{comment}{// Low Battery Voltage Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09030}09030                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09031}\mbox{\hyperlink{tm4c123gh6pm_8h_ac860f5ffa4bbb8c2aad78e26e31b7dbe}{09031}} \textcolor{preprocessor}{\#define HIB\_IM\_RTCALT0          0x00000001  }\textcolor{comment}{// RTC Alert 0 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09032}09032 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09033}09033 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09034}09034 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09035}09035 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09036}09036 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09037}09037 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09038}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4fbcb1b11e0152276fae2bf72e1adc7}{09038}} \textcolor{preprocessor}{\#define HIB\_RIS\_WC              0x00000010  }\textcolor{comment}{// Write Complete/Capable Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09039}09039                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09040}\mbox{\hyperlink{tm4c123gh6pm_8h_a2e7bd1033f53f9974d01b80e85e6a62b}{09040}} \textcolor{preprocessor}{\#define HIB\_RIS\_EXTW            0x00000008  }\textcolor{comment}{// External Wake-\/Up Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09041}09041                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09042}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ae80bd3fdec7d8b9b7fc45ccf0ac60b}{09042}} \textcolor{preprocessor}{\#define HIB\_RIS\_LOWBAT          0x00000004  }\textcolor{comment}{// Low Battery Voltage Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09043}09043                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09044}\mbox{\hyperlink{tm4c123gh6pm_8h_a339e29023b3098b76698f5a4b36d9b2c}{09044}} \textcolor{preprocessor}{\#define HIB\_RIS\_RTCALT0         0x00000001  }\textcolor{comment}{// RTC Alert 0 Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09045}09045 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09046}09046 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09047}09047 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09048}09048 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_MIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09049}09049 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09050}09050 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09051}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d4b8d0f1d8bbac5c8793f986ee51108}{09051}} \textcolor{preprocessor}{\#define HIB\_MIS\_WC              0x00000010  }\textcolor{comment}{// Write Complete/Capable Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09052}09052                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09053}\mbox{\hyperlink{tm4c123gh6pm_8h_a7508450bd7ac78026a6f2457c46ef0fb}{09053}} \textcolor{preprocessor}{\#define HIB\_MIS\_EXTW            0x00000008  }\textcolor{comment}{// External Wake-\/Up Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09054}09054                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09055}\mbox{\hyperlink{tm4c123gh6pm_8h_a18b109f31add40dc48699da47f52447c}{09055}} \textcolor{preprocessor}{\#define HIB\_MIS\_LOWBAT          0x00000004  }\textcolor{comment}{// Low Battery Voltage Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09056}09056                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09057}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8aa3cac13ddc54d281a28e3a1eb4155}{09057}} \textcolor{preprocessor}{\#define HIB\_MIS\_RTCALT0         0x00000001  }\textcolor{comment}{// RTC Alert 0 Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09058}09058                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09059}09059 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09060}09060 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09061}09061 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09062}09062 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_IC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09063}09063 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09064}09064 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09065}\mbox{\hyperlink{tm4c123gh6pm_8h_a76a50c2d951f26d157ca0e52a54960c2}{09065}} \textcolor{preprocessor}{\#define HIB\_IC\_WC               0x00000010  }\textcolor{comment}{// Write Complete/Capable Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09066}09066                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09067}\mbox{\hyperlink{tm4c123gh6pm_8h_abc145e1ea496a1e40762b7709589426e}{09067}} \textcolor{preprocessor}{\#define HIB\_IC\_EXTW             0x00000008  }\textcolor{comment}{// External Wake-\/Up Interrupt Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09068}\mbox{\hyperlink{tm4c123gh6pm_8h_a449c3f3b696e60e2d18c23016bfd9342}{09068}} \textcolor{preprocessor}{\#define HIB\_IC\_LOWBAT           0x00000004  }\textcolor{comment}{// Low Battery Voltage Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09069}09069                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09070}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6ac685f8d22742c21cf46d3b49ed1f7}{09070}} \textcolor{preprocessor}{\#define HIB\_IC\_RTCALT0          0x00000001  }\textcolor{comment}{// RTC Alert0 Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09071}09071                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09072}09072 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09073}09073 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09074}09074 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09075}09075 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09076}09076 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09077}09077 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09078}\mbox{\hyperlink{tm4c123gh6pm_8h_af16748b79165040f312f17865656c7a6}{09078}} \textcolor{preprocessor}{\#define HIB\_RTCT\_TRIM\_M         0x0000FFFF  }\textcolor{comment}{// RTC Trim Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09079}\mbox{\hyperlink{tm4c123gh6pm_8h_a9894869d67e729b79c3f930c254da311}{09079}} \textcolor{preprocessor}{\#define HIB\_RTCT\_TRIM\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09080}09080 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09081}09081 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09082}09082 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09083}09083 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCSS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09084}09084 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09085}09085 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09086}\mbox{\hyperlink{tm4c123gh6pm_8h_a3286809cff9f948810b69a3c44b912f4}{09086}} \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSM\_M      0x7FFF0000  }\textcolor{comment}{// RTC Sub Seconds Match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09087}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3118db236965e8b9031de78f44b92f4}{09087}} \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSC\_M      0x00007FFF  }\textcolor{comment}{// RTC Sub Seconds Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09088}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fa1023eafd3f7767e4d769018b06a4d}{09088}} \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSM\_S      16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09089}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b7d11c05c2005626d6ea471b90ee64e}{09089}} \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSC\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09090}09090 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09091}09091 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09092}09092 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09093}09093 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_DATA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09094}09094 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09095}09095 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09096}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a7aca69c08a30303a97495f0ba71554}{09096}} \textcolor{preprocessor}{\#define HIB\_DATA\_RTD\_M          0xFFFFFFFF  }\textcolor{comment}{// Hibernation Module NV Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09097}\mbox{\hyperlink{tm4c123gh6pm_8h_a4bba7e38cccf2eca23aa15bdc03cac05}{09097}} \textcolor{preprocessor}{\#define HIB\_DATA\_RTD\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09098}09098 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09099}09099 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09100}09100 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09101}09101 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09102}09102 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09103}09103 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09104}\mbox{\hyperlink{tm4c123gh6pm_8h_ad336a0ec160d3146e7e20054ba60e5b1}{09104}} \textcolor{preprocessor}{\#define FLASH\_FMA\_OFFSET\_M      0x0003FFFF  }\textcolor{comment}{// Address Offset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09105}\mbox{\hyperlink{tm4c123gh6pm_8h_a458329cf018b54b24df85e6de7937c74}{09105}} \textcolor{preprocessor}{\#define FLASH\_FMA\_OFFSET\_S      0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09106}09106 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09107}09107 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09108}09108 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09109}09109 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09110}09110 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09111}09111 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09112}\mbox{\hyperlink{tm4c123gh6pm_8h_a012da7995efe1cf42568997b4b5eef63}{09112}} \textcolor{preprocessor}{\#define FLASH\_FMD\_DATA\_M        0xFFFFFFFF  }\textcolor{comment}{// Data Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09113}\mbox{\hyperlink{tm4c123gh6pm_8h_a42a9077338767b0f5e1a803a4832f4d6}{09113}} \textcolor{preprocessor}{\#define FLASH\_FMD\_DATA\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09114}09114 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09115}09115 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09116}09116 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09117}09117 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09118}09118 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09119}09119 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09120}\mbox{\hyperlink{tm4c123gh6pm_8h_ad459e0bf007541fd064f4a6f85651ede}{09120}} \textcolor{preprocessor}{\#define FLASH\_FMC\_WRKEY         0xA4420000  }\textcolor{comment}{// FLASH write key}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09121}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c7c67a4856820820fe1843e2507774f}{09121}} \textcolor{preprocessor}{\#define FLASH\_FMC\_COMT          0x00000008  }\textcolor{comment}{// Commit Register Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09122}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4dc76dfc9af2c46696e6515a2e3c7d2}{09122}} \textcolor{preprocessor}{\#define FLASH\_FMC\_MERASE        0x00000004  }\textcolor{comment}{// Mass Erase Flash Memory}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09123}\mbox{\hyperlink{tm4c123gh6pm_8h_a4467d81c06e58e0058ba9bd7ce9a1fa8}{09123}} \textcolor{preprocessor}{\#define FLASH\_FMC\_ERASE         0x00000002  }\textcolor{comment}{// Erase a Page of Flash Memory}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09124}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb6812b38d327b9b27dc6634b38d1c14}{09124}} \textcolor{preprocessor}{\#define FLASH\_FMC\_WRITE         0x00000001  }\textcolor{comment}{// Write a Word into Flash Memory}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09125}09125 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09126}09126 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09127}09127 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09128}09128 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FCRIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09129}09129 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09130}09130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09131}\mbox{\hyperlink{tm4c123gh6pm_8h_ad40d08bc39c563b2a51a41379d760dcc}{09131}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_PROGRIS     0x00002000  }\textcolor{comment}{// Program Verify Error Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09132}09132                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09133}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ed8621b4617b19532f18e0e4b63a19f}{09133}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_ERRIS       0x00000800  }\textcolor{comment}{// Erase Verify Error Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09134}09134                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09135}\mbox{\hyperlink{tm4c123gh6pm_8h_aa5ee1b730a711807d68624ceeb0cfd9d}{09135}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_INVDRIS     0x00000400  }\textcolor{comment}{// Invalid Data Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09136}09136                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09137}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d083252492ed45f95e8d7fc351319ad}{09137}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_VOLTRIS     0x00000200  }\textcolor{comment}{// Pump Voltage Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09138}09138                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09139}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ee4460b7907fe849327591c5d618e1d}{09139}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_ERIS        0x00000004  }\textcolor{comment}{// EEPROM Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09140}\mbox{\hyperlink{tm4c123gh6pm_8h_a51eb3d35354f631f347c43831565ed4f}{09140}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_PRIS        0x00000002  }\textcolor{comment}{// Programming Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09141}\mbox{\hyperlink{tm4c123gh6pm_8h_a09d50b5c6779f705a495c165914d1bd1}{09141}} \textcolor{preprocessor}{\#define FLASH\_FCRIS\_ARIS        0x00000001  }\textcolor{comment}{// Access Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09142}09142 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09143}09143 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09144}09144 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09145}09145 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FCIM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09146}09146 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09147}09147 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09148}\mbox{\hyperlink{tm4c123gh6pm_8h_a54b69e7e24651a792c58b4845681604b}{09148}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_PROGMASK     0x00002000  }\textcolor{comment}{// PROGVER Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09149}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cb62b82bd53c2a8e3ec6dd3ecce6fe2}{09149}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_ERMASK       0x00000800  }\textcolor{comment}{// ERVER Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09150}\mbox{\hyperlink{tm4c123gh6pm_8h_a58693959b2b34ab82db4ee4ec6b71eeb}{09150}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_INVDMASK     0x00000400  }\textcolor{comment}{// Invalid Data Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09151}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9cfae37e8b34f32a066e75fed22d31a}{09151}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_VOLTMASK     0x00000200  }\textcolor{comment}{// VOLT Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09152}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3468f1e5833ca39ee65557e26247793}{09152}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_EMASK        0x00000004  }\textcolor{comment}{// EEPROM Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09153}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d823b71d9fc04180cd3d25b4d336fb8}{09153}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_PMASK        0x00000002  }\textcolor{comment}{// Programming Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09154}\mbox{\hyperlink{tm4c123gh6pm_8h_a71bc3960bba1199cd4d6a1b79252fa24}{09154}} \textcolor{preprocessor}{\#define FLASH\_FCIM\_AMASK        0x00000001  }\textcolor{comment}{// Access Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09155}09155 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09156}09156 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09157}09157 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09158}09158 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FCMISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09159}09159 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09160}09160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09161}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3caebbaeb5be18fda4cff44199bf928}{09161}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_PROGMISC   0x00002000  }\textcolor{comment}{// PROGVER Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09162}09162                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09163}\mbox{\hyperlink{tm4c123gh6pm_8h_a5971da07bbccd52896cffe0cf9d00c42}{09163}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_ERMISC     0x00000800  }\textcolor{comment}{// ERVER Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09164}09164                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09165}\mbox{\hyperlink{tm4c123gh6pm_8h_add6b9efaed181828f6d85c2f0359895f}{09165}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_INVDMISC   0x00000400  }\textcolor{comment}{// Invalid Data Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09166}09166                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09167}\mbox{\hyperlink{tm4c123gh6pm_8h_a221dab551cd1c8c2c20b52597d3490ae}{09167}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_VOLTMISC   0x00000200  }\textcolor{comment}{// VOLT Masked Interrupt Status and}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09168}09168                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09169}\mbox{\hyperlink{tm4c123gh6pm_8h_a97794cd0fa78643646464d09b4352abc}{09169}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_EMISC      0x00000004  }\textcolor{comment}{// EEPROM Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09170}09170                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09171}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2b3d29b15019a56c3f688bfd6022008}{09171}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_PMISC      0x00000002  }\textcolor{comment}{// Programming Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09172}09172                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09173}\mbox{\hyperlink{tm4c123gh6pm_8h_ad93ec424487167f9ff9e603c5b7bbea3}{09173}} \textcolor{preprocessor}{\#define FLASH\_FCMISC\_AMISC      0x00000001  }\textcolor{comment}{// Access Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09174}09174                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09175}09175 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09176}09176 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09177}09177 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09178}09178 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09179}09179 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09180}09180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09181}\mbox{\hyperlink{tm4c123gh6pm_8h_a3420da5261a77ac75ff954616425cc25}{09181}} \textcolor{preprocessor}{\#define FLASH\_FMC2\_WRBUF        0x00000001  }\textcolor{comment}{// Buffered Flash Memory Write}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09182}09182 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09183}09183 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09184}09184 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09185}09185 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FWBVAL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09186}09186 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09187}09187 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09188}\mbox{\hyperlink{tm4c123gh6pm_8h_a32f2a230bb2e86387af6f76faa175b82}{09188}} \textcolor{preprocessor}{\#define FLASH\_FWBVAL\_FWB\_M      0xFFFFFFFF  }\textcolor{comment}{// Flash Memory Write Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09189}09189 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09190}09190 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09191}09191 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09192}09192 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FWBN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09193}09193 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09194}09194 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09195}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5f6c7474415c0ff0ed927e8e696e072}{09195}} \textcolor{preprocessor}{\#define FLASH\_FWBN\_DATA\_M       0xFFFFFFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09196}09196 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09197}09197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09198}09198 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09199}09199 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FSIZE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09200}09200 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09201}09201 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09202}\mbox{\hyperlink{tm4c123gh6pm_8h_a711a81d71e0ec6aa3065d5471874214e}{09202}} \textcolor{preprocessor}{\#define FLASH\_FSIZE\_SIZE\_M      0x0000FFFF  }\textcolor{comment}{// Flash Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09203}\mbox{\hyperlink{tm4c123gh6pm_8h_a6bec2c000618f27a9a05bce00204ede8}{09203}} \textcolor{preprocessor}{\#define FLASH\_FSIZE\_SIZE\_256KB  0x0000007F  }\textcolor{comment}{// 256 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09204}09204 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09205}09205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09206}09206 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09207}09207 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_SSIZE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09208}09208 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09209}09209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09210}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d174376f88683f6e19c486db03a5577}{09210}} \textcolor{preprocessor}{\#define FLASH\_SSIZE\_SIZE\_M      0x0000FFFF  }\textcolor{comment}{// SRAM Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09211}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0e94d6b2e533df21201bce078ef321b}{09211}} \textcolor{preprocessor}{\#define FLASH\_SSIZE\_SIZE\_32KB   0x0000007F  }\textcolor{comment}{// 32 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09212}09212 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09213}09213 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09214}09214 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09215}09215 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_ROMSWMAP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09216}09216 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09217}09217 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09218}\mbox{\hyperlink{tm4c123gh6pm_8h_a387b53ea086a0b9092a028b98c0f8c77}{09218}} \textcolor{preprocessor}{\#define FLASH\_ROMSWMAP\_SAFERTOS 0x00000001  }\textcolor{comment}{// SafeRTOS Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09219}09219 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09220}09220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09221}09221 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09222}09222 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_RMCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09223}09223 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09224}09224 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09225}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4e5ddb1b820b4f88363d8b12155dc74}{09225}} \textcolor{preprocessor}{\#define FLASH\_RMCTL\_BA          0x00000001  }\textcolor{comment}{// Boot Alias}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09226}09226 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09227}09227 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09228}09228 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09229}09229 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_BOOTCFG register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09230}09230 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09231}09231 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09232}\mbox{\hyperlink{tm4c123gh6pm_8h_a97918ab88183c8929228ad2d40d129a4}{09232}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_NW        0x80000000  }\textcolor{comment}{// Not Written}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09233}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fd3ce4c4a7d5a168d9fe2167ffd3dea}{09233}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_M    0x0000E000  }\textcolor{comment}{// Boot GPIO Port}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09234}\mbox{\hyperlink{tm4c123gh6pm_8h_aed8c102bac3b489b17af1e81349ba9aa}{09234}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_A    0x00000000  }\textcolor{comment}{// Port A}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09235}\mbox{\hyperlink{tm4c123gh6pm_8h_ac19c5b11cb497714da293ab3b21e7e7f}{09235}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_B    0x00002000  }\textcolor{comment}{// Port B}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09236}\mbox{\hyperlink{tm4c123gh6pm_8h_a4787a468d130159dabf61e64e98f9997}{09236}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_C    0x00004000  }\textcolor{comment}{// Port C}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09237}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5c2152cd87629cf1035bb7e9a6f2385}{09237}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_D    0x00006000  }\textcolor{comment}{// Port D}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09238}\mbox{\hyperlink{tm4c123gh6pm_8h_a94796a0e7006b13dd166f997855f9b95}{09238}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_E    0x00008000  }\textcolor{comment}{// Port E}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09239}\mbox{\hyperlink{tm4c123gh6pm_8h_a27e752dc37601ddfca28fad367a693d6}{09239}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_F    0x0000A000  }\textcolor{comment}{// Port F}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09240}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f9c6e9ef7501214ccced85f0ccfc146}{09240}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_G    0x0000C000  }\textcolor{comment}{// Port G}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09241}\mbox{\hyperlink{tm4c123gh6pm_8h_a66fe589ca08e500a0088fed960e8922d}{09241}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_H    0x0000E000  }\textcolor{comment}{// Port H}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09242}\mbox{\hyperlink{tm4c123gh6pm_8h_afb433b5477e763ce2b230d6bfd34596a}{09242}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_M     0x00001C00  }\textcolor{comment}{// Boot GPIO Pin}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09243}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f070d7df5e74de4a9b28c251d31b2d8}{09243}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_0     0x00000000  }\textcolor{comment}{// Pin 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09244}\mbox{\hyperlink{tm4c123gh6pm_8h_a4371fc7f3851b647364114021d786cf8}{09244}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_1     0x00000400  }\textcolor{comment}{// Pin 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09245}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b19f741cd3974620751400525adf3ac}{09245}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_2     0x00000800  }\textcolor{comment}{// Pin 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09246}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f0518c36d59f34129b52ae0b85d3fba}{09246}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_3     0x00000C00  }\textcolor{comment}{// Pin 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09247}\mbox{\hyperlink{tm4c123gh6pm_8h_a1bb17c23ac5fda371f8e094f73e45312}{09247}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_4     0x00001000  }\textcolor{comment}{// Pin 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09248}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a4669f093b335fb19e574f0e763d2dd}{09248}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_5     0x00001400  }\textcolor{comment}{// Pin 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09249}\mbox{\hyperlink{tm4c123gh6pm_8h_a10d01e2cf5c58ea935cce09060468a19}{09249}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_6     0x00001800  }\textcolor{comment}{// Pin 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09250}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a36bd83a3c83cef500ccf226928e48f}{09250}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_7     0x00001C00  }\textcolor{comment}{// Pin 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09251}\mbox{\hyperlink{tm4c123gh6pm_8h_ac384e9806780188e756756e39a3ca464}{09251}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_POL       0x00000200  }\textcolor{comment}{// Boot GPIO Polarity}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09252}\mbox{\hyperlink{tm4c123gh6pm_8h_a50728a9c53fe4950e0e7b7d960d33a9d}{09252}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_EN        0x00000100  }\textcolor{comment}{// Boot GPIO Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09253}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b1648b162642fd3108b38f35090ceeb}{09253}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_KEY       0x00000010  }\textcolor{comment}{// KEY Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09254}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c6e985ea83b7b2ca6490bc8c09f6dd5}{09254}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_DBG1      0x00000002  }\textcolor{comment}{// Debug Control 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09255}\mbox{\hyperlink{tm4c123gh6pm_8h_adba8abcddd058345e849ceb1d7e88397}{09255}} \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_DBG0      0x00000001  }\textcolor{comment}{// Debug Control 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09256}09256 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09257}09257 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09258}09258 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09259}09259 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09260}09260 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09261}09261 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09262}\mbox{\hyperlink{tm4c123gh6pm_8h_a59fd4932d79a762691eb019638d0c534}{09262}} \textcolor{preprocessor}{\#define FLASH\_USERREG0\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09263}\mbox{\hyperlink{tm4c123gh6pm_8h_a43271842ba7036e4019f1f18dd975c9f}{09263}} \textcolor{preprocessor}{\#define FLASH\_USERREG0\_DATA\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09264}09264 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09265}09265 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09266}09266 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09267}09267 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09268}09268 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09269}09269 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09270}\mbox{\hyperlink{tm4c123gh6pm_8h_a03f1e4af83da644daf98110a7841b440}{09270}} \textcolor{preprocessor}{\#define FLASH\_USERREG1\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09271}\mbox{\hyperlink{tm4c123gh6pm_8h_a77a1cf727685fed344ca8118369862a7}{09271}} \textcolor{preprocessor}{\#define FLASH\_USERREG1\_DATA\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09272}09272 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09273}09273 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09274}09274 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09275}09275 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09276}09276 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09277}09277 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09278}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d8f265ff4eed5915ab83af9064284a4}{09278}} \textcolor{preprocessor}{\#define FLASH\_USERREG2\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09279}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6353726804099424b0fc36b28db3d51}{09279}} \textcolor{preprocessor}{\#define FLASH\_USERREG2\_DATA\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09280}09280 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09281}09281 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09282}09282 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09283}09283 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09284}09284 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09285}09285 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09286}\mbox{\hyperlink{tm4c123gh6pm_8h_ae210af4ed4464d29a987f449537f3a82}{09286}} \textcolor{preprocessor}{\#define FLASH\_USERREG3\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09287}\mbox{\hyperlink{tm4c123gh6pm_8h_a31f8527b70807a1f3671423cf80567cb}{09287}} \textcolor{preprocessor}{\#define FLASH\_USERREG3\_DATA\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09288}09288 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09289}09289 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09290}09290 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09291}09291 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DID0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09292}09292 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09293}09293 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09294}\mbox{\hyperlink{tm4c123gh6pm_8h_ab466336c0cd87c6913afb9f7a2878ec4}{09294}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_VER\_M       0x70000000  }\textcolor{comment}{// DID0 Version}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09295}\mbox{\hyperlink{tm4c123gh6pm_8h_a62328c1b77cc83d0a61c8c5f2733e097}{09295}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_VER\_1       0x10000000  }\textcolor{comment}{// Second version of the DID0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09296}09296                                             \textcolor{comment}{// register format.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09297}\mbox{\hyperlink{tm4c123gh6pm_8h_a81456ae326990b64237ef22141db4659}{09297}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_CLASS\_M     0x00FF0000  }\textcolor{comment}{// Device Class}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09298}\mbox{\hyperlink{tm4c123gh6pm_8h_abd07c6432d3dfbf44ec5407d2f603f76}{09298}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_CLASS\_TM4C123                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09299}09299 \textcolor{preprocessor}{                                0x00050000  }\textcolor{comment}{// Tiva TM4C123x and TM4E123x}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09300}09300                                             \textcolor{comment}{// microcontrollers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09301}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a94a6962fb6c0f3199f28564b9fefe6}{09301}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_M       0x0000FF00  }\textcolor{comment}{// Major Revision}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09302}\mbox{\hyperlink{tm4c123gh6pm_8h_a922bcf92bc6cfad3ed08bc94e18b2b72}{09302}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_REVA    0x00000000  }\textcolor{comment}{// Revision A (initial device)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09303}\mbox{\hyperlink{tm4c123gh6pm_8h_a77bc08fc8d5743cde824ecb95d316003}{09303}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_REVB    0x00000100  }\textcolor{comment}{// Revision B (first base layer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09304}09304                                             \textcolor{comment}{// revision)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09305}\mbox{\hyperlink{tm4c123gh6pm_8h_a829ce1c125c9b97aa2617ab664800fc7}{09305}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_REVC    0x00000200  }\textcolor{comment}{// Revision C (second base layer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09306}09306                                             \textcolor{comment}{// revision)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09307}\mbox{\hyperlink{tm4c123gh6pm_8h_a1acdadb2a6c5bdb077fac43df32c0d10}{09307}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_M       0x000000FF  }\textcolor{comment}{// Minor Revision}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09308}\mbox{\hyperlink{tm4c123gh6pm_8h_a37493d8ad10950c13d0d587a15034329}{09308}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_0       0x00000000  }\textcolor{comment}{// Initial device, or a major}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09309}09309                                             \textcolor{comment}{// revision update}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09310}\mbox{\hyperlink{tm4c123gh6pm_8h_a64a98a7ad6468fa2d577d1f7db9c1ce7}{09310}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_1       0x00000001  }\textcolor{comment}{// First metal layer change}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09311}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b6c1995b698148675d0193b62163c55}{09311}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_2       0x00000002  }\textcolor{comment}{// Second metal layer change}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09312}09312 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09313}09313 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09314}09314 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09315}09315 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DID1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09316}09316 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09317}09317 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09318}\mbox{\hyperlink{tm4c123gh6pm_8h_ac52df887e1d6c1af874cffd48b06112b}{09318}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_VER\_M       0xF0000000  }\textcolor{comment}{// DID1 Version}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09319}\mbox{\hyperlink{tm4c123gh6pm_8h_a97266442577389dd01e159e7d66e58ce}{09319}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_VER\_1       0x10000000  }\textcolor{comment}{// fury\_ib}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09320}\mbox{\hyperlink{tm4c123gh6pm_8h_aa641d2046d97b71e8f4fa25935a8eab5}{09320}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_FAM\_M       0x0F000000  }\textcolor{comment}{// Family}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09321}\mbox{\hyperlink{tm4c123gh6pm_8h_a03add12f868f8fb9dd51860fb1b5729d}{09321}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_FAM\_TIVA    0x00000000  }\textcolor{comment}{// Tiva family of microcontollers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09322}\mbox{\hyperlink{tm4c123gh6pm_8h_af4a0bb81debc66dbcc0ac9cdb319f181}{09322}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PRTNO\_M     0x00FF0000  }\textcolor{comment}{// Part Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09323}\mbox{\hyperlink{tm4c123gh6pm_8h_a199d93a58ed509474a675a85334926c0}{09323}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PRTNO\_TM4C123GH6PM                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09324}09324 \textcolor{preprocessor}{                                0x00A10000  }\textcolor{comment}{// TM4C123GH6PM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09325}\mbox{\hyperlink{tm4c123gh6pm_8h_a35582f0d2a4df6194ccc26f8c271f820}{09325}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_M    0x0000E000  }\textcolor{comment}{// Package Pin Count}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09326}\mbox{\hyperlink{tm4c123gh6pm_8h_a31b67b9e27c3d77eef2858c2d47c10ff}{09326}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_100  0x00004000  }\textcolor{comment}{// 100-\/pin LQFP package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09327}\mbox{\hyperlink{tm4c123gh6pm_8h_a99c16abcd07845b518b42b227ae67a41}{09327}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_64   0x00006000  }\textcolor{comment}{// 64-\/pin LQFP package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09328}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b7b8820d26ace1ba259e669806a41b6}{09328}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_144  0x00008000  }\textcolor{comment}{// 144-\/pin LQFP package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09329}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d6eb6992442d29fa93e8a601cebf485}{09329}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_157  0x0000A000  }\textcolor{comment}{// 157-\/pin BGA package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09330}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3ea8cc114aff1456827ae557dc9f84e}{09330}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_128  0x0000C000  }\textcolor{comment}{// 128-\/pin TQFP package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09331}\mbox{\hyperlink{tm4c123gh6pm_8h_a369d314444e620e38e419af113ad8ad3}{09331}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_M      0x000000E0  }\textcolor{comment}{// Temperature Range}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09332}\mbox{\hyperlink{tm4c123gh6pm_8h_a97413308c62b66006ce9bf907f2cd13f}{09332}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_I      0x00000020  }\textcolor{comment}{// Industrial temperature range}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09333}\mbox{\hyperlink{tm4c123gh6pm_8h_af8f7a29630c2348a41bb4fa37478c99b}{09333}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_E      0x00000040  }\textcolor{comment}{// Extended temperature range}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09334}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e7a8a64adaeaf3bd7fa7ed6bc89f781}{09334}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_IE     0x00000060  }\textcolor{comment}{// Available in both industrial}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09335}09335                                             \textcolor{comment}{// temperature range (-\/40C to 85C)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09336}09336                                             \textcolor{comment}{// and extended temperature range}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09337}09337                                             \textcolor{comment}{// (-\/40C to 105C) devices. See}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09338}\mbox{\hyperlink{tm4c123gh6pm_8h_abeb9aa9f7722e844f027aff7ddecc3c5}{09338}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PKG\_M       0x00000018  }\textcolor{comment}{// Package Type}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09339}\mbox{\hyperlink{tm4c123gh6pm_8h_ad375249744fbfa25f6b1514dd9505bee}{09339}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PKG\_QFP     0x00000008  }\textcolor{comment}{// QFP package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09340}\mbox{\hyperlink{tm4c123gh6pm_8h_a1883c4b05238910aebe405d2b58a3db0}{09340}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PKG\_BGA     0x00000010  }\textcolor{comment}{// BGA package}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09341}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0ae95623f9e30aea72f842faf4be39e}{09341}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_ROHS        0x00000004  }\textcolor{comment}{// RoHS-\/Compliance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09342}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7e4807a32d7d941036bb0dce3b8238e}{09342}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_M      0x00000003  }\textcolor{comment}{// Qualification Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09343}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6005afac3da615ffcca03df1afaf7a4}{09343}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_ES     0x00000000  }\textcolor{comment}{// Engineering Sample (unqualified)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09344}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9eecfc144c66f6039b0284704c8dafd}{09344}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_PP     0x00000001  }\textcolor{comment}{// Pilot Production (unqualified)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09345}\mbox{\hyperlink{tm4c123gh6pm_8h_ae54d440217054f9ea8f6eb8842a4ca9f}{09345}} \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_FQ     0x00000002  }\textcolor{comment}{// Fully Qualified}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09346}09346 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09347}09347 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09348}09348 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09349}09349 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09350}09350 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09351}09351 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09352}\mbox{\hyperlink{tm4c123gh6pm_8h_a837e13e8ea6ded4b7c583ef4b66badbe}{09352}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_M     0xFFFF0000  }\textcolor{comment}{// SRAM Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09353}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3ffb88129cc30921270000c65f6dbda}{09353}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_2KB   0x00070000  }\textcolor{comment}{// 2 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09354}\mbox{\hyperlink{tm4c123gh6pm_8h_a0117255a1296ddd4bc4dde5ba7871ac1}{09354}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_4KB   0x000F0000  }\textcolor{comment}{// 4 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09355}\mbox{\hyperlink{tm4c123gh6pm_8h_a285e4851d6342240fb6b820b66b6bc75}{09355}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_6KB   0x00170000  }\textcolor{comment}{// 6 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09356}\mbox{\hyperlink{tm4c123gh6pm_8h_a600332db5cfd16bc0d37f9f456097b01}{09356}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_8KB   0x001F0000  }\textcolor{comment}{// 8 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09357}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c6d8c2879ec539c9c4cd7168ff33518}{09357}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_12KB  0x002F0000  }\textcolor{comment}{// 12 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09358}\mbox{\hyperlink{tm4c123gh6pm_8h_a56ed51975a0a8cd81aed3f2ac25dbc3a}{09358}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_16KB  0x003F0000  }\textcolor{comment}{// 16 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09359}\mbox{\hyperlink{tm4c123gh6pm_8h_adf4873fe5421d258bc926daaf4808f7f}{09359}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_20KB  0x004F0000  }\textcolor{comment}{// 20 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09360}\mbox{\hyperlink{tm4c123gh6pm_8h_adb5881762b2890db6b13137e586bb304}{09360}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_24KB  0x005F0000  }\textcolor{comment}{// 24 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09361}\mbox{\hyperlink{tm4c123gh6pm_8h_af60a7572a79598fafd44f108bf071d56}{09361}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_32KB  0x007F0000  }\textcolor{comment}{// 32 KB of SRAM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09362}\mbox{\hyperlink{tm4c123gh6pm_8h_a65dc6012fca48336dc5b5eb53e28cd48}{09362}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_M    0x0000FFFF  }\textcolor{comment}{// Flash Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09363}\mbox{\hyperlink{tm4c123gh6pm_8h_ade3750e0e61235cb7b106c8c84107c83}{09363}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_8KB  0x00000003  }\textcolor{comment}{// 8 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09364}\mbox{\hyperlink{tm4c123gh6pm_8h_a31dfbae11688e4571a44c96d72518e73}{09364}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_16KB 0x00000007  }\textcolor{comment}{// 16 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09365}\mbox{\hyperlink{tm4c123gh6pm_8h_a02dc4e97b101f6af4fba0b4a7c00bbcf}{09365}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_32KB 0x0000000F  }\textcolor{comment}{// 32 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09366}\mbox{\hyperlink{tm4c123gh6pm_8h_af051404c20d42e281e2d29197002243c}{09366}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_64KB 0x0000001F  }\textcolor{comment}{// 64 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09367}\mbox{\hyperlink{tm4c123gh6pm_8h_a0592444d6b04d144c8a41f6812bd3460}{09367}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_96KB 0x0000002F  }\textcolor{comment}{// 96 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09368}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a306cd4988aa349c94463b2de2df6ff}{09368}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_128K 0x0000003F  }\textcolor{comment}{// 128 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09369}\mbox{\hyperlink{tm4c123gh6pm_8h_af7865fcdb7c4e44306a709caf7b83c89}{09369}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_192K 0x0000005F  }\textcolor{comment}{// 192 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09370}\mbox{\hyperlink{tm4c123gh6pm_8h_aa5e2310f8194d9a5074654b00a74e915}{09370}} \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_256K 0x0000007F  }\textcolor{comment}{// 256 KB of Flash}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09371}09371 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09372}09372 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09373}09373 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09374}09374 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09375}09375 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09376}09376 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09377}\mbox{\hyperlink{tm4c123gh6pm_8h_acdd16dda0659d4149d634292d5269bba}{09377}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_WDT1         0x10000000  }\textcolor{comment}{// Watchdog Timer1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09378}\mbox{\hyperlink{tm4c123gh6pm_8h_aedbab8acbd1a2aacfac0f77aabac1ba6}{09378}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_CAN1         0x02000000  }\textcolor{comment}{// CAN Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09379}\mbox{\hyperlink{tm4c123gh6pm_8h_ad18a48aac306320c3c47cfb4138ff233}{09379}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_CAN0         0x01000000  }\textcolor{comment}{// CAN Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09380}\mbox{\hyperlink{tm4c123gh6pm_8h_a69db3be29abeab73c667d7f8835b14ce}{09380}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_PWM1         0x00200000  }\textcolor{comment}{// PWM Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09381}\mbox{\hyperlink{tm4c123gh6pm_8h_a3200a3e1dd398a805fd57de7862a5ced}{09381}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_PWM0         0x00100000  }\textcolor{comment}{// PWM Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09382}\mbox{\hyperlink{tm4c123gh6pm_8h_a603bc602ed4d817a381b4091f2085a79}{09382}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1         0x00020000  }\textcolor{comment}{// ADC Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09383}\mbox{\hyperlink{tm4c123gh6pm_8h_a4128fd4b791fa75d153d3289b12f5831}{09383}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0         0x00010000  }\textcolor{comment}{// ADC Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09384}\mbox{\hyperlink{tm4c123gh6pm_8h_aad578b1c8ff2e3253c045ba3e5b84869}{09384}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_M  0x0000F000  }\textcolor{comment}{// System Clock Divider}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09385}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bc026a02a463126719d7d1bc450b4c9}{09385}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_80 0x00002000  }\textcolor{comment}{// Specifies an 80-\/MHz CPU clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09386}09386                                             \textcolor{comment}{// with a PLL divider of 2.5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09387}\mbox{\hyperlink{tm4c123gh6pm_8h_a00034b23e2a12068853df7db74eaff4d}{09387}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_50 0x00003000  }\textcolor{comment}{// Specifies a 50-\/MHz CPU clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09388}09388                                             \textcolor{comment}{// with a PLL divider of 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09389}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ab2f555ce41d10906cbaa6a1baef889}{09389}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_40 0x00004000  }\textcolor{comment}{// Specifies a 40-\/MHz CPU clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09390}09390                                             \textcolor{comment}{// with a PLL divider of 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09391}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2da3b5740c3a886169665c9a337790f}{09391}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_25 0x00007000  }\textcolor{comment}{// Specifies a 25-\/MHz clock with a}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09392}09392                                             \textcolor{comment}{// PLL divider of 8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09393}\mbox{\hyperlink{tm4c123gh6pm_8h_acd80b8dfcbb6dfbd3b8720702c3a139d}{09393}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_20 0x00009000  }\textcolor{comment}{// Specifies a 20-\/MHz clock with a}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09394}09394                                             \textcolor{comment}{// PLL divider of 10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09395}\mbox{\hyperlink{tm4c123gh6pm_8h_acb09df40e7bd381d0237778f75e535db}{09395}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_M    0x00000C00  }\textcolor{comment}{// Max ADC1 Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09396}\mbox{\hyperlink{tm4c123gh6pm_8h_a717cea3f924639749c2f1ec958dbbd23}{09396}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_125K 0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09397}\mbox{\hyperlink{tm4c123gh6pm_8h_abd5f1e020b1636b816e7197e8a0a6637}{09397}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_250K 0x00000400  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09398}\mbox{\hyperlink{tm4c123gh6pm_8h_ada0957ff5bce5bf6896d2388e3763178}{09398}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_500K 0x00000800  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09399}\mbox{\hyperlink{tm4c123gh6pm_8h_a864e8c489fccd60fb42fa90464afafe0}{09399}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_1M   0x00000C00  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09400}\mbox{\hyperlink{tm4c123gh6pm_8h_ab04a6080a5bacd7baa18bd7899408b62}{09400}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_M    0x00000300  }\textcolor{comment}{// Max ADC0 Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09401}\mbox{\hyperlink{tm4c123gh6pm_8h_a3210d625b8e20bcd5f0272ec325ec261}{09401}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_125K 0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09402}\mbox{\hyperlink{tm4c123gh6pm_8h_afea4290340e61520d8c99e4fced86af0}{09402}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_250K 0x00000100  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09403}\mbox{\hyperlink{tm4c123gh6pm_8h_ad91c98007176181d0160e3ae02eaeb9a}{09403}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_500K 0x00000200  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09404}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d6b2f26369c8992170c6d1e98786121}{09404}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_1M   0x00000300  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09405}\mbox{\hyperlink{tm4c123gh6pm_8h_a50c90c1427cbd703b5b715432c45d99c}{09405}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MPU          0x00000080  }\textcolor{comment}{// MPU Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09406}\mbox{\hyperlink{tm4c123gh6pm_8h_acd7234eb1eea001024ff2e77e2e589f7}{09406}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_HIB          0x00000040  }\textcolor{comment}{// Hibernation Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09407}\mbox{\hyperlink{tm4c123gh6pm_8h_a186f5db5774307d1490d5aa142fb3c7b}{09407}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_TEMP         0x00000020  }\textcolor{comment}{// Temp Sensor Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09408}\mbox{\hyperlink{tm4c123gh6pm_8h_aec2ec82f16368baa17e676a095de2a73}{09408}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_PLL          0x00000010  }\textcolor{comment}{// PLL Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09409}\mbox{\hyperlink{tm4c123gh6pm_8h_ab49db5993b3ff79fed981cdaea183c1c}{09409}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_WDT0         0x00000008  }\textcolor{comment}{// Watchdog Timer 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09410}\mbox{\hyperlink{tm4c123gh6pm_8h_aebf1115c9682a4751160fcbd867f1ba2}{09410}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_SWO          0x00000004  }\textcolor{comment}{// SWO Trace Port Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09411}\mbox{\hyperlink{tm4c123gh6pm_8h_a6dcedca3e212e40b4fdb63be80e4c534}{09411}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_SWD          0x00000002  }\textcolor{comment}{// SWD Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09412}\mbox{\hyperlink{tm4c123gh6pm_8h_aa72bad420dc4e6bc10a67406482ec35b}{09412}} \textcolor{preprocessor}{\#define SYSCTL\_DC1\_JTAG         0x00000001  }\textcolor{comment}{// JTAG Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09413}09413 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09414}09414 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09415}09415 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09416}09416 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09417}09417 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09418}09418 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09419}\mbox{\hyperlink{tm4c123gh6pm_8h_af8fda63852f7545d2dc9f367ef4b0783}{09419}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_EPI0         0x40000000  }\textcolor{comment}{// EPI Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09420}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6eea282b3cca2648efaeb47574685fd}{09420}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2S0         0x10000000  }\textcolor{comment}{// I2S Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09421}\mbox{\hyperlink{tm4c123gh6pm_8h_a899130a2db0d6f881a23e5c8d48da7ff}{09421}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_COMP2        0x04000000  }\textcolor{comment}{// Analog Comparator 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09422}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb74b2b760a0cb4166bcd798dde4d190}{09422}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_COMP1        0x02000000  }\textcolor{comment}{// Analog Comparator 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09423}\mbox{\hyperlink{tm4c123gh6pm_8h_a2593a6b1eac23522d22e0b69684ecf87}{09423}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_COMP0        0x01000000  }\textcolor{comment}{// Analog Comparator 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09424}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d33bab27ef9e97a3684672f0daaff34}{09424}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER3       0x00080000  }\textcolor{comment}{// Timer Module 3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09425}\mbox{\hyperlink{tm4c123gh6pm_8h_a159c4e599a2c89fe633c49a22fd90c7a}{09425}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER2       0x00040000  }\textcolor{comment}{// Timer Module 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09426}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e47a7f5804eec4aaafabb03d5d366b2}{09426}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER1       0x00020000  }\textcolor{comment}{// Timer Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09427}\mbox{\hyperlink{tm4c123gh6pm_8h_a4987cf0e2a0152ac67acb658f1a7c41f}{09427}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER0       0x00010000  }\textcolor{comment}{// Timer Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09428}\mbox{\hyperlink{tm4c123gh6pm_8h_a2172451b27afab118509626437170726}{09428}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C1HS       0x00008000  }\textcolor{comment}{// I2C Module 1 Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09429}\mbox{\hyperlink{tm4c123gh6pm_8h_a975e5ec3b7161e370da85998be53b118}{09429}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C1         0x00004000  }\textcolor{comment}{// I2C Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09430}\mbox{\hyperlink{tm4c123gh6pm_8h_a39056281934a32fa23b61cad545f4cb8}{09430}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C0HS       0x00002000  }\textcolor{comment}{// I2C Module 0 Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09431}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7f786b97292ad8a84b99fe6c51f1c88}{09431}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C0         0x00001000  }\textcolor{comment}{// I2C Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09432}\mbox{\hyperlink{tm4c123gh6pm_8h_a0726bd0fbc790c85c2ae24440f0256ff}{09432}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_QEI1         0x00000200  }\textcolor{comment}{// QEI Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09433}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b4d19d141cf2b5935876e1977ef48fc}{09433}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_QEI0         0x00000100  }\textcolor{comment}{// QEI Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09434}\mbox{\hyperlink{tm4c123gh6pm_8h_a3101fa7b100dfe7e1e87a1867ba8a55e}{09434}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_SSI1         0x00000020  }\textcolor{comment}{// SSI Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09435}\mbox{\hyperlink{tm4c123gh6pm_8h_afff5e96eaaf6eaec4b523d62aa8db6d9}{09435}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_SSI0         0x00000010  }\textcolor{comment}{// SSI Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09436}\mbox{\hyperlink{tm4c123gh6pm_8h_a7703a224f7eb8cca2116fa10bd9ff39c}{09436}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_UART2        0x00000004  }\textcolor{comment}{// UART Module 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09437}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf6ffe48d2c2942189bcb7f7cc224859}{09437}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_UART1        0x00000002  }\textcolor{comment}{// UART Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09438}\mbox{\hyperlink{tm4c123gh6pm_8h_a03f22d9d7ec0e72f5e1f7205f1be8137}{09438}} \textcolor{preprocessor}{\#define SYSCTL\_DC2\_UART0        0x00000001  }\textcolor{comment}{// UART Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09439}09439 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09440}09440 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09441}09441 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09442}09442 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09443}09443 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09444}09444 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09445}\mbox{\hyperlink{tm4c123gh6pm_8h_a56983c20a149aa2f69d3cd5c4a48c023}{09445}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_32KHZ        0x80000000  }\textcolor{comment}{// 32KHz Input Clock Available}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09446}\mbox{\hyperlink{tm4c123gh6pm_8h_a31e0d946b3ef131a50299de84d264b58}{09446}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP5         0x20000000  }\textcolor{comment}{// T2CCP1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09447}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c6c684542b4e3e333c5b99ec65d6718}{09447}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP4         0x10000000  }\textcolor{comment}{// T2CCP0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09448}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e3c06d1c07865638b50e11fdced46f5}{09448}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP3         0x08000000  }\textcolor{comment}{// T1CCP1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09449}\mbox{\hyperlink{tm4c123gh6pm_8h_a02c6138e99177373fc6c431a50e0ec39}{09449}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP2         0x04000000  }\textcolor{comment}{// T1CCP0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09450}\mbox{\hyperlink{tm4c123gh6pm_8h_a744fcbf99e67f4b6738cbc69c58009da}{09450}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP1         0x02000000  }\textcolor{comment}{// T0CCP1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09451}\mbox{\hyperlink{tm4c123gh6pm_8h_aa83aeede02673dd6da8aaacfd343fd87}{09451}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP0         0x01000000  }\textcolor{comment}{// T0CCP0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09452}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f452b10a8a4ce162e9c16772d101176}{09452}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN7     0x00800000  }\textcolor{comment}{// ADC Module 0 AIN7 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09453}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d2b51366893e8d750624a98b56a58cd}{09453}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN6     0x00400000  }\textcolor{comment}{// ADC Module 0 AIN6 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09454}\mbox{\hyperlink{tm4c123gh6pm_8h_a87a212531953fa3659b0f824012d9296}{09454}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN5     0x00200000  }\textcolor{comment}{// ADC Module 0 AIN5 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09455}\mbox{\hyperlink{tm4c123gh6pm_8h_afbb59a49f06422ca04be4168d706a646}{09455}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN4     0x00100000  }\textcolor{comment}{// ADC Module 0 AIN4 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09456}\mbox{\hyperlink{tm4c123gh6pm_8h_a27fee95be57ddc9f6eb55784898bde2b}{09456}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN3     0x00080000  }\textcolor{comment}{// ADC Module 0 AIN3 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09457}\mbox{\hyperlink{tm4c123gh6pm_8h_a1487826a4a386505dbc845a53a1b95c5}{09457}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN2     0x00040000  }\textcolor{comment}{// ADC Module 0 AIN2 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09458}\mbox{\hyperlink{tm4c123gh6pm_8h_a55ecb1f4acd2798928493339ada3d0ec}{09458}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN1     0x00020000  }\textcolor{comment}{// ADC Module 0 AIN1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09459}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b1d649ed55dfc50d372e8fbb8010a01}{09459}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN0     0x00010000  }\textcolor{comment}{// ADC Module 0 AIN0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09460}\mbox{\hyperlink{tm4c123gh6pm_8h_a00379f92f1f823cde6a31d0021231f41}{09460}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWMFAULT     0x00008000  }\textcolor{comment}{// PWM Fault Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09461}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d90ccfaa9a010c47256348f5f3d1f30}{09461}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C2O          0x00004000  }\textcolor{comment}{// C2o Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09462}\mbox{\hyperlink{tm4c123gh6pm_8h_a9de2846b35c18b35b6de84beddd2d350}{09462}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C2PLUS       0x00002000  }\textcolor{comment}{// C2+ Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09463}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cada86f1ec5935c0d0083ff99490818}{09463}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C2MINUS      0x00001000  }\textcolor{comment}{// C2-\/ Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09464}\mbox{\hyperlink{tm4c123gh6pm_8h_a10c87dc6b72e5cf2c57ceeb303178dd7}{09464}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C1O          0x00000800  }\textcolor{comment}{// C1o Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09465}\mbox{\hyperlink{tm4c123gh6pm_8h_a49523bf035cee0e2cf25c42132a52f1e}{09465}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C1PLUS       0x00000400  }\textcolor{comment}{// C1+ Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09466}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a1a9a868e4621c1d7248a2c1ad07f25}{09466}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C1MINUS      0x00000200  }\textcolor{comment}{// C1-\/ Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09467}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c4cf1e9cbe3ad92d6086d29fc13de09}{09467}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C0O          0x00000100  }\textcolor{comment}{// C0o Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09468}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b49c85b03f73c5f276aa6e7faa1d988}{09468}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C0PLUS       0x00000080  }\textcolor{comment}{// C0+ Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09469}\mbox{\hyperlink{tm4c123gh6pm_8h_a8998bdfa4701e16d6989d31066dae3be}{09469}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C0MINUS      0x00000040  }\textcolor{comment}{// C0-\/ Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09470}\mbox{\hyperlink{tm4c123gh6pm_8h_a309c3a6d55d78e3652438b0ca2a16994}{09470}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM5         0x00000020  }\textcolor{comment}{// PWM5 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09471}\mbox{\hyperlink{tm4c123gh6pm_8h_a822090259e8bebb01d59029e958bd486}{09471}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM4         0x00000010  }\textcolor{comment}{// PWM4 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09472}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8f922cd4cb5da2800b1ed7eae8c4d5c}{09472}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM3         0x00000008  }\textcolor{comment}{// PWM3 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09473}\mbox{\hyperlink{tm4c123gh6pm_8h_abb61d926caac7cb9cb2e84a153941df6}{09473}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM2         0x00000004  }\textcolor{comment}{// PWM2 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09474}\mbox{\hyperlink{tm4c123gh6pm_8h_a9db92b6d6c205b59b94134d70243c6a6}{09474}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM1         0x00000002  }\textcolor{comment}{// PWM1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09475}\mbox{\hyperlink{tm4c123gh6pm_8h_ad286af29ddd4a0fe4867279657b54cf2}{09475}} \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM0         0x00000001  }\textcolor{comment}{// PWM0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09476}09476 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09477}09477 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09478}09478 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09479}09479 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09480}09480 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09481}09481 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09482}\mbox{\hyperlink{tm4c123gh6pm_8h_a0648a6292027f947ed0371600843c802}{09482}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_EPHY0        0x40000000  }\textcolor{comment}{// Ethernet PHY Layer 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09483}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b9bfc3adc87b6b095d7c73de9765da6}{09483}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_EMAC0        0x10000000  }\textcolor{comment}{// Ethernet MAC Layer 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09484}\mbox{\hyperlink{tm4c123gh6pm_8h_aafe1b3b5458a9ee4b495a1ad3195c3ec}{09484}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_E1588        0x01000000  }\textcolor{comment}{// 1588 Capable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09485}\mbox{\hyperlink{tm4c123gh6pm_8h_a98f34bb4960ded139c717356ac95538a}{09485}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_PICAL        0x00040000  }\textcolor{comment}{// PIOSC Calibrate}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09486}\mbox{\hyperlink{tm4c123gh6pm_8h_a57cdb60c297de64657b3c1e495839289}{09486}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_CCP7         0x00008000  }\textcolor{comment}{// T3CCP1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09487}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa55e6c6d85bd474fc284639e804b7cb}{09487}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_CCP6         0x00004000  }\textcolor{comment}{// T3CCP0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09488}\mbox{\hyperlink{tm4c123gh6pm_8h_a6dda69ca04f2fa325f0619c058e8e10d}{09488}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_UDMA         0x00002000  }\textcolor{comment}{// Micro-\/DMA Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09489}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ccc671c492fbbc28ae0264bdf4b7739}{09489}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_ROM          0x00001000  }\textcolor{comment}{// Internal Code ROM Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09490}\mbox{\hyperlink{tm4c123gh6pm_8h_a609ce19a1c618e8d446417a23d194b93}{09490}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOJ        0x00000100  }\textcolor{comment}{// GPIO Port J Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09491}\mbox{\hyperlink{tm4c123gh6pm_8h_a944c75d044a08a1d6d50456b2b695cc1}{09491}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOH        0x00000080  }\textcolor{comment}{// GPIO Port H Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09492}\mbox{\hyperlink{tm4c123gh6pm_8h_aa98949d8067b42f2e3ffa4324dd463cb}{09492}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOG        0x00000040  }\textcolor{comment}{// GPIO Port G Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09493}\mbox{\hyperlink{tm4c123gh6pm_8h_af88786ec13f2eb401edf5b602186a112}{09493}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOF        0x00000020  }\textcolor{comment}{// GPIO Port F Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09494}\mbox{\hyperlink{tm4c123gh6pm_8h_af6a52c79d949f8c93b1c3444af13e589}{09494}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOE        0x00000010  }\textcolor{comment}{// GPIO Port E Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09495}\mbox{\hyperlink{tm4c123gh6pm_8h_a11f2b638f41f8d36978505c426fe3723}{09495}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOD        0x00000008  }\textcolor{comment}{// GPIO Port D Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09496}\mbox{\hyperlink{tm4c123gh6pm_8h_aff64bd7d61e6175fff44314f92e8e0f9}{09496}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOC        0x00000004  }\textcolor{comment}{// GPIO Port C Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09497}\mbox{\hyperlink{tm4c123gh6pm_8h_ac461c85f027abd8fedfca3156ee29ed8}{09497}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOB        0x00000002  }\textcolor{comment}{// GPIO Port B Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09498}\mbox{\hyperlink{tm4c123gh6pm_8h_a51524de64630028da03b27c2ec600370}{09498}} \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOA        0x00000001  }\textcolor{comment}{// GPIO Port A Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09499}09499 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09500}09500 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09501}09501 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09502}09502 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09503}09503 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09504}09504 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09505}\mbox{\hyperlink{tm4c123gh6pm_8h_a46fab004138e05b0c8801b803ac4b0a2}{09505}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT3    0x08000000  }\textcolor{comment}{// PWM Fault 3 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09506}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b7bab107103a3846f07ffa98eeb2004}{09506}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT2    0x04000000  }\textcolor{comment}{// PWM Fault 2 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09507}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e16375c91a4893dab4014be24e9457a}{09507}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT1    0x02000000  }\textcolor{comment}{// PWM Fault 1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09508}\mbox{\hyperlink{tm4c123gh6pm_8h_aa43072f972b4f19a465c74148d8304c0}{09508}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT0    0x01000000  }\textcolor{comment}{// PWM Fault 0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09509}\mbox{\hyperlink{tm4c123gh6pm_8h_a25b8e024237d43f99464b2c54810a5ef}{09509}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMEFLT      0x00200000  }\textcolor{comment}{// PWM Extended Fault Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09510}\mbox{\hyperlink{tm4c123gh6pm_8h_a04d03535236887ca398ded2a15cd8df6}{09510}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMESYNC     0x00100000  }\textcolor{comment}{// PWM Extended SYNC Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09511}\mbox{\hyperlink{tm4c123gh6pm_8h_a839b5f77a62f18c9c24a87e3b2092017}{09511}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM7         0x00000080  }\textcolor{comment}{// PWM7 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09512}\mbox{\hyperlink{tm4c123gh6pm_8h_ad75dedbdd052e2425094108cab8d3bf3}{09512}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM6         0x00000040  }\textcolor{comment}{// PWM6 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09513}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cd542d861a95e38901a659659ea3e77}{09513}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM5         0x00000020  }\textcolor{comment}{// PWM5 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09514}\mbox{\hyperlink{tm4c123gh6pm_8h_a40b34ced4533e8190af4f33b10a68d24}{09514}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM4         0x00000010  }\textcolor{comment}{// PWM4 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09515}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aa0e0fb4fce24a247be9583d15dfba0}{09515}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM3         0x00000008  }\textcolor{comment}{// PWM3 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09516}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ec257698d66040b9a2186fcb08b07e9}{09516}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM2         0x00000004  }\textcolor{comment}{// PWM2 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09517}\mbox{\hyperlink{tm4c123gh6pm_8h_ad04f293bf32fddb86961a5c94ee8ad33}{09517}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM1         0x00000002  }\textcolor{comment}{// PWM1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09518}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d7d4f3b072788453ebf8eec0785a269}{09518}} \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM0         0x00000001  }\textcolor{comment}{// PWM0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09519}09519 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09520}09520 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09521}09521 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09522}09522 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09523}09523 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09524}09524 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09525}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ba6d30df72557f2d02ab5b0d2029871}{09525}} \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0PHY      0x00000010  }\textcolor{comment}{// USB Module 0 PHY Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09526}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e00490c5006b8f415f03986dacd1b95}{09526}} \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_M       0x00000003  }\textcolor{comment}{// USB Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09527}\mbox{\hyperlink{tm4c123gh6pm_8h_a223d5a1d685ee37881b4fb652feb9066}{09527}} \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_DEV     0x00000001  }\textcolor{comment}{// USB0 is Device Only}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09528}\mbox{\hyperlink{tm4c123gh6pm_8h_a22f0d43ce725d416079d9dadc0df0a72}{09528}} \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_HOSTDEV 0x00000002  }\textcolor{comment}{// USB is Device or Host}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09529}\mbox{\hyperlink{tm4c123gh6pm_8h_abc65b6a6ea669aba6f0aafea737db1e6}{09529}} \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_OTG     0x00000003  }\textcolor{comment}{// USB0 is OTG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09530}09530 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09531}09531 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09532}09532 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09533}09533 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09534}09534 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09535}09535 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09536}\mbox{\hyperlink{tm4c123gh6pm_8h_af01ecb01e052adae6eba9bb4308a2cab}{09536}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH30      0x40000000  }\textcolor{comment}{// DMA Channel 30}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09537}\mbox{\hyperlink{tm4c123gh6pm_8h_a59d3816a1840925dc27710364a4cdd13}{09537}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH29      0x20000000  }\textcolor{comment}{// DMA Channel 29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09538}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c523cb97efa6eb10af5cfa83cfcc245}{09538}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH28      0x10000000  }\textcolor{comment}{// DMA Channel 28}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09539}\mbox{\hyperlink{tm4c123gh6pm_8h_a45ec8a2baf6de724386e99fccf7adae2}{09539}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH27      0x08000000  }\textcolor{comment}{// DMA Channel 27}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09540}\mbox{\hyperlink{tm4c123gh6pm_8h_a061cc9c30bed50aaa28707967cb39f96}{09540}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH26      0x04000000  }\textcolor{comment}{// DMA Channel 26}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09541}\mbox{\hyperlink{tm4c123gh6pm_8h_a5761b352ef6018c1f67062fa8b898e41}{09541}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH25      0x02000000  }\textcolor{comment}{// DMA Channel 25}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09542}\mbox{\hyperlink{tm4c123gh6pm_8h_acee3d8411ed646711a448a24f5ebb761}{09542}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH24      0x01000000  }\textcolor{comment}{// DMA Channel 24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09543}\mbox{\hyperlink{tm4c123gh6pm_8h_a44fb80dea1fa9b6d01dec012f10b6f0a}{09543}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH23      0x00800000  }\textcolor{comment}{// DMA Channel 23}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09544}\mbox{\hyperlink{tm4c123gh6pm_8h_af4d643bd5802c347115a13e7b1c8bfb4}{09544}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH22      0x00400000  }\textcolor{comment}{// DMA Channel 22}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09545}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6fcbcce2b120494826a4b6b2174e7a2}{09545}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH21      0x00200000  }\textcolor{comment}{// DMA Channel 21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09546}\mbox{\hyperlink{tm4c123gh6pm_8h_afc236a40b87363dda7505c14218edfca}{09546}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH20      0x00100000  }\textcolor{comment}{// DMA Channel 20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09547}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e032b64ef1d53c55e7eeb10b2432d58}{09547}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH19      0x00080000  }\textcolor{comment}{// DMA Channel 19}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09548}\mbox{\hyperlink{tm4c123gh6pm_8h_aa310c3cb943b2ee8715f25dd5bea5f4a}{09548}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH18      0x00040000  }\textcolor{comment}{// DMA Channel 18}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09549}\mbox{\hyperlink{tm4c123gh6pm_8h_af4ce3e5cb0e5a127a5d900084c13373d}{09549}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH17      0x00020000  }\textcolor{comment}{// DMA Channel 17}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09550}\mbox{\hyperlink{tm4c123gh6pm_8h_a56ffbf6bfb2b04afbf67636d65fb36f0}{09550}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH16      0x00010000  }\textcolor{comment}{// DMA Channel 16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09551}\mbox{\hyperlink{tm4c123gh6pm_8h_a602688d79cd50b24af354734183bc91b}{09551}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH15      0x00008000  }\textcolor{comment}{// DMA Channel 15}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09552}\mbox{\hyperlink{tm4c123gh6pm_8h_a42b991e4af095d9d0dc41db50961fb9b}{09552}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH14      0x00004000  }\textcolor{comment}{// DMA Channel 14}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09553}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a6691af017a3345b141e770031488d0}{09553}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH13      0x00002000  }\textcolor{comment}{// DMA Channel 13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09554}\mbox{\hyperlink{tm4c123gh6pm_8h_a56185417050062cad8cd4446d09bb05a}{09554}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH12      0x00001000  }\textcolor{comment}{// DMA Channel 12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09555}\mbox{\hyperlink{tm4c123gh6pm_8h_a13c52506a30327ce60cf31c0424a1c70}{09555}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH11      0x00000800  }\textcolor{comment}{// DMA Channel 11}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09556}\mbox{\hyperlink{tm4c123gh6pm_8h_a63148f6f65c6a6919ee3d6eca1909822}{09556}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH10      0x00000400  }\textcolor{comment}{// DMA Channel 10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09557}\mbox{\hyperlink{tm4c123gh6pm_8h_a0574567fa6d407b7e65c77ea8d533b8c}{09557}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH9       0x00000200  }\textcolor{comment}{// DMA Channel 9}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09558}\mbox{\hyperlink{tm4c123gh6pm_8h_ac27dcc56dcb7241c1827174914ba57a1}{09558}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH8       0x00000100  }\textcolor{comment}{// DMA Channel 8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09559}\mbox{\hyperlink{tm4c123gh6pm_8h_aeffe200a934b59cc8f7247f57bfa186e}{09559}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH7       0x00000080  }\textcolor{comment}{// DMA Channel 7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09560}\mbox{\hyperlink{tm4c123gh6pm_8h_a49212823963c5493de1e8660e56884c1}{09560}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH6       0x00000040  }\textcolor{comment}{// DMA Channel 6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09561}\mbox{\hyperlink{tm4c123gh6pm_8h_a1588e95a6f518edc696a537b4e7ac515}{09561}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH5       0x00000020  }\textcolor{comment}{// DMA Channel 5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09562}\mbox{\hyperlink{tm4c123gh6pm_8h_af493f8a9cd8d189d76c48631cc3e3640}{09562}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH4       0x00000010  }\textcolor{comment}{// DMA Channel 4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09563}\mbox{\hyperlink{tm4c123gh6pm_8h_a97801fb6d7a46de78a2f7d8dace37359}{09563}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH3       0x00000008  }\textcolor{comment}{// DMA Channel 3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09564}\mbox{\hyperlink{tm4c123gh6pm_8h_ae534a33fe74d7f5d2771b06446f15788}{09564}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH2       0x00000004  }\textcolor{comment}{// DMA Channel 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09565}\mbox{\hyperlink{tm4c123gh6pm_8h_a19ebd81c9f6b8ed2800bce005f14d860}{09565}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH1       0x00000002  }\textcolor{comment}{// DMA Channel 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09566}\mbox{\hyperlink{tm4c123gh6pm_8h_a6eea249385e6341b6ca5200d34ce28d0}{09566}} \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH0       0x00000001  }\textcolor{comment}{// DMA Channel 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09567}09567 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09568}09568 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09569}09569 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09570}09570 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC8 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09571}09571 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09572}09572 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09573}\mbox{\hyperlink{tm4c123gh6pm_8h_a24104af5731f4001e001fd58177e2c09}{09573}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN15    0x80000000  }\textcolor{comment}{// ADC Module 1 AIN15 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09574}\mbox{\hyperlink{tm4c123gh6pm_8h_a067a1fb6f4c9ef0894a0dfe5e3225f41}{09574}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN14    0x40000000  }\textcolor{comment}{// ADC Module 1 AIN14 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09575}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4aba362e570b1283d4e79e7e0afe496}{09575}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN13    0x20000000  }\textcolor{comment}{// ADC Module 1 AIN13 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09576}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ebcd4e838a86094bac0b779d3ef2c01}{09576}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN12    0x10000000  }\textcolor{comment}{// ADC Module 1 AIN12 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09577}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a576a964027898e5024c9da16da73b6}{09577}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN11    0x08000000  }\textcolor{comment}{// ADC Module 1 AIN11 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09578}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c41ae641ae696e720bf93da3a227cfc}{09578}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN10    0x04000000  }\textcolor{comment}{// ADC Module 1 AIN10 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09579}\mbox{\hyperlink{tm4c123gh6pm_8h_ac355c91765529e1c488f2a029a2531c2}{09579}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN9     0x02000000  }\textcolor{comment}{// ADC Module 1 AIN9 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09580}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ec79d7d151b2839d6a8e41927e33898}{09580}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN8     0x01000000  }\textcolor{comment}{// ADC Module 1 AIN8 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09581}\mbox{\hyperlink{tm4c123gh6pm_8h_a8df8ee286dd2de9002706ad95cfdb5e3}{09581}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN7     0x00800000  }\textcolor{comment}{// ADC Module 1 AIN7 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09582}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e715211cd4bcfc962d79eab3b1e4aff}{09582}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN6     0x00400000  }\textcolor{comment}{// ADC Module 1 AIN6 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09583}\mbox{\hyperlink{tm4c123gh6pm_8h_a166fe8636f203b98493923f087fb94d1}{09583}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN5     0x00200000  }\textcolor{comment}{// ADC Module 1 AIN5 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09584}\mbox{\hyperlink{tm4c123gh6pm_8h_a444081807ac58658f044a0d9a0dace62}{09584}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN4     0x00100000  }\textcolor{comment}{// ADC Module 1 AIN4 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09585}\mbox{\hyperlink{tm4c123gh6pm_8h_afe60aa2fa0c0c74cfa64181c10e12a9c}{09585}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN3     0x00080000  }\textcolor{comment}{// ADC Module 1 AIN3 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09586}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ea36d5783c95668d6cb559206aee1ff}{09586}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN2     0x00040000  }\textcolor{comment}{// ADC Module 1 AIN2 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09587}\mbox{\hyperlink{tm4c123gh6pm_8h_a903dffe65e11d6433bbbd2ca842c2295}{09587}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN1     0x00020000  }\textcolor{comment}{// ADC Module 1 AIN1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09588}\mbox{\hyperlink{tm4c123gh6pm_8h_ab50870a3c3cd6e5e03e0ed621fb05489}{09588}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN0     0x00010000  }\textcolor{comment}{// ADC Module 1 AIN0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09589}\mbox{\hyperlink{tm4c123gh6pm_8h_ad23cd35830f90839660887954fd2d075}{09589}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN15    0x00008000  }\textcolor{comment}{// ADC Module 0 AIN15 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09590}\mbox{\hyperlink{tm4c123gh6pm_8h_af0faacbe7a4540f57557fca7c9330f29}{09590}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN14    0x00004000  }\textcolor{comment}{// ADC Module 0 AIN14 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09591}\mbox{\hyperlink{tm4c123gh6pm_8h_a7209bbb2be4ce00d1c26089173ca437b}{09591}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN13    0x00002000  }\textcolor{comment}{// ADC Module 0 AIN13 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09592}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6a3ed8c1908556cb029e9a239f62aff}{09592}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN12    0x00001000  }\textcolor{comment}{// ADC Module 0 AIN12 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09593}\mbox{\hyperlink{tm4c123gh6pm_8h_a0db38880273908f7dfaea6831e00e36d}{09593}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN11    0x00000800  }\textcolor{comment}{// ADC Module 0 AIN11 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09594}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb4d51d04037d059c0aec77e6373b98a}{09594}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN10    0x00000400  }\textcolor{comment}{// ADC Module 0 AIN10 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09595}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9de481a6fed89472365677dc84a041f}{09595}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN9     0x00000200  }\textcolor{comment}{// ADC Module 0 AIN9 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09596}\mbox{\hyperlink{tm4c123gh6pm_8h_a85c0e7954c5c1486926cbac787542022}{09596}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN8     0x00000100  }\textcolor{comment}{// ADC Module 0 AIN8 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09597}\mbox{\hyperlink{tm4c123gh6pm_8h_afb40f8c7229976285183f0305c3e973a}{09597}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN7     0x00000080  }\textcolor{comment}{// ADC Module 0 AIN7 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09598}\mbox{\hyperlink{tm4c123gh6pm_8h_abc5dbdd2609d609363d98ba28cd98fa8}{09598}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN6     0x00000040  }\textcolor{comment}{// ADC Module 0 AIN6 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09599}\mbox{\hyperlink{tm4c123gh6pm_8h_a79c90153f28ae310457dc5f64e00f8fc}{09599}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN5     0x00000020  }\textcolor{comment}{// ADC Module 0 AIN5 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09600}\mbox{\hyperlink{tm4c123gh6pm_8h_a96795e47aef24eb472b0d5bd005a5ab4}{09600}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN4     0x00000010  }\textcolor{comment}{// ADC Module 0 AIN4 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09601}\mbox{\hyperlink{tm4c123gh6pm_8h_a720ad3cafe173d4bd551cfff588d8ee2}{09601}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN3     0x00000008  }\textcolor{comment}{// ADC Module 0 AIN3 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09602}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2271c2c7fafbcf6af1e6bd69cf3ee21}{09602}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN2     0x00000004  }\textcolor{comment}{// ADC Module 0 AIN2 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09603}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ccd685633cc84600ecfe701e5b2783f}{09603}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN1     0x00000002  }\textcolor{comment}{// ADC Module 0 AIN1 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09604}\mbox{\hyperlink{tm4c123gh6pm_8h_a32ffa00c9b0a3f650493102a281d56f0}{09604}} \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN0     0x00000001  }\textcolor{comment}{// ADC Module 0 AIN0 Pin Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09605}09605 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09606}09606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09607}09607 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09608}09608 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PBORCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09609}09609 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09610}09610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09611}\mbox{\hyperlink{tm4c123gh6pm_8h_a420efc0afc21b77aa2cecc9b84976cab}{09611}} \textcolor{preprocessor}{\#define SYSCTL\_PBORCTL\_BOR0     0x00000004  }\textcolor{comment}{// VDD under BOR0 Event Action}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09612}\mbox{\hyperlink{tm4c123gh6pm_8h_a45446b2397e455d8face56f239e9e299}{09612}} \textcolor{preprocessor}{\#define SYSCTL\_PBORCTL\_BOR1     0x00000002  }\textcolor{comment}{// VDD under BOR1 Event Action}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09613}09613 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09614}09614 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09615}09615 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09616}09616 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCR0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09617}09617 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09618}09618 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09619}\mbox{\hyperlink{tm4c123gh6pm_8h_a10cd820ae4240d3fce498ae01c747cb6}{09619}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09620}\mbox{\hyperlink{tm4c123gh6pm_8h_a2905a22001154f7db1dd071ae15cd08b}{09620}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09621}\mbox{\hyperlink{tm4c123gh6pm_8h_ac871a4dfe46075da86a678e3e54f03fe}{09621}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09622}\mbox{\hyperlink{tm4c123gh6pm_8h_a412c1a397c2d4eccccccc49fe31833ef}{09622}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09623}\mbox{\hyperlink{tm4c123gh6pm_8h_ab22640a4ee8eeb85056fe0b8d9548213}{09623}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09624}\mbox{\hyperlink{tm4c123gh6pm_8h_a2862106848bd10945dad33ee6d7e88b0}{09624}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09625}\mbox{\hyperlink{tm4c123gh6pm_8h_a531ad9f740232ec8aca085d9f4c1c33f}{09625}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_HIB        0x00000040  }\textcolor{comment}{// HIB Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09626}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c6dd292b10b397bbaa450e429597232}{09626}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09627}09627 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09628}09628 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09629}09629 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09630}09630 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCR1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09631}09631 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09632}09632 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09633}\mbox{\hyperlink{tm4c123gh6pm_8h_a6a1a22da789dd5b2716ca456812ee30e}{09633}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comp 1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09634}\mbox{\hyperlink{tm4c123gh6pm_8h_ac826772e7249d9a7f89e7061b745083f}{09634}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comp 0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09635}\mbox{\hyperlink{tm4c123gh6pm_8h_ad04eb83dc3acd3c20107c7eee268b8c9}{09635}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09636}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5dd6be9995dcc40bad3f1e7a4da7ed1}{09636}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09637}\mbox{\hyperlink{tm4c123gh6pm_8h_a8587530b0e49dd904b7c60ca5693cb8c}{09637}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09638}\mbox{\hyperlink{tm4c123gh6pm_8h_afdfdec2a7b03e9f71feee365bec06237}{09638}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09639}\mbox{\hyperlink{tm4c123gh6pm_8h_a8279ee29cf6aff3eefd0052e0e13648b}{09639}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09640}\mbox{\hyperlink{tm4c123gh6pm_8h_a40956c0e137010f35a2e9df970a52b13}{09640}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09641}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5b2501b25292b57439877cd14bf1b18}{09641}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09642}\mbox{\hyperlink{tm4c123gh6pm_8h_a4095d8eb2eee653d1c5d7dc3d4a37228}{09642}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09643}\mbox{\hyperlink{tm4c123gh6pm_8h_a568825fbcfbf1bb000b3bf1f26bb0989}{09643}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09644}\mbox{\hyperlink{tm4c123gh6pm_8h_a37f1808ca78ecba5224738de276b73a8}{09644}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09645}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a3cf8063534bce2ff69e0aa42d60767}{09645}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09646}\mbox{\hyperlink{tm4c123gh6pm_8h_a54aa3ce985fa71c4637ef332d2c2ff51}{09646}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09647}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7d77b65cf2757587db570255c9c10b0}{09647}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09648}09648 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09649}09649 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09650}09650 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09651}09651 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCR2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09652}09652 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09653}09653 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09654}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2c3da96fbf43d8d868286de8b2b08b3}{09654}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09655}\mbox{\hyperlink{tm4c123gh6pm_8h_a842c204165a0df5564b37913a92299fb}{09655}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09656}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9e6ded48a9db2e684cdc1a229ca241d}{09656}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09657}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4f24aec48c44ec5b917c8d918dd6418}{09657}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09658}\mbox{\hyperlink{tm4c123gh6pm_8h_a9255c48736961c0922c43acf69248952}{09658}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09659}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3ceeed92b9ea4fb3cafb9d2c22c3ad0}{09659}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09660}\mbox{\hyperlink{tm4c123gh6pm_8h_a349d96d19c02d0edb2b1c3c2ecab21a1}{09660}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09661}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d4daa127c565709971e28afc0144ff6}{09661}} \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Reset Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09662}09662 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09663}09663 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09664}09664 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09665}09665 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09666}09666 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09667}09667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09668}\mbox{\hyperlink{tm4c123gh6pm_8h_a18544d55076621c4aa39187b1cd711e8}{09668}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_BOR0RIS      0x00000800  }\textcolor{comment}{// VDD under BOR0 Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09669}09669                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09670}\mbox{\hyperlink{tm4c123gh6pm_8h_aee4d32490dd5540c64f25fe793262d14}{09670}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_VDDARIS      0x00000400  }\textcolor{comment}{// VDDA Power OK Event Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09671}09671                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09672}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0bfa3bae579b53620e5c32eeea9754c}{09672}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_MOSCPUPRIS   0x00000100  }\textcolor{comment}{// MOSC Power Up Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09673}09673                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09674}\mbox{\hyperlink{tm4c123gh6pm_8h_afbff7e2f4937563ef5396053afc6713a}{09674}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_USBPLLLRIS   0x00000080  }\textcolor{comment}{// USB PLL Lock Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09675}09675                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09676}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4b46aa0c168f00095a5a4994467c539}{09676}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_PLLLRIS      0x00000040  }\textcolor{comment}{// PLL Lock Raw Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09677}\mbox{\hyperlink{tm4c123gh6pm_8h_a043a18036c8a16fa3c72fc2823af8a5c}{09677}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_MOFRIS       0x00000008  }\textcolor{comment}{// Main Oscillator Failure Raw}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09678}09678                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09679}\mbox{\hyperlink{tm4c123gh6pm_8h_a35f98406b141692df9b234c1da798fa2}{09679}} \textcolor{preprocessor}{\#define SYSCTL\_RIS\_BOR1RIS      0x00000002  }\textcolor{comment}{// VDD under BOR1 Raw Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09680}09680                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09681}09681 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09682}09682 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09683}09683 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09684}09684 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_IMC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09685}09685 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09686}09686 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09687}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9ae2a12a85b7dc1218a4b6f83f5a082}{09687}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_BOR0IM       0x00000800  }\textcolor{comment}{// VDD under BOR0 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09688}\mbox{\hyperlink{tm4c123gh6pm_8h_a617c5369370d6e7d08d3d53c5b29b250}{09688}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_VDDAIM       0x00000400  }\textcolor{comment}{// VDDA Power OK Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09689}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e9e13a620e765e7736850ab7679eefc}{09689}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_MOSCPUPIM    0x00000100  }\textcolor{comment}{// MOSC Power Up Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09690}\mbox{\hyperlink{tm4c123gh6pm_8h_a18f7c58233d8b834658aa8a7588b1316}{09690}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_USBPLLLIM    0x00000080  }\textcolor{comment}{// USB PLL Lock Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09691}\mbox{\hyperlink{tm4c123gh6pm_8h_af73977c87d091aa6159296f472745bf1}{09691}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_PLLLIM       0x00000040  }\textcolor{comment}{// PLL Lock Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09692}\mbox{\hyperlink{tm4c123gh6pm_8h_a54fa62dfa94ad6fe4cf33584b92b1840}{09692}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_MOFIM        0x00000008  }\textcolor{comment}{// Main Oscillator Failure}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09693}09693                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09694}\mbox{\hyperlink{tm4c123gh6pm_8h_af10e53746293fd01d103cf3365aa0a54}{09694}} \textcolor{preprocessor}{\#define SYSCTL\_IMC\_BOR1IM       0x00000002  }\textcolor{comment}{// VDD under BOR1 Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09695}09695 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09696}09696 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09697}09697 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09698}09698 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_MISC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09699}09699 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09700}09700 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09701}\mbox{\hyperlink{tm4c123gh6pm_8h_a95fd4f8b42271c8c32c9ecdd5195bea0}{09701}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_BOR0MIS     0x00000800  }\textcolor{comment}{// VDD under BOR0 Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09702}09702                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09703}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5010702492cc7fa767d03e2e7251474}{09703}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_VDDAMIS     0x00000400  }\textcolor{comment}{// VDDA Power OK Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09704}09704                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09705}\mbox{\hyperlink{tm4c123gh6pm_8h_a39b53fa64655b23d0a0fdbf9f604dd46}{09705}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_MOSCPUPMIS  0x00000100  }\textcolor{comment}{// MOSC Power Up Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09706}09706                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09707}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d75024828b61b8570be7a518d0d308a}{09707}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_USBPLLLMIS  0x00000080  }\textcolor{comment}{// USB PLL Lock Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09708}09708                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09709}\mbox{\hyperlink{tm4c123gh6pm_8h_a393020f45f93446f69823444302de1b4}{09709}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_PLLLMIS     0x00000040  }\textcolor{comment}{// PLL Lock Masked Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09710}\mbox{\hyperlink{tm4c123gh6pm_8h_a1cd11060075cd940baa520848f9092d8}{09710}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_MOFMIS      0x00000008  }\textcolor{comment}{// Main Oscillator Failure Masked}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09711}09711                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09712}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6d1a0517fbfcccb21c0a25625b018f4}{09712}} \textcolor{preprocessor}{\#define SYSCTL\_MISC\_BOR1MIS     0x00000002  }\textcolor{comment}{// VDD under BOR1 Masked Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09713}09713                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09714}09714 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09715}09715 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09716}09716 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09717}09717 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RESC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09718}09718 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09719}09719 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09720}\mbox{\hyperlink{tm4c123gh6pm_8h_a78a489a3461f0a1030166f2eb457b01a}{09720}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_MOSCFAIL    0x00010000  }\textcolor{comment}{// MOSC Failure Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09721}\mbox{\hyperlink{tm4c123gh6pm_8h_a5259680ab0eede32935d6b6ee12744f6}{09721}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_WDT1        0x00000020  }\textcolor{comment}{// Watchdog Timer 1 Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09722}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8083764645fb2f1c454121a9cd6c280}{09722}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_SW          0x00000010  }\textcolor{comment}{// Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09723}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5ef0182c55f62f02947303b53f6faea}{09723}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_WDT0        0x00000008  }\textcolor{comment}{// Watchdog Timer 0 Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09724}\mbox{\hyperlink{tm4c123gh6pm_8h_a09aa727dc2aff547d05a0acd47b2887a}{09724}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_BOR         0x00000004  }\textcolor{comment}{// Brown-\/Out Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09725}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e84c488a026bab3831a04c55f3b7f27}{09725}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_POR         0x00000002  }\textcolor{comment}{// Power-\/On Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09726}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ac589004611f905c614ba65329f91ca}{09726}} \textcolor{preprocessor}{\#define SYSCTL\_RESC\_EXT         0x00000001  }\textcolor{comment}{// External Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09727}09727 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09728}09728 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09729}09729 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09730}09730 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09731}09731 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09732}09732 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09733}\mbox{\hyperlink{tm4c123gh6pm_8h_a5590c014f49535187c545a5ab327e6a3}{09733}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_ACG          0x08000000  }\textcolor{comment}{// Auto Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09734}\mbox{\hyperlink{tm4c123gh6pm_8h_a719b4628723fd5b2f675a111ef9aa851}{09734}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_SYSDIV\_M     0x07800000  }\textcolor{comment}{// System Clock Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09735}\mbox{\hyperlink{tm4c123gh6pm_8h_af8fb495f4cdd46774964a5f822087001}{09735}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_USESYSDIV    0x00400000  }\textcolor{comment}{// Enable System Clock Divider}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09736}\mbox{\hyperlink{tm4c123gh6pm_8h_a10e7f6f0d034bae2138721e90fc9dd6b}{09736}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_USEPWMDIV    0x00100000  }\textcolor{comment}{// Enable PWM Clock Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09737}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5d7c28dc903f334f78550806dd3f5fd}{09737}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_M     0x000E0000  }\textcolor{comment}{// PWM Unit Clock Divisor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09738}\mbox{\hyperlink{tm4c123gh6pm_8h_a01f48838c712ddf4b86b76682258e3bd}{09738}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_2     0x00000000  }\textcolor{comment}{// PWM clock /2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09739}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ebed8830a1a8a604eca53cff3bc4ef8}{09739}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_4     0x00020000  }\textcolor{comment}{// PWM clock /4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09740}\mbox{\hyperlink{tm4c123gh6pm_8h_a129ecea0a47ab0c30f54f004b154db07}{09740}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_8     0x00040000  }\textcolor{comment}{// PWM clock /8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09741}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4fd684b00e4409765dbd296762536d7}{09741}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_16    0x00060000  }\textcolor{comment}{// PWM clock /16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09742}\mbox{\hyperlink{tm4c123gh6pm_8h_a20916fc545dbab9a4ad2a8a9b16578d2}{09742}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_32    0x00080000  }\textcolor{comment}{// PWM clock /32}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09743}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f38be712c8610d138b05e8e92b56520}{09743}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_64    0x000A0000  }\textcolor{comment}{// PWM clock /64}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09744}\mbox{\hyperlink{tm4c123gh6pm_8h_a35905e3ba9779f862e9e0e6c33061158}{09744}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWRDN        0x00002000  }\textcolor{comment}{// PLL Power Down}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09745}\mbox{\hyperlink{tm4c123gh6pm_8h_a97ff3e281b18a61b1d23718154d69110}{09745}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_BYPASS       0x00000800  }\textcolor{comment}{// PLL Bypass}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09746}\mbox{\hyperlink{tm4c123gh6pm_8h_a5df997a8860ccb7286d15ba776d5142d}{09746}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_M       0x000007C0  }\textcolor{comment}{// Crystal Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09747}\mbox{\hyperlink{tm4c123gh6pm_8h_a44a8b4241783ac33e9996216ed3dc89b}{09747}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_4MHZ    0x00000180  }\textcolor{comment}{// 4 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09748}\mbox{\hyperlink{tm4c123gh6pm_8h_a51d9c6ad2f8cc1cd9b00c2dc303eb7e9}{09748}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_4\_09MHZ 0x000001C0  }\textcolor{comment}{// 4.096 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09749}\mbox{\hyperlink{tm4c123gh6pm_8h_a38dccf2918ed0618eb84d682584ab39c}{09749}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_4\_91MHZ 0x00000200  }\textcolor{comment}{// 4.9152 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09750}\mbox{\hyperlink{tm4c123gh6pm_8h_afd1a443f5b1f5fb7619d158d8ce907ee}{09750}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_5MHZ    0x00000240  }\textcolor{comment}{// 5 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09751}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fbd56bfc31975d5580993007d59f853}{09751}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_5\_12MHZ 0x00000280  }\textcolor{comment}{// 5.12 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09752}\mbox{\hyperlink{tm4c123gh6pm_8h_a20d5f738a48a27e368401a91d7d5dfb0}{09752}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_6MHZ    0x000002C0  }\textcolor{comment}{// 6 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09753}\mbox{\hyperlink{tm4c123gh6pm_8h_a207cdaad068b86b974b6d2a94155ba4d}{09753}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_6\_14MHZ 0x00000300  }\textcolor{comment}{// 6.144 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09754}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a4104ca2b6e4ef5bbad05d6c585f3f2}{09754}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_7\_37MHZ 0x00000340  }\textcolor{comment}{// 7.3728 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09755}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7f6dc891992fbb36479cb93c890b9dc}{09755}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_8MHZ    0x00000380  }\textcolor{comment}{// 8 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09756}\mbox{\hyperlink{tm4c123gh6pm_8h_a408c5f958a17c67a996c6f865e07fa2b}{09756}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_8\_19MHZ 0x000003C0  }\textcolor{comment}{// 8.192 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09757}\mbox{\hyperlink{tm4c123gh6pm_8h_a80613faded2c042888968ed7f16fd34e}{09757}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_10MHZ   0x00000400  }\textcolor{comment}{// 10 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09758}\mbox{\hyperlink{tm4c123gh6pm_8h_a12a3c5f4e8faaf23af0ef56f5e8c3882}{09758}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_12MHZ   0x00000440  }\textcolor{comment}{// 12 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09759}\mbox{\hyperlink{tm4c123gh6pm_8h_a67d60d68789c681936b41ce0bd142979}{09759}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_12\_2MHZ 0x00000480  }\textcolor{comment}{// 12.288 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09760}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb76519bbcc9190cac9d3393271db4b8}{09760}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_13\_5MHZ 0x000004C0  }\textcolor{comment}{// 13.56 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09761}\mbox{\hyperlink{tm4c123gh6pm_8h_a85b074d18af36e8c9321f1ced4ad9bec}{09761}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_14\_3MHZ 0x00000500  }\textcolor{comment}{// 14.31818 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09762}\mbox{\hyperlink{tm4c123gh6pm_8h_aa74d6bee63b8863a09520df7ed034592}{09762}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_16MHZ   0x00000540  }\textcolor{comment}{// 16 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09763}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cbfecf826d684f71d1c16dc2b5b939e}{09763}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_16\_3MHZ 0x00000580  }\textcolor{comment}{// 16.384 MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09764}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e04b22e596a310c35bcdf1ec3f845bd}{09764}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_18MHZ   0x000005C0  }\textcolor{comment}{// 18.0 MHz (USB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09765}\mbox{\hyperlink{tm4c123gh6pm_8h_a644d253b4d636d03d45e856f3d3bd433}{09765}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_20MHZ   0x00000600  }\textcolor{comment}{// 20.0 MHz (USB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09766}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2d75551109a7cc91335aa79d3333f7d}{09766}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_24MHZ   0x00000640  }\textcolor{comment}{// 24.0 MHz (USB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09767}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f011bc79c6165c8fe69ecd5170eaf9c}{09767}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_25MHZ   0x00000680  }\textcolor{comment}{// 25.0 MHz (USB)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09768}\mbox{\hyperlink{tm4c123gh6pm_8h_a75e7bedea67b510c86da55247b5fb2ac}{09768}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_M     0x00000030  }\textcolor{comment}{// Oscillator Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09769}\mbox{\hyperlink{tm4c123gh6pm_8h_af3941f513e108623482be430f3f7b53d}{09769}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_MAIN  0x00000000  }\textcolor{comment}{// MOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09770}\mbox{\hyperlink{tm4c123gh6pm_8h_ac778c87d200296b59cd6f1677e7dc933}{09770}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_INT   0x00000010  }\textcolor{comment}{// IOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09771}\mbox{\hyperlink{tm4c123gh6pm_8h_a5886833e87f9efa8145163267953ca50}{09771}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_INT4  0x00000020  }\textcolor{comment}{// IOSC/4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09772}\mbox{\hyperlink{tm4c123gh6pm_8h_af2ddb4f47bb269217c0ecd59dfa741c8}{09772}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_30    0x00000030  }\textcolor{comment}{// LFIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09773}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d2bb3a1bc4e46017c5c8f25185e3ed3}{09773}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_MOSCDIS      0x00000001  }\textcolor{comment}{// Main Oscillator Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09774}\mbox{\hyperlink{tm4c123gh6pm_8h_acec4f9e17ebfb07b682d8a59693a8db3}{09774}} \textcolor{preprocessor}{\#define SYSCTL\_RCC\_SYSDIV\_S     23}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09775}09775 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09776}09776 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09777}09777 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09778}09778 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_GPIOHBCTL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09779}09779 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09780}09780 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09781}09781 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09782}\mbox{\hyperlink{tm4c123gh6pm_8h_a0483090ce2140b5db668459ae294d12e}{09782}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTF  0x00000020  }\textcolor{comment}{// Port F Advanced High-\/Performance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09783}09783                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09784}\mbox{\hyperlink{tm4c123gh6pm_8h_a17d2d81d71284849b077d6e446ebc06a}{09784}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTE  0x00000010  }\textcolor{comment}{// Port E Advanced High-\/Performance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09785}09785                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09786}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c2eda9f1a6327b6a8231658c669bda7}{09786}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTD  0x00000008  }\textcolor{comment}{// Port D Advanced High-\/Performance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09787}09787                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09788}\mbox{\hyperlink{tm4c123gh6pm_8h_ad23f76581152dc78675508920b334e52}{09788}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTC  0x00000004  }\textcolor{comment}{// Port C Advanced High-\/Performance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09789}09789                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09790}\mbox{\hyperlink{tm4c123gh6pm_8h_a30e677036aef32db26aae7297b732baa}{09790}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTB  0x00000002  }\textcolor{comment}{// Port B Advanced High-\/Performance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09791}09791                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09792}\mbox{\hyperlink{tm4c123gh6pm_8h_acbf33723e49cff0a0748381de5933880}{09792}} \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTA  0x00000001  }\textcolor{comment}{// Port A Advanced High-\/Performance}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09793}09793                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09794}09794 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09795}09795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09796}09796 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09797}09797 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09798}09798 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09799}09799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09800}\mbox{\hyperlink{tm4c123gh6pm_8h_ae5f20734a9ca83207a16e5ef75318940}{09800}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_USERCC2     0x80000000  }\textcolor{comment}{// Use RCC2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09801}\mbox{\hyperlink{tm4c123gh6pm_8h_aa06ac42bcfd26bc1d713eba6f7acf74d}{09801}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_DIV400      0x40000000  }\textcolor{comment}{// Divide PLL as 400 MHz vs. 200}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09802}09802                                             \textcolor{comment}{// MHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09803}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f848a6822999ad303f55dcec9e9066b}{09803}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_SYSDIV2\_M   0x1F800000  }\textcolor{comment}{// System Clock Divisor 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09804}\mbox{\hyperlink{tm4c123gh6pm_8h_a22f13ac333a74a868044424d01f853b3}{09804}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_SYSDIV2LSB  0x00400000  }\textcolor{comment}{// Additional LSB for SYSDIV2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09805}\mbox{\hyperlink{tm4c123gh6pm_8h_a27e58030fca66cf089e0fd0229c0db28}{09805}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_USBPWRDN    0x00004000  }\textcolor{comment}{// Power-\/Down USB PLL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09806}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aeb661402986a55ada899546102f7df}{09806}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_PWRDN2      0x00002000  }\textcolor{comment}{// Power-\/Down PLL 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09807}\mbox{\hyperlink{tm4c123gh6pm_8h_a00ba5e9742453395621589a080457f63}{09807}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_BYPASS2     0x00000800  }\textcolor{comment}{// PLL Bypass 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09808}\mbox{\hyperlink{tm4c123gh6pm_8h_afdb53185ed0afb41bf88b1db0366084b}{09808}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_M   0x00000070  }\textcolor{comment}{// Oscillator Source 2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09809}\mbox{\hyperlink{tm4c123gh6pm_8h_a34642a723febd6019770b96e0cdf33f9}{09809}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_MO  0x00000000  }\textcolor{comment}{// MOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09810}\mbox{\hyperlink{tm4c123gh6pm_8h_a8dd5ce38019792e638eac02ba2fdfa03}{09810}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_IO  0x00000010  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09811}\mbox{\hyperlink{tm4c123gh6pm_8h_a8615d3489722b0a364795d1ba561a20b}{09811}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_IO4 0x00000020  }\textcolor{comment}{// PIOSC/4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09812}\mbox{\hyperlink{tm4c123gh6pm_8h_a78b0d3729fddcec07ce810fc59cb5f5c}{09812}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_30  0x00000030  }\textcolor{comment}{// LFIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09813}\mbox{\hyperlink{tm4c123gh6pm_8h_ad9a3749bef22de7ffc9a143011b0178b}{09813}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_32  0x00000070  }\textcolor{comment}{// 32.768 kHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09814}\mbox{\hyperlink{tm4c123gh6pm_8h_aed06c906f00b879806419ee043f2d78c}{09814}} \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_SYSDIV2\_S   23}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09815}09815 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09816}09816 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09817}09817 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09818}09818 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_MOSCCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09819}09819 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09820}09820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09821}\mbox{\hyperlink{tm4c123gh6pm_8h_aad290593a7a5690ac2f0515a1ef83cb8}{09821}} \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_NOXTAL   0x00000004  }\textcolor{comment}{// No Crystal Connected}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09822}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7a5cb84236f5c8c176ed467c578dbd2}{09822}} \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_MOSCIM   0x00000002  }\textcolor{comment}{// MOSC Failure Action}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09823}\mbox{\hyperlink{tm4c123gh6pm_8h_a092e760a4bc66d3544f29ff175df9366}{09823}} \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_CVAL     0x00000001  }\textcolor{comment}{// Clock Validation for MOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09824}09824 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09825}09825 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09826}09826 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09827}09827 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGC0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09828}09828 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09829}09829 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09830}\mbox{\hyperlink{tm4c123gh6pm_8h_a4fa825c53cc10308fdc00118c808aaaa}{09830}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09831}\mbox{\hyperlink{tm4c123gh6pm_8h_af6f5ddb29a30b20af1155b9a1a3de252}{09831}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09832}\mbox{\hyperlink{tm4c123gh6pm_8h_a054565f6e713f12067a1a28679c329a5}{09832}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09833}\mbox{\hyperlink{tm4c123gh6pm_8h_a1984549e63d7fca57778cafa54676797}{09833}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09834}\mbox{\hyperlink{tm4c123gh6pm_8h_aff8aded250106fc10c74bad999b10da9}{09834}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09835}\mbox{\hyperlink{tm4c123gh6pm_8h_a98e1b15bb56b59c0896a2840ecf77f74}{09835}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09836}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e40813c301962e9e45ac373c0c83f6c}{09836}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_M  0x00000C00  }\textcolor{comment}{// ADC1 Sample Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09837}\mbox{\hyperlink{tm4c123gh6pm_8h_a09bff4e86f9034da350a2f023ba9ffc3}{09837}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_125K                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09838}09838 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09839}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0b3d6d0d43173ef7d4cce6ea461c6b2}{09839}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_250K                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09840}09840 \textcolor{preprocessor}{                                0x00000400  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09841}\mbox{\hyperlink{tm4c123gh6pm_8h_ada155016fa7c2bb5e6e7456519e1ce18}{09841}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_500K                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09842}09842 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09843}\mbox{\hyperlink{tm4c123gh6pm_8h_a945bd242ec87cdbefa4c5483f3caa46a}{09843}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_1M 0x00000C00  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09844}\mbox{\hyperlink{tm4c123gh6pm_8h_a4733c11342c7a7a41f041473ed2c3b4c}{09844}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_M  0x00000300  }\textcolor{comment}{// ADC0 Sample Speed}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09845}\mbox{\hyperlink{tm4c123gh6pm_8h_a66994fb6d22ec2f42398087612ed2afe}{09845}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_125K                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09846}09846 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09847}\mbox{\hyperlink{tm4c123gh6pm_8h_acaf34b6ffe0a073bf86249b3db8ceccd}{09847}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_250K                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09848}09848 \textcolor{preprocessor}{                                0x00000100  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09849}\mbox{\hyperlink{tm4c123gh6pm_8h_ad2341f69b5af4903560c0d0fc0e2de4e}{09849}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_500K                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09850}09850 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09851}\mbox{\hyperlink{tm4c123gh6pm_8h_acfb87a2ca7a6b7ed068e86e0589ac9a0}{09851}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_1M 0x00000300  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09852}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cb3a3cbfd6490b48e55017b41acb0a8}{09852}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_HIB        0x00000040  }\textcolor{comment}{// HIB Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09853}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b86443842b3eb4d52682cc0497f269b}{09853}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09854}09854 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09855}09855 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09856}09856 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09857}09857 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGC1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09858}09858 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09859}09859 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09860}\mbox{\hyperlink{tm4c123gh6pm_8h_a516a369bcadbdbf7b137adeefa64279b}{09860}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comparator 1 Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09861}\mbox{\hyperlink{tm4c123gh6pm_8h_a36519538cd21e61b0678f6f052fd8625}{09861}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comparator 0 Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09862}\mbox{\hyperlink{tm4c123gh6pm_8h_a9133e29a061c902bc0043fe7ca1c77db}{09862}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09863}\mbox{\hyperlink{tm4c123gh6pm_8h_a345acd380b150f5fc87775276de29c76}{09863}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09864}\mbox{\hyperlink{tm4c123gh6pm_8h_a07cf1babc4fac716141b8ebe171fac2f}{09864}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09865}\mbox{\hyperlink{tm4c123gh6pm_8h_ac151cde781f0cd2ffd54e94a0db1355a}{09865}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09866}\mbox{\hyperlink{tm4c123gh6pm_8h_afc18f2ed044aba52b8223ff5b8ecdb09}{09866}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09867}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ac0f12c064bac7f248458b23fed465f}{09867}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09868}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3327aecbc05c3e277580d2e0de0b2a2}{09868}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09869}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ebd5f79b8814794f5e80eda081a3ed4}{09869}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09870}\mbox{\hyperlink{tm4c123gh6pm_8h_a0007d85059eb36d4ccad50aa11dacc5c}{09870}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09871}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa0e574200e7b899b6ae6bd60da59810}{09871}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09872}\mbox{\hyperlink{tm4c123gh6pm_8h_a88a7622b1f52ecabdc9fe73d023bce23}{09872}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09873}\mbox{\hyperlink{tm4c123gh6pm_8h_a980d7adb514a86ea683a954fbcbe2e4d}{09873}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09874}\mbox{\hyperlink{tm4c123gh6pm_8h_a8dde884efaa1896c9deacae5c6ac2029}{09874}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09875}09875 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09876}09876 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09877}09877 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09878}09878 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09879}09879 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09880}09880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09881}\mbox{\hyperlink{tm4c123gh6pm_8h_af7dff4df47fc3d934a5d385e22f8f116}{09881}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09882}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2e6deb5921a2eec91dfc3c9cf5a46ae}{09882}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09883}\mbox{\hyperlink{tm4c123gh6pm_8h_a479df5cf9ff4cff7dfc010cd7eb7eac7}{09883}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09884}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d88112e11386e8240b771652bc12deb}{09884}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09885}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bb4617e52a33f77da598a37e906fe56}{09885}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09886}\mbox{\hyperlink{tm4c123gh6pm_8h_a3447f7d25ae3f5fda0467185c0e7f9be}{09886}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09887}\mbox{\hyperlink{tm4c123gh6pm_8h_acd94341ad0023fe7d3be88920c0de2b8}{09887}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09888}\mbox{\hyperlink{tm4c123gh6pm_8h_ab08336a56e19af04b62a6ed19c937c32}{09888}} \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09889}09889 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09890}09890 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09891}09891 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09892}09892 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGC0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09893}09893 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09894}09894 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09895}\mbox{\hyperlink{tm4c123gh6pm_8h_a87ad52f39f480c7dc1f9873c26043c4d}{09895}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09896}\mbox{\hyperlink{tm4c123gh6pm_8h_a787ba7e92c0802034b2c4095fa2bddb2}{09896}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09897}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b4ddb156c36f679868fa07890200b01}{09897}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09898}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb1cdc3bdacfac85a5d3a83ba9942ef7}{09898}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09899}\mbox{\hyperlink{tm4c123gh6pm_8h_a58d8458856d71a4257b91576b821cf2e}{09899}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09900}\mbox{\hyperlink{tm4c123gh6pm_8h_aedcfb30e25b838b940a37add4adf4ac7}{09900}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09901}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d235313d17cf8b3da736e71e2882522}{09901}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_HIB        0x00000040  }\textcolor{comment}{// HIB Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09902}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ea078d4757444822e2c0090975b10cd}{09902}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09903}09903 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09904}09904 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09905}09905 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09906}09906 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGC1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09907}09907 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09908}09908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09909}\mbox{\hyperlink{tm4c123gh6pm_8h_afcb0e34050fc6869715ca73aaf3e2ca6}{09909}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comparator 1 Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09910}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1831e1514f4bee868ef2a2c867712e3}{09910}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comparator 0 Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09911}\mbox{\hyperlink{tm4c123gh6pm_8h_a1833f84664bceef67c2a2fcfa7e0a92c}{09911}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09912}\mbox{\hyperlink{tm4c123gh6pm_8h_a8baecc77f8e7f553ac887702eb91ffe7}{09912}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09913}\mbox{\hyperlink{tm4c123gh6pm_8h_a76f84ada8fe14f3cbe584ebf9c7afd91}{09913}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09914}\mbox{\hyperlink{tm4c123gh6pm_8h_a449dbbf8b57ad46035d1c825bb1bed15}{09914}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09915}\mbox{\hyperlink{tm4c123gh6pm_8h_a51d3f290a5156bf36ccb4dc7ddb8cca7}{09915}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09916}\mbox{\hyperlink{tm4c123gh6pm_8h_a03010ace78fdd719b736816f75c99460}{09916}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09917}\mbox{\hyperlink{tm4c123gh6pm_8h_a85bf854f82dbd156faf1a35b1f8a6104}{09917}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09918}\mbox{\hyperlink{tm4c123gh6pm_8h_a79bcbbca1a1ae97363795c6cabcc7695}{09918}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09919}\mbox{\hyperlink{tm4c123gh6pm_8h_a262459a3d1d3cb690ee2a5790593b7b9}{09919}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09920}\mbox{\hyperlink{tm4c123gh6pm_8h_a384a7562ced11297cd070b74e5f79c95}{09920}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09921}\mbox{\hyperlink{tm4c123gh6pm_8h_a6fb1f8e476c830255640dd1a8cfd8a96}{09921}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09922}\mbox{\hyperlink{tm4c123gh6pm_8h_ab2ead37d9a6768dbe2f0f51d77a26acd}{09922}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09923}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cd965f0c3c6dfb78c7fb4eed89929af}{09923}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09924}09924 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09925}09925 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09926}09926 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09927}09927 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09928}09928 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09929}09929 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09930}\mbox{\hyperlink{tm4c123gh6pm_8h_a30765c3fdbdbf0dd6303ddd1b007bf04}{09930}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09931}\mbox{\hyperlink{tm4c123gh6pm_8h_a4aaff188177c40155d1a6869433ff0f6}{09931}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09932}\mbox{\hyperlink{tm4c123gh6pm_8h_a4148f3dc352d37c0cc970c0146aee83c}{09932}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09933}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ed3a48a104d34ca80957689517c755a}{09933}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09934}\mbox{\hyperlink{tm4c123gh6pm_8h_aee46cc3964fa56e75ccbe762c375224c}{09934}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09935}\mbox{\hyperlink{tm4c123gh6pm_8h_a21040b3a61660ac3b0d7d9a6f02b0d4d}{09935}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09936}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf34e69dc578897dc2d8c851ef447f70}{09936}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09937}\mbox{\hyperlink{tm4c123gh6pm_8h_a7283d5e1af6a050235b48ce35311c518}{09937}} \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09938}09938 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09939}09939 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09940}09940 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09941}09941 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGC0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09942}09942 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09943}09943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09944}\mbox{\hyperlink{tm4c123gh6pm_8h_a0edeb229bd867179fcfc9cb346d94bb9}{09944}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09945}\mbox{\hyperlink{tm4c123gh6pm_8h_a495b4baedc2b02f242d9529b469057f5}{09945}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09946}\mbox{\hyperlink{tm4c123gh6pm_8h_a13ac382cf734e902c0187572d4aafd07}{09946}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09947}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1a2de4587ec6da6abc43abe55b2b36e}{09947}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09948}\mbox{\hyperlink{tm4c123gh6pm_8h_a041a059253ec68942447932b08f0ce0c}{09948}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09949}\mbox{\hyperlink{tm4c123gh6pm_8h_a54aa48944b31b3613e8099cb38a892e4}{09949}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09950}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb4d5a976f40af197b54ec45dec582de}{09950}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_HIB        0x00000040  }\textcolor{comment}{// HIB Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09951}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa5a0278e70e2fdca90da8eeee350bcb}{09951}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09952}09952 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09953}09953 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09954}09954 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09955}09955 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGC1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09956}09956 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09957}09957 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09958}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2869772c2a8d08ead8057ac9cfa1928}{09958}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comparator 1 Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09959}\mbox{\hyperlink{tm4c123gh6pm_8h_ac24c4d633b3a0d60f242d59b33c02ff0}{09959}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comparator 0 Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09960}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f58979f1200c7027fb20649ab03f7bf}{09960}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09961}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a77b61125b36c0b74ac8c9cf9bc018d}{09961}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09962}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ff2852ac55277332554afc94a8b299d}{09962}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09963}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ea3fb19368465217a9f7840607400d0}{09963}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09964}\mbox{\hyperlink{tm4c123gh6pm_8h_aaeed73afd7c63d4b66337aecdd0a6af5}{09964}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09965}\mbox{\hyperlink{tm4c123gh6pm_8h_a84b1633dc62d0037d7ec6ce4c887c995}{09965}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09966}\mbox{\hyperlink{tm4c123gh6pm_8h_a9cb5444c601e3b89b160eb4d37125c33}{09966}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09967}\mbox{\hyperlink{tm4c123gh6pm_8h_af94b77fbc2c8d2a26c86e267e16d5bdf}{09967}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09968}\mbox{\hyperlink{tm4c123gh6pm_8h_a054508a788b05f63170f156bc42c2e5a}{09968}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09969}\mbox{\hyperlink{tm4c123gh6pm_8h_a85c4d9cd69df8a87841cfc17c1d82c03}{09969}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09970}\mbox{\hyperlink{tm4c123gh6pm_8h_ab68f59f7b86a1687904f9b11aef570a1}{09970}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09971}\mbox{\hyperlink{tm4c123gh6pm_8h_a78c3be80bbdf7ae01409e02fdf28d867}{09971}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09972}\mbox{\hyperlink{tm4c123gh6pm_8h_afeb83530d7f1db573fab2faabfe5680d}{09972}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09973}09973 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09974}09974 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09975}09975 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09976}09976 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGC2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09977}09977 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09978}09978 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09979}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b70baea79eee5466573253dcf1b50e0}{09979}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09980}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ddd53e563d543ded59ac8670f76738b}{09980}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09981}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f5577fc5dcc341a73478b7ba69256d8}{09981}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09982}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fb604bde52ee8c63864efffb782b9a4}{09982}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09983}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1c1883b097d1f7fdb178d930bc63c5d}{09983}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09984}\mbox{\hyperlink{tm4c123gh6pm_8h_a96c899698881e6446e7d8a913531d462}{09984}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09985}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4fdf4dc89e4eba524554f06b651f9c5}{09985}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09986}\mbox{\hyperlink{tm4c123gh6pm_8h_a32d3a2ba89d711da867ef980784a57d8}{09986}} \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09987}09987 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09988}09988 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09989}09989 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09990}09990 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DSLPCLKCFG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09991}09991 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09992}09992 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09993}09993 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09994}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b3c59ae3b3863589ef68e67c4202dac}{09994}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_D\_M   0x1F800000  }\textcolor{comment}{// Divider Field Override}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09995}\mbox{\hyperlink{tm4c123gh6pm_8h_a9445639f8c69fde7b3b9ca1549829fea}{09995}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_M   0x00000070  }\textcolor{comment}{// Clock Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09996}\mbox{\hyperlink{tm4c123gh6pm_8h_a47879a1e439ec6cb70e5c2cecf9a6929}{09996}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_IGN 0x00000000  }\textcolor{comment}{// MOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09997}\mbox{\hyperlink{tm4c123gh6pm_8h_a0aaa16a439396f6e8353519efc2e768a}{09997}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_IO  0x00000010  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09998}\mbox{\hyperlink{tm4c123gh6pm_8h_ae070195b67d298f67f224248df29e62c}{09998}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_30  0x00000030  }\textcolor{comment}{// LFIOSC}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l09999}\mbox{\hyperlink{tm4c123gh6pm_8h_a04591e2b4f082dbe4761b9f481dc7492}{09999}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_32  0x00000070  }\textcolor{comment}{// 32.768 kHz}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10000}\mbox{\hyperlink{tm4c123gh6pm_8h_a720a444612d5689f976c6ad57317a58b}{10000}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_PIOSCPD                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10001}10001 \textcolor{preprocessor}{                                0x00000002  }\textcolor{comment}{// PIOSC Power Down Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10002}\mbox{\hyperlink{tm4c123gh6pm_8h_a1600d3436ff602162d7965675f0d7d85}{10002}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_D\_S   23}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10003}10003 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10004}10004 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10005}10005 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10006}10006 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SYSPROP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10007}10007 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10008}10008 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10009}\mbox{\hyperlink{tm4c123gh6pm_8h_a23fe88bea7d69df255daedf476353743}{10009}} \textcolor{preprocessor}{\#define SYSCTL\_SYSPROP\_FPU      0x00000001  }\textcolor{comment}{// FPU Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10010}10010 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10011}10011 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10012}10012 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10013}10013 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PIOSCCAL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10014}10014 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10015}10015 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10016}10016 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10017}\mbox{\hyperlink{tm4c123gh6pm_8h_abe8883f93985822cf049113037a37158}{10017}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UTEN    0x80000000  }\textcolor{comment}{// Use User Trim Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10018}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b7490f14b79ecf8591ed125410c3b91}{10018}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_CAL     0x00000200  }\textcolor{comment}{// Start Calibration}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10019}\mbox{\hyperlink{tm4c123gh6pm_8h_a5cae7d8761f0d7acde6a1a5ca285d3e5}{10019}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UPDATE  0x00000100  }\textcolor{comment}{// Update Trim}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10020}\mbox{\hyperlink{tm4c123gh6pm_8h_a90a55644ee915ecbec011e27cd7811ba}{10020}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UT\_M    0x0000007F  }\textcolor{comment}{// User Trim Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10021}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8c57369d862cdcc95680f165bc2c963}{10021}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UT\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10022}10022 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10023}10023 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10024}10024 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10025}10025 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PIOSCSTAT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10026}10026 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10027}10027 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10028}10028 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10029}\mbox{\hyperlink{tm4c123gh6pm_8h_a2af2bc00a2a44ac8a7896ebc6607239c}{10029}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_DT\_M   0x007F0000  }\textcolor{comment}{// Default Trim Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10030}\mbox{\hyperlink{tm4c123gh6pm_8h_a44ca577d83c7d3ab213c6d167b72fcfd}{10030}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CR\_M   0x00000300  }\textcolor{comment}{// Calibration Result}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10031}\mbox{\hyperlink{tm4c123gh6pm_8h_afdf0d5f5291f6b7d90d9e07e51cd6b65}{10031}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CRNONE 0x00000000  }\textcolor{comment}{// Calibration has not been}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10032}10032                                             \textcolor{comment}{// attempted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10033}\mbox{\hyperlink{tm4c123gh6pm_8h_a21ba5d553e4388eca1e6f889afd5adf6}{10033}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CRPASS 0x00000100  }\textcolor{comment}{// The last calibration operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10034}10034                                             \textcolor{comment}{// completed to meet 1\% accuracy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10035}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d43d2bbf8113c11892d6724160f25a8}{10035}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CRFAIL 0x00000200  }\textcolor{comment}{// The last calibration operation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10036}10036                                             \textcolor{comment}{// failed to meet 1\% accuracy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10037}\mbox{\hyperlink{tm4c123gh6pm_8h_aa992d6d3707a3b716b341b2fd94ee829}{10037}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CT\_M   0x0000007F  }\textcolor{comment}{// Calibration Trim Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10038}\mbox{\hyperlink{tm4c123gh6pm_8h_afda061fee0d481ac8a52b6cf3c7119a3}{10038}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_DT\_S   16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10039}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ae7787ca4296d295cab0c8f32cffc65}{10039}} \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CT\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10040}10040 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10041}10041 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10042}10042 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10043}10043 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PLLFREQ0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10044}10044 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10045}10045 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10046}10046 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10047}\mbox{\hyperlink{tm4c123gh6pm_8h_afef9d1e924a08a717cd2a179415f87ee}{10047}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MFRAC\_M 0x000FFC00  }\textcolor{comment}{// PLL M Fractional Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10048}\mbox{\hyperlink{tm4c123gh6pm_8h_a06f10c3bb3998d174a15051fed182d22}{10048}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MINT\_M  0x000003FF  }\textcolor{comment}{// PLL M Integer Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10049}\mbox{\hyperlink{tm4c123gh6pm_8h_a74a0cb30677d19f64ab7e3f34b093759}{10049}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MFRAC\_S 10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10050}\mbox{\hyperlink{tm4c123gh6pm_8h_a886a4cecfba3b1123f6d99a6b0312775}{10050}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MINT\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10051}10051 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10052}10052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10053}10053 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10054}10054 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PLLFREQ1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10055}10055 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10056}10056 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10057}10057 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10058}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0ca8ac3afaa8c388e33a8691fbf9159}{10058}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_Q\_M     0x00001F00  }\textcolor{comment}{// PLL Q Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10059}\mbox{\hyperlink{tm4c123gh6pm_8h_af2b299d2ba238cbead1ac1fdc034e01f}{10059}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_N\_M     0x0000001F  }\textcolor{comment}{// PLL N Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10060}\mbox{\hyperlink{tm4c123gh6pm_8h_ace8575577d0a4037333a38f97adb9f7b}{10060}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_Q\_S     8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10061}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0b5adbda9a48cfb7702d281fbcbd833}{10061}} \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_N\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10062}10062 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10063}10063 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10064}10064 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10065}10065 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PLLSTAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10066}10066 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10067}10067 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10068}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b453f1ca6c5b4cb11e25d7639fb7999}{10068}} \textcolor{preprocessor}{\#define SYSCTL\_PLLSTAT\_LOCK     0x00000001  }\textcolor{comment}{// PLL Lock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10069}10069 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10070}10070 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10071}10071 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10072}10072 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SLPPWRCFG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10073}10073 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10074}10074 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10075}10075 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10076}\mbox{\hyperlink{tm4c123gh6pm_8h_ab67f866ac6fc56594833eeff8707ea88}{10076}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_FLASHPM\_M                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10077}10077 \textcolor{preprocessor}{                                0x00000030  }\textcolor{comment}{// Flash Power Modes}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10078}\mbox{\hyperlink{tm4c123gh6pm_8h_abdde4b7921432e10736323ab57c855ed}{10078}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_FLASHPM\_NRM                                          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10079}10079 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10080}\mbox{\hyperlink{tm4c123gh6pm_8h_a56ff14fe15fa0f44a16629b01acc6460}{10080}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_FLASHPM\_SLP                                          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10081}10081 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10082}\mbox{\hyperlink{tm4c123gh6pm_8h_a95e9f34d65a8e7eb42b886d8b274b557}{10082}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_M                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10083}10083 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// SRAM Power Modes}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10084}\mbox{\hyperlink{tm4c123gh6pm_8h_ac638a8a04f1400788d60654334508564}{10084}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_NRM                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10085}10085 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10086}\mbox{\hyperlink{tm4c123gh6pm_8h_abbb37a243f5be5239ff3fd50f6ecdfd1}{10086}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_SBY                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10087}10087 \textcolor{preprocessor}{                                0x00000001  }\textcolor{comment}{// Standby Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10088}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b61c8fe368735a0536084c82a8e3054}{10088}} \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_LP                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10089}10089 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10090}10090 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10091}10091 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10092}10092 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10093}10093 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DSLPPWRCFG}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10094}10094 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10095}10095 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10096}10096 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10097}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fc23d5eddbfae0d19ab1da6d821870f}{10097}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_FLASHPM\_M                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10098}10098 \textcolor{preprocessor}{                                0x00000030  }\textcolor{comment}{// Flash Power Modes}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10099}\mbox{\hyperlink{tm4c123gh6pm_8h_a37f3a8da719ec32f05d84166ea1b86cd}{10099}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_FLASHPM\_NRM                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10100}10100 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10101}\mbox{\hyperlink{tm4c123gh6pm_8h_a3003961e03ecd775e955790ee2556c92}{10101}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_FLASHPM\_SLP                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10102}10102 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10103}\mbox{\hyperlink{tm4c123gh6pm_8h_addfc419babba3f8b53e7010db547a07b}{10103}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_M                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10104}10104 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// SRAM Power Modes}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10105}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f52a8afe5fd038125249011c16e02c3}{10105}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_NRM                                          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10106}10106 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10107}\mbox{\hyperlink{tm4c123gh6pm_8h_a294cd130ee909656b572394806404db9}{10107}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_SBY                                          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10108}10108 \textcolor{preprocessor}{                                0x00000001  }\textcolor{comment}{// Standby Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10109}\mbox{\hyperlink{tm4c123gh6pm_8h_a88d248706f0735eb04aa6edcbaaa67d6}{10109}} \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_LP                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10110}10110 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10111}10111 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10112}10112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10113}10113 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10114}10114 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC9 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10115}10115 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10116}10116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10117}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6c45596d616bd2721c28996b906d290}{10117}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC7      0x00800000  }\textcolor{comment}{// ADC1 DC7 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10118}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f44f2fc728c71cc417f6a64a70d53d3}{10118}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC6      0x00400000  }\textcolor{comment}{// ADC1 DC6 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10119}\mbox{\hyperlink{tm4c123gh6pm_8h_adee00fca5c566da1b171c3da3116fe77}{10119}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC5      0x00200000  }\textcolor{comment}{// ADC1 DC5 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10120}\mbox{\hyperlink{tm4c123gh6pm_8h_a9261ac1a4fd9dd3fe95a82c322afa566}{10120}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC4      0x00100000  }\textcolor{comment}{// ADC1 DC4 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10121}\mbox{\hyperlink{tm4c123gh6pm_8h_aebfdf339d1afb2558429a9eb7d305d89}{10121}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC3      0x00080000  }\textcolor{comment}{// ADC1 DC3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10122}\mbox{\hyperlink{tm4c123gh6pm_8h_aa747fda8190e8f7a46ac7c1555c6df03}{10122}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC2      0x00040000  }\textcolor{comment}{// ADC1 DC2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10123}\mbox{\hyperlink{tm4c123gh6pm_8h_adec2a638c88235451c735028864b8bf5}{10123}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC1      0x00020000  }\textcolor{comment}{// ADC1 DC1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10124}\mbox{\hyperlink{tm4c123gh6pm_8h_a724ce6cea475e55af5cc272fea0824fc}{10124}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC0      0x00010000  }\textcolor{comment}{// ADC1 DC0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10125}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4228717e7311ca8c039295e278db89d}{10125}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC7      0x00000080  }\textcolor{comment}{// ADC0 DC7 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10126}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e14c9c2c3e88071a2006ce31bdb9a01}{10126}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC6      0x00000040  }\textcolor{comment}{// ADC0 DC6 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10127}\mbox{\hyperlink{tm4c123gh6pm_8h_a5eb527808a62b0a7cb849b068966e776}{10127}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC5      0x00000020  }\textcolor{comment}{// ADC0 DC5 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10128}\mbox{\hyperlink{tm4c123gh6pm_8h_a635c9c7cd5d31854afbb3ad777b7890c}{10128}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC4      0x00000010  }\textcolor{comment}{// ADC0 DC4 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10129}\mbox{\hyperlink{tm4c123gh6pm_8h_a082f670ac73b4dd5d7d648ea2abc8ff7}{10129}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC3      0x00000008  }\textcolor{comment}{// ADC0 DC3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10130}\mbox{\hyperlink{tm4c123gh6pm_8h_a6340f73054ff8466a8c247575abb1c71}{10130}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC2      0x00000004  }\textcolor{comment}{// ADC0 DC2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10131}\mbox{\hyperlink{tm4c123gh6pm_8h_aba48b99220beae0934a6eccc3aafb4ac}{10131}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC1      0x00000002  }\textcolor{comment}{// ADC0 DC1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10132}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f7d278ee565fe6849e0ee3433979e18}{10132}} \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC0      0x00000001  }\textcolor{comment}{// ADC0 DC0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10133}10133 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10134}10134 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10135}10135 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10136}10136 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_NVMSTAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10137}10137 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10138}10138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10139}\mbox{\hyperlink{tm4c123gh6pm_8h_a8148e5b120af0a979d059d9efe1cd047}{10139}} \textcolor{preprocessor}{\#define SYSCTL\_NVMSTAT\_FWB      0x00000001  }\textcolor{comment}{// 32 Word Flash Write Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10140}10140                                             \textcolor{comment}{// Available}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10141}10141 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10142}10142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10143}10143 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10144}10144 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_LDOSPCTL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10145}10145 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10146}10146 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10147}10147 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10148}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b6105077e80ecfbcf665970eb248018}{10148}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VADJEN  0x80000000  }\textcolor{comment}{// Voltage Adjust Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10149}\mbox{\hyperlink{tm4c123gh6pm_8h_a84c856190bf291c358f0b1f8a3cb149f}{10149}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_M  0x000000FF  }\textcolor{comment}{// LDO Output Voltage}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10150}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a17a48be45f908c45021f5bf640ef58}{10150}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_0\_90V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10151}10151 \textcolor{preprocessor}{                                0x00000012  }\textcolor{comment}{// 0.90 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10152}\mbox{\hyperlink{tm4c123gh6pm_8h_af5db851ab9cc1238da874484971ed31f}{10152}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_0\_95V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10153}10153 \textcolor{preprocessor}{                                0x00000013  }\textcolor{comment}{// 0.95 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10154}\mbox{\hyperlink{tm4c123gh6pm_8h_a89b9eb06bfb91b3669b61851c2ea2ac3}{10154}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_00V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10155}10155 \textcolor{preprocessor}{                                0x00000014  }\textcolor{comment}{// 1.00 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10156}\mbox{\hyperlink{tm4c123gh6pm_8h_a62b4819447ca64c5d467357e19910bfc}{10156}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_05V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10157}10157 \textcolor{preprocessor}{                                0x00000015  }\textcolor{comment}{// 1.05 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10158}\mbox{\hyperlink{tm4c123gh6pm_8h_a1bd5c0a9778948ee6c2f2b28b7a5d962}{10158}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_10V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10159}10159 \textcolor{preprocessor}{                                0x00000016  }\textcolor{comment}{// 1.10 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10160}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7ed3d3d9caf10ee5269a49cbcbb8615}{10160}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_15V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10161}10161 \textcolor{preprocessor}{                                0x00000017  }\textcolor{comment}{// 1.15 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10162}\mbox{\hyperlink{tm4c123gh6pm_8h_a59b14745f5f3ac02e10242f5f04c6bb4}{10162}} \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_20V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10163}10163 \textcolor{preprocessor}{                                0x00000018  }\textcolor{comment}{// 1.20 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10164}10164 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10165}10165 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10166}10166 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10167}10167 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_LDODPCTL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10168}10168 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10169}10169 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10170}10170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10171}\mbox{\hyperlink{tm4c123gh6pm_8h_a346f22921c3290d2cda7b5e86749de51}{10171}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VADJEN  0x80000000  }\textcolor{comment}{// Voltage Adjust Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10172}\mbox{\hyperlink{tm4c123gh6pm_8h_a95e8ab8c0aac9993e0a9d7c5515ee420}{10172}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_M  0x000000FF  }\textcolor{comment}{// LDO Output Voltage}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10173}\mbox{\hyperlink{tm4c123gh6pm_8h_a571ecab472f34af2ff50937d66807310}{10173}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_0\_90V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10174}10174 \textcolor{preprocessor}{                                0x00000012  }\textcolor{comment}{// 0.90 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10175}\mbox{\hyperlink{tm4c123gh6pm_8h_af4cc578248a0d958c57f1ab728604a8f}{10175}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_0\_95V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10176}10176 \textcolor{preprocessor}{                                0x00000013  }\textcolor{comment}{// 0.95 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10177}\mbox{\hyperlink{tm4c123gh6pm_8h_adcda33f7fdd653caef7d48154f13f8e7}{10177}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_00V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10178}10178 \textcolor{preprocessor}{                                0x00000014  }\textcolor{comment}{// 1.00 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10179}\mbox{\hyperlink{tm4c123gh6pm_8h_a62f5a8c9edbaff980749d7b8f99811e6}{10179}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_05V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10180}10180 \textcolor{preprocessor}{                                0x00000015  }\textcolor{comment}{// 1.05 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10181}\mbox{\hyperlink{tm4c123gh6pm_8h_ada21278d48310be3106252fca82b9334}{10181}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_10V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10182}10182 \textcolor{preprocessor}{                                0x00000016  }\textcolor{comment}{// 1.10 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10183}\mbox{\hyperlink{tm4c123gh6pm_8h_a092e46905effdef59b8616f8bcaefcec}{10183}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_15V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10184}10184 \textcolor{preprocessor}{                                0x00000017  }\textcolor{comment}{// 1.15 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10185}\mbox{\hyperlink{tm4c123gh6pm_8h_adfcc7520e274b6b1b858aa2878f25ccf}{10185}} \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_20V                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10186}10186 \textcolor{preprocessor}{                                0x00000018  }\textcolor{comment}{// 1.20 V}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10187}10187 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10188}10188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10189}10189 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10190}10190 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPWD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10191}10191 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10192}10192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10193}\mbox{\hyperlink{tm4c123gh6pm_8h_a90b09c042aa163b6fd24130bcc219996}{10193}} \textcolor{preprocessor}{\#define SYSCTL\_PPWD\_P1          0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10194}\mbox{\hyperlink{tm4c123gh6pm_8h_aefe18a6378bc7dbe996cfb4b141aa9f8}{10194}} \textcolor{preprocessor}{\#define SYSCTL\_PPWD\_P0          0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10195}10195 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10196}10196 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10197}10197 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10198}10198 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPTIMER register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10199}10199 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10200}10200 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10201}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e616dac231d29dc5eec3809f5fac803}{10201}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P5       0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10202}10202                                             \textcolor{comment}{// 5 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10203}\mbox{\hyperlink{tm4c123gh6pm_8h_ab5f43b07947974e24e75ad4f02aafd55}{10203}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P4       0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10204}10204                                             \textcolor{comment}{// 4 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10205}\mbox{\hyperlink{tm4c123gh6pm_8h_a99e9455ce0f41b27877c5b841dc1ff27}{10205}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P3       0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10206}10206                                             \textcolor{comment}{// 3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10207}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a35689a7036a5c60fa236779f4b99e9}{10207}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P2       0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10208}10208                                             \textcolor{comment}{// 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10209}\mbox{\hyperlink{tm4c123gh6pm_8h_a34bd26cb33f16716026ff65b753e4f0f}{10209}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P1       0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10210}10210                                             \textcolor{comment}{// 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10211}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c7268bb9cc90bccc091c0694fa93c15}{10211}} \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P0       0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10212}10212                                             \textcolor{comment}{// 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10213}10213 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10214}10214 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10215}10215 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10216}10216 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPGPIO register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10217}10217 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10218}10218 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10219}\mbox{\hyperlink{tm4c123gh6pm_8h_a89a3ad1c909f8848d67afaf8e40110c4}{10219}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P14       0x00004000  }\textcolor{comment}{// GPIO Port Q Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10220}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ae02f8727f152fb21b1b0e832a06314}{10220}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P13       0x00002000  }\textcolor{comment}{// GPIO Port P Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10221}\mbox{\hyperlink{tm4c123gh6pm_8h_aeeb2464d44e406120664cd09084e71dc}{10221}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P12       0x00001000  }\textcolor{comment}{// GPIO Port N Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10222}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cd47b8a2dd4460cc78014e0119b40b3}{10222}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P11       0x00000800  }\textcolor{comment}{// GPIO Port M Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10223}\mbox{\hyperlink{tm4c123gh6pm_8h_ac03e0a2d9fadc2adfc4b3a4e714de122}{10223}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P10       0x00000400  }\textcolor{comment}{// GPIO Port L Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10224}\mbox{\hyperlink{tm4c123gh6pm_8h_aecca0653da880079821b0a473fdac7fc}{10224}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P9        0x00000200  }\textcolor{comment}{// GPIO Port K Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10225}\mbox{\hyperlink{tm4c123gh6pm_8h_ab906feed955485d78f466c00efbb92d5}{10225}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P8        0x00000100  }\textcolor{comment}{// GPIO Port J Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10226}\mbox{\hyperlink{tm4c123gh6pm_8h_aabb534b05b6f76f494b130745a5be6d2}{10226}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P7        0x00000080  }\textcolor{comment}{// GPIO Port H Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10227}\mbox{\hyperlink{tm4c123gh6pm_8h_a01c4b5398bb33769ed6f5b3e5566d4fa}{10227}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P6        0x00000040  }\textcolor{comment}{// GPIO Port G Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10228}\mbox{\hyperlink{tm4c123gh6pm_8h_a8993781f4955434ded871ae139871990}{10228}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P5        0x00000020  }\textcolor{comment}{// GPIO Port F Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10229}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ad16d6b5499f8b9d7c65ffe99094b1d}{10229}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P4        0x00000010  }\textcolor{comment}{// GPIO Port E Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10230}\mbox{\hyperlink{tm4c123gh6pm_8h_a99038c4b3035c5bd0d7797a25900adf2}{10230}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P3        0x00000008  }\textcolor{comment}{// GPIO Port D Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10231}\mbox{\hyperlink{tm4c123gh6pm_8h_a50f39445396c83438145a04395c0d63a}{10231}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P2        0x00000004  }\textcolor{comment}{// GPIO Port C Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10232}\mbox{\hyperlink{tm4c123gh6pm_8h_a77a02f715385acfd57c6ccc596016d38}{10232}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P1        0x00000002  }\textcolor{comment}{// GPIO Port B Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10233}\mbox{\hyperlink{tm4c123gh6pm_8h_a9fe6b0006564455c203d13fca2d55573}{10233}} \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P0        0x00000001  }\textcolor{comment}{// GPIO Port A Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10234}10234 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10235}10235 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10236}10236 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10237}10237 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPDMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10238}10238 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10239}10239 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10240}\mbox{\hyperlink{tm4c123gh6pm_8h_a82acc850b9feef3b6be28dc2169f4576}{10240}} \textcolor{preprocessor}{\#define SYSCTL\_PPDMA\_P0         0x00000001  }\textcolor{comment}{// uDMA Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10241}10241 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10242}10242 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10243}10243 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10244}10244 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPHIB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10245}10245 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10246}10246 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10247}\mbox{\hyperlink{tm4c123gh6pm_8h_a5762a632c4fd05deb673e4c70fd9743e}{10247}} \textcolor{preprocessor}{\#define SYSCTL\_PPHIB\_P0         0x00000001  }\textcolor{comment}{// Hibernation Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10248}10248 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10249}10249 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10250}10250 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10251}10251 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPUART register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10252}10252 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10253}10253 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10254}\mbox{\hyperlink{tm4c123gh6pm_8h_a271b6af30ea9957d044d30a33e3481f2}{10254}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P7        0x00000080  }\textcolor{comment}{// UART Module 7 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10255}\mbox{\hyperlink{tm4c123gh6pm_8h_a01a73b5b0dbc73df47522ed14af940a8}{10255}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P6        0x00000040  }\textcolor{comment}{// UART Module 6 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10256}\mbox{\hyperlink{tm4c123gh6pm_8h_a72f24e220af92008979f65456e84b525}{10256}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P5        0x00000020  }\textcolor{comment}{// UART Module 5 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10257}\mbox{\hyperlink{tm4c123gh6pm_8h_af3fcbbc4efc2e55b43f54d962163d097}{10257}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P4        0x00000010  }\textcolor{comment}{// UART Module 4 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10258}\mbox{\hyperlink{tm4c123gh6pm_8h_ab950d847981f17ff1a31ed11da55d8f1}{10258}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P3        0x00000008  }\textcolor{comment}{// UART Module 3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10259}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ce52fbff9a991e371dcbbbaeadc5fbf}{10259}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P2        0x00000004  }\textcolor{comment}{// UART Module 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10260}\mbox{\hyperlink{tm4c123gh6pm_8h_afc625a060b5e6bab5292765c82918b0b}{10260}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P1        0x00000002  }\textcolor{comment}{// UART Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10261}\mbox{\hyperlink{tm4c123gh6pm_8h_a36c6ebd93a3f80bfc01bfc304135d054}{10261}} \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P0        0x00000001  }\textcolor{comment}{// UART Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10262}10262 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10263}10263 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10264}10264 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10265}10265 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10266}10266 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10267}10267 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10268}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c706cf7ec6a7a48507b8eb9b2e534c9}{10268}} \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P3         0x00000008  }\textcolor{comment}{// SSI Module 3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10269}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f1fdab57ad36b4ab6e36bbe3b538db1}{10269}} \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P2         0x00000004  }\textcolor{comment}{// SSI Module 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10270}\mbox{\hyperlink{tm4c123gh6pm_8h_aaaa247b7358ab3079befc87229583761}{10270}} \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P1         0x00000002  }\textcolor{comment}{// SSI Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10271}\mbox{\hyperlink{tm4c123gh6pm_8h_a002b0792826e7b4a3abe6e9ba3372b7a}{10271}} \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P0         0x00000001  }\textcolor{comment}{// SSI Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10272}10272 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10273}10273 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10274}10274 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10275}10275 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPI2C register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10276}10276 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10277}10277 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10278}\mbox{\hyperlink{tm4c123gh6pm_8h_ac85a66ab0f6a20895c0d65298ba583ca}{10278}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P5         0x00000020  }\textcolor{comment}{// I2C Module 5 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10279}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2846ad8d11dde92f3eec1955bc2eba0}{10279}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P4         0x00000010  }\textcolor{comment}{// I2C Module 4 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10280}\mbox{\hyperlink{tm4c123gh6pm_8h_a706f2b4a0d6cd434889d702f4a30beb9}{10280}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P3         0x00000008  }\textcolor{comment}{// I2C Module 3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10281}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1eb35132ccdb6785696993d959997c6}{10281}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P2         0x00000004  }\textcolor{comment}{// I2C Module 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10282}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c225306c71e1feb872fbd1a2c17057f}{10282}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P1         0x00000002  }\textcolor{comment}{// I2C Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10283}\mbox{\hyperlink{tm4c123gh6pm_8h_a63155942a08eaa9c6c0aa6877f01a070}{10283}} \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P0         0x00000001  }\textcolor{comment}{// I2C Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10284}10284 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10285}10285 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10286}10286 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10287}10287 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPUSB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10288}10288 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10289}10289 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10290}\mbox{\hyperlink{tm4c123gh6pm_8h_a9218dc1aef12c45b0e05a40cc6fac1d9}{10290}} \textcolor{preprocessor}{\#define SYSCTL\_PPUSB\_P0         0x00000001  }\textcolor{comment}{// USB Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10291}10291 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10292}10292 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10293}10293 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10294}10294 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPCAN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10295}10295 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10296}10296 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10297}\mbox{\hyperlink{tm4c123gh6pm_8h_a6478853efae0395b5d828c6c67ffd301}{10297}} \textcolor{preprocessor}{\#define SYSCTL\_PPCAN\_P1         0x00000002  }\textcolor{comment}{// CAN Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10298}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d0eb05da4a7c662fca90c1de7c29cb6}{10298}} \textcolor{preprocessor}{\#define SYSCTL\_PPCAN\_P0         0x00000001  }\textcolor{comment}{// CAN Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10299}10299 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10300}10300 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10301}10301 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10302}10302 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPADC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10303}10303 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10304}10304 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10305}\mbox{\hyperlink{tm4c123gh6pm_8h_a419032dfd46e252d50565ef6702d9c9b}{10305}} \textcolor{preprocessor}{\#define SYSCTL\_PPADC\_P1         0x00000002  }\textcolor{comment}{// ADC Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10306}\mbox{\hyperlink{tm4c123gh6pm_8h_aa015cca23323661c419b56d93aeecf6b}{10306}} \textcolor{preprocessor}{\#define SYSCTL\_PPADC\_P0         0x00000001  }\textcolor{comment}{// ADC Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10307}10307 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10308}10308 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10309}10309 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10310}10310 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPACMP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10311}10311 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10312}10312 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10313}\mbox{\hyperlink{tm4c123gh6pm_8h_a15178cbab6680dc238c96e3073b0f25a}{10313}} \textcolor{preprocessor}{\#define SYSCTL\_PPACMP\_P0        0x00000001  }\textcolor{comment}{// Analog Comparator Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10314}10314 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10315}10315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10316}10316 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10317}10317 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPPWM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10318}10318 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10319}10319 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10320}\mbox{\hyperlink{tm4c123gh6pm_8h_aa8e47ff46a3dda6d146257a246c06f7d}{10320}} \textcolor{preprocessor}{\#define SYSCTL\_PPPWM\_P1         0x00000002  }\textcolor{comment}{// PWM Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10321}\mbox{\hyperlink{tm4c123gh6pm_8h_a24242511c022229ec77abfda543f56e6}{10321}} \textcolor{preprocessor}{\#define SYSCTL\_PPPWM\_P0         0x00000001  }\textcolor{comment}{// PWM Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10322}10322 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10323}10323 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10324}10324 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10325}10325 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPQEI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10326}10326 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10327}10327 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10328}\mbox{\hyperlink{tm4c123gh6pm_8h_abc1d67f361308e3c40fc80cfea59357c}{10328}} \textcolor{preprocessor}{\#define SYSCTL\_PPQEI\_P1         0x00000002  }\textcolor{comment}{// QEI Module 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10329}\mbox{\hyperlink{tm4c123gh6pm_8h_a91a9b7f28cf397efce43af92eeb0aa6e}{10329}} \textcolor{preprocessor}{\#define SYSCTL\_PPQEI\_P0         0x00000001  }\textcolor{comment}{// QEI Module 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10330}10330 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10331}10331 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10332}10332 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10333}10333 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPEEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10334}10334 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10335}10335 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10336}10336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10337}\mbox{\hyperlink{tm4c123gh6pm_8h_af99625ed05a7ab6b79ce1086407017bc}{10337}} \textcolor{preprocessor}{\#define SYSCTL\_PPEEPROM\_P0      0x00000001  }\textcolor{comment}{// EEPROM Module Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10338}10338 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10339}10339 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10340}10340 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10341}10341 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPWTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10342}10342 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10343}10343 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10344}10344 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10345}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2627d56a92c05b147408a249850a01d}{10345}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P5      0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10346}10346                                             \textcolor{comment}{// Timer 5 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10347}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a49df51fbcb916318c52abb2bcdc7a4}{10347}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P4      0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10348}10348                                             \textcolor{comment}{// Timer 4 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10349}\mbox{\hyperlink{tm4c123gh6pm_8h_abb02f9690f55508d340fe47bbfadf7d3}{10349}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P3      0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10350}10350                                             \textcolor{comment}{// Timer 3 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10351}\mbox{\hyperlink{tm4c123gh6pm_8h_a55df2cd957320d0110eb281631b5a9a5}{10351}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P2      0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10352}10352                                             \textcolor{comment}{// Timer 2 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10353}\mbox{\hyperlink{tm4c123gh6pm_8h_a3011cc68d5c82204d3ea49c886e05fe0}{10353}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P1      0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10354}10354                                             \textcolor{comment}{// Timer 1 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10355}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ca924699d02d866874e28e9cc5cecd2}{10355}} \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P0      0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10356}10356                                             \textcolor{comment}{// Timer 0 Present}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10357}10357 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10358}10358 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10359}10359 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10360}10360 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRWD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10361}10361 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10362}10362 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10363}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3dd04aa703b5d1e07a3da5710720a28}{10363}} \textcolor{preprocessor}{\#define SYSCTL\_SRWD\_R1          0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10364}\mbox{\hyperlink{tm4c123gh6pm_8h_ac8a95b4421eefce752f6678f7ba4bbb8}{10364}} \textcolor{preprocessor}{\#define SYSCTL\_SRWD\_R0          0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10365}10365 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10366}10366 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10367}10367 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10368}10368 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRTIMER register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10369}10369 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10370}10370 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10371}\mbox{\hyperlink{tm4c123gh6pm_8h_a54640bcb92909ae51dce86f9b83dc9c6}{10371}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R5       0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10372}10372                                             \textcolor{comment}{// 5 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10373}\mbox{\hyperlink{tm4c123gh6pm_8h_a685e38eade1ebeccb318600b3ffc5d8b}{10373}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R4       0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10374}10374                                             \textcolor{comment}{// 4 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10375}\mbox{\hyperlink{tm4c123gh6pm_8h_a9b9be8f7c7971aa7a9346268dcea0b8c}{10375}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R3       0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10376}10376                                             \textcolor{comment}{// 3 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10377}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2b40231ceb109b48d0b79e1b69f075e}{10377}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R2       0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10378}10378                                             \textcolor{comment}{// 2 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10379}\mbox{\hyperlink{tm4c123gh6pm_8h_ae12b1fd5f7bf33ed93aedbe984962ad5}{10379}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R1       0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10380}10380                                             \textcolor{comment}{// 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10381}\mbox{\hyperlink{tm4c123gh6pm_8h_a0841ae270cc96718f033c5f5669dea69}{10381}} \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R0       0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10382}10382                                             \textcolor{comment}{// 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10383}10383 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10384}10384 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10385}10385 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10386}10386 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRGPIO register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10387}10387 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10388}10388 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10389}\mbox{\hyperlink{tm4c123gh6pm_8h_ad3a3a34201e16bd649eec41a1a6a3b43}{10389}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R5        0x00000020  }\textcolor{comment}{// GPIO Port F Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10390}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a0f044ebe147dc1eacc45016f42c7f5}{10390}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R4        0x00000010  }\textcolor{comment}{// GPIO Port E Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10391}\mbox{\hyperlink{tm4c123gh6pm_8h_af53ab40f3a7e036fd70469437a1a1ed9}{10391}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R3        0x00000008  }\textcolor{comment}{// GPIO Port D Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10392}\mbox{\hyperlink{tm4c123gh6pm_8h_a7394dff96862765bc7b9777050e5078a}{10392}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R2        0x00000004  }\textcolor{comment}{// GPIO Port C Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10393}\mbox{\hyperlink{tm4c123gh6pm_8h_abfd6fe3948b9b881e11d02998f4d1903}{10393}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R1        0x00000002  }\textcolor{comment}{// GPIO Port B Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10394}\mbox{\hyperlink{tm4c123gh6pm_8h_a1873e9d29714cd9c85c02efcd2f716b0}{10394}} \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R0        0x00000001  }\textcolor{comment}{// GPIO Port A Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10395}10395 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10396}10396 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10397}10397 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10398}10398 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRDMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10399}10399 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10400}10400 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10401}\mbox{\hyperlink{tm4c123gh6pm_8h_a045252a930f7566e017434f8a51ad4e5}{10401}} \textcolor{preprocessor}{\#define SYSCTL\_SRDMA\_R0         0x00000001  }\textcolor{comment}{// uDMA Module Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10402}10402 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10403}10403 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10404}10404 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10405}10405 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRHIB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10406}10406 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10407}10407 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10408}\mbox{\hyperlink{tm4c123gh6pm_8h_a1537dd95da67e7e5d9154687b96a5914}{10408}} \textcolor{preprocessor}{\#define SYSCTL\_SRHIB\_R0         0x00000001  }\textcolor{comment}{// Hibernation Module Software}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10409}10409                                             \textcolor{comment}{// Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10410}10410 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10411}10411 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10412}10412 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10413}10413 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRUART register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10414}10414 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10415}10415 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10416}\mbox{\hyperlink{tm4c123gh6pm_8h_a6971be9cadcc295ff90a19ac99c39509}{10416}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R7        0x00000080  }\textcolor{comment}{// UART Module 7 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10417}\mbox{\hyperlink{tm4c123gh6pm_8h_a2510d14c98186edc0cbba1904cc2573d}{10417}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R6        0x00000040  }\textcolor{comment}{// UART Module 6 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10418}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0d6ed665bc6fcc3c47eed518b145885}{10418}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R5        0x00000020  }\textcolor{comment}{// UART Module 5 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10419}\mbox{\hyperlink{tm4c123gh6pm_8h_ae8996d50575e1985e84fcd5818009e80}{10419}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R4        0x00000010  }\textcolor{comment}{// UART Module 4 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10420}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ef7a4730bf2f848d0a8cd1633939e6a}{10420}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R3        0x00000008  }\textcolor{comment}{// UART Module 3 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10421}\mbox{\hyperlink{tm4c123gh6pm_8h_a3422e889a0bcbca6f22d3497496b126e}{10421}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R2        0x00000004  }\textcolor{comment}{// UART Module 2 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10422}\mbox{\hyperlink{tm4c123gh6pm_8h_a56ad63c0d342e3792e42b78f1e0e2a07}{10422}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R1        0x00000002  }\textcolor{comment}{// UART Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10423}\mbox{\hyperlink{tm4c123gh6pm_8h_a127f2c4060a2d2dab32a6240756d8ac4}{10423}} \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R0        0x00000001  }\textcolor{comment}{// UART Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10424}10424 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10425}10425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10426}10426 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10427}10427 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10428}10428 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10429}10429 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10430}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d2096b28f9ef282de1d93e3a7c4c15c}{10430}} \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R3         0x00000008  }\textcolor{comment}{// SSI Module 3 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10431}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9178716b0b10416e6cf6727b01254ce}{10431}} \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R2         0x00000004  }\textcolor{comment}{// SSI Module 2 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10432}\mbox{\hyperlink{tm4c123gh6pm_8h_a24b65f908062dccb73a31b7e89bcc735}{10432}} \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R1         0x00000002  }\textcolor{comment}{// SSI Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10433}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ff0d1d6a36ad8488319e324f92c173c}{10433}} \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R0         0x00000001  }\textcolor{comment}{// SSI Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10434}10434 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10435}10435 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10436}10436 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10437}10437 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRI2C register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10438}10438 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10439}10439 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10440}\mbox{\hyperlink{tm4c123gh6pm_8h_a683e87b3ea3a7a1ca0f037646f646899}{10440}} \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R3         0x00000008  }\textcolor{comment}{// I2C Module 3 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10441}\mbox{\hyperlink{tm4c123gh6pm_8h_a453f250b6c3fe91d46fd88761a3a55ee}{10441}} \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R2         0x00000004  }\textcolor{comment}{// I2C Module 2 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10442}\mbox{\hyperlink{tm4c123gh6pm_8h_a790be06308dbe12a56509fcfeb9a2716}{10442}} \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R1         0x00000002  }\textcolor{comment}{// I2C Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10443}\mbox{\hyperlink{tm4c123gh6pm_8h_a359f5586bcdf1a337ee69b68668dc9ca}{10443}} \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R0         0x00000001  }\textcolor{comment}{// I2C Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10444}10444 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10445}10445 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10446}10446 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10447}10447 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRUSB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10448}10448 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10449}10449 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10450}\mbox{\hyperlink{tm4c123gh6pm_8h_aa888491f7c47c2cae8964137e440314b}{10450}} \textcolor{preprocessor}{\#define SYSCTL\_SRUSB\_R0         0x00000001  }\textcolor{comment}{// USB Module Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10451}10451 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10452}10452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10453}10453 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10454}10454 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCAN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10455}10455 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10456}10456 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10457}\mbox{\hyperlink{tm4c123gh6pm_8h_ac69f4ce578a323c045b0ee306ac632b6}{10457}} \textcolor{preprocessor}{\#define SYSCTL\_SRCAN\_R1         0x00000002  }\textcolor{comment}{// CAN Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10458}\mbox{\hyperlink{tm4c123gh6pm_8h_a405485ee3f12b65a70580955028f1eec}{10458}} \textcolor{preprocessor}{\#define SYSCTL\_SRCAN\_R0         0x00000001  }\textcolor{comment}{// CAN Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10459}10459 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10460}10460 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10461}10461 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10462}10462 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRADC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10463}10463 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10464}10464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10465}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e3132d98840d2090f1a34926750d993}{10465}} \textcolor{preprocessor}{\#define SYSCTL\_SRADC\_R1         0x00000002  }\textcolor{comment}{// ADC Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10466}\mbox{\hyperlink{tm4c123gh6pm_8h_a143296b847f51a323be4029e9b1fa15c}{10466}} \textcolor{preprocessor}{\#define SYSCTL\_SRADC\_R0         0x00000001  }\textcolor{comment}{// ADC Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10467}10467 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10468}10468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10469}10469 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10470}10470 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRACMP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10471}10471 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10472}10472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10473}\mbox{\hyperlink{tm4c123gh6pm_8h_a522f7f72fde7b91aec236f6bfe0ce442}{10473}} \textcolor{preprocessor}{\#define SYSCTL\_SRACMP\_R0        0x00000001  }\textcolor{comment}{// Analog Comparator Module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10474}10474                                             \textcolor{comment}{// Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10475}10475 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10476}10476 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10477}10477 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10478}10478 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRPWM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10479}10479 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10480}10480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10481}\mbox{\hyperlink{tm4c123gh6pm_8h_adfbd0167b2f8c86b62711c704556edef}{10481}} \textcolor{preprocessor}{\#define SYSCTL\_SRPWM\_R1         0x00000002  }\textcolor{comment}{// PWM Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10482}\mbox{\hyperlink{tm4c123gh6pm_8h_a487e6ef70cd58d4a4fd0b02c55c35d1e}{10482}} \textcolor{preprocessor}{\#define SYSCTL\_SRPWM\_R0         0x00000001  }\textcolor{comment}{// PWM Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10483}10483 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10484}10484 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10485}10485 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10486}10486 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRQEI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10487}10487 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10488}10488 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10489}\mbox{\hyperlink{tm4c123gh6pm_8h_a13357aa3b7781e0a032d781a5c6108cd}{10489}} \textcolor{preprocessor}{\#define SYSCTL\_SRQEI\_R1         0x00000002  }\textcolor{comment}{// QEI Module 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10490}\mbox{\hyperlink{tm4c123gh6pm_8h_a14aaf4b80b25a0cf174db076c4364950}{10490}} \textcolor{preprocessor}{\#define SYSCTL\_SRQEI\_R0         0x00000001  }\textcolor{comment}{// QEI Module 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10491}10491 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10492}10492 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10493}10493 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10494}10494 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SREEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10495}10495 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10496}10496 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10497}10497 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10498}\mbox{\hyperlink{tm4c123gh6pm_8h_a5b48d1323b96f190b823ebcec75d1cb1}{10498}} \textcolor{preprocessor}{\#define SYSCTL\_SREEPROM\_R0      0x00000001  }\textcolor{comment}{// EEPROM Module Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10499}10499 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10500}10500 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10501}10501 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10502}10502 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRWTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10503}10503 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10504}10504 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10505}10505 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10506}\mbox{\hyperlink{tm4c123gh6pm_8h_aba09635db40c828be2209b3a0f6bf3c2}{10506}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R5      0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10507}10507                                             \textcolor{comment}{// Timer 5 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10508}\mbox{\hyperlink{tm4c123gh6pm_8h_adbd70933f905129a5a294aa1dd8e4ad4}{10508}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R4      0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10509}10509                                             \textcolor{comment}{// Timer 4 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10510}\mbox{\hyperlink{tm4c123gh6pm_8h_af95884cf3794008720f7eec1d4cd711f}{10510}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R3      0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10511}10511                                             \textcolor{comment}{// Timer 3 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10512}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e5589b345d7d9e3403b3f1da3ee61cc}{10512}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R2      0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10513}10513                                             \textcolor{comment}{// Timer 2 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10514}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f93c94135f4f0d0931c445ec4663f79}{10514}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R1      0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10515}10515                                             \textcolor{comment}{// Timer 1 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10516}\mbox{\hyperlink{tm4c123gh6pm_8h_aa74959c2b1498b02e8b161aed4417d95}{10516}} \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R0      0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10517}10517                                             \textcolor{comment}{// Timer 0 Software Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10518}10518 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10519}10519 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10520}10520 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10521}10521 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCWD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10522}10522 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10523}10523 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10524}\mbox{\hyperlink{tm4c123gh6pm_8h_af45c954f954673a9338b4017b7a4b3fd}{10524}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWD\_R1        0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10525}10525                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10526}\mbox{\hyperlink{tm4c123gh6pm_8h_a4beb91be118f3c0eae2c26952d29e391}{10526}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWD\_R0        0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10527}10527                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10528}10528 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10529}10529 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10530}10530 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10531}10531 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10532}10532 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10533}10533 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10534}10534 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10535}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ff4ff4d54cdb1c355cb1d8946e40883}{10535}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R5     0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10536}10536                                             \textcolor{comment}{// 5 Run Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10537}\mbox{\hyperlink{tm4c123gh6pm_8h_a33685c0ac2cf2c08f04435e0ebce75fd}{10537}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R4     0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10538}10538                                             \textcolor{comment}{// 4 Run Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10539}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6ac53391bf814941a02b5260e7aabb0}{10539}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R3     0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10540}10540                                             \textcolor{comment}{// 3 Run Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10541}\mbox{\hyperlink{tm4c123gh6pm_8h_adc160532a2d40c2ad4304fb93dbe6f6a}{10541}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R2     0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10542}10542                                             \textcolor{comment}{// 2 Run Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10543}\mbox{\hyperlink{tm4c123gh6pm_8h_ac24211dfeb4de411908455af791405ce}{10543}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R1     0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10544}10544                                             \textcolor{comment}{// 1 Run Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10545}\mbox{\hyperlink{tm4c123gh6pm_8h_a98b42bfa03ef1fa2414d47e40c20a591}{10545}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R0     0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10546}10546                                             \textcolor{comment}{// 0 Run Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10547}10547 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10548}10548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10549}10549 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10550}10550 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCGPIO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10551}10551 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10552}10552 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10553}10553 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10554}\mbox{\hyperlink{tm4c123gh6pm_8h_ac96189846fc7f9e0ab4d766d1d341524}{10554}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R5      0x00000020  }\textcolor{comment}{// GPIO Port F Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10555}10555                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10556}\mbox{\hyperlink{tm4c123gh6pm_8h_a899fc672e48c6a3a68c2cc51ea9831fb}{10556}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R4      0x00000010  }\textcolor{comment}{// GPIO Port E Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10557}10557                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10558}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ac545c8c0bac78f2b330cd3c012f2da}{10558}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R3      0x00000008  }\textcolor{comment}{// GPIO Port D Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10559}10559                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10560}\mbox{\hyperlink{tm4c123gh6pm_8h_a16e8f7517f80f91ad92e2268d1d8d384}{10560}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R2      0x00000004  }\textcolor{comment}{// GPIO Port C Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10561}10561                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10562}\mbox{\hyperlink{tm4c123gh6pm_8h_a875e6dc7b8bcbac16207cc19c7d95ad8}{10562}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R1      0x00000002  }\textcolor{comment}{// GPIO Port B Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10563}10563                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10564}\mbox{\hyperlink{tm4c123gh6pm_8h_a65003d1712b109407e2d650a1c6ab3e6}{10564}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R0      0x00000001  }\textcolor{comment}{// GPIO Port A Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10565}10565                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10566}10566 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10567}10567 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10568}10568 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10569}10569 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCDMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10570}10570 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10571}10571 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10572}\mbox{\hyperlink{tm4c123gh6pm_8h_af6d2549bf745e64662c7eeb0a5480efd}{10572}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCDMA\_R0       0x00000001  }\textcolor{comment}{// uDMA Module Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10573}10573                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10574}10574 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10575}10575 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10576}10576 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10577}10577 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCHIB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10578}10578 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10579}10579 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10580}\mbox{\hyperlink{tm4c123gh6pm_8h_a01e6b7319101919861a773e3578a773f}{10580}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCHIB\_R0       0x00000001  }\textcolor{comment}{// Hibernation Module Run Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10581}10581                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10582}10582 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10583}10583 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10584}10584 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10585}10585 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCUART}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10586}10586 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10587}10587 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10588}10588 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10589}\mbox{\hyperlink{tm4c123gh6pm_8h_a90a4368472cb07641ac375163e0cc123}{10589}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R7      0x00000080  }\textcolor{comment}{// UART Module 7 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10590}10590                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10591}\mbox{\hyperlink{tm4c123gh6pm_8h_af912ddf5b480df0dfd20a7a312a64839}{10591}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R6      0x00000040  }\textcolor{comment}{// UART Module 6 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10592}10592                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10593}\mbox{\hyperlink{tm4c123gh6pm_8h_a75989ecf1b70e6302931ff6eeac1bede}{10593}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R5      0x00000020  }\textcolor{comment}{// UART Module 5 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10594}10594                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10595}\mbox{\hyperlink{tm4c123gh6pm_8h_a90748ac8b52fccc826a97090d8d7681b}{10595}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R4      0x00000010  }\textcolor{comment}{// UART Module 4 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10596}10596                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10597}\mbox{\hyperlink{tm4c123gh6pm_8h_a7db7d037c017b5315ca11cf52ca6d56a}{10597}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R3      0x00000008  }\textcolor{comment}{// UART Module 3 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10598}10598                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10599}\mbox{\hyperlink{tm4c123gh6pm_8h_a831cb22657775fff2d524bdd5df91dc6}{10599}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R2      0x00000004  }\textcolor{comment}{// UART Module 2 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10600}10600                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10601}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a6a5880539eeb3726216c8b859271db}{10601}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R1      0x00000002  }\textcolor{comment}{// UART Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10602}10602                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10603}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d5bfff1a6e89bc20f826139993b29b8}{10603}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R0      0x00000001  }\textcolor{comment}{// UART Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10604}10604                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10605}10605 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10606}10606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10607}10607 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10608}10608 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10609}10609 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10610}10610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10611}\mbox{\hyperlink{tm4c123gh6pm_8h_ad916e87ddebcbd4d8ed1a90da9658d0b}{10611}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R3       0x00000008  }\textcolor{comment}{// SSI Module 3 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10612}10612                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10613}\mbox{\hyperlink{tm4c123gh6pm_8h_a6935d80e5ee36b6977bc3b10254f8fa5}{10613}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R2       0x00000004  }\textcolor{comment}{// SSI Module 2 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10614}10614                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10615}\mbox{\hyperlink{tm4c123gh6pm_8h_aa59e1282c5464cf587b31f7f76df8e85}{10615}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R1       0x00000002  }\textcolor{comment}{// SSI Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10616}10616                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10617}\mbox{\hyperlink{tm4c123gh6pm_8h_a41a9d651a6e2bd813dea8209635940f4}{10617}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R0       0x00000001  }\textcolor{comment}{// SSI Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10618}10618                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10619}10619 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10620}10620 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10621}10621 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10622}10622 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCI2C register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10623}10623 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10624}10624 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10625}\mbox{\hyperlink{tm4c123gh6pm_8h_ac37449202bece22f2ed8a3458363aada}{10625}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R3       0x00000008  }\textcolor{comment}{// I2C Module 3 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10626}10626                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10627}\mbox{\hyperlink{tm4c123gh6pm_8h_a140df084ea227151ec2a72fbad8cf773}{10627}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R2       0x00000004  }\textcolor{comment}{// I2C Module 2 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10628}10628                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10629}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7e8db6eb8e46841272053c240333fee}{10629}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R1       0x00000002  }\textcolor{comment}{// I2C Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10630}10630                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10631}\mbox{\hyperlink{tm4c123gh6pm_8h_a077ea80060b030f6e782904cc506048a}{10631}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R0       0x00000001  }\textcolor{comment}{// I2C Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10632}10632                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10633}10633 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10634}10634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10635}10635 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10636}10636 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCUSB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10637}10637 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10638}10638 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10639}\mbox{\hyperlink{tm4c123gh6pm_8h_af3f234af2baeac62849ff1a643808fc1}{10639}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCUSB\_R0       0x00000001  }\textcolor{comment}{// USB Module Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10640}10640                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10641}10641 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10642}10642 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10643}10643 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10644}10644 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCCAN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10645}10645 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10646}10646 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10647}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c9a0ce5feca110ca2b785c5b807e4ab}{10647}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCCAN\_R1       0x00000002  }\textcolor{comment}{// CAN Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10648}10648                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10649}\mbox{\hyperlink{tm4c123gh6pm_8h_a5fc2162f5116d57e1c2555e92ac4ae33}{10649}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCCAN\_R0       0x00000001  }\textcolor{comment}{// CAN Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10650}10650                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10651}10651 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10652}10652 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10653}10653 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10654}10654 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCADC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10655}10655 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10656}10656 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10657}\mbox{\hyperlink{tm4c123gh6pm_8h_af618cab706639095ed65f63de2690715}{10657}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCADC\_R1       0x00000002  }\textcolor{comment}{// ADC Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10658}10658                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10659}\mbox{\hyperlink{tm4c123gh6pm_8h_a508ed489544302effc8e52f66ae0097f}{10659}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCADC\_R0       0x00000001  }\textcolor{comment}{// ADC Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10660}10660                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10661}10661 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10662}10662 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10663}10663 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10664}10664 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCACMP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10665}10665 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10666}10666 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10667}10667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10668}\mbox{\hyperlink{tm4c123gh6pm_8h_a022ff8b2da9f8e93d1c53e89a32663c0}{10668}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCACMP\_R0      0x00000001  }\textcolor{comment}{// Analog Comparator Module 0 Run}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10669}10669                                             \textcolor{comment}{// Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10670}10670 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10671}10671 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10672}10672 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10673}10673 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCPWM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10674}10674 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10675}10675 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10676}\mbox{\hyperlink{tm4c123gh6pm_8h_a761d4bc9953b25e6dc314e158144a137}{10676}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCPWM\_R1       0x00000002  }\textcolor{comment}{// PWM Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10677}10677                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10678}\mbox{\hyperlink{tm4c123gh6pm_8h_a54369eed427614307aa913cb1e391cfc}{10678}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCPWM\_R0       0x00000001  }\textcolor{comment}{// PWM Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10679}10679                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10680}10680 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10681}10681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10682}10682 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10683}10683 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCQEI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10684}10684 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10685}10685 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10686}\mbox{\hyperlink{tm4c123gh6pm_8h_a98f290abdeb190717833125f55f6f539}{10686}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCQEI\_R1       0x00000002  }\textcolor{comment}{// QEI Module 1 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10687}10687                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10688}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a22ebbcc1273f64031aaab67dc1d5f0}{10688}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCQEI\_R0       0x00000001  }\textcolor{comment}{// QEI Module 0 Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10689}10689                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10690}10690 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10691}10691 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10692}10692 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10693}10693 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCEEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10694}10694 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10695}10695 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10696}10696 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10697}\mbox{\hyperlink{tm4c123gh6pm_8h_a9baa3eb78dff190b0de50a398b2a5eab}{10697}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCEEPROM\_R0    0x00000001  }\textcolor{comment}{// EEPROM Module Run Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10698}10698                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10699}10699 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10700}10700 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10701}10701 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10702}10702 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCWTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10703}10703 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10704}10704 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10705}10705 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10706}\mbox{\hyperlink{tm4c123gh6pm_8h_a38a45aade21687ecb2e26afd32299826}{10706}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R5    0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10707}10707                                             \textcolor{comment}{// Timer 5 Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10708}10708                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10709}\mbox{\hyperlink{tm4c123gh6pm_8h_af1ce0d8b3e3f801cd6f276516092359f}{10709}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R4    0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10710}10710                                             \textcolor{comment}{// Timer 4 Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10711}10711                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10712}\mbox{\hyperlink{tm4c123gh6pm_8h_ae85172e14cdef539d5b6e06b64abbf74}{10712}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R3    0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10713}10713                                             \textcolor{comment}{// Timer 3 Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10714}10714                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10715}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1b49fa624732a5bbf9059d9c3287d3c}{10715}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R2    0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10716}10716                                             \textcolor{comment}{// Timer 2 Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10717}10717                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10718}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f5c7de46458d7c903b80f922700330d}{10718}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R1    0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10719}10719                                             \textcolor{comment}{// Timer 1 Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10720}10720                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10721}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b3fc04c4d5f01af1385bbe7cc8db399}{10721}} \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R0    0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10722}10722                                             \textcolor{comment}{// Timer 0 Run Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10723}10723                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10724}10724 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10725}10725 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10726}10726 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10727}10727 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCWD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10728}10728 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10729}10729 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10730}\mbox{\hyperlink{tm4c123gh6pm_8h_a846c042fc27af1e8fb2d0319f8f7f1df}{10730}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWD\_S1        0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10731}10731                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10732}\mbox{\hyperlink{tm4c123gh6pm_8h_a8504fbf0d9c788176292e39e3253e4b8}{10732}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWD\_S0        0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10733}10733                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10734}10734 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10735}10735 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10736}10736 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10737}10737 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10738}10738 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10739}10739 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10740}10740 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10741}\mbox{\hyperlink{tm4c123gh6pm_8h_a9564f13b68f71ce9013bf6129074f487}{10741}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S5     0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10742}10742                                             \textcolor{comment}{// 5 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10743}10743                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10744}\mbox{\hyperlink{tm4c123gh6pm_8h_a676e3a050d590c21b09d78497568ab2a}{10744}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S4     0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10745}10745                                             \textcolor{comment}{// 4 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10746}10746                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10747}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d7326b0da8c00601566cf5ba4f76487}{10747}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S3     0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10748}10748                                             \textcolor{comment}{// 3 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10749}10749                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10750}\mbox{\hyperlink{tm4c123gh6pm_8h_a87444304d2dbfd3b6eb7b9b8fb4d30cf}{10750}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S2     0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10751}10751                                             \textcolor{comment}{// 2 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10752}10752                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10753}\mbox{\hyperlink{tm4c123gh6pm_8h_a0cbf08498771bd834c3d1906e126228e}{10753}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S1     0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10754}10754                                             \textcolor{comment}{// 1 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10755}10755                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10756}\mbox{\hyperlink{tm4c123gh6pm_8h_a839b5b61b0ccee4e2fdadca9e8734e61}{10756}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S0     0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10757}10757                                             \textcolor{comment}{// 0 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10758}10758                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10759}10759 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10760}10760 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10761}10761 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10762}10762 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCGPIO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10763}10763 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10764}10764 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10765}10765 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10766}\mbox{\hyperlink{tm4c123gh6pm_8h_a608f4b5d598fec21f90170d7cd4a0e41}{10766}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S5      0x00000020  }\textcolor{comment}{// GPIO Port F Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10767}10767                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10768}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f9afe6318c56bed84f65d412fff2396}{10768}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S4      0x00000010  }\textcolor{comment}{// GPIO Port E Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10769}10769                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10770}\mbox{\hyperlink{tm4c123gh6pm_8h_a582a78bb6cc435cb536e7c040d64daf4}{10770}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S3      0x00000008  }\textcolor{comment}{// GPIO Port D Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10771}10771                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10772}\mbox{\hyperlink{tm4c123gh6pm_8h_acf12bf006076747846cb2fa28e6f1916}{10772}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S2      0x00000004  }\textcolor{comment}{// GPIO Port C Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10773}10773                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10774}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb34268c8dee7253fcd22094cf6df54a}{10774}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S1      0x00000002  }\textcolor{comment}{// GPIO Port B Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10775}10775                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10776}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0c8e78a023f7c7352117dbdcbaba587}{10776}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S0      0x00000001  }\textcolor{comment}{// GPIO Port A Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10777}10777                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10778}10778 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10779}10779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10780}10780 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10781}10781 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCDMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10782}10782 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10783}10783 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10784}\mbox{\hyperlink{tm4c123gh6pm_8h_acf4f73fff411342fb13bf3d6f8c59965}{10784}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCDMA\_S0       0x00000001  }\textcolor{comment}{// uDMA Module Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10785}10785                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10786}10786 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10787}10787 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10788}10788 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10789}10789 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCHIB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10790}10790 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10791}10791 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10792}\mbox{\hyperlink{tm4c123gh6pm_8h_ac30a6775fe5765e4e63d62c8bb39e31b}{10792}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCHIB\_S0       0x00000001  }\textcolor{comment}{// Hibernation Module Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10793}10793                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10794}10794 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10795}10795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10796}10796 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10797}10797 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCUART}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10798}10798 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10799}10799 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10800}10800 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10801}\mbox{\hyperlink{tm4c123gh6pm_8h_a939ac9f7f9a595e476a09e00f8c23677}{10801}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S7      0x00000080  }\textcolor{comment}{// UART Module 7 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10802}10802                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10803}\mbox{\hyperlink{tm4c123gh6pm_8h_a0a52edd3d0ba38f8e955907d7250bac1}{10803}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S6      0x00000040  }\textcolor{comment}{// UART Module 6 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10804}10804                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10805}\mbox{\hyperlink{tm4c123gh6pm_8h_adc871831bdbb74cc533be98731a04bb2}{10805}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S5      0x00000020  }\textcolor{comment}{// UART Module 5 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10806}10806                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10807}\mbox{\hyperlink{tm4c123gh6pm_8h_a23d26004794ba663acdb551d31f3e796}{10807}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S4      0x00000010  }\textcolor{comment}{// UART Module 4 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10808}10808                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10809}\mbox{\hyperlink{tm4c123gh6pm_8h_a653f02c9d7f800db5aeb57abedafe6f0}{10809}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S3      0x00000008  }\textcolor{comment}{// UART Module 3 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10810}10810                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10811}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e30fb37f43b571e009a42b4630ddb5e}{10811}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S2      0x00000004  }\textcolor{comment}{// UART Module 2 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10812}10812                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10813}\mbox{\hyperlink{tm4c123gh6pm_8h_ac608c1a73b730a49f0a5102f561cfa23}{10813}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S1      0x00000002  }\textcolor{comment}{// UART Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10814}10814                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10815}\mbox{\hyperlink{tm4c123gh6pm_8h_abbead6a8eaeed5d985483c336b1586f8}{10815}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S0      0x00000001  }\textcolor{comment}{// UART Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10816}10816                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10817}10817 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10818}10818 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10819}10819 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10820}10820 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10821}10821 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10822}10822 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10823}\mbox{\hyperlink{tm4c123gh6pm_8h_a49b5311b93725e07f77741220e795112}{10823}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S3       0x00000008  }\textcolor{comment}{// SSI Module 3 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10824}10824                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10825}\mbox{\hyperlink{tm4c123gh6pm_8h_a7928ee05d8e94ca641e33edeac4bfe20}{10825}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S2       0x00000004  }\textcolor{comment}{// SSI Module 2 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10826}10826                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10827}\mbox{\hyperlink{tm4c123gh6pm_8h_a9419840fba6f61f542e04d2fbee72166}{10827}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S1       0x00000002  }\textcolor{comment}{// SSI Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10828}10828                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10829}\mbox{\hyperlink{tm4c123gh6pm_8h_aee2257e4dc778556d26130ae05e02fb5}{10829}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S0       0x00000001  }\textcolor{comment}{// SSI Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10830}10830                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10831}10831 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10832}10832 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10833}10833 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10834}10834 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCI2C register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10835}10835 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10836}10836 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10837}\mbox{\hyperlink{tm4c123gh6pm_8h_a6afbb3132fd210d38d512c47f3bc59d5}{10837}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S3       0x00000008  }\textcolor{comment}{// I2C Module 3 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10838}10838                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10839}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d6c0282872bf7b41fc9510f480dc84e}{10839}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S2       0x00000004  }\textcolor{comment}{// I2C Module 2 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10840}10840                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10841}\mbox{\hyperlink{tm4c123gh6pm_8h_ab28c82102880b8074cbb191e66b83ad1}{10841}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S1       0x00000002  }\textcolor{comment}{// I2C Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10842}10842                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10843}\mbox{\hyperlink{tm4c123gh6pm_8h_a88c66b30c56733a8d2a52ea08bd8722c}{10843}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S0       0x00000001  }\textcolor{comment}{// I2C Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10844}10844                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10845}10845 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10846}10846 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10847}10847 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10848}10848 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCUSB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10849}10849 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10850}10850 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10851}\mbox{\hyperlink{tm4c123gh6pm_8h_a1212eacbe210908ad4ae99b74af88fa1}{10851}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCUSB\_S0       0x00000001  }\textcolor{comment}{// USB Module Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10852}10852                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10853}10853 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10854}10854 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10855}10855 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10856}10856 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCCAN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10857}10857 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10858}10858 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10859}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c5c7fe7e32362b7efa456fb87d825b7}{10859}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCCAN\_S1       0x00000002  }\textcolor{comment}{// CAN Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10860}10860                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10861}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bc41056ea02ad29af5f9f5fc8bf066b}{10861}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCCAN\_S0       0x00000001  }\textcolor{comment}{// CAN Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10862}10862                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10863}10863 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10864}10864 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10865}10865 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10866}10866 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCADC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10867}10867 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10868}10868 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10869}\mbox{\hyperlink{tm4c123gh6pm_8h_abbd56f149e57b1947ee97e02a287bc89}{10869}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCADC\_S1       0x00000002  }\textcolor{comment}{// ADC Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10870}10870                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10871}\mbox{\hyperlink{tm4c123gh6pm_8h_acee558b69e2ef263863acabffc81ce41}{10871}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCADC\_S0       0x00000001  }\textcolor{comment}{// ADC Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10872}10872                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10873}10873 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10874}10874 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10875}10875 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10876}10876 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCACMP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10877}10877 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10878}10878 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10879}10879 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10880}\mbox{\hyperlink{tm4c123gh6pm_8h_a88755e8a7cea63d79d53b71e8e1bbe3a}{10880}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCACMP\_S0      0x00000001  }\textcolor{comment}{// Analog Comparator Module 0 Sleep}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10881}10881                                             \textcolor{comment}{// Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10882}10882 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10883}10883 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10884}10884 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10885}10885 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCPWM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10886}10886 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10887}10887 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10888}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d5f5cea97d988d22de06b8804ac0127}{10888}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCPWM\_S1       0x00000002  }\textcolor{comment}{// PWM Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10889}10889                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10890}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bf0302d78098f77011ebb709b7a2ee8}{10890}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCPWM\_S0       0x00000001  }\textcolor{comment}{// PWM Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10891}10891                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10892}10892 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10893}10893 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10894}10894 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10895}10895 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCQEI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10896}10896 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10897}10897 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10898}\mbox{\hyperlink{tm4c123gh6pm_8h_a5156519c3eca4b994904121c03ee299c}{10898}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCQEI\_S1       0x00000002  }\textcolor{comment}{// QEI Module 1 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10899}10899                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10900}\mbox{\hyperlink{tm4c123gh6pm_8h_a9785760546bcc6489d1800a99116d7b4}{10900}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCQEI\_S0       0x00000001  }\textcolor{comment}{// QEI Module 0 Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10901}10901                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10902}10902 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10903}10903 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10904}10904 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10905}10905 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCEEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10906}10906 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10907}10907 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10908}10908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10909}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ef2f648ca355845fe83e1255174eade}{10909}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCEEPROM\_S0    0x00000001  }\textcolor{comment}{// EEPROM Module Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10910}10910                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10911}10911 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10912}10912 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10913}10913 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10914}10914 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCWTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10915}10915 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10916}10916 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10917}10917 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10918}\mbox{\hyperlink{tm4c123gh6pm_8h_a29da0138986088ba29a308b5b5c9bce5}{10918}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S5    0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10919}10919                                             \textcolor{comment}{// Timer 5 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10920}10920                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10921}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f4e7bda34a8d932815f52d68b61b99b}{10921}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S4    0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10922}10922                                             \textcolor{comment}{// Timer 4 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10923}10923                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10924}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6a158f92e0e7316ea026791c79ca5cc}{10924}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S3    0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10925}10925                                             \textcolor{comment}{// Timer 3 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10926}10926                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10927}\mbox{\hyperlink{tm4c123gh6pm_8h_a28e703f84d49cf83300383024d6831ed}{10927}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S2    0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10928}10928                                             \textcolor{comment}{// Timer 2 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10929}10929                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10930}\mbox{\hyperlink{tm4c123gh6pm_8h_a41b857050236acc9b84648b31f7be2cb}{10930}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S1    0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10931}10931                                             \textcolor{comment}{// Timer 1 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10932}10932                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10933}\mbox{\hyperlink{tm4c123gh6pm_8h_a59c6d3b6995d60bff1e239ab5445a5d5}{10933}} \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S0    0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10934}10934                                             \textcolor{comment}{// Timer 0 Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10935}10935                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10936}10936 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10937}10937 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10938}10938 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10939}10939 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCWD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10940}10940 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10941}10941 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10942}\mbox{\hyperlink{tm4c123gh6pm_8h_a9462d89fc55686630304ff9971aa63b7}{10942}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWD\_D1        0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10943}10943                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10944}\mbox{\hyperlink{tm4c123gh6pm_8h_ada093a01446a0a8c24582340aa825dd7}{10944}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWD\_D0        0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10945}10945                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10946}10946 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10947}10947 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10948}10948 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10949}10949 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10950}10950 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10951}10951 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10952}10952 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10953}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e646f57bcc40a547844b41d2054b8ba}{10953}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D5     0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10954}10954                                             \textcolor{comment}{// 5 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10955}10955                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10956}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ab524038fe5c8055de7ecb590a696a3}{10956}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D4     0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10957}10957                                             \textcolor{comment}{// 4 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10958}10958                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10959}\mbox{\hyperlink{tm4c123gh6pm_8h_a07776f0cb69c550e0ef98bbc7dbc56af}{10959}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D3     0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10960}10960                                             \textcolor{comment}{// 3 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10961}10961                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10962}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d4cf939ae372891e931841e5cc82a42}{10962}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D2     0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10963}10963                                             \textcolor{comment}{// 2 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10964}10964                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10965}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c64a279b5902717ec5d2a9ae8bbb6a4}{10965}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D1     0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10966}10966                                             \textcolor{comment}{// 1 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10967}10967                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10968}\mbox{\hyperlink{tm4c123gh6pm_8h_a9602cf95c0ce8eacba68259d80e60803}{10968}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D0     0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10969}10969                                             \textcolor{comment}{// 0 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10970}10970                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10971}10971 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10972}10972 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10973}10973 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10974}10974 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCGPIO}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10975}10975 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10976}10976 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10977}10977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10978}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f50f5ea84892961a26183e8e9aaa558}{10978}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D5      0x00000020  }\textcolor{comment}{// GPIO Port F Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10979}10979                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10980}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ab19a7ccb3d867530bee9585f8a65a5}{10980}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D4      0x00000010  }\textcolor{comment}{// GPIO Port E Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10981}10981                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10982}\mbox{\hyperlink{tm4c123gh6pm_8h_a3e2ee8c3b8a82ef9fc23eb55054b2664}{10982}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D3      0x00000008  }\textcolor{comment}{// GPIO Port D Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10983}10983                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10984}\mbox{\hyperlink{tm4c123gh6pm_8h_aa03ca96fce9aed9247e0c9e483942de7}{10984}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D2      0x00000004  }\textcolor{comment}{// GPIO Port C Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10985}10985                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10986}\mbox{\hyperlink{tm4c123gh6pm_8h_a0bb8d7c14a9ab714ce5b2c55ed23d56b}{10986}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D1      0x00000002  }\textcolor{comment}{// GPIO Port B Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10987}10987                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10988}\mbox{\hyperlink{tm4c123gh6pm_8h_a12b38a614035cf8f0a80064a5184503f}{10988}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D0      0x00000001  }\textcolor{comment}{// GPIO Port A Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10989}10989                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10990}10990 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10991}10991 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10992}10992 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10993}10993 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCDMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10994}10994 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10995}10995 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10996}\mbox{\hyperlink{tm4c123gh6pm_8h_a03fd79ee2bb060012156f1f7bd225d61}{10996}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCDMA\_D0       0x00000001  }\textcolor{comment}{// uDMA Module Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10997}10997                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10998}10998 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l10999}10999 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11000}11000 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11001}11001 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCHIB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11002}11002 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11003}11003 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11004}\mbox{\hyperlink{tm4c123gh6pm_8h_acf610a98b82671e5298d81e38c8982ef}{11004}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCHIB\_D0       0x00000001  }\textcolor{comment}{// Hibernation Module Deep-\/Sleep}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11005}11005                                             \textcolor{comment}{// Mode Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11006}11006 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11007}11007 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11008}11008 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11009}11009 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCUART}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11010}11010 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11011}11011 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11012}11012 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11013}\mbox{\hyperlink{tm4c123gh6pm_8h_a70abb1e896294ccd4866e2aee1439902}{11013}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D7      0x00000080  }\textcolor{comment}{// UART Module 7 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11014}11014                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11015}\mbox{\hyperlink{tm4c123gh6pm_8h_a2642b09d42a671ebb47b31830b7e39f0}{11015}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D6      0x00000040  }\textcolor{comment}{// UART Module 6 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11016}11016                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11017}\mbox{\hyperlink{tm4c123gh6pm_8h_a72e7f6297498240891e32c5cb02fe59c}{11017}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D5      0x00000020  }\textcolor{comment}{// UART Module 5 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11018}11018                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11019}\mbox{\hyperlink{tm4c123gh6pm_8h_a62238a40266e88e18d141085193fefa8}{11019}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D4      0x00000010  }\textcolor{comment}{// UART Module 4 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11020}11020                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11021}\mbox{\hyperlink{tm4c123gh6pm_8h_ae10400f7f66a69c78a037455a86c89b2}{11021}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D3      0x00000008  }\textcolor{comment}{// UART Module 3 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11022}11022                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11023}\mbox{\hyperlink{tm4c123gh6pm_8h_a73ef022e1da1ebce7b167733dc7a2e86}{11023}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D2      0x00000004  }\textcolor{comment}{// UART Module 2 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11024}11024                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11025}\mbox{\hyperlink{tm4c123gh6pm_8h_a3582b5103a16a42d15c81236480bf34c}{11025}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D1      0x00000002  }\textcolor{comment}{// UART Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11026}11026                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11027}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1e21d497a8d3c27e5449216ded7db28}{11027}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D0      0x00000001  }\textcolor{comment}{// UART Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11028}11028                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11029}11029 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11030}11030 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11031}11031 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11032}11032 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11033}11033 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11034}11034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11035}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b18a3f2086264477a01dd15519409e4}{11035}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D3       0x00000008  }\textcolor{comment}{// SSI Module 3 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11036}11036                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11037}\mbox{\hyperlink{tm4c123gh6pm_8h_a8beced131340a4bd62ad1366250748cd}{11037}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D2       0x00000004  }\textcolor{comment}{// SSI Module 2 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11038}11038                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11039}\mbox{\hyperlink{tm4c123gh6pm_8h_a16f91f946d0c18a98e21e1776153c4cf}{11039}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D1       0x00000002  }\textcolor{comment}{// SSI Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11040}11040                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11041}\mbox{\hyperlink{tm4c123gh6pm_8h_a2679e5c354c7e817fb54ee5c25e3da06}{11041}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D0       0x00000001  }\textcolor{comment}{// SSI Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11042}11042                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11043}11043 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11044}11044 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11045}11045 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11046}11046 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCI2C register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11047}11047 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11048}11048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11049}\mbox{\hyperlink{tm4c123gh6pm_8h_a355a1b85216dbad690038f2fc8dfae14}{11049}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D3       0x00000008  }\textcolor{comment}{// I2C Module 3 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11050}11050                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11051}\mbox{\hyperlink{tm4c123gh6pm_8h_abb909b5956a06608e91ea37ac3f0983f}{11051}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D2       0x00000004  }\textcolor{comment}{// I2C Module 2 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11052}11052                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11053}\mbox{\hyperlink{tm4c123gh6pm_8h_affaa622801fb0db3762b6e2f8fe18057}{11053}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D1       0x00000002  }\textcolor{comment}{// I2C Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11054}11054                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11055}\mbox{\hyperlink{tm4c123gh6pm_8h_a575b8d89a62b8a98943d48d377970ec2}{11055}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D0       0x00000001  }\textcolor{comment}{// I2C Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11056}11056                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11057}11057 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11058}11058 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11059}11059 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11060}11060 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCUSB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11061}11061 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11062}11062 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11063}\mbox{\hyperlink{tm4c123gh6pm_8h_ae028e8bb721de814010f152a50917875}{11063}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCUSB\_D0       0x00000001  }\textcolor{comment}{// USB Module Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11064}11064                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11065}11065 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11066}11066 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11067}11067 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11068}11068 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCCAN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11069}11069 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11070}11070 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11071}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1866d012a7acc74b5661e855b379b9e}{11071}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCCAN\_D1       0x00000002  }\textcolor{comment}{// CAN Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11072}11072                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11073}\mbox{\hyperlink{tm4c123gh6pm_8h_aacc31215d4e324f962654734aed062d2}{11073}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCCAN\_D0       0x00000001  }\textcolor{comment}{// CAN Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11074}11074                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11075}11075 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11076}11076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11077}11077 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11078}11078 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCADC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11079}11079 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11080}11080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11081}\mbox{\hyperlink{tm4c123gh6pm_8h_a67f48cc481df61812ac3bf9b4a6a1b58}{11081}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCADC\_D1       0x00000002  }\textcolor{comment}{// ADC Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11082}11082                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11083}\mbox{\hyperlink{tm4c123gh6pm_8h_a60931269822763ed894deedc2ff98291}{11083}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCADC\_D0       0x00000001  }\textcolor{comment}{// ADC Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11084}11084                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11085}11085 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11086}11086 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11087}11087 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11088}11088 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCACMP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11089}11089 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11090}11090 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11091}11091 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11092}\mbox{\hyperlink{tm4c123gh6pm_8h_a672d7f370bbc3be6f8b7ab04fb266aae}{11092}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCACMP\_D0      0x00000001  }\textcolor{comment}{// Analog Comparator Module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11093}11093                                             \textcolor{comment}{// Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11094}11094                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11095}11095 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11096}11096 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11097}11097 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11098}11098 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCPWM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11099}11099 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11100}11100 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11101}\mbox{\hyperlink{tm4c123gh6pm_8h_a093cad617ffad37d11a5c2da5adc102f}{11101}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCPWM\_D1       0x00000002  }\textcolor{comment}{// PWM Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11102}11102                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11103}\mbox{\hyperlink{tm4c123gh6pm_8h_aec280dcc23285d629767fe4bdbe26086}{11103}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCPWM\_D0       0x00000001  }\textcolor{comment}{// PWM Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11104}11104                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11105}11105 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11106}11106 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11107}11107 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11108}11108 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCQEI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11109}11109 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11110}11110 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11111}\mbox{\hyperlink{tm4c123gh6pm_8h_a12db22b5801d549dbf4a61e6b2917579}{11111}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCQEI\_D1       0x00000002  }\textcolor{comment}{// QEI Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11112}11112                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11113}\mbox{\hyperlink{tm4c123gh6pm_8h_a88a2a80ec314dbc31a3d86356c6564e7}{11113}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCQEI\_D0       0x00000001  }\textcolor{comment}{// QEI Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11114}11114                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11115}11115 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11116}11116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11117}11117 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11118}11118 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCEEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11119}11119 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11120}11120 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11121}11121 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11122}\mbox{\hyperlink{tm4c123gh6pm_8h_a54e3745aec262e752816071fc7ef8858}{11122}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCEEPROM\_D0    0x00000001  }\textcolor{comment}{// EEPROM Module Deep-\/Sleep Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11123}11123                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11124}11124 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11125}11125 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11126}11126 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11127}11127 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCWTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11128}11128 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11129}11129 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11130}11130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11131}\mbox{\hyperlink{tm4c123gh6pm_8h_a6244fdee93f555f862c77ca7f4c8e58e}{11131}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D5    0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11132}11132                                             \textcolor{comment}{// Timer 5 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11133}11133                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11134}\mbox{\hyperlink{tm4c123gh6pm_8h_a18425e024748a7e1253b4d00ee1431b8}{11134}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D4    0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11135}11135                                             \textcolor{comment}{// Timer 4 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11136}11136                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11137}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c076cc23370b9e9540f15807872f8d3}{11137}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D3    0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11138}11138                                             \textcolor{comment}{// Timer 3 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11139}11139                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11140}\mbox{\hyperlink{tm4c123gh6pm_8h_aea38dc840e31e46425d24b2928cd6e30}{11140}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D2    0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11141}11141                                             \textcolor{comment}{// Timer 2 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11142}11142                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11143}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a621b01d7b3bebc5504046fab9fb060}{11143}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D1    0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11144}11144                                             \textcolor{comment}{// Timer 1 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11145}11145                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11146}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6d00b59bfad3fb296f42123de495dac}{11146}} \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D0    0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11147}11147                                             \textcolor{comment}{// Timer 0 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11148}11148                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11149}11149 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11150}11150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11151}11151 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11152}11152 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRWD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11153}11153 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11154}11154 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11155}\mbox{\hyperlink{tm4c123gh6pm_8h_a35e40ea6861e8b56b1cf070ed167faf5}{11155}} \textcolor{preprocessor}{\#define SYSCTL\_PRWD\_R1          0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Peripheral}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11156}11156                                             \textcolor{comment}{// Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11157}\mbox{\hyperlink{tm4c123gh6pm_8h_a709c123c8c17823fa6af84d59f899bd7}{11157}} \textcolor{preprocessor}{\#define SYSCTL\_PRWD\_R0          0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Peripheral}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11158}11158                                             \textcolor{comment}{// Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11159}11159 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11160}11160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11161}11161 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11162}11162 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRTIMER register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11163}11163 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11164}11164 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11165}\mbox{\hyperlink{tm4c123gh6pm_8h_afd283cdb9a0db503a0a5494fc89cedb3}{11165}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R5       0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11166}11166                                             \textcolor{comment}{// 5 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11167}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c6ff3743c8b72ba02f43e697cb934a8}{11167}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R4       0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11168}11168                                             \textcolor{comment}{// 4 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11169}\mbox{\hyperlink{tm4c123gh6pm_8h_aa544258133df772b36404afafc8f23e4}{11169}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R3       0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11170}11170                                             \textcolor{comment}{// 3 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11171}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d070138e0a0dc8adfe95bb0901d10dd}{11171}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R2       0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11172}11172                                             \textcolor{comment}{// 2 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11173}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f9208ad0aa58957d292dfd971c7ca03}{11173}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R1       0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11174}11174                                             \textcolor{comment}{// 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11175}\mbox{\hyperlink{tm4c123gh6pm_8h_afd9c401e5c31de4f2b7d413c28c75bea}{11175}} \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R0       0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11176}11176                                             \textcolor{comment}{// 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11177}11177 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11178}11178 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11179}11179 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11180}11180 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRGPIO register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11181}11181 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11182}11182 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11183}\mbox{\hyperlink{tm4c123gh6pm_8h_ab1c7f1915262120245a0f9a026e6725b}{11183}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R5        0x00000020  }\textcolor{comment}{// GPIO Port F Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11184}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f9a5234261b7fc5709c6333331e45f9}{11184}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R4        0x00000010  }\textcolor{comment}{// GPIO Port E Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11185}\mbox{\hyperlink{tm4c123gh6pm_8h_abce71cd51d2b3d70e8a6f11926d11292}{11185}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R3        0x00000008  }\textcolor{comment}{// GPIO Port D Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11186}\mbox{\hyperlink{tm4c123gh6pm_8h_a1442c5cbea0d79ac7cc649efb8cc0ab6}{11186}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R2        0x00000004  }\textcolor{comment}{// GPIO Port C Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11187}\mbox{\hyperlink{tm4c123gh6pm_8h_a5351c84c64f9f2428938aea813b630e6}{11187}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R1        0x00000002  }\textcolor{comment}{// GPIO Port B Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11188}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9b37a30d98229c7de44b5a7d188a255}{11188}} \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R0        0x00000001  }\textcolor{comment}{// GPIO Port A Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11189}11189 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11190}11190 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11191}11191 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11192}11192 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRDMA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11193}11193 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11194}11194 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11195}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ce8a136fc1115f06fa1bb7d111baed1}{11195}} \textcolor{preprocessor}{\#define SYSCTL\_PRDMA\_R0         0x00000001  }\textcolor{comment}{// uDMA Module Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11196}11196 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11197}11197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11198}11198 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11199}11199 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRHIB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11200}11200 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11201}11201 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11202}\mbox{\hyperlink{tm4c123gh6pm_8h_a894461eb0350f12e6347e1ace24e7f4c}{11202}} \textcolor{preprocessor}{\#define SYSCTL\_PRHIB\_R0         0x00000001  }\textcolor{comment}{// Hibernation Module Peripheral}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11203}11203                                             \textcolor{comment}{// Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11204}11204 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11205}11205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11206}11206 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11207}11207 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRUART register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11208}11208 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11209}11209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11210}\mbox{\hyperlink{tm4c123gh6pm_8h_a30460df5c239e22413a654302b59e1bd}{11210}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R7        0x00000080  }\textcolor{comment}{// UART Module 7 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11211}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ae44a45c7cffe616f5a9f51bb9fac31}{11211}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R6        0x00000040  }\textcolor{comment}{// UART Module 6 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11212}\mbox{\hyperlink{tm4c123gh6pm_8h_a351d3240e136e3984c1ca18c707c3f42}{11212}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R5        0x00000020  }\textcolor{comment}{// UART Module 5 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11213}\mbox{\hyperlink{tm4c123gh6pm_8h_ace47b724101dcf7199020011da52bb3c}{11213}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R4        0x00000010  }\textcolor{comment}{// UART Module 4 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11214}\mbox{\hyperlink{tm4c123gh6pm_8h_a492ccae3a143354c859f47dee3c1a3e1}{11214}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R3        0x00000008  }\textcolor{comment}{// UART Module 3 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11215}\mbox{\hyperlink{tm4c123gh6pm_8h_a7447b7ad545125020e773a790f15a3c3}{11215}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R2        0x00000004  }\textcolor{comment}{// UART Module 2 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11216}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ae46e204de51df12edad9f89aaa848e}{11216}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R1        0x00000002  }\textcolor{comment}{// UART Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11217}\mbox{\hyperlink{tm4c123gh6pm_8h_a04ce682749f7b99c7d98fd42b82fc1ce}{11217}} \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R0        0x00000001  }\textcolor{comment}{// UART Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11218}11218 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11219}11219 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11220}11220 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11221}11221 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRSSI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11222}11222 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11223}11223 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11224}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2bc062c64e25efec7334be6af08f26a}{11224}} \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R3         0x00000008  }\textcolor{comment}{// SSI Module 3 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11225}\mbox{\hyperlink{tm4c123gh6pm_8h_a06fa50a3a9d867611f9d5724a656c841}{11225}} \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R2         0x00000004  }\textcolor{comment}{// SSI Module 2 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11226}\mbox{\hyperlink{tm4c123gh6pm_8h_ac187c1260317b8268d051e5c0ee27720}{11226}} \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R1         0x00000002  }\textcolor{comment}{// SSI Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11227}\mbox{\hyperlink{tm4c123gh6pm_8h_ac113b030e88347e38d180c3d39b886b4}{11227}} \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R0         0x00000001  }\textcolor{comment}{// SSI Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11228}11228 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11229}11229 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11230}11230 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11231}11231 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRI2C register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11232}11232 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11233}11233 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11234}\mbox{\hyperlink{tm4c123gh6pm_8h_a532384d2a00a3fe2174e804df2bc3b74}{11234}} \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R3         0x00000008  }\textcolor{comment}{// I2C Module 3 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11235}\mbox{\hyperlink{tm4c123gh6pm_8h_a0e9c95e1b4a3cf4e151324cb2547e6f6}{11235}} \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R2         0x00000004  }\textcolor{comment}{// I2C Module 2 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11236}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ba8b6b1d3b73409196238a8f92b6a5a}{11236}} \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R1         0x00000002  }\textcolor{comment}{// I2C Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11237}\mbox{\hyperlink{tm4c123gh6pm_8h_a01cb79308eb4c4f1165b75e9845404fb}{11237}} \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R0         0x00000001  }\textcolor{comment}{// I2C Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11238}11238 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11239}11239 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11240}11240 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11241}11241 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRUSB register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11242}11242 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11243}11243 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11244}\mbox{\hyperlink{tm4c123gh6pm_8h_afdbbb1d7b19933669b41b651d9c0395a}{11244}} \textcolor{preprocessor}{\#define SYSCTL\_PRUSB\_R0         0x00000001  }\textcolor{comment}{// USB Module Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11245}11245 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11246}11246 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11247}11247 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11248}11248 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRCAN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11249}11249 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11250}11250 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11251}\mbox{\hyperlink{tm4c123gh6pm_8h_a180253d4d4f3e499dd66d8a03dff83a2}{11251}} \textcolor{preprocessor}{\#define SYSCTL\_PRCAN\_R1         0x00000002  }\textcolor{comment}{// CAN Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11252}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a365e7442b9489bd0cc5e877c3d2dac}{11252}} \textcolor{preprocessor}{\#define SYSCTL\_PRCAN\_R0         0x00000001  }\textcolor{comment}{// CAN Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11253}11253 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11254}11254 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11255}11255 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11256}11256 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRADC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11257}11257 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11258}11258 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11259}\mbox{\hyperlink{tm4c123gh6pm_8h_aa34ea4b910805d6602149f7d0a4c3c10}{11259}} \textcolor{preprocessor}{\#define SYSCTL\_PRADC\_R1         0x00000002  }\textcolor{comment}{// ADC Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11260}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ae875c9ef26decd56b7d0efa0d28151}{11260}} \textcolor{preprocessor}{\#define SYSCTL\_PRADC\_R0         0x00000001  }\textcolor{comment}{// ADC Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11261}11261 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11262}11262 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11263}11263 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11264}11264 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRACMP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11265}11265 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11266}11266 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11267}\mbox{\hyperlink{tm4c123gh6pm_8h_a26f957f825c3e4cce5c15f247cfb09f7}{11267}} \textcolor{preprocessor}{\#define SYSCTL\_PRACMP\_R0        0x00000001  }\textcolor{comment}{// Analog Comparator Module 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11268}11268                                             \textcolor{comment}{// Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11269}11269 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11270}11270 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11271}11271 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11272}11272 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRPWM register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11273}11273 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11274}11274 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11275}\mbox{\hyperlink{tm4c123gh6pm_8h_a66d0a677dc20553f21764f5e8d3f5168}{11275}} \textcolor{preprocessor}{\#define SYSCTL\_PRPWM\_R1         0x00000002  }\textcolor{comment}{// PWM Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11276}\mbox{\hyperlink{tm4c123gh6pm_8h_a677a67e7d77d4b135567f152fab6c14b}{11276}} \textcolor{preprocessor}{\#define SYSCTL\_PRPWM\_R0         0x00000001  }\textcolor{comment}{// PWM Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11277}11277 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11278}11278 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11279}11279 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11280}11280 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRQEI register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11281}11281 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11282}11282 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11283}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b71625df897d745a41c8e5642441e75}{11283}} \textcolor{preprocessor}{\#define SYSCTL\_PRQEI\_R1         0x00000002  }\textcolor{comment}{// QEI Module 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11284}\mbox{\hyperlink{tm4c123gh6pm_8h_aab8218892c6d4f83d2419aad1287313c}{11284}} \textcolor{preprocessor}{\#define SYSCTL\_PRQEI\_R0         0x00000001  }\textcolor{comment}{// QEI Module 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11285}11285 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11286}11286 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11287}11287 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11288}11288 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PREEPROM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11289}11289 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11290}11290 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11291}11291 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11292}\mbox{\hyperlink{tm4c123gh6pm_8h_aa027cac7e8e93ad722b576e0821450b2}{11292}} \textcolor{preprocessor}{\#define SYSCTL\_PREEPROM\_R0      0x00000001  }\textcolor{comment}{// EEPROM Module Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11293}11293 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11294}11294 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11295}11295 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11296}11296 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRWTIMER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11297}11297 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11298}11298 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11299}11299 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11300}\mbox{\hyperlink{tm4c123gh6pm_8h_aa04336199d1595f8d13b0a5c150b955e}{11300}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R5      0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11301}11301                                             \textcolor{comment}{// Timer 5 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11302}\mbox{\hyperlink{tm4c123gh6pm_8h_a67b9baa2f6b9175110bd463a992a06a3}{11302}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R4      0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11303}11303                                             \textcolor{comment}{// Timer 4 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11304}\mbox{\hyperlink{tm4c123gh6pm_8h_a86967926cb6326373a92ad184d8e2780}{11304}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R3      0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11305}11305                                             \textcolor{comment}{// Timer 3 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11306}\mbox{\hyperlink{tm4c123gh6pm_8h_a29d15cedb70415d6812d21d03223bb8f}{11306}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R2      0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11307}11307                                             \textcolor{comment}{// Timer 2 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11308}\mbox{\hyperlink{tm4c123gh6pm_8h_ab18c84e65b0cc649595ecaef4c18fb4f}{11308}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R1      0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11309}11309                                             \textcolor{comment}{// Timer 1 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11310}\mbox{\hyperlink{tm4c123gh6pm_8h_afd667fbbd78a09580ed7a6adb7c97a6b}{11310}} \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R0      0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11311}11311                                             \textcolor{comment}{// Timer 0 Peripheral Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11312}11312 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11313}11313 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11314}11314 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11315}11315 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_STAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11316}11316 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11317}11317 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11318}\mbox{\hyperlink{tm4c123gh6pm_8h_afe401a25f6a209df79acae2a50a5d25e}{11318}} \textcolor{preprocessor}{\#define UDMA\_STAT\_DMACHANS\_M    0x001F0000  }\textcolor{comment}{// Available uDMA Channels Minus 1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11319}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a1f16002d0b1ed812539ef387b43943}{11319}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_M       0x000000F0  }\textcolor{comment}{// Control State Machine Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11320}\mbox{\hyperlink{tm4c123gh6pm_8h_ad61a93f9f176c8d734dce7c9a403e65a}{11320}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_IDLE    0x00000000  }\textcolor{comment}{// Idle}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11321}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c75983ec62c2ca280054eb760516ba2}{11321}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_CTRL 0x00000010  }\textcolor{comment}{// Reading channel controller data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11322}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e6987b10f2173d42c6d0e1dc4a896ad}{11322}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_SRCENDP                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11323}11323 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Reading source end pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11324}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ba10c34af723503bc9662636cd230bd}{11324}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_DSTENDP                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11325}11325 \textcolor{preprocessor}{                                0x00000030  }\textcolor{comment}{// Reading destination end pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11326}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf2dee6c614d84d871c19df6dd97b12b}{11326}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_SRCDAT                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11327}11327 \textcolor{preprocessor}{                                0x00000040  }\textcolor{comment}{// Reading source data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11328}\mbox{\hyperlink{tm4c123gh6pm_8h_afac904fa0620df075a1fcf1fc3f61baf}{11328}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_WR\_DSTDAT                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11329}11329 \textcolor{preprocessor}{                                0x00000050  }\textcolor{comment}{// Writing destination data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11330}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f16228d4b0778df45fa9f25ddb1f37a}{11330}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_WAIT    0x00000060  }\textcolor{comment}{// Waiting for uDMA request to}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11331}11331                                             \textcolor{comment}{// clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11332}\mbox{\hyperlink{tm4c123gh6pm_8h_a017d25db26a875f0996d118736a826ca}{11332}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_WR\_CTRL 0x00000070  }\textcolor{comment}{// Writing channel controller data}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11333}\mbox{\hyperlink{tm4c123gh6pm_8h_ac8ad716327797fdef4376b07c0ce376b}{11333}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_STALL   0x00000080  }\textcolor{comment}{// Stalled}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11334}\mbox{\hyperlink{tm4c123gh6pm_8h_a63398a79a78b666c0abacd7c9ab1ef49}{11334}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_DONE    0x00000090  }\textcolor{comment}{// Done}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11335}\mbox{\hyperlink{tm4c123gh6pm_8h_ae71bc765f073ea65c66a511fac4fdef9}{11335}} \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_UNDEF   0x000000A0  }\textcolor{comment}{// Undefined}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11336}\mbox{\hyperlink{tm4c123gh6pm_8h_a804bfa8605db46052696401c1541467b}{11336}} \textcolor{preprocessor}{\#define UDMA\_STAT\_MASTEN        0x00000001  }\textcolor{comment}{// Master Enable Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11337}\mbox{\hyperlink{tm4c123gh6pm_8h_a67a4666641a87922620683775284e864}{11337}} \textcolor{preprocessor}{\#define UDMA\_STAT\_DMACHANS\_S    16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11338}11338 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11339}11339 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11340}11340 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11341}11341 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CFG register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11342}11342 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11343}11343 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11344}\mbox{\hyperlink{tm4c123gh6pm_8h_afd62e359f3db2c3d56285d06390f77d7}{11344}} \textcolor{preprocessor}{\#define UDMA\_CFG\_MASTEN         0x00000001  }\textcolor{comment}{// Controller Master Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11345}11345 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11346}11346 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11347}11347 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11348}11348 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CTLBASE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11349}11349 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11350}11350 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11351}\mbox{\hyperlink{tm4c123gh6pm_8h_a588d8ef1269d8529b846d027d19905ed}{11351}} \textcolor{preprocessor}{\#define UDMA\_CTLBASE\_ADDR\_M     0xFFFFFC00  }\textcolor{comment}{// Channel Control Base Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11352}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3fe6ea9c07d5febfdfac0dbbd3cedba}{11352}} \textcolor{preprocessor}{\#define UDMA\_CTLBASE\_ADDR\_S     10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11353}11353 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11354}11354 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11355}11355 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11356}11356 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ALTBASE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11357}11357 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11358}11358 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11359}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5717b5346ea42dc185631061a8ad7d3}{11359}} \textcolor{preprocessor}{\#define UDMA\_ALTBASE\_ADDR\_M     0xFFFFFFFF  }\textcolor{comment}{// Alternate Channel Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11360}11360                                             \textcolor{comment}{// Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11361}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6c25dd9228ca172c82822096afe4318}{11361}} \textcolor{preprocessor}{\#define UDMA\_ALTBASE\_ADDR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11362}11362 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11363}11363 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11364}11364 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11365}11365 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_WAITSTAT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11366}11366 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11367}11367 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11368}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ece8cc098b2dc4049fdaf51a0f9257f}{11368}} \textcolor{preprocessor}{\#define UDMA\_WAITSTAT\_WAITREQ\_M 0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Wait Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11369}11369 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11370}11370 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11371}11371 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11372}11372 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_SWREQ register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11373}11373 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11374}11374 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11375}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e92b942896e813f107b4d75fa13a5ba}{11375}} \textcolor{preprocessor}{\#define UDMA\_SWREQ\_M            0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Software Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11376}11376 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11377}11377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11378}11378 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11379}11379 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_USEBURSTSET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11380}11380 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11381}11381 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11382}11382 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11383}\mbox{\hyperlink{tm4c123gh6pm_8h_a887c24e26a89f7f02defd44761756c97}{11383}} \textcolor{preprocessor}{\#define UDMA\_USEBURSTSET\_SET\_M  0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Useburst Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11384}11384 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11385}11385 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11386}11386 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11387}11387 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_USEBURSTCLR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11388}11388 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11389}11389 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11390}11390 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11391}\mbox{\hyperlink{tm4c123gh6pm_8h_adb14084113207f0a6bb9d8eb5c6af614}{11391}} \textcolor{preprocessor}{\#define UDMA\_USEBURSTCLR\_CLR\_M  0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Useburst Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11392}11392 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11393}11393 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11394}11394 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11395}11395 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_REQMASKSET}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11396}11396 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11397}11397 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11398}11398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11399}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b3a0e894a953db29fba28d2d9db7b33}{11399}} \textcolor{preprocessor}{\#define UDMA\_REQMASKSET\_SET\_M   0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Request Mask Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11400}11400 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11401}11401 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11402}11402 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11403}11403 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_REQMASKCLR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11404}11404 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11405}11405 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11406}11406 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11407}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ae972664903127a5115ccaf72745eea}{11407}} \textcolor{preprocessor}{\#define UDMA\_REQMASKCLR\_CLR\_M   0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Request Mask Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11408}11408 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11409}11409 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11410}11410 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11411}11411 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ENASET register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11412}11412 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11413}11413 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11414}\mbox{\hyperlink{tm4c123gh6pm_8h_a16c77d9717eb0f77a01d764b6b086e5f}{11414}} \textcolor{preprocessor}{\#define UDMA\_ENASET\_SET\_M       0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Enable Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11415}11415 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11416}11416 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11417}11417 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11418}11418 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ENACLR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11419}11419 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11420}11420 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11421}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9298722d5937adbe01bba88d423e7b8}{11421}} \textcolor{preprocessor}{\#define UDMA\_ENACLR\_CLR\_M       0xFFFFFFFF  }\textcolor{comment}{// Clear Channel [n] Enable Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11422}11422 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11423}11423 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11424}11424 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11425}11425 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ALTSET register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11426}11426 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11427}11427 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11428}\mbox{\hyperlink{tm4c123gh6pm_8h_aa51d02053f29efc4dbc766c6680e144b}{11428}} \textcolor{preprocessor}{\#define UDMA\_ALTSET\_SET\_M       0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Alternate Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11429}11429 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11430}11430 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11431}11431 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11432}11432 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ALTCLR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11433}11433 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11434}11434 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11435}\mbox{\hyperlink{tm4c123gh6pm_8h_a17716b560317ca25ef62a027b48014ce}{11435}} \textcolor{preprocessor}{\#define UDMA\_ALTCLR\_CLR\_M       0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Alternate Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11436}11436 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11437}11437 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11438}11438 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11439}11439 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_PRIOSET register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11440}11440 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11441}11441 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11442}\mbox{\hyperlink{tm4c123gh6pm_8h_a26049dc94132b816d5157867e43e694e}{11442}} \textcolor{preprocessor}{\#define UDMA\_PRIOSET\_SET\_M      0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Priority Set}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11443}11443 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11444}11444 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11445}11445 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11446}11446 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_PRIOCLR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11447}11447 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11448}11448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11449}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e8ad4a7d0462e4954ee1c87c82b08cf}{11449}} \textcolor{preprocessor}{\#define UDMA\_PRIOCLR\_CLR\_M      0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Priority Clear}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11450}11450 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11451}11451 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11452}11452 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11453}11453 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ERRCLR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11454}11454 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11455}11455 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11456}\mbox{\hyperlink{tm4c123gh6pm_8h_a09f42275a0f9b8884d40917d3216ca20}{11456}} \textcolor{preprocessor}{\#define UDMA\_ERRCLR\_ERRCLR      0x00000001  }\textcolor{comment}{// uDMA Bus Error Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11457}11457 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11458}11458 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11459}11459 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11460}11460 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHASGN register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11461}11461 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11462}11462 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11463}\mbox{\hyperlink{tm4c123gh6pm_8h_a6581f3e3202c0635bfd516dba8998641}{11463}} \textcolor{preprocessor}{\#define UDMA\_CHASGN\_M           0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Assignment Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11464}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fd121c376da58dbf39a4cdc4a73108f}{11464}} \textcolor{preprocessor}{\#define UDMA\_CHASGN\_PRIMARY     0x00000000  }\textcolor{comment}{// Use the primary channel}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11465}11465                                             \textcolor{comment}{// assignment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11466}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a8bed235b8ad2f1d3d339462c21740a}{11466}} \textcolor{preprocessor}{\#define UDMA\_CHASGN\_SECONDARY   0x00000001  }\textcolor{comment}{// Use the secondary channel}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11467}11467                                             \textcolor{comment}{// assignment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11468}11468 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11469}11469 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11470}11470 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11471}11471 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHIS register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11472}11472 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11473}11473 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11474}\mbox{\hyperlink{tm4c123gh6pm_8h_a77cf8040aeddf41c03f8e9aa44cff5bf}{11474}} \textcolor{preprocessor}{\#define UDMA\_CHIS\_M             0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Interrupt Status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11475}11475 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11476}11476 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11477}11477 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11478}11478 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11479}11479 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11480}11480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11481}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a8cde9bf2c6765dfd71c42cb9cb07ab}{11481}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH7SEL\_M    0xF0000000  }\textcolor{comment}{// uDMA Channel 7 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11482}\mbox{\hyperlink{tm4c123gh6pm_8h_aab91a84b14b1575337670d79058659d2}{11482}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH6SEL\_M    0x0F000000  }\textcolor{comment}{// uDMA Channel 6 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11483}\mbox{\hyperlink{tm4c123gh6pm_8h_a792f82830fe1063bf1f4b8551efcc2f4}{11483}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH5SEL\_M    0x00F00000  }\textcolor{comment}{// uDMA Channel 5 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11484}\mbox{\hyperlink{tm4c123gh6pm_8h_afb6de16e010a0dcf86adad693ca0c2e6}{11484}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH4SEL\_M    0x000F0000  }\textcolor{comment}{// uDMA Channel 4 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11485}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c6e6c72094e5ba47478827edacfad1c}{11485}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH3SEL\_M    0x0000F000  }\textcolor{comment}{// uDMA Channel 3 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11486}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d4d38fa028aa4dcc4566e99065d2174}{11486}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH2SEL\_M    0x00000F00  }\textcolor{comment}{// uDMA Channel 2 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11487}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d9b70b27a8c75065441bc6518b2f0cc}{11487}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH1SEL\_M    0x000000F0  }\textcolor{comment}{// uDMA Channel 1 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11488}\mbox{\hyperlink{tm4c123gh6pm_8h_ae13eff2408cc22ae32b54348f0b8cbe6}{11488}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH0SEL\_M    0x0000000F  }\textcolor{comment}{// uDMA Channel 0 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11489}\mbox{\hyperlink{tm4c123gh6pm_8h_a08573c89ae2943471a570aec4bb48812}{11489}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH7SEL\_S    28}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11490}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cfc000bd33eb0ec4a3951324496face}{11490}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH6SEL\_S    24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11491}\mbox{\hyperlink{tm4c123gh6pm_8h_a1cdc13732c6b6df6ac21f16081824fdc}{11491}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH5SEL\_S    20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11492}\mbox{\hyperlink{tm4c123gh6pm_8h_a47b94869734a9588b6ce1e4e12183b1b}{11492}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH4SEL\_S    16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11493}\mbox{\hyperlink{tm4c123gh6pm_8h_a571bc9a9295724edcbbbdc660ac53b49}{11493}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH3SEL\_S    12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11494}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7c0d2d612342e2546a0bc875215e1be}{11494}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH2SEL\_S    8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11495}\mbox{\hyperlink{tm4c123gh6pm_8h_ada2cb092219bbeea70185636ddb11d0a}{11495}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH1SEL\_S    4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11496}\mbox{\hyperlink{tm4c123gh6pm_8h_a4562772ca2f05b2ae6fe55ac9ae10d92}{11496}} \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH0SEL\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11497}11497 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11498}11498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11499}11499 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11500}11500 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11501}11501 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11502}11502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11503}\mbox{\hyperlink{tm4c123gh6pm_8h_a2db8976047db2c7d038f43b33c5bad9c}{11503}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH15SEL\_M   0xF0000000  }\textcolor{comment}{// uDMA Channel 15 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11504}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4f0891a5cd74a058ee7407a37cccd73}{11504}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH14SEL\_M   0x0F000000  }\textcolor{comment}{// uDMA Channel 14 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11505}\mbox{\hyperlink{tm4c123gh6pm_8h_ac619e46e46fcb4d319191704ab6a6f32}{11505}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH13SEL\_M   0x00F00000  }\textcolor{comment}{// uDMA Channel 13 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11506}\mbox{\hyperlink{tm4c123gh6pm_8h_aa9e8da2e51a768b9eb3b7fab4ac93d38}{11506}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH12SEL\_M   0x000F0000  }\textcolor{comment}{// uDMA Channel 12 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11507}\mbox{\hyperlink{tm4c123gh6pm_8h_aaacd28975abf4d998afc521a9c0cc8af}{11507}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH11SEL\_M   0x0000F000  }\textcolor{comment}{// uDMA Channel 11 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11508}\mbox{\hyperlink{tm4c123gh6pm_8h_addb5aabf1a9593c0f2407e2fc99efbdb}{11508}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH10SEL\_M   0x00000F00  }\textcolor{comment}{// uDMA Channel 10 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11509}\mbox{\hyperlink{tm4c123gh6pm_8h_a7023418e2b1d138a86fa3c6660b7e8e5}{11509}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH9SEL\_M    0x000000F0  }\textcolor{comment}{// uDMA Channel 9 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11510}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1d261cc6eaff83fdf87a246311ff3c9}{11510}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH8SEL\_M    0x0000000F  }\textcolor{comment}{// uDMA Channel 8 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11511}\mbox{\hyperlink{tm4c123gh6pm_8h_a09518efd2228667675c6ae8f6728f84f}{11511}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH15SEL\_S   28}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11512}\mbox{\hyperlink{tm4c123gh6pm_8h_a5adad68644752bf7d668bbfbd1bf3420}{11512}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH14SEL\_S   24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11513}\mbox{\hyperlink{tm4c123gh6pm_8h_a31d738e352e2ca9e2658f912c08b93d7}{11513}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH13SEL\_S   20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11514}\mbox{\hyperlink{tm4c123gh6pm_8h_aacfd2272a4eac20d7f53a693e07919e1}{11514}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH12SEL\_S   16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11515}\mbox{\hyperlink{tm4c123gh6pm_8h_a873da43d83cc9a85bc8e42efaf79fdcc}{11515}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH11SEL\_S   12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11516}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ffc51d2bcaeccea99eb93691c88532d}{11516}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH10SEL\_S   8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11517}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f22974a57b762e774faa7600ec52d74}{11517}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH9SEL\_S    4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11518}\mbox{\hyperlink{tm4c123gh6pm_8h_ad504c08f9b1cc382dd6e46024da21a63}{11518}} \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH8SEL\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11519}11519 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11520}11520 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11521}11521 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11522}11522 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11523}11523 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11524}11524 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11525}\mbox{\hyperlink{tm4c123gh6pm_8h_a26d9b4b07dc77a89a6a4e835381170e5}{11525}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH23SEL\_M   0xF0000000  }\textcolor{comment}{// uDMA Channel 23 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11526}\mbox{\hyperlink{tm4c123gh6pm_8h_ae06c4781f221a01365961be8a47e8910}{11526}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH22SEL\_M   0x0F000000  }\textcolor{comment}{// uDMA Channel 22 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11527}\mbox{\hyperlink{tm4c123gh6pm_8h_a7df012cb48586d1a2ddbba1392d9441b}{11527}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH21SEL\_M   0x00F00000  }\textcolor{comment}{// uDMA Channel 21 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11528}\mbox{\hyperlink{tm4c123gh6pm_8h_a943306ac1654b7fa4855b5bb22793a4b}{11528}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH20SEL\_M   0x000F0000  }\textcolor{comment}{// uDMA Channel 20 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11529}\mbox{\hyperlink{tm4c123gh6pm_8h_a9a7a087b9c20895f766f6c84d5dedfe3}{11529}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH19SEL\_M   0x0000F000  }\textcolor{comment}{// uDMA Channel 19 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11530}\mbox{\hyperlink{tm4c123gh6pm_8h_a439eb86464cc8733e4210afd06dcdf0e}{11530}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH18SEL\_M   0x00000F00  }\textcolor{comment}{// uDMA Channel 18 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11531}\mbox{\hyperlink{tm4c123gh6pm_8h_a0edb0ed6353316755fac3020d4564798}{11531}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH17SEL\_M   0x000000F0  }\textcolor{comment}{// uDMA Channel 17 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11532}\mbox{\hyperlink{tm4c123gh6pm_8h_a7a78dc6a43202d26a1b412298ffcb0f6}{11532}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH16SEL\_M   0x0000000F  }\textcolor{comment}{// uDMA Channel 16 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11533}\mbox{\hyperlink{tm4c123gh6pm_8h_ad6c1666030ea5b9085483a07257919ff}{11533}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH23SEL\_S   28}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11534}\mbox{\hyperlink{tm4c123gh6pm_8h_a5345f805e1aa700e48714ac5a5c8e82d}{11534}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH22SEL\_S   24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11535}\mbox{\hyperlink{tm4c123gh6pm_8h_abc1da1aeb03ad4f4bf23d8dc9b695215}{11535}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH21SEL\_S   20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11536}\mbox{\hyperlink{tm4c123gh6pm_8h_af8b6648dce3c7746b17265244471de6c}{11536}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH20SEL\_S   16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11537}\mbox{\hyperlink{tm4c123gh6pm_8h_ae156362a66480a5a6705fdf2a89f1b4c}{11537}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH19SEL\_S   12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11538}\mbox{\hyperlink{tm4c123gh6pm_8h_a54141b5561ec4967661f7f7b8c6504e3}{11538}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH18SEL\_S   8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11539}\mbox{\hyperlink{tm4c123gh6pm_8h_a59dcd5705d3148eb94377987ae284eaf}{11539}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH17SEL\_S   4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11540}\mbox{\hyperlink{tm4c123gh6pm_8h_a88e86e91ffe86dda47ea290253eae635}{11540}} \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH16SEL\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11541}11541 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11542}11542 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11543}11543 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11544}11544 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11545}11545 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11546}11546 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11547}\mbox{\hyperlink{tm4c123gh6pm_8h_a0906048cb618218f876e5d7900b3e0a9}{11547}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH31SEL\_M   0xF0000000  }\textcolor{comment}{// uDMA Channel 31 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11548}\mbox{\hyperlink{tm4c123gh6pm_8h_aca33df4483b0c8c4231bcf5a9cd20710}{11548}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH30SEL\_M   0x0F000000  }\textcolor{comment}{// uDMA Channel 30 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11549}\mbox{\hyperlink{tm4c123gh6pm_8h_a2690debf27bd2ffe6f634d677ffea970}{11549}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH29SEL\_M   0x00F00000  }\textcolor{comment}{// uDMA Channel 29 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11550}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a74cf9e4f070b96879a0bdae13e89f9}{11550}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH28SEL\_M   0x000F0000  }\textcolor{comment}{// uDMA Channel 28 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11551}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ce9cbecc89837ca9b000edcade3ec31}{11551}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH27SEL\_M   0x0000F000  }\textcolor{comment}{// uDMA Channel 27 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11552}\mbox{\hyperlink{tm4c123gh6pm_8h_af2abef0d7ce56aaf867eaa507f212f64}{11552}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH26SEL\_M   0x00000F00  }\textcolor{comment}{// uDMA Channel 26 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11553}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6b4384022abf13d2a8fbd08fb94938f}{11553}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH25SEL\_M   0x000000F0  }\textcolor{comment}{// uDMA Channel 25 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11554}\mbox{\hyperlink{tm4c123gh6pm_8h_ae827c11e8e19f53282d0520a520c6559}{11554}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH24SEL\_M   0x0000000F  }\textcolor{comment}{// uDMA Channel 24 Source Select}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11555}\mbox{\hyperlink{tm4c123gh6pm_8h_a596eb22e46856d01123859c5996ab5a0}{11555}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH31SEL\_S   28}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11556}\mbox{\hyperlink{tm4c123gh6pm_8h_a59d7aca08f7f812f91804d102e526c60}{11556}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH30SEL\_S   24}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11557}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1ec01dcddbe91d5f8c581616a7a62f2}{11557}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH29SEL\_S   20}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11558}\mbox{\hyperlink{tm4c123gh6pm_8h_a57f5d2e358aafe67ce171dac0bafd78b}{11558}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH28SEL\_S   16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11559}\mbox{\hyperlink{tm4c123gh6pm_8h_a5900ebc7b7deb79af1c13f97650ca9fb}{11559}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH27SEL\_S   12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11560}\mbox{\hyperlink{tm4c123gh6pm_8h_adc546abd99c431d533c1e50c82b9d907}{11560}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH26SEL\_S   8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11561}\mbox{\hyperlink{tm4c123gh6pm_8h_a33b3f495d1816f016c4419afd6524854}{11561}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH25SEL\_S   4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11562}\mbox{\hyperlink{tm4c123gh6pm_8h_af75a7bbbb844bb4b0e9b2fe9c9edb0b9}{11562}} \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH24SEL\_S   0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11563}11563 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11564}11564 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11565}11565 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11566}11566 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_O\_SRCENDP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11567}11567 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11568}11568 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11569}\mbox{\hyperlink{tm4c123gh6pm_8h_a6b7f63d0589a4bf204c9277c480f67c9}{11569}} \textcolor{preprocessor}{\#define UDMA\_SRCENDP\_ADDR\_M     0xFFFFFFFF  }\textcolor{comment}{// Source Address End Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11570}\mbox{\hyperlink{tm4c123gh6pm_8h_a8059efcffc79aea77b38620a9225c380}{11570}} \textcolor{preprocessor}{\#define UDMA\_SRCENDP\_ADDR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11571}11571 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11572}11572 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11573}11573 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11574}11574 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_O\_DSTENDP register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11575}11575 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11576}11576 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11577}\mbox{\hyperlink{tm4c123gh6pm_8h_a32de8697fc11b600beb40eb3d37490cb}{11577}} \textcolor{preprocessor}{\#define UDMA\_DSTENDP\_ADDR\_M     0xFFFFFFFF  }\textcolor{comment}{// Destination Address End Pointer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11578}\mbox{\hyperlink{tm4c123gh6pm_8h_aa3a1351ea6c7becb9bc1846249975dd7}{11578}} \textcolor{preprocessor}{\#define UDMA\_DSTENDP\_ADDR\_S     0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11579}11579 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11580}11580 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11581}11581 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11582}11582 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_O\_CHCTL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11583}11583 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11584}11584 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11585}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1264e9f4d0785fe752f86ea39242574}{11585}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_M     0xC0000000  }\textcolor{comment}{// Destination Address Increment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11586}\mbox{\hyperlink{tm4c123gh6pm_8h_adaf784c212171fbadb9716a0b7873faa}{11586}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_8     0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11587}\mbox{\hyperlink{tm4c123gh6pm_8h_a8443acd62ea12e44ca46d79ff99bf4cb}{11587}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_16    0x40000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11588}\mbox{\hyperlink{tm4c123gh6pm_8h_abd9009cbe6cb94351b44ad0b7c2ce0a1}{11588}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_32    0x80000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11589}\mbox{\hyperlink{tm4c123gh6pm_8h_a7e45c86da6f79bf321c73711224d30fb}{11589}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_NONE  0xC0000000  }\textcolor{comment}{// No increment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11590}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d1a9c7817bc1a46b506451ac66a1cbd}{11590}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_M    0x30000000  }\textcolor{comment}{// Destination Data Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11591}\mbox{\hyperlink{tm4c123gh6pm_8h_a257cd279faedd59fbb9db66ad74b77a9}{11591}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_8    0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11592}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9d3a6a50319f5b3cb79dbe31e89e2f7}{11592}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_16   0x10000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11593}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e7cba2be4f561a40a1dd154296b06e9}{11593}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_32   0x20000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11594}\mbox{\hyperlink{tm4c123gh6pm_8h_acd028d22f870c5e7f7c93759c97d4f93}{11594}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_M     0x0C000000  }\textcolor{comment}{// Source Address Increment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11595}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c6502de024250bbf8ad4ac458efba8b}{11595}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_8     0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11596}\mbox{\hyperlink{tm4c123gh6pm_8h_ac20d3a810f6d58e0e005730fec0854b6}{11596}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_16    0x04000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11597}\mbox{\hyperlink{tm4c123gh6pm_8h_a14161ca6906e08c2452e7429067af299}{11597}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_32    0x08000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11598}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f08cf481efbcf76a2a7fa37d78092f5}{11598}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_NONE  0x0C000000  }\textcolor{comment}{// No increment}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11599}\mbox{\hyperlink{tm4c123gh6pm_8h_a998df26f37c42e19df7c5df36a15a9cb}{11599}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_M    0x03000000  }\textcolor{comment}{// Source Data Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11600}\mbox{\hyperlink{tm4c123gh6pm_8h_a3d6075ce1dd8a21d4ab61112ca915d93}{11600}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_8    0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11601}\mbox{\hyperlink{tm4c123gh6pm_8h_ad34655fdf6768fc800e8437a10fe3128}{11601}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_16   0x01000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11602}\mbox{\hyperlink{tm4c123gh6pm_8h_ac7de0686f7dbd06d508297492bd68ba9}{11602}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_32   0x02000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11603}\mbox{\hyperlink{tm4c123gh6pm_8h_a47776240d7ab85f1582acd753443ce75}{11603}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_M    0x0003C000  }\textcolor{comment}{// Arbitration Size}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11604}\mbox{\hyperlink{tm4c123gh6pm_8h_ac1c3eefd24146b61e77068fd861ae1a5}{11604}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_1    0x00000000  }\textcolor{comment}{// 1 Transfer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11605}\mbox{\hyperlink{tm4c123gh6pm_8h_ae20985dcfedf16c0af1e9c1d47e72fc4}{11605}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_2    0x00004000  }\textcolor{comment}{// 2 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11606}\mbox{\hyperlink{tm4c123gh6pm_8h_abf5016e197e4f1ea31c6e77902587a43}{11606}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_4    0x00008000  }\textcolor{comment}{// 4 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11607}\mbox{\hyperlink{tm4c123gh6pm_8h_a039bdba2c3549e8d36be4399474c2617}{11607}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_8    0x0000C000  }\textcolor{comment}{// 8 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11608}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b3d97e3c85c4866fc1742d7cbec5fc7}{11608}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_16   0x00010000  }\textcolor{comment}{// 16 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11609}\mbox{\hyperlink{tm4c123gh6pm_8h_a205653da8bedad4413c431acc50e3f33}{11609}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_32   0x00014000  }\textcolor{comment}{// 32 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11610}\mbox{\hyperlink{tm4c123gh6pm_8h_a949ccaab9b927850da47de1ce299a0ab}{11610}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_64   0x00018000  }\textcolor{comment}{// 64 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11611}\mbox{\hyperlink{tm4c123gh6pm_8h_a5dd8041cb42b1f9afd84ab8cd7f748d6}{11611}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_128  0x0001C000  }\textcolor{comment}{// 128 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11612}\mbox{\hyperlink{tm4c123gh6pm_8h_a34545f74053f0f303f009edb765b8780}{11612}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_256  0x00020000  }\textcolor{comment}{// 256 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11613}\mbox{\hyperlink{tm4c123gh6pm_8h_a386bb29be886cdc3625a95a2dd4a27f8}{11613}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_512  0x00024000  }\textcolor{comment}{// 512 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11614}\mbox{\hyperlink{tm4c123gh6pm_8h_afd45ce976c484102d0d4025ed056dde9}{11614}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_1024 0x00028000  }\textcolor{comment}{// 1024 Transfers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11615}\mbox{\hyperlink{tm4c123gh6pm_8h_ab20c09d0d72e80b1556c0215454ea1d8}{11615}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERSIZE\_M   0x00003FF0  }\textcolor{comment}{// Transfer Size (minus 1)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11616}\mbox{\hyperlink{tm4c123gh6pm_8h_a31de6174f855ff5f8e1fb52f9d60f8a8}{11616}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_NXTUSEBURST  0x00000008  }\textcolor{comment}{// Next Useburst}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11617}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3ea72dfa406ca2a250dd62d271d3566}{11617}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_M   0x00000007  }\textcolor{comment}{// uDMA Transfer Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11618}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bed6f687f40185763b9a9684710b5df}{11618}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_STOP                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11619}11619 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Stop}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11620}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b3114fbc9d63baf82c115a8f5c39f0a}{11620}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_BASIC                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11621}11621 \textcolor{preprocessor}{                                0x00000001  }\textcolor{comment}{// Basic}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11622}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6cf1593fd910e6849174720c9e9f046}{11622}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_AUTO                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11623}11623 \textcolor{preprocessor}{                                0x00000002  }\textcolor{comment}{// Auto-\/Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11624}\mbox{\hyperlink{tm4c123gh6pm_8h_ab57520f9711fbe51ea580dbc7a9029c9}{11624}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_PINGPONG                                          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11625}11625 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// Ping-\/Pong}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11626}\mbox{\hyperlink{tm4c123gh6pm_8h_a9e6063c5a69d1583b8771bd524ac176b}{11626}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_MEM\_SG                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11627}11627 \textcolor{preprocessor}{                                0x00000004  }\textcolor{comment}{// Memory Scatter-\/Gather}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11628}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1143840250415249c79af03d0581124}{11628}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_MEM\_SGA                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11629}11629 \textcolor{preprocessor}{                                0x00000005  }\textcolor{comment}{// Alternate Memory Scatter-\/Gather}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11630}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa64533f9fdec32bf78225bae7a0509d}{11630}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_PER\_SG                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11631}11631 \textcolor{preprocessor}{                                0x00000006  }\textcolor{comment}{// Peripheral Scatter-\/Gather}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11632}\mbox{\hyperlink{tm4c123gh6pm_8h_acbfb81d13b2d0ba94335a295d3f968c1}{11632}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_PER\_SGA                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11633}11633 \textcolor{preprocessor}{                                0x00000007  }\textcolor{comment}{// Alternate Peripheral}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11634}11634                                             \textcolor{comment}{// Scatter-\/Gather}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11635}\mbox{\hyperlink{tm4c123gh6pm_8h_a3ba2fb1a3f7c5322d9785e77b5a8e9d4}{11635}} \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERSIZE\_S   4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11636}11636 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11637}11637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11638}11638 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11639}11639 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTLR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11640}11640 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11641}11641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11642}\mbox{\hyperlink{tm4c123gh6pm_8h_a08176e10f4439b0ec6dd8172cb7c17c3}{11642}} \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISOOFP      0x00000200  }\textcolor{comment}{// Disable Out-\/Of-\/Order Floating}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11643}11643                                             \textcolor{comment}{// Point}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11644}\mbox{\hyperlink{tm4c123gh6pm_8h_af2ae2a2d61e6f0f4d059666a0f0c3087}{11644}} \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISFPCA      0x00000100  }\textcolor{comment}{// Disable CONTROL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11645}\mbox{\hyperlink{tm4c123gh6pm_8h_a211e481842051c5bd6a4a3e281d5155d}{11645}} \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISFOLD      0x00000004  }\textcolor{comment}{// Disable IT Folding}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11646}\mbox{\hyperlink{tm4c123gh6pm_8h_aafabc18a0df71cfa8f5a4548fffebe5a}{11646}} \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISWBUF      0x00000002  }\textcolor{comment}{// Disable Write Buffer}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11647}\mbox{\hyperlink{tm4c123gh6pm_8h_af3e7e044ef44476dbedbf4f5ed912f4d}{11647}} \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISMCYC      0x00000001  }\textcolor{comment}{// Disable Interrupts of Multiple}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11648}11648                                             \textcolor{comment}{// Cycle Instructions}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11649}11649 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11650}11650 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11651}11651 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11652}11652 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ST\_CTRL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11653}11653 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11654}11654 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11655}\mbox{\hyperlink{tm4c123gh6pm_8h_a3046d95603d6bf78a76ebae31b9dc2d0}{11655}} \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_COUNT      0x00010000  }\textcolor{comment}{// Count Flag}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11656}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a6d19d13e11441d5e62ce699749eea7}{11656}} \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_CLK\_SRC    0x00000004  }\textcolor{comment}{// Clock Source}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11657}\mbox{\hyperlink{tm4c123gh6pm_8h_aff514c40eb9dcd7438077ec36b184b32}{11657}} \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_INTEN      0x00000002  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11658}\mbox{\hyperlink{tm4c123gh6pm_8h_a10796236e9ce72fc8b59a0ac57ccc3c4}{11658}} \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_ENABLE     0x00000001  }\textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11659}11659 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11660}11660 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11661}11661 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11662}11662 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ST\_RELOAD register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11663}11663 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11664}11664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11665}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4be427c338d1f3929a136a2774c4d7e}{11665}} \textcolor{preprocessor}{\#define NVIC\_ST\_RELOAD\_M        0x00FFFFFF  }\textcolor{comment}{// Reload Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11666}\mbox{\hyperlink{tm4c123gh6pm_8h_aa38c0fe2abc113dcbc042dfa5bdffd8a}{11666}} \textcolor{preprocessor}{\#define NVIC\_ST\_RELOAD\_S        0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11667}11667 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11668}11668 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11669}11669 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11670}11670 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ST\_CURRENT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11671}11671 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11672}11672 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11673}11673 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11674}\mbox{\hyperlink{tm4c123gh6pm_8h_acfa787fd3be98c2f2142bfd58fc32e20}{11674}} \textcolor{preprocessor}{\#define NVIC\_ST\_CURRENT\_M       0x00FFFFFF  }\textcolor{comment}{// Current Value}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11675}\mbox{\hyperlink{tm4c123gh6pm_8h_ae84004a0580f5e245034804b9fc28795}{11675}} \textcolor{preprocessor}{\#define NVIC\_ST\_CURRENT\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11676}11676 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11677}11677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11678}11678 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11679}11679 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11680}11680 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11681}11681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11682}\mbox{\hyperlink{tm4c123gh6pm_8h_adef2f09b9cb5b0dd62cd8e87528fb901}{11682}} \textcolor{preprocessor}{\#define NVIC\_EN0\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11683}11683 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11684}11684 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11685}11685 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11686}11686 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11687}11687 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11688}11688 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11689}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bb983464e5b9c075481b707114a4be8}{11689}} \textcolor{preprocessor}{\#define NVIC\_EN1\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11690}11690 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11691}11691 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11692}11692 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11693}11693 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11694}11694 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11695}11695 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11696}\mbox{\hyperlink{tm4c123gh6pm_8h_a67c57bc07f3e10aa60635a118411a6a7}{11696}} \textcolor{preprocessor}{\#define NVIC\_EN2\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11697}11697 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11698}11698 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11699}11699 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11700}11700 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11701}11701 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11702}11702 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11703}\mbox{\hyperlink{tm4c123gh6pm_8h_a2cf9624e8550de7e9df3892bc6f6164e}{11703}} \textcolor{preprocessor}{\#define NVIC\_EN3\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11704}11704 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11705}11705 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11706}11706 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11707}11707 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11708}11708 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11709}11709 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11710}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e6dd68455aaa79513e07fc531426da0}{11710}} \textcolor{preprocessor}{\#define NVIC\_EN4\_INT\_M          0x000007FF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11711}11711 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11712}11712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11713}11713 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11714}11714 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11715}11715 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11716}11716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11717}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9ca2fa40358379de7ff662749cd2fca}{11717}} \textcolor{preprocessor}{\#define NVIC\_DIS0\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11718}11718 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11719}11719 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11720}11720 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11721}11721 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11722}11722 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11723}11723 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11724}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b3e99917ccefe633c809487c8c47c07}{11724}} \textcolor{preprocessor}{\#define NVIC\_DIS1\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11725}11725 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11726}11726 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11727}11727 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11728}11728 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11729}11729 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11730}11730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11731}\mbox{\hyperlink{tm4c123gh6pm_8h_ab77e1f7b051b913782b8f92782e5a11a}{11731}} \textcolor{preprocessor}{\#define NVIC\_DIS2\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11732}11732 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11733}11733 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11734}11734 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11735}11735 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11736}11736 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11737}11737 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11738}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1ea3cbab19f177f0c547fe1248449dd}{11738}} \textcolor{preprocessor}{\#define NVIC\_DIS3\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11739}11739 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11740}11740 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11741}11741 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11742}11742 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11743}11743 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11744}11744 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11745}\mbox{\hyperlink{tm4c123gh6pm_8h_a5d8f9f16db07dcba09c8e921e9cfca4b}{11745}} \textcolor{preprocessor}{\#define NVIC\_DIS4\_INT\_M         0x000007FF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11746}11746 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11747}11747 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11748}11748 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11749}11749 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11750}11750 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11751}11751 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11752}\mbox{\hyperlink{tm4c123gh6pm_8h_a467c269f05b73caba80bc074cf88b432}{11752}} \textcolor{preprocessor}{\#define NVIC\_PEND0\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11753}11753 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11754}11754 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11755}11755 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11756}11756 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11757}11757 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11758}11758 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11759}\mbox{\hyperlink{tm4c123gh6pm_8h_a9426dff7aa5d567029bb3ed8dc7054d6}{11759}} \textcolor{preprocessor}{\#define NVIC\_PEND1\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11760}11760 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11761}11761 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11762}11762 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11763}11763 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11764}11764 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11765}11765 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11766}\mbox{\hyperlink{tm4c123gh6pm_8h_a3071b7d39094fffbb66cf0afe734f365}{11766}} \textcolor{preprocessor}{\#define NVIC\_PEND2\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11767}11767 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11768}11768 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11769}11769 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11770}11770 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11771}11771 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11772}11772 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11773}\mbox{\hyperlink{tm4c123gh6pm_8h_aca5d5c589fe17ecdac7ed1a9417a1166}{11773}} \textcolor{preprocessor}{\#define NVIC\_PEND3\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11774}11774 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11775}11775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11776}11776 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11777}11777 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11778}11778 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11779}11779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11780}\mbox{\hyperlink{tm4c123gh6pm_8h_a29ed2ae27c086810ebb65228f0bdd039}{11780}} \textcolor{preprocessor}{\#define NVIC\_PEND4\_INT\_M        0x000007FF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11781}11781 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11782}11782 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11783}11783 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11784}11784 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11785}11785 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11786}11786 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11787}\mbox{\hyperlink{tm4c123gh6pm_8h_ace6ef0e9e8b1fe79ae13be7b9f688e26}{11787}} \textcolor{preprocessor}{\#define NVIC\_UNPEND0\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11788}11788 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11789}11789 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11790}11790 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11791}11791 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11792}11792 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11793}11793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11794}\mbox{\hyperlink{tm4c123gh6pm_8h_adad790695f9cd8399a50aea5ee6d94cb}{11794}} \textcolor{preprocessor}{\#define NVIC\_UNPEND1\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11795}11795 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11796}11796 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11797}11797 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11798}11798 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11799}11799 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11800}11800 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11801}\mbox{\hyperlink{tm4c123gh6pm_8h_a0179dfe450acf373a5c8b1cf7ba861b0}{11801}} \textcolor{preprocessor}{\#define NVIC\_UNPEND2\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11802}11802 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11803}11803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11804}11804 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11805}11805 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11806}11806 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11807}11807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11808}\mbox{\hyperlink{tm4c123gh6pm_8h_a7f4ca4d6e02e42516d50e349264271f9}{11808}} \textcolor{preprocessor}{\#define NVIC\_UNPEND3\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11809}11809 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11810}11810 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11811}11811 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11812}11812 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11813}11813 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11814}11814 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11815}\mbox{\hyperlink{tm4c123gh6pm_8h_ad32ab5a14d242d85cccb24667929d9c8}{11815}} \textcolor{preprocessor}{\#define NVIC\_UNPEND4\_INT\_M      0x000007FF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11816}11816 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11817}11817 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11818}11818 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11819}11819 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11820}11820 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11821}11821 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11822}\mbox{\hyperlink{tm4c123gh6pm_8h_af09093b82bcbf553ffb7adc83337e6b6}{11822}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE0\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11823}11823 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11824}11824 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11825}11825 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11826}11826 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11827}11827 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11828}11828 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11829}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8c69a2641e7f8c9673df265774358a9}{11829}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE1\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11830}11830 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11831}11831 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11832}11832 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11833}11833 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11834}11834 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11835}11835 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11836}\mbox{\hyperlink{tm4c123gh6pm_8h_a8cef5776f6a4f2023a920170626463d5}{11836}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE2\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11837}11837 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11838}11838 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11839}11839 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11840}11840 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11841}11841 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11842}11842 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11843}\mbox{\hyperlink{tm4c123gh6pm_8h_acfbd7438a3b2511ba36a23fe6da81471}{11843}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE3\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11844}11844 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11845}11845 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11846}11846 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11847}11847 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11848}11848 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11849}11849 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11850}\mbox{\hyperlink{tm4c123gh6pm_8h_adccc9ce469c608946cced936adc36383}{11850}} \textcolor{preprocessor}{\#define NVIC\_ACTIVE4\_INT\_M      0x000007FF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11851}11851 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11852}11852 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11853}11853 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11854}11854 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI0 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11855}11855 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11856}11856 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11857}\mbox{\hyperlink{tm4c123gh6pm_8h_a8466b4896505f5a3739fbdbfa6a91736}{11857}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT3\_M        0xE0000000  }\textcolor{comment}{// Interrupt 3 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11858}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b36df4fa760f59ab9ee78214ca417f6}{11858}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT2\_M        0x00E00000  }\textcolor{comment}{// Interrupt 2 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11859}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6dcf4cb914e37d5cdeacbf2c33aa5b3}{11859}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT1\_M        0x0000E000  }\textcolor{comment}{// Interrupt 1 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11860}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb223aa5e78ce87481aa302e4960991b}{11860}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT0\_M        0x000000E0  }\textcolor{comment}{// Interrupt 0 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11861}\mbox{\hyperlink{tm4c123gh6pm_8h_a034cf668b94934f8a98f518b31d24a4e}{11861}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT3\_S        29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11862}\mbox{\hyperlink{tm4c123gh6pm_8h_ad3e2f3fdcad83367cd4b7479f0d0bd19}{11862}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT2\_S        21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11863}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0b2f337ff415ff15c1748b4dc8d492b}{11863}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT1\_S        13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11864}\mbox{\hyperlink{tm4c123gh6pm_8h_a23301637d3f348074601b43fd34d96f4}{11864}} \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT0\_S        5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11865}11865 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11866}11866 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11867}11867 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11868}11868 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11869}11869 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11870}11870 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11871}\mbox{\hyperlink{tm4c123gh6pm_8h_aa26a6ed061a9e2607d08089792517059}{11871}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT7\_M        0xE0000000  }\textcolor{comment}{// Interrupt 7 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11872}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b88f004c9c4aec1b14335a40bfed973}{11872}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT6\_M        0x00E00000  }\textcolor{comment}{// Interrupt 6 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11873}\mbox{\hyperlink{tm4c123gh6pm_8h_a16def09c64525a714d8de1a2fcd9885b}{11873}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT5\_M        0x0000E000  }\textcolor{comment}{// Interrupt 5 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11874}\mbox{\hyperlink{tm4c123gh6pm_8h_aa209d77076c4687b5bc138cf13e20c7c}{11874}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT4\_M        0x000000E0  }\textcolor{comment}{// Interrupt 4 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11875}\mbox{\hyperlink{tm4c123gh6pm_8h_a689b2888a9fa6a14fb0cfe79f6f487f6}{11875}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT7\_S        29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11876}\mbox{\hyperlink{tm4c123gh6pm_8h_a0d1cd02fd3f87c99f1317720d62d5699}{11876}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT6\_S        21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11877}\mbox{\hyperlink{tm4c123gh6pm_8h_af2438af5ab5b9f37a53ea1d48b5778e2}{11877}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT5\_S        13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11878}\mbox{\hyperlink{tm4c123gh6pm_8h_a3da0f0f48c82e89babc6ff61ea65fe3a}{11878}} \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT4\_S        5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11879}11879 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11880}11880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11881}11881 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11882}11882 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11883}11883 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11884}11884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11885}\mbox{\hyperlink{tm4c123gh6pm_8h_af3010874f18446972187cb1dd29f5b9b}{11885}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT11\_M       0xE0000000  }\textcolor{comment}{// Interrupt 11 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11886}\mbox{\hyperlink{tm4c123gh6pm_8h_ab18ecca7b21ea619e5c9c02a91a87763}{11886}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT10\_M       0x00E00000  }\textcolor{comment}{// Interrupt 10 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11887}\mbox{\hyperlink{tm4c123gh6pm_8h_a5aa722815c4330f8bda5d38db5e3c244}{11887}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT9\_M        0x0000E000  }\textcolor{comment}{// Interrupt 9 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11888}\mbox{\hyperlink{tm4c123gh6pm_8h_a8000e0288c0c11340ba22755e6a1e049}{11888}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT8\_M        0x000000E0  }\textcolor{comment}{// Interrupt 8 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11889}\mbox{\hyperlink{tm4c123gh6pm_8h_a6251f82618d37a240fa75879eb8ef325}{11889}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT11\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11890}\mbox{\hyperlink{tm4c123gh6pm_8h_a70dac7f06886f479705b86c10542c8f2}{11890}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT10\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11891}\mbox{\hyperlink{tm4c123gh6pm_8h_a499c09d37c34ae949dfa1289d3efa722}{11891}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT9\_S        13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11892}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fb137b8a31bcbec0d2b4ae0fd7a5822}{11892}} \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT8\_S        5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11893}11893 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11894}11894 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11895}11895 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11896}11896 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11897}11897 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11898}11898 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11899}\mbox{\hyperlink{tm4c123gh6pm_8h_aae103697609027349515ef1d9842f160}{11899}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT15\_M       0xE0000000  }\textcolor{comment}{// Interrupt 15 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11900}\mbox{\hyperlink{tm4c123gh6pm_8h_a7fa72ed11f7dc437e81dd394629fbe14}{11900}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT14\_M       0x00E00000  }\textcolor{comment}{// Interrupt 14 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11901}\mbox{\hyperlink{tm4c123gh6pm_8h_a3839185444ec447cdd088de2a50caaad}{11901}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT13\_M       0x0000E000  }\textcolor{comment}{// Interrupt 13 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11902}\mbox{\hyperlink{tm4c123gh6pm_8h_a6189a2281187191a39f01891dd0e8a54}{11902}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT12\_M       0x000000E0  }\textcolor{comment}{// Interrupt 12 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11903}\mbox{\hyperlink{tm4c123gh6pm_8h_a6950fd8426b90d162f4931937b60ed60}{11903}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT15\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11904}\mbox{\hyperlink{tm4c123gh6pm_8h_ace8df69c60aa6634905c2ac7ec6aa6f9}{11904}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT14\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11905}\mbox{\hyperlink{tm4c123gh6pm_8h_ad163a9c5c190bc39399c8829f7114db1}{11905}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT13\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11906}\mbox{\hyperlink{tm4c123gh6pm_8h_aba65741cbc30f8d6bc0be773ece9d3a4}{11906}} \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT12\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11907}11907 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11908}11908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11909}11909 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11910}11910 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI4 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11911}11911 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11912}11912 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11913}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a822572d7d360d613719f25a5f8edd3}{11913}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT19\_M       0xE0000000  }\textcolor{comment}{// Interrupt 19 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11914}\mbox{\hyperlink{tm4c123gh6pm_8h_a996ad14f0bc7fd9453efdcc44e268749}{11914}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT18\_M       0x00E00000  }\textcolor{comment}{// Interrupt 18 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11915}\mbox{\hyperlink{tm4c123gh6pm_8h_ab59ccf44d5dabecf57e262fc84eeb88b}{11915}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT17\_M       0x0000E000  }\textcolor{comment}{// Interrupt 17 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11916}\mbox{\hyperlink{tm4c123gh6pm_8h_ac91f9810103fc740647eac9e9c064ea5}{11916}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT16\_M       0x000000E0  }\textcolor{comment}{// Interrupt 16 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11917}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8693e825b53e319b7b3215bf10de7ec}{11917}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT19\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11918}\mbox{\hyperlink{tm4c123gh6pm_8h_aa72c2b861b4d8a1dd03f2c9e33b1b119}{11918}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT18\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11919}\mbox{\hyperlink{tm4c123gh6pm_8h_af52d01568aad6aab128b957343828e74}{11919}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT17\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11920}\mbox{\hyperlink{tm4c123gh6pm_8h_af820c9ffdb950781bcfb79dca3df2430}{11920}} \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT16\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11921}11921 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11922}11922 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11923}11923 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11924}11924 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI5 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11925}11925 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11926}11926 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11927}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5d783e3732a43c9a861602273cee6e5}{11927}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT23\_M       0xE0000000  }\textcolor{comment}{// Interrupt 23 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11928}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f5161d63a57432c48eee0b92575b5d9}{11928}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT22\_M       0x00E00000  }\textcolor{comment}{// Interrupt 22 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11929}\mbox{\hyperlink{tm4c123gh6pm_8h_acf3d85605fd3f6afaaae4c345b53f5df}{11929}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT21\_M       0x0000E000  }\textcolor{comment}{// Interrupt 21 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11930}\mbox{\hyperlink{tm4c123gh6pm_8h_a83468a8ffca811993551f43a4c82af0f}{11930}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT20\_M       0x000000E0  }\textcolor{comment}{// Interrupt 20 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11931}\mbox{\hyperlink{tm4c123gh6pm_8h_a69a738033b0ffb62b9925c6af6f5d8e0}{11931}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT23\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11932}\mbox{\hyperlink{tm4c123gh6pm_8h_a3cbb1134fb7df3ad88ed2440344cdd00}{11932}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT22\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11933}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ca7f3802f9f684987e6b1f6637a4269}{11933}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT21\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11934}\mbox{\hyperlink{tm4c123gh6pm_8h_a55aa271d719398a0d42fcff2cf68ceab}{11934}} \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT20\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11935}11935 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11936}11936 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11937}11937 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11938}11938 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI6 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11939}11939 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11940}11940 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11941}\mbox{\hyperlink{tm4c123gh6pm_8h_a1db9bf4834f5e2593a8aca5bb33bc10c}{11941}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT27\_M       0xE0000000  }\textcolor{comment}{// Interrupt 27 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11942}\mbox{\hyperlink{tm4c123gh6pm_8h_a5bd57e38550f71f725b1e606963e23f7}{11942}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT26\_M       0x00E00000  }\textcolor{comment}{// Interrupt 26 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11943}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d4c7e5a93a4031fac72ab7844b4671d}{11943}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT25\_M       0x0000E000  }\textcolor{comment}{// Interrupt 25 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11944}\mbox{\hyperlink{tm4c123gh6pm_8h_ae78a3fe07174d2b86bff495429797e66}{11944}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT24\_M       0x000000E0  }\textcolor{comment}{// Interrupt 24 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11945}\mbox{\hyperlink{tm4c123gh6pm_8h_a44b20008d368f9236ac7689e8d3eb5eb}{11945}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT27\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11946}\mbox{\hyperlink{tm4c123gh6pm_8h_a9db1528737b961a94d841fc26f8bbe9e}{11946}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT26\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11947}\mbox{\hyperlink{tm4c123gh6pm_8h_a85b268747cde5af52175bd597b56ad24}{11947}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT25\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11948}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2dcbdcd865d09d36a25b01ea88d7371}{11948}} \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT24\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11949}11949 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11950}11950 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11951}11951 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11952}11952 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI7 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11953}11953 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11954}11954 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11955}\mbox{\hyperlink{tm4c123gh6pm_8h_ace80ea8eb44638a7a4a71b82c758785d}{11955}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT31\_M       0xE0000000  }\textcolor{comment}{// Interrupt 31 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11956}\mbox{\hyperlink{tm4c123gh6pm_8h_a0133a17e8ce8528fdeff34de6d94817f}{11956}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT30\_M       0x00E00000  }\textcolor{comment}{// Interrupt 30 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11957}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cce2327e61ec1a982f734eec7cfd5d1}{11957}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT29\_M       0x0000E000  }\textcolor{comment}{// Interrupt 29 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11958}\mbox{\hyperlink{tm4c123gh6pm_8h_a814ff3a2fce8d685e0139fe0f5562d72}{11958}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT28\_M       0x000000E0  }\textcolor{comment}{// Interrupt 28 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11959}\mbox{\hyperlink{tm4c123gh6pm_8h_ab3072a07f9934fe505c95a10b8cf2682}{11959}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT31\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11960}\mbox{\hyperlink{tm4c123gh6pm_8h_af4f22774f2d187efd3de0ae2365be962}{11960}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT30\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11961}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a40aaba0fa456ab3192787e66e8a9af}{11961}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT29\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11962}\mbox{\hyperlink{tm4c123gh6pm_8h_a9809bb67d2e489e11272dffdb4a4e0db}{11962}} \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT28\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11963}11963 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11964}11964 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11965}11965 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11966}11966 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI8 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11967}11967 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11968}11968 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11969}\mbox{\hyperlink{tm4c123gh6pm_8h_af5b16f46cc8facf3e0818210a2fd54fb}{11969}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT35\_M       0xE0000000  }\textcolor{comment}{// Interrupt 35 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11970}\mbox{\hyperlink{tm4c123gh6pm_8h_a2c761b32588fc33732dfb0eafbe2d13e}{11970}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT34\_M       0x00E00000  }\textcolor{comment}{// Interrupt 34 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11971}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2a1527ade77f00ffc9768cc1e07d7bf}{11971}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT33\_M       0x0000E000  }\textcolor{comment}{// Interrupt 33 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11972}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b8aa42fe4be1f5770a28a1d62cbb9e3}{11972}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT32\_M       0x000000E0  }\textcolor{comment}{// Interrupt 32 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11973}\mbox{\hyperlink{tm4c123gh6pm_8h_a1605a37283cf69e19eb673caac04924d}{11973}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT35\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11974}\mbox{\hyperlink{tm4c123gh6pm_8h_a21aaa94a1e46175bf67af7fa47d78102}{11974}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT34\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11975}\mbox{\hyperlink{tm4c123gh6pm_8h_a772612a2cb406c0774cbd00a5b8629d5}{11975}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT33\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11976}\mbox{\hyperlink{tm4c123gh6pm_8h_aa045100dc06bca9dc5ad8f038018fa8f}{11976}} \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT32\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11977}11977 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11978}11978 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11979}11979 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11980}11980 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI9 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11981}11981 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11982}11982 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11983}\mbox{\hyperlink{tm4c123gh6pm_8h_adf3bf0895ed6a29e5219f0bdbdaa6495}{11983}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT39\_M       0xE0000000  }\textcolor{comment}{// Interrupt 39 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11984}\mbox{\hyperlink{tm4c123gh6pm_8h_a89dff4ccb8cafd047be31e5f423139c5}{11984}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT38\_M       0x00E00000  }\textcolor{comment}{// Interrupt 38 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11985}\mbox{\hyperlink{tm4c123gh6pm_8h_a94f64621445f8ccfdbdf4472d766d1de}{11985}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT37\_M       0x0000E000  }\textcolor{comment}{// Interrupt 37 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11986}\mbox{\hyperlink{tm4c123gh6pm_8h_a72cfd1581c6d671d91128f1e928a4fdb}{11986}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT36\_M       0x000000E0  }\textcolor{comment}{// Interrupt 36 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11987}\mbox{\hyperlink{tm4c123gh6pm_8h_ab8fdd1eb98380214abb8385d6c13eb1f}{11987}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT39\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11988}\mbox{\hyperlink{tm4c123gh6pm_8h_aa41eb929a7096ade583f5c3a9fd155fa}{11988}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT38\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11989}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cc59a0d4600c4e5a98fc72cb47e90de}{11989}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT37\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11990}\mbox{\hyperlink{tm4c123gh6pm_8h_ab13e4613bf1aab9547b674ff022bb938}{11990}} \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT36\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11991}11991 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11992}11992 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11993}11993 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11994}11994 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI10 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11995}11995 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11996}11996 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11997}\mbox{\hyperlink{tm4c123gh6pm_8h_a70279393b256510b8c8beed7d209af64}{11997}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT43\_M      0xE0000000  }\textcolor{comment}{// Interrupt 43 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11998}\mbox{\hyperlink{tm4c123gh6pm_8h_afe16f2a9292d83a079b1787aaab7358f}{11998}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT42\_M      0x00E00000  }\textcolor{comment}{// Interrupt 42 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l11999}\mbox{\hyperlink{tm4c123gh6pm_8h_a6abc5f3f43f6bf70721cf9eca3174cf8}{11999}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT41\_M      0x0000E000  }\textcolor{comment}{// Interrupt 41 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12000}\mbox{\hyperlink{tm4c123gh6pm_8h_adb04f8d241169ae1bc06eeacaa1617a5}{12000}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT40\_M      0x000000E0  }\textcolor{comment}{// Interrupt 40 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12001}\mbox{\hyperlink{tm4c123gh6pm_8h_ad24a8949ccaa0a2d23140d63e3ad1148}{12001}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT43\_S      29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12002}\mbox{\hyperlink{tm4c123gh6pm_8h_a8a0494dd5c35c410e5d813435f0073a0}{12002}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT42\_S      21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12003}\mbox{\hyperlink{tm4c123gh6pm_8h_af036b7a8023692d618ff7fc8c15ff14a}{12003}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT41\_S      13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12004}\mbox{\hyperlink{tm4c123gh6pm_8h_ade7bdcbd333fe7c440c3322cd2e7ff5f}{12004}} \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT40\_S      5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12005}12005 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12006}12006 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12007}12007 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12008}12008 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI11 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12009}12009 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12010}12010 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12011}\mbox{\hyperlink{tm4c123gh6pm_8h_ae45785e78d28753bf9f65831d8a38346}{12011}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT47\_M      0xE0000000  }\textcolor{comment}{// Interrupt 47 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12012}\mbox{\hyperlink{tm4c123gh6pm_8h_a757abf8d6ac5805f9b503aff37fc9ce2}{12012}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT46\_M      0x00E00000  }\textcolor{comment}{// Interrupt 46 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12013}\mbox{\hyperlink{tm4c123gh6pm_8h_acd3a25bfa4e96c5db8ee3ef5bf1e6604}{12013}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT45\_M      0x0000E000  }\textcolor{comment}{// Interrupt 45 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12014}\mbox{\hyperlink{tm4c123gh6pm_8h_a572fe6013742eb251e302d90b8874ce6}{12014}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT44\_M      0x000000E0  }\textcolor{comment}{// Interrupt 44 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12015}\mbox{\hyperlink{tm4c123gh6pm_8h_a677b5533e47d124bdd294fa51a61867a}{12015}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT47\_S      29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12016}\mbox{\hyperlink{tm4c123gh6pm_8h_a6542bc63b13395598ccfa57028a062f1}{12016}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT46\_S      21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12017}\mbox{\hyperlink{tm4c123gh6pm_8h_a7956749deb9a33a9d52a8a31e4a8f437}{12017}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT45\_S      13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12018}\mbox{\hyperlink{tm4c123gh6pm_8h_aa714fc7841216322fbf35bca95306a80}{12018}} \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT44\_S      5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12019}12019 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12020}12020 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12021}12021 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12022}12022 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI12 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12023}12023 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12024}12024 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12025}\mbox{\hyperlink{tm4c123gh6pm_8h_a2d665574fc39eea957b14ba60d08d708}{12025}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT51\_M      0xE0000000  }\textcolor{comment}{// Interrupt 51 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12026}\mbox{\hyperlink{tm4c123gh6pm_8h_aa1cb3d3e26ca31dc320b79e13879ebea}{12026}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT50\_M      0x00E00000  }\textcolor{comment}{// Interrupt 50 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12027}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a1091a2ea72fc1f52218da941e71dac}{12027}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT49\_M      0x0000E000  }\textcolor{comment}{// Interrupt 49 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12028}\mbox{\hyperlink{tm4c123gh6pm_8h_a42648801e22173eaf2155f3338d7872c}{12028}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT48\_M      0x000000E0  }\textcolor{comment}{// Interrupt 48 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12029}\mbox{\hyperlink{tm4c123gh6pm_8h_a131fb0b29ec2d56d4fd475be6a781ed8}{12029}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT51\_S      29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12030}\mbox{\hyperlink{tm4c123gh6pm_8h_afac497b3fa3deb06e692b7f9d8f3e366}{12030}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT50\_S      21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12031}\mbox{\hyperlink{tm4c123gh6pm_8h_a37e28ef071088c11ed1c7c46afaae8f1}{12031}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT49\_S      13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12032}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7e55db2ec6a444caa3ee037c86d023d}{12032}} \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT48\_S      5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12033}12033 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12034}12034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12035}12035 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12036}12036 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI13 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12037}12037 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12038}12038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12039}\mbox{\hyperlink{tm4c123gh6pm_8h_a760256d40f32e13ae43a43c2bfec570e}{12039}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT55\_M      0xE0000000  }\textcolor{comment}{// Interrupt 55 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12040}\mbox{\hyperlink{tm4c123gh6pm_8h_a320ee17403ece54d2e3f93e2ae81b298}{12040}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT54\_M      0x00E00000  }\textcolor{comment}{// Interrupt 54 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12041}\mbox{\hyperlink{tm4c123gh6pm_8h_afc3066813c49009ee4c6cd10d08b208e}{12041}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT53\_M      0x0000E000  }\textcolor{comment}{// Interrupt 53 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12042}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0e72cd588c4d77cdad091bd0d98995d}{12042}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT52\_M      0x000000E0  }\textcolor{comment}{// Interrupt 52 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12043}\mbox{\hyperlink{tm4c123gh6pm_8h_aa314d474fd7c7e7eaaf81de1d54f9765}{12043}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT55\_S      29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12044}\mbox{\hyperlink{tm4c123gh6pm_8h_a3feacfe0c9249ea2704419f96cc32ca3}{12044}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT54\_S      21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12045}\mbox{\hyperlink{tm4c123gh6pm_8h_a890c85219671cba0431c1b69479ed928}{12045}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT53\_S      13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12046}\mbox{\hyperlink{tm4c123gh6pm_8h_a5ac10e2883206a03913f305c35ef616c}{12046}} \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT52\_S      5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12047}12047 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12048}12048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12049}12049 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12050}12050 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI14 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12051}12051 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12052}12052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12053}\mbox{\hyperlink{tm4c123gh6pm_8h_acd958d2ba3f69680b61d6eb8764f140d}{12053}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 59 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12054}\mbox{\hyperlink{tm4c123gh6pm_8h_a3868d9a0066cdc5b8c8c0f073ce7fc3d}{12054}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 58 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12055}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f0e2e29939130e3e33db03fd7df7240}{12055}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 57 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12056}\mbox{\hyperlink{tm4c123gh6pm_8h_afa6c60045975a676e80b8505599d1ebb}{12056}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 56 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12057}\mbox{\hyperlink{tm4c123gh6pm_8h_a9342d5d926f00f0da63c21016a4c4752}{12057}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12058}\mbox{\hyperlink{tm4c123gh6pm_8h_a59d306f4895b48114bd368f87fb58952}{12058}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12059}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f2e780b70e4824afc42d8532dcb4dd6}{12059}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12060}\mbox{\hyperlink{tm4c123gh6pm_8h_ad87c66822c6da3dab859ba5b1c37007e}{12060}} \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12061}12061 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12062}12062 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12063}12063 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12064}12064 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI15 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12065}12065 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12066}12066 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12067}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f5083995382fae62c7c1573e89a461e}{12067}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 63 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12068}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7980e293ea5232d0a7593e84a15364f}{12068}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 62 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12069}\mbox{\hyperlink{tm4c123gh6pm_8h_a8f39443478003ebcf637d5efc9e5d771}{12069}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 61 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12070}\mbox{\hyperlink{tm4c123gh6pm_8h_a76bb2fb8dcfa3265e8c059bfe9ee4d9c}{12070}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 60 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12071}\mbox{\hyperlink{tm4c123gh6pm_8h_af29f9bd18ab88fc1dc97c4abb449b2ee}{12071}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12072}\mbox{\hyperlink{tm4c123gh6pm_8h_afcf5d45f3cb3f6fd5279be62bdab6d2a}{12072}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12073}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb6743cd6e5c465a9a2e55b646a353e2}{12073}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12074}\mbox{\hyperlink{tm4c123gh6pm_8h_a1066a35c44a223bd768987fc727998a8}{12074}} \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12075}12075 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12076}12076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12077}12077 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12078}12078 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI16 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12079}12079 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12080}12080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12081}\mbox{\hyperlink{tm4c123gh6pm_8h_ad73d7674aff841a8bf53cb216e22370d}{12081}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 67 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12082}\mbox{\hyperlink{tm4c123gh6pm_8h_a3618a8f9a5952dc0a720fc84ca3c553a}{12082}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 66 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12083}\mbox{\hyperlink{tm4c123gh6pm_8h_aee6bc4f792b2e59f724142b183f20e3c}{12083}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 65 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12084}\mbox{\hyperlink{tm4c123gh6pm_8h_aec50a66bf7cac70d83edeb7f908e274d}{12084}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 64 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12085}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b216488569e7962758176ba5088745d}{12085}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12086}\mbox{\hyperlink{tm4c123gh6pm_8h_a34dc31d51d62c102d05a11732d74323d}{12086}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12087}\mbox{\hyperlink{tm4c123gh6pm_8h_ae308de8d08e2391b2c80bb98091a1b88}{12087}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12088}\mbox{\hyperlink{tm4c123gh6pm_8h_a5361298bee17754c7fd150031430c189}{12088}} \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12089}12089 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12090}12090 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12091}12091 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12092}12092 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI17 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12093}12093 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12094}12094 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12095}\mbox{\hyperlink{tm4c123gh6pm_8h_aad30481d22eed3603f6d347acb9734bb}{12095}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 71 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12096}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f716cbd2262873f049531937a58837e}{12096}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 70 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12097}\mbox{\hyperlink{tm4c123gh6pm_8h_a1e83d99adb79a574454f78fbbf230af2}{12097}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 69 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12098}\mbox{\hyperlink{tm4c123gh6pm_8h_ae1f8c76af2e9ef0139b3436ca9e74a90}{12098}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 68 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12099}\mbox{\hyperlink{tm4c123gh6pm_8h_a4380a8617f4d47cc728c753fd400c2c8}{12099}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12100}\mbox{\hyperlink{tm4c123gh6pm_8h_a8671834456dd5d67119ff964ca8c9e4e}{12100}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12101}\mbox{\hyperlink{tm4c123gh6pm_8h_a4f4953db1d008d03bdf53f2f360b638c}{12101}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12102}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c80b8645c6865c39d71dc732d93c058}{12102}} \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12103}12103 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12104}12104 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12105}12105 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12106}12106 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI18 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12107}12107 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12108}12108 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12109}\mbox{\hyperlink{tm4c123gh6pm_8h_a9f2015e54a0c47ec076c660eeee4457c}{12109}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 75 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12110}\mbox{\hyperlink{tm4c123gh6pm_8h_ae03012740554ef7aaf9e0935737db859}{12110}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 74 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12111}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3647f766009ebdb159c7b40a8c3759a}{12111}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 73 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12112}\mbox{\hyperlink{tm4c123gh6pm_8h_a8bb748ae3851ff812e16292c47269e30}{12112}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 72 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12113}\mbox{\hyperlink{tm4c123gh6pm_8h_adffd77bb5537ab80674322c797ec56f2}{12113}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12114}\mbox{\hyperlink{tm4c123gh6pm_8h_a667b206fa9e4de47173dd385ed4a3a3d}{12114}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12115}\mbox{\hyperlink{tm4c123gh6pm_8h_a98362301f4df0d98d668f4e72009f43b}{12115}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12116}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a9b9d6e5f8e6fda8c756ac9554b9935}{12116}} \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12117}12117 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12118}12118 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12119}12119 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12120}12120 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI19 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12121}12121 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12122}12122 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12123}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b4fc25e1560348ffbff5920b7700fba}{12123}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 79 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12124}\mbox{\hyperlink{tm4c123gh6pm_8h_a62f583199d70f96278f5057b09c4fd03}{12124}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 78 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12125}\mbox{\hyperlink{tm4c123gh6pm_8h_aa44a2a0bc79ffd77341dfce25339bc17}{12125}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 77 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12126}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e6506a91bd2befb5bc3c1f4d31375e5}{12126}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 76 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12127}\mbox{\hyperlink{tm4c123gh6pm_8h_af9055c3758285ddee80d5e3c35ead07e}{12127}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12128}\mbox{\hyperlink{tm4c123gh6pm_8h_a20b5dc2f12cffe189253e13352a335dc}{12128}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12129}\mbox{\hyperlink{tm4c123gh6pm_8h_add723b330152ac93af213592d63be611}{12129}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12130}\mbox{\hyperlink{tm4c123gh6pm_8h_a3bddf46f191f036f1a8972620b36552a}{12130}} \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12131}12131 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12132}12132 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12133}12133 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12134}12134 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI20 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12135}12135 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12136}12136 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12137}\mbox{\hyperlink{tm4c123gh6pm_8h_afe80941682582426e4318ce631d0d642}{12137}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 83 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12138}\mbox{\hyperlink{tm4c123gh6pm_8h_a61e4adf8583d439f4b76fbee0f96e0c3}{12138}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 82 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12139}\mbox{\hyperlink{tm4c123gh6pm_8h_af9ce62a639183cc3c3bce8d751a6b4da}{12139}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 81 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12140}\mbox{\hyperlink{tm4c123gh6pm_8h_a561405e49ebea5731d7846b37f978c49}{12140}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 80 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12141}\mbox{\hyperlink{tm4c123gh6pm_8h_aed895fdc17a5a1d36721fb29ff178ee1}{12141}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12142}\mbox{\hyperlink{tm4c123gh6pm_8h_a197041980cae4760d18ea4e6832e826d}{12142}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12143}\mbox{\hyperlink{tm4c123gh6pm_8h_a8b320760b219f162cc753559ce54e91d}{12143}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12144}\mbox{\hyperlink{tm4c123gh6pm_8h_ac2bda09e2356ef2e282440cc109c9f37}{12144}} \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12145}12145 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12146}12146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12147}12147 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12148}12148 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI21 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12149}12149 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12150}12150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12151}\mbox{\hyperlink{tm4c123gh6pm_8h_a69422fc0369cce473c53666499a87b3c}{12151}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 87 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12152}\mbox{\hyperlink{tm4c123gh6pm_8h_a7eaa60956efc66ea8d3ee96f866c0735}{12152}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 86 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12153}\mbox{\hyperlink{tm4c123gh6pm_8h_a06ac6514e6b1569620e3f632b8c9a48f}{12153}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 85 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12154}\mbox{\hyperlink{tm4c123gh6pm_8h_a650ca24d4623b0713ddd53cb18b5c745}{12154}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 84 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12155}\mbox{\hyperlink{tm4c123gh6pm_8h_ac12ba21235df5c1bfe099e70bb65f99c}{12155}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12156}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4b708d38ea65f087ac54fd03a9c3c7f}{12156}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12157}\mbox{\hyperlink{tm4c123gh6pm_8h_a90979b8dea5ae1b799fb5e1b60525a79}{12157}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12158}\mbox{\hyperlink{tm4c123gh6pm_8h_a15ce48be101f1b3b785000e3f380d33d}{12158}} \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12159}12159 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12160}12160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12161}12161 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12162}12162 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI22 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12163}12163 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12164}12164 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12165}\mbox{\hyperlink{tm4c123gh6pm_8h_a8dcfae244656c51e024e1f951cb6e962}{12165}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 91 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12166}\mbox{\hyperlink{tm4c123gh6pm_8h_a17afc501a9459dfc73def38d67321ed1}{12166}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 90 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12167}\mbox{\hyperlink{tm4c123gh6pm_8h_a50cee2d33495a09e4ae9dfdbfe420db7}{12167}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 89 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12168}\mbox{\hyperlink{tm4c123gh6pm_8h_ad74fdf6dcf8f5c94c96f237093aae641}{12168}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 88 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12169}\mbox{\hyperlink{tm4c123gh6pm_8h_a47267213fd62ec6785d1fe46f30bcb2b}{12169}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12170}\mbox{\hyperlink{tm4c123gh6pm_8h_a84cf658eccf7ca02cd25019cbfb47dcf}{12170}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12171}\mbox{\hyperlink{tm4c123gh6pm_8h_a79ab39ec118aefa43509b0178f797d0e}{12171}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12172}\mbox{\hyperlink{tm4c123gh6pm_8h_a07a6cfa7727bc3ca3839559e2c9aafd5}{12172}} \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12173}12173 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12174}12174 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12175}12175 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12176}12176 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI23 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12177}12177 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12178}12178 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12179}\mbox{\hyperlink{tm4c123gh6pm_8h_a293f4a8151f2075517bce60f1b85cab8}{12179}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 95 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12180}\mbox{\hyperlink{tm4c123gh6pm_8h_a871f6070273a1b0a3b9df2b8f957d0ad}{12180}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 94 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12181}\mbox{\hyperlink{tm4c123gh6pm_8h_a3eb25e8fae7dd508356406ecd05cc1a3}{12181}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 93 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12182}\mbox{\hyperlink{tm4c123gh6pm_8h_a29ffe1ae20f79be6b5d6834ebcf48557}{12182}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 92 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12183}\mbox{\hyperlink{tm4c123gh6pm_8h_a95573f2b4c5f39bc7cc602e3fe89294f}{12183}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12184}\mbox{\hyperlink{tm4c123gh6pm_8h_ad5ebaf2e119f76c16c2c605926919e0a}{12184}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12185}\mbox{\hyperlink{tm4c123gh6pm_8h_addcd7e306b732db9aa11f18256d7e56b}{12185}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12186}\mbox{\hyperlink{tm4c123gh6pm_8h_aecb8b425a5458ae6b28c8afa3c56d9ea}{12186}} \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12187}12187 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12188}12188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12189}12189 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12190}12190 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI24 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12191}12191 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12192}12192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12193}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6cb742e84a53ebfc462540ab0236a2e}{12193}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 99 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12194}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e34f13b4557a9d70a07cac32d2c1cc2}{12194}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 98 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12195}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0bb6f4a158650c121c6d6ec5bab9fc2}{12195}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 97 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12196}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d03daf8509c4e323dac4a3f1add518d}{12196}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 96 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12197}\mbox{\hyperlink{tm4c123gh6pm_8h_af2980eb71927b5aa83de4431a1a820b3}{12197}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12198}\mbox{\hyperlink{tm4c123gh6pm_8h_afefd61512854248dd65dad34112950ce}{12198}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12199}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d2757cec3eebbdd4cf993c5191a6072}{12199}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12200}\mbox{\hyperlink{tm4c123gh6pm_8h_a70d60193a0679885cfb7fb0b8526e3fc}{12200}} \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12201}12201 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12202}12202 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12203}12203 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12204}12204 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI25 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12205}12205 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12206}12206 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12207}\mbox{\hyperlink{tm4c123gh6pm_8h_ac3beafa3a399966e707bdcbf8b7bad5b}{12207}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 103 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12208}\mbox{\hyperlink{tm4c123gh6pm_8h_a055687c370d60d76cd8d7d0a16f9a6ba}{12208}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 102 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12209}\mbox{\hyperlink{tm4c123gh6pm_8h_a715e3cbf2de937968eafda1aa939a694}{12209}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 101 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12210}\mbox{\hyperlink{tm4c123gh6pm_8h_a1335c9c0dee2e0e8e6c5760dd9ff7330}{12210}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 100 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12211}\mbox{\hyperlink{tm4c123gh6pm_8h_a13814a085b67a306c013adf9c8be520b}{12211}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12212}\mbox{\hyperlink{tm4c123gh6pm_8h_a9d5fa622bd4992b496ad42031a172d97}{12212}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12213}\mbox{\hyperlink{tm4c123gh6pm_8h_aac1668e0ace62884480783394b1144b8}{12213}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12214}\mbox{\hyperlink{tm4c123gh6pm_8h_a17b3c6cdf088b20e747365620f51fd46}{12214}} \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12215}12215 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12216}12216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12217}12217 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12218}12218 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI26 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12219}12219 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12220}12220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12221}\mbox{\hyperlink{tm4c123gh6pm_8h_ad172df584c5cce6cdb93c01cd854dfb1}{12221}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 107 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12222}\mbox{\hyperlink{tm4c123gh6pm_8h_af2c7093d6c960c926d7027dd52bc2b94}{12222}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 106 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12223}\mbox{\hyperlink{tm4c123gh6pm_8h_a42b71ec6b6b4d10e53ed3d02686b8339}{12223}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 105 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12224}\mbox{\hyperlink{tm4c123gh6pm_8h_a6eee287ab45d35bd68e6666dff2cb419}{12224}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 104 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12225}\mbox{\hyperlink{tm4c123gh6pm_8h_aad15792b6955d48d4d0a0fc96d00a25c}{12225}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12226}\mbox{\hyperlink{tm4c123gh6pm_8h_a7069fb9d3e4ceb1944148d931984788b}{12226}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12227}\mbox{\hyperlink{tm4c123gh6pm_8h_a6f247d239aa7412feb01411fa80d8ec4}{12227}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12228}\mbox{\hyperlink{tm4c123gh6pm_8h_a425c42e3bdf0d119d217b0cb35f4743f}{12228}} \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12229}12229 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12230}12230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12231}12231 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12232}12232 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI27 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12233}12233 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12234}12234 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12235}\mbox{\hyperlink{tm4c123gh6pm_8h_ab52651e9c9639e07c685679628d73c99}{12235}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 111 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12236}\mbox{\hyperlink{tm4c123gh6pm_8h_a763116a34742db9c95209edd360d079a}{12236}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 110 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12237}\mbox{\hyperlink{tm4c123gh6pm_8h_ad99da1cc7872407a4dbaac665c7e96ce}{12237}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 109 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12238}\mbox{\hyperlink{tm4c123gh6pm_8h_a2bd3f1a31ab3c1677f51e49fd29d1257}{12238}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 108 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12239}\mbox{\hyperlink{tm4c123gh6pm_8h_a32517143c2b5a967ee00b461186932e5}{12239}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12240}\mbox{\hyperlink{tm4c123gh6pm_8h_a06b7a0d4d67316bc916fa88fa8d98c78}{12240}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12241}\mbox{\hyperlink{tm4c123gh6pm_8h_ac4a72b474acdf414fcaf967d3070ee63}{12241}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12242}\mbox{\hyperlink{tm4c123gh6pm_8h_a61fbfaa93f4847e8d177bb341b81c15f}{12242}} \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12243}12243 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12244}12244 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12245}12245 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12246}12246 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI28 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12247}12247 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12248}12248 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12249}\mbox{\hyperlink{tm4c123gh6pm_8h_a58ad09e54652a291704e15f8bd172326}{12249}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 115 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12250}\mbox{\hyperlink{tm4c123gh6pm_8h_ab248845c02bf9862aef81261d34783ab}{12250}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 114 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12251}\mbox{\hyperlink{tm4c123gh6pm_8h_ac626aa4f884df4ca42217bac87349b6a}{12251}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 113 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12252}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4814e6c7450ed5df3a312da20a6d418}{12252}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 112 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12253}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d9bcbe7bd45b543d224de2044b8a598}{12253}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12254}\mbox{\hyperlink{tm4c123gh6pm_8h_a50b7d4134c02ac6c703bf0d4d30894fe}{12254}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12255}\mbox{\hyperlink{tm4c123gh6pm_8h_a15fccb4250369dbc8d90491c8f3115ea}{12255}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12256}\mbox{\hyperlink{tm4c123gh6pm_8h_a52f1c2861076a470d7fd5cdc5822b0f4}{12256}} \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12257}12257 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12258}12258 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12259}12259 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12260}12260 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI29 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12261}12261 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12262}12262 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12263}\mbox{\hyperlink{tm4c123gh6pm_8h_a17d3a26a7ba2befd5c7ce7941ac446da}{12263}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 119 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12264}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c91df87cc802d6938694e314672eca7}{12264}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 118 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12265}\mbox{\hyperlink{tm4c123gh6pm_8h_a95c824f7d911b00eb757a8410249fca6}{12265}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 117 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12266}\mbox{\hyperlink{tm4c123gh6pm_8h_a24f2bd97ef95733f69cfba7bb6b68ced}{12266}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 116 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12267}\mbox{\hyperlink{tm4c123gh6pm_8h_a4ed32fd65c40f8d04db8632a95bbf725}{12267}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12268}\mbox{\hyperlink{tm4c123gh6pm_8h_a218ecf5dfad7d123357fce5d77c7dbbc}{12268}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12269}\mbox{\hyperlink{tm4c123gh6pm_8h_a737d06c82319be200e1fb1d88744851d}{12269}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12270}\mbox{\hyperlink{tm4c123gh6pm_8h_a84caeb92405c2425db9467cd7c797c57}{12270}} \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12271}12271 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12272}12272 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12273}12273 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12274}12274 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI30 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12275}12275 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12276}12276 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12277}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0e9e5e6f369cd155f2df0a5077f09ff}{12277}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 123 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12278}\mbox{\hyperlink{tm4c123gh6pm_8h_abfe627cbd02507ae00521a8bd24e80a1}{12278}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 122 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12279}\mbox{\hyperlink{tm4c123gh6pm_8h_a0060dc94793a58ed5046c5d01146212a}{12279}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 121 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12280}\mbox{\hyperlink{tm4c123gh6pm_8h_ae25e9f6aae6943e3ede8aefe23130066}{12280}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 120 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12281}\mbox{\hyperlink{tm4c123gh6pm_8h_ad3f314f178f8882177d8281889e16a61}{12281}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12282}\mbox{\hyperlink{tm4c123gh6pm_8h_a5225950ee5492cef1b5e0e8540a97f3f}{12282}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12283}\mbox{\hyperlink{tm4c123gh6pm_8h_a747c0cfa3812cf241886e9203ce53290}{12283}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12284}\mbox{\hyperlink{tm4c123gh6pm_8h_aee6437cd66f44bb986aaead594eeaa78}{12284}} \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12285}12285 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12286}12286 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12287}12287 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12288}12288 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI31 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12289}12289 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12290}12290 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12291}\mbox{\hyperlink{tm4c123gh6pm_8h_aee8450e1514eac367e2aecc617405030}{12291}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 127 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12292}\mbox{\hyperlink{tm4c123gh6pm_8h_ab258d70a896a2efb59fd149803cee84d}{12292}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 126 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12293}\mbox{\hyperlink{tm4c123gh6pm_8h_aa6bac2f16599f7dd18535428cb929892}{12293}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 125 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12294}\mbox{\hyperlink{tm4c123gh6pm_8h_a9ea9de2ee2dc1e6bb34056b2ee2cc067}{12294}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 124 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12295}\mbox{\hyperlink{tm4c123gh6pm_8h_ac0a659483338b360fdb08707b043f3f7}{12295}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12296}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb535c2608e261c9ec8392919765f5a4}{12296}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12297}\mbox{\hyperlink{tm4c123gh6pm_8h_ad242625398d62577d69467d078d078b8}{12297}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12298}\mbox{\hyperlink{tm4c123gh6pm_8h_ae92711d88c57657a24d678a2c46eb756}{12298}} \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12299}12299 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12300}12300 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12301}12301 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12302}12302 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI32 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12303}12303 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12304}12304 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12305}\mbox{\hyperlink{tm4c123gh6pm_8h_ac52062e73a6c0178617c295aab9a195b}{12305}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 131 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12306}\mbox{\hyperlink{tm4c123gh6pm_8h_a10d1cda3e5d450734e0405f4f3739588}{12306}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 130 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12307}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b2e75553a6348b7294d083f72ba9194}{12307}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 129 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12308}\mbox{\hyperlink{tm4c123gh6pm_8h_a819817c53aab82259481dd86320d7e29}{12308}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 128 Priority Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12309}\mbox{\hyperlink{tm4c123gh6pm_8h_a62c4a1e0550f173d49ff0828cebb591e}{12309}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12310}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ceceec4b809a79d8eb11cb85a9f3d98}{12310}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12311}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2f7259c3e7c65a18a30b014cb23abe8}{12311}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12312}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b641c317aff344efddd71458d557412}{12312}} \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12313}12313 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12314}12314 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12315}12315 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12316}12316 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI33 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12317}12317 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12318}12318 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12319}\mbox{\hyperlink{tm4c123gh6pm_8h_af59154fa920d8c4a3570b9842c6728f9}{12319}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12320}12320                                             \textcolor{comment}{// [4n+3]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12321}\mbox{\hyperlink{tm4c123gh6pm_8h_ae910102ce03374121cefda95ff015174}{12321}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12322}12322                                             \textcolor{comment}{// [4n+2]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12323}\mbox{\hyperlink{tm4c123gh6pm_8h_a52d3990927207ba0f5455ba0d8d19895}{12323}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12324}12324                                             \textcolor{comment}{// [4n+1]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12325}\mbox{\hyperlink{tm4c123gh6pm_8h_ac6472befbdf7a852de8e2abb6fa36095}{12325}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12326}12326                                             \textcolor{comment}{// [4n]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12327}\mbox{\hyperlink{tm4c123gh6pm_8h_ad4a147d7570871af4df39680e6e6e62b}{12327}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12328}\mbox{\hyperlink{tm4c123gh6pm_8h_a24ad29a0bc0468078f4e17f76b834358}{12328}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12329}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f2987f28d84662fc9bb789732845174}{12329}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12330}\mbox{\hyperlink{tm4c123gh6pm_8h_a9c1942712f3defe72f559e9acc804e69}{12330}} \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12331}12331 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12332}12332 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12333}12333 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12334}12334 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI34 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12335}12335 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12336}12336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12337}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1247c0794bb702bfae1f1a703e2c050}{12337}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12338}12338                                             \textcolor{comment}{// [4n+3]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12339}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ac30077e29ca80e9733f91481da936c}{12339}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12340}12340                                             \textcolor{comment}{// [4n+2]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12341}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b8d1914c2d609c2f9a92f39f6091b98}{12341}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12342}12342                                             \textcolor{comment}{// [4n+1]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12343}\mbox{\hyperlink{tm4c123gh6pm_8h_acac3083f1f2fe17e81b022f7c3d64b88}{12343}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12344}12344                                             \textcolor{comment}{// [4n]}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12345}\mbox{\hyperlink{tm4c123gh6pm_8h_a88fce570d1b67226545cb39e57fed77e}{12345}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTD\_S       29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12346}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f003bebe0cc8657e545d31400d52861}{12346}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTC\_S       21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12347}\mbox{\hyperlink{tm4c123gh6pm_8h_ad150410ab455797dff8bcb538bfda6d7}{12347}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTB\_S       13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12348}\mbox{\hyperlink{tm4c123gh6pm_8h_a0058a7b98b03b7dcf5e7c3a65c1423c3}{12348}} \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTA\_S       5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12349}12349 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12350}12350 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12351}12351 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12352}12352 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_CPUID register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12353}12353 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12354}12354 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12355}\mbox{\hyperlink{tm4c123gh6pm_8h_ae0c9771bddef6b1f591f4067b3d62829}{12355}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_IMP\_M        0xFF000000  }\textcolor{comment}{// Implementer Code}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12356}\mbox{\hyperlink{tm4c123gh6pm_8h_a22515969f50e96dd559660bf31092a02}{12356}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_IMP\_ARM      0x41000000  }\textcolor{comment}{// ARM}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12357}\mbox{\hyperlink{tm4c123gh6pm_8h_ad1f80bf2b9c89d117575d533ff4afd6a}{12357}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_VAR\_M        0x00F00000  }\textcolor{comment}{// Variant Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12358}\mbox{\hyperlink{tm4c123gh6pm_8h_a6cfdbf49b11b0ad7f11673740bc543e2}{12358}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_CON\_M        0x000F0000  }\textcolor{comment}{// Constant}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12359}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e71d342b341c13ed8a1d24bd8953072}{12359}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_PARTNO\_M     0x0000FFF0  }\textcolor{comment}{// Part Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12360}\mbox{\hyperlink{tm4c123gh6pm_8h_a450d4a27a3f084d1676e45e6b41dea06}{12360}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_PARTNO\_CM4   0x0000C240  }\textcolor{comment}{// Cortex-\/M4 processor}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12361}\mbox{\hyperlink{tm4c123gh6pm_8h_a324d9920a87f42110622f27719887214}{12361}} \textcolor{preprocessor}{\#define NVIC\_CPUID\_REV\_M        0x0000000F  }\textcolor{comment}{// Revision Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12362}12362 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12363}12363 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12364}12364 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12365}12365 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_INT\_CTRL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12366}12366 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12367}12367 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12368}\mbox{\hyperlink{tm4c123gh6pm_8h_aea4f67673295ceba8609abe489788bef}{12368}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_NMI\_SET   0x80000000  }\textcolor{comment}{// NMI Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12369}\mbox{\hyperlink{tm4c123gh6pm_8h_adc34fec0a6c793ea5aca1b48068f1c52}{12369}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_PEND\_SV   0x10000000  }\textcolor{comment}{// PendSV Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12370}\mbox{\hyperlink{tm4c123gh6pm_8h_a3482a7e3189d5c4d133935045c9a9150}{12370}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_UNPEND\_SV 0x08000000  }\textcolor{comment}{// PendSV Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12371}\mbox{\hyperlink{tm4c123gh6pm_8h_a0c3615140497bf7fd853e4d16be4abe1}{12371}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_PENDSTSET 0x04000000  }\textcolor{comment}{// SysTick Set Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12372}\mbox{\hyperlink{tm4c123gh6pm_8h_a4a5cc3e098ba46d4ab4715e8be3a6526}{12372}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_PENDSTCLR 0x02000000  }\textcolor{comment}{// SysTick Clear Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12373}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cafbddb04b7e16060f80034819da1b9}{12373}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_ISR\_PRE   0x00800000  }\textcolor{comment}{// Debug Interrupt Handling}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12374}\mbox{\hyperlink{tm4c123gh6pm_8h_a8d14f6d2606a8f18bc16877b2d82aad5}{12374}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_ISR\_PEND  0x00400000  }\textcolor{comment}{// Interrupt Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12375}\mbox{\hyperlink{tm4c123gh6pm_8h_a9331a9d03b8b4ed598d012162b0286ef}{12375}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_M 0x000FF000  }\textcolor{comment}{// Interrupt Pending Vector Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12376}\mbox{\hyperlink{tm4c123gh6pm_8h_a796467f7c1843b2557881196027728b8}{12376}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_NMI                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12377}12377 \textcolor{preprocessor}{                                0x00002000  }\textcolor{comment}{// NMI}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12378}\mbox{\hyperlink{tm4c123gh6pm_8h_abb23557942d879eb1cb0f0fe14905d30}{12378}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_HARD                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12379}12379 \textcolor{preprocessor}{                                0x00003000  }\textcolor{comment}{// Hard fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12380}\mbox{\hyperlink{tm4c123gh6pm_8h_aeed718342a1ad1eb712a2756885abf38}{12380}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_MEM                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12381}12381 \textcolor{preprocessor}{                                0x00004000  }\textcolor{comment}{// Memory management fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12382}\mbox{\hyperlink{tm4c123gh6pm_8h_a34fee4d0da8221483d534ae11ba4c1ff}{12382}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_BUS                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12383}12383 \textcolor{preprocessor}{                                0x00005000  }\textcolor{comment}{// Bus fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12384}\mbox{\hyperlink{tm4c123gh6pm_8h_a3a38953202fab18e373ae6db2a93e88b}{12384}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_USG                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12385}12385 \textcolor{preprocessor}{                                0x00006000  }\textcolor{comment}{// Usage fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12386}\mbox{\hyperlink{tm4c123gh6pm_8h_ad08505932260d8f4ff1b4d59e48815f2}{12386}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_SVC                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12387}12387 \textcolor{preprocessor}{                                0x0000B000  }\textcolor{comment}{// SVCall}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12388}\mbox{\hyperlink{tm4c123gh6pm_8h_a6903a8af99fe1beb48d32f11b1f3a998}{12388}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_PNDSV                                           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12389}12389 \textcolor{preprocessor}{                                0x0000E000  }\textcolor{comment}{// PendSV}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12390}\mbox{\hyperlink{tm4c123gh6pm_8h_a0b6cccade7b93f34abd4cd0a2d1c7dba}{12390}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_TICK                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12391}12391 \textcolor{preprocessor}{                                0x0000F000  }\textcolor{comment}{// SysTick}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12392}\mbox{\hyperlink{tm4c123gh6pm_8h_a510e76288d6bc0ed64ad371b82b45090}{12392}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_RET\_BASE  0x00000800  }\textcolor{comment}{// Return to Base}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12393}\mbox{\hyperlink{tm4c123gh6pm_8h_af52d16e3f7b76c63b488a07d3a13bca8}{12393}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_ACT\_M 0x000000FF  }\textcolor{comment}{// Interrupt Pending Vector Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12394}\mbox{\hyperlink{tm4c123gh6pm_8h_ae6719482b0c5085d545ca978558fbee4}{12394}} \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_ACT\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12395}12395 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12396}12396 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12397}12397 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12398}12398 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_VTABLE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12399}12399 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12400}12400 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12401}\mbox{\hyperlink{tm4c123gh6pm_8h_aa19b56d6b03656c907687a7aef4e35d1}{12401}} \textcolor{preprocessor}{\#define NVIC\_VTABLE\_OFFSET\_M    0xFFFFFC00  }\textcolor{comment}{// Vector Table Offset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12402}\mbox{\hyperlink{tm4c123gh6pm_8h_abfced2f5369b0f99addb86cc423ec07a}{12402}} \textcolor{preprocessor}{\#define NVIC\_VTABLE\_OFFSET\_S    10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12403}12403 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12404}12404 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12405}12405 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12406}12406 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_APINT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12407}12407 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12408}12408 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12409}\mbox{\hyperlink{tm4c123gh6pm_8h_abdb75ec984c195e6492fbfbd981a301a}{12409}} \textcolor{preprocessor}{\#define NVIC\_APINT\_VECTKEY\_M    0xFFFF0000  }\textcolor{comment}{// Register Key}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12410}\mbox{\hyperlink{tm4c123gh6pm_8h_ab4aac1a401683ddc647b4bd27d6c1e07}{12410}} \textcolor{preprocessor}{\#define NVIC\_APINT\_VECTKEY      0x05FA0000  }\textcolor{comment}{// Vector key}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12411}\mbox{\hyperlink{tm4c123gh6pm_8h_a2fdfa5b74886358f0926bcff4327ebe6}{12411}} \textcolor{preprocessor}{\#define NVIC\_APINT\_ENDIANESS    0x00008000  }\textcolor{comment}{// Data Endianess}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12412}\mbox{\hyperlink{tm4c123gh6pm_8h_a4970dfbcacaf8173985203c951f60288}{12412}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_M   0x00000700  }\textcolor{comment}{// Interrupt Priority Grouping}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12413}\mbox{\hyperlink{tm4c123gh6pm_8h_a4c20cdb00d945cf299cc9b2270375842}{12413}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_7\_1 0x00000000  }\textcolor{comment}{// Priority group 7.1 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12414}\mbox{\hyperlink{tm4c123gh6pm_8h_aba37a765e27b29821a86167fc75c4e22}{12414}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_6\_2 0x00000100  }\textcolor{comment}{// Priority group 6.2 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12415}\mbox{\hyperlink{tm4c123gh6pm_8h_a3bb123dc35313f7b853fc4fcdf26146b}{12415}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_5\_3 0x00000200  }\textcolor{comment}{// Priority group 5.3 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12416}\mbox{\hyperlink{tm4c123gh6pm_8h_a8c1bfe419a5bebf29ff436a02fb7f569}{12416}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_4\_4 0x00000300  }\textcolor{comment}{// Priority group 4.4 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12417}\mbox{\hyperlink{tm4c123gh6pm_8h_a150e0de63ded93548659cbc0fbbc0ca0}{12417}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_3\_5 0x00000400  }\textcolor{comment}{// Priority group 3.5 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12418}\mbox{\hyperlink{tm4c123gh6pm_8h_acc7c59a828f431bf3d85dc0e9ff1ce76}{12418}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_2\_6 0x00000500  }\textcolor{comment}{// Priority group 2.6 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12419}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa94b5815f224b94855ebca859b0de03}{12419}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_1\_7 0x00000600  }\textcolor{comment}{// Priority group 1.7 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12420}\mbox{\hyperlink{tm4c123gh6pm_8h_ac116f6b231fe210300c947bb9c271427}{12420}} \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_0\_8 0x00000700  }\textcolor{comment}{// Priority group 0.8 split}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12421}\mbox{\hyperlink{tm4c123gh6pm_8h_a2622822940e2c6c4783085c6b4717213}{12421}} \textcolor{preprocessor}{\#define NVIC\_APINT\_SYSRESETREQ  0x00000004  }\textcolor{comment}{// System Reset Request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12422}\mbox{\hyperlink{tm4c123gh6pm_8h_a3464fffea8cddea997bdc6429d75bd34}{12422}} \textcolor{preprocessor}{\#define NVIC\_APINT\_VECT\_CLR\_ACT 0x00000002  }\textcolor{comment}{// Clear Active NMI / Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12423}\mbox{\hyperlink{tm4c123gh6pm_8h_ad41044daf3d4f4ea45a223754f309d2c}{12423}} \textcolor{preprocessor}{\#define NVIC\_APINT\_VECT\_RESET   0x00000001  }\textcolor{comment}{// System Reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12424}12424 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12425}12425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12426}12426 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12427}12427 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_CTRL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12428}12428 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12429}12429 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12430}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ca1d1e673029659b8321da49bc8cbe0}{12430}} \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_SEVONPEND 0x00000010  }\textcolor{comment}{// Wake Up on Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12431}\mbox{\hyperlink{tm4c123gh6pm_8h_a903c1896b1acfbe0738b762c985dc62a}{12431}} \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_SLEEPDEEP 0x00000004  }\textcolor{comment}{// Deep Sleep Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12432}\mbox{\hyperlink{tm4c123gh6pm_8h_ac97f97481257b5dd597399fdec81f0e6}{12432}} \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_SLEEPEXIT 0x00000002  }\textcolor{comment}{// Sleep on ISR Exit}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12433}12433 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12434}12434 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12435}12435 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12436}12436 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_CFG\_CTRL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12437}12437 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12438}12438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12439}\mbox{\hyperlink{tm4c123gh6pm_8h_ab32e0c534c4481591dda1fb003b6c2f5}{12439}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_STKALIGN  0x00000200  }\textcolor{comment}{// Stack Alignment on Exception}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12440}12440                                             \textcolor{comment}{// Entry}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12441}\mbox{\hyperlink{tm4c123gh6pm_8h_a1869b258a1afeac238e17c3798abb67e}{12441}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_BFHFNMIGN 0x00000100  }\textcolor{comment}{// Ignore Bus Fault in NMI and}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12442}12442                                             \textcolor{comment}{// Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12443}\mbox{\hyperlink{tm4c123gh6pm_8h_a14cd61a6aba0b48de09d40c0ca63dbf4}{12443}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_DIV0      0x00000010  }\textcolor{comment}{// Trap on Divide by 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12444}\mbox{\hyperlink{tm4c123gh6pm_8h_a15eb9ed24f96ac326984af2a9edf5109}{12444}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_UNALIGNED 0x00000008  }\textcolor{comment}{// Trap on Unaligned Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12445}\mbox{\hyperlink{tm4c123gh6pm_8h_afdc61ea8d784e01fa067f5506e7b299f}{12445}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_MAIN\_PEND 0x00000002  }\textcolor{comment}{// Allow Main Interrupt Trigger}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12446}\mbox{\hyperlink{tm4c123gh6pm_8h_ad24f8a206c8e542a828b0f2fe6926fd7}{12446}} \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_BASE\_THR  0x00000001  }\textcolor{comment}{// Thread State Control}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12447}12447 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12448}12448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12449}12449 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12450}12450 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_PRI1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12451}12451 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12452}12452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12453}\mbox{\hyperlink{tm4c123gh6pm_8h_a25cb1a6734458ae528c18111b6b2b5e8}{12453}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_USAGE\_M   0x00E00000  }\textcolor{comment}{// Usage Fault Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12454}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3244e34df6e7bc445697890eb456a28}{12454}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_BUS\_M     0x0000E000  }\textcolor{comment}{// Bus Fault Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12455}\mbox{\hyperlink{tm4c123gh6pm_8h_a331193db19210be1f15ec490e45d97fa}{12455}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_MEM\_M     0x000000E0  }\textcolor{comment}{// Memory Management Fault Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12456}\mbox{\hyperlink{tm4c123gh6pm_8h_aa62e23f37d70b4a77b2536e511943b79}{12456}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_USAGE\_S   21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12457}\mbox{\hyperlink{tm4c123gh6pm_8h_af16569882033ff712bca19d859f25631}{12457}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_BUS\_S     13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12458}\mbox{\hyperlink{tm4c123gh6pm_8h_acba61a2b03b4c8f5c0de3b83f87a2a52}{12458}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_MEM\_S     5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12459}12459 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12460}12460 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12461}12461 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12462}12462 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_PRI2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12463}12463 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12464}12464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12465}\mbox{\hyperlink{tm4c123gh6pm_8h_ac701a8694bc2793f6bc5c5ab6a8955c5}{12465}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI2\_SVC\_M     0xE0000000  }\textcolor{comment}{// SVCall Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12466}\mbox{\hyperlink{tm4c123gh6pm_8h_a7453edee24350f9ab6f02fe8d3c51164}{12466}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI2\_SVC\_S     29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12467}12467 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12468}12468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12469}12469 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12470}12470 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_PRI3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12471}12471 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12472}12472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12473}\mbox{\hyperlink{tm4c123gh6pm_8h_a12b94f108194f3410a4c62920740085a}{12473}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_TICK\_M    0xE0000000  }\textcolor{comment}{// SysTick Exception Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12474}\mbox{\hyperlink{tm4c123gh6pm_8h_aa2febc5f704085c707b443817d7b5664}{12474}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_PENDSV\_M  0x00E00000  }\textcolor{comment}{// PendSV Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12475}\mbox{\hyperlink{tm4c123gh6pm_8h_a10c5abff98d73354e897484ec22cc912}{12475}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_DEBUG\_M   0x000000E0  }\textcolor{comment}{// Debug Priority}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12476}\mbox{\hyperlink{tm4c123gh6pm_8h_aae97b0ece905880f0faa4cd03b7e3341}{12476}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_TICK\_S    29}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12477}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a9068daf1d3e385906ec3619cd2b31c}{12477}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_PENDSV\_S  21}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12478}\mbox{\hyperlink{tm4c123gh6pm_8h_afe4a352626d64fe88f3e090d9081b76b}{12478}} \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_DEBUG\_S   5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12479}12479 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12480}12480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12481}12481 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12482}12482 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_HND\_CTRL}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12483}12483 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12484}12484 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12485}12485 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12486}\mbox{\hyperlink{tm4c123gh6pm_8h_a4404ef076d28cc5184330ff925aed0fe}{12486}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_USAGE 0x00040000  }\textcolor{comment}{// Usage Fault Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12487}\mbox{\hyperlink{tm4c123gh6pm_8h_ab0a76135c843e96d0a0046fc38f4b135}{12487}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_BUS   0x00020000  }\textcolor{comment}{// Bus Fault Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12488}\mbox{\hyperlink{tm4c123gh6pm_8h_a5a4d437f8a73736037b35f2a26ae31a7}{12488}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MEM   0x00010000  }\textcolor{comment}{// Memory Management Fault Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12489}\mbox{\hyperlink{tm4c123gh6pm_8h_a855b2230fa8f04d9ce7dc314b428a04f}{12489}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_SVC   0x00008000  }\textcolor{comment}{// SVC Call Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12490}\mbox{\hyperlink{tm4c123gh6pm_8h_a70ae00083776d090625a8e50be09c36a}{12490}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_BUSP  0x00004000  }\textcolor{comment}{// Bus Fault Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12491}\mbox{\hyperlink{tm4c123gh6pm_8h_a4cce4e9dbb0f14fdd2df8bff9529849a}{12491}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MEMP  0x00002000  }\textcolor{comment}{// Memory Management Fault Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12492}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a841bd5cb026a23bf26e9241f6dc3da}{12492}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_USAGEP                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12493}12493 \textcolor{preprocessor}{                                0x00001000  }\textcolor{comment}{// Usage Fault Pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12494}\mbox{\hyperlink{tm4c123gh6pm_8h_ac118b62e5c63234039699e0e3155f265}{12494}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_TICK  0x00000800  }\textcolor{comment}{// SysTick Exception Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12495}\mbox{\hyperlink{tm4c123gh6pm_8h_a596387ccbab20d308ae147d26d8093a6}{12495}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_PNDSV 0x00000400  }\textcolor{comment}{// PendSV Exception Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12496}\mbox{\hyperlink{tm4c123gh6pm_8h_a53450265364f43bba5ee7b907fd8c549}{12496}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MON   0x00000100  }\textcolor{comment}{// Debug Monitor Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12497}\mbox{\hyperlink{tm4c123gh6pm_8h_af890384f38ec8e1ca520668aae77ec70}{12497}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_SVCA  0x00000080  }\textcolor{comment}{// SVC Call Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12498}\mbox{\hyperlink{tm4c123gh6pm_8h_a1a74c21e2f06ef1151e9b469caee07c5}{12498}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_USGA  0x00000008  }\textcolor{comment}{// Usage Fault Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12499}\mbox{\hyperlink{tm4c123gh6pm_8h_a22cf67fc4b49be47cf607b193fd30b62}{12499}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_BUSA  0x00000002  }\textcolor{comment}{// Bus Fault Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12500}\mbox{\hyperlink{tm4c123gh6pm_8h_a386f1b7f7334f3e41dc8092532e25e14}{12500}} \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MEMA  0x00000001  }\textcolor{comment}{// Memory Management Fault Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12501}12501 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12502}12502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12503}12503 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12504}12504 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FAULT\_STAT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12505}12505 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12506}12506 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12507}12507 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12508}\mbox{\hyperlink{tm4c123gh6pm_8h_aa22ab061fbf699bd28c7e9bc62dc4ac7}{12508}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_DIV0    0x02000000  }\textcolor{comment}{// Divide-\/by-\/Zero Usage Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12509}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4c7cfdd3b16dc0b506121751ff97d30}{12509}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_UNALIGN 0x01000000  }\textcolor{comment}{// Unaligned Access Usage Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12510}\mbox{\hyperlink{tm4c123gh6pm_8h_abbf5766e83674f476edb443ebd7ead33}{12510}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_NOCP    0x00080000  }\textcolor{comment}{// No Coprocessor Usage Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12511}\mbox{\hyperlink{tm4c123gh6pm_8h_a22250747c5a5766d86385ce1676c1285}{12511}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_INVPC   0x00040000  }\textcolor{comment}{// Invalid PC Load Usage Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12512}\mbox{\hyperlink{tm4c123gh6pm_8h_a94a63c0f3bd13d023d6ef7a89cabcb27}{12512}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_INVSTAT 0x00020000  }\textcolor{comment}{// Invalid State Usage Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12513}\mbox{\hyperlink{tm4c123gh6pm_8h_a405094e78348e4b7ec88a99b3bc19f55}{12513}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_UNDEF   0x00010000  }\textcolor{comment}{// Undefined Instruction Usage}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12514}12514                                             \textcolor{comment}{// Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12515}\mbox{\hyperlink{tm4c123gh6pm_8h_a1302553e475e14b3d48603c6d7292e4c}{12515}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BFARV   0x00008000  }\textcolor{comment}{// Bus Fault Address Register Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12516}\mbox{\hyperlink{tm4c123gh6pm_8h_a9171af393743dffc5c622e691506a74a}{12516}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BLSPERR 0x00002000  }\textcolor{comment}{// Bus Fault on Floating-\/Point Lazy}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12517}12517                                             \textcolor{comment}{// State Preservation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12518}\mbox{\hyperlink{tm4c123gh6pm_8h_ad7eb021aeb80d73d66ce10327359c9f5}{12518}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BSTKE   0x00001000  }\textcolor{comment}{// Stack Bus Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12519}\mbox{\hyperlink{tm4c123gh6pm_8h_afce4986b60f095e667333c2361187758}{12519}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BUSTKE  0x00000800  }\textcolor{comment}{// Unstack Bus Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12520}\mbox{\hyperlink{tm4c123gh6pm_8h_a2b992c7c6bf026b7b2c33e374aaa13c5}{12520}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_IMPRE   0x00000400  }\textcolor{comment}{// Imprecise Data Bus Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12521}\mbox{\hyperlink{tm4c123gh6pm_8h_a8cb0eaf9f2a54f28d53d0515211d7db1}{12521}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_PRECISE 0x00000200  }\textcolor{comment}{// Precise Data Bus Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12522}\mbox{\hyperlink{tm4c123gh6pm_8h_ae446b1a12ea885907d4290302abb5deb}{12522}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_IBUS    0x00000100  }\textcolor{comment}{// Instruction Bus Error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12523}\mbox{\hyperlink{tm4c123gh6pm_8h_a60ce559247c2c9409627ef57356f47a6}{12523}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MMARV   0x00000080  }\textcolor{comment}{// Memory Management Fault Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12524}12524                                             \textcolor{comment}{// Register Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12525}\mbox{\hyperlink{tm4c123gh6pm_8h_a4bbd8750b9f55d962657122d716aa5ee}{12525}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MLSPERR 0x00000020  }\textcolor{comment}{// Memory Management Fault on}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12526}12526                                             \textcolor{comment}{// Floating-\/Point Lazy State}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12527}12527                                             \textcolor{comment}{// Preservation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12528}\mbox{\hyperlink{tm4c123gh6pm_8h_aa844c4a34883625c80d65901739fb60e}{12528}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MSTKE   0x00000010  }\textcolor{comment}{// Stack Access Violation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12529}\mbox{\hyperlink{tm4c123gh6pm_8h_a926440c3d39165000195fe4695009858}{12529}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MUSTKE  0x00000008  }\textcolor{comment}{// Unstack Access Violation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12530}\mbox{\hyperlink{tm4c123gh6pm_8h_aee961d01ba76845940ede97f6f898fa0}{12530}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_DERR    0x00000002  }\textcolor{comment}{// Data Access Violation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12531}\mbox{\hyperlink{tm4c123gh6pm_8h_a791396e2c842ac801e9f1acd257180a1}{12531}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_IERR    0x00000001  }\textcolor{comment}{// Instruction Access Violation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12532}12532 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12533}12533 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12534}12534 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12535}12535 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_HFAULT\_STAT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12536}12536 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12537}12537 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12538}12538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12539}\mbox{\hyperlink{tm4c123gh6pm_8h_ab879f6b7a23fb6bfb4938b559c531f7a}{12539}} \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_DBG    0x80000000  }\textcolor{comment}{// Debug Event}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12540}\mbox{\hyperlink{tm4c123gh6pm_8h_abf961de1b9d7adaa9b966e27c56f9efd}{12540}} \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_FORCED 0x40000000  }\textcolor{comment}{// Forced Hard Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12541}\mbox{\hyperlink{tm4c123gh6pm_8h_ac576e2793abfb109bab98609e9491aa1}{12541}} \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_VECT   0x00000002  }\textcolor{comment}{// Vector Table Read Fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12542}12542 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12543}12543 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12544}12544 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12545}12545 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DEBUG\_STAT}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12546}12546 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12547}12547 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12548}12548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12549}\mbox{\hyperlink{tm4c123gh6pm_8h_a93f826da80120f07618b34762ee8452a}{12549}} \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_EXTRNL  0x00000010  }\textcolor{comment}{// EDBGRQ asserted}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12550}\mbox{\hyperlink{tm4c123gh6pm_8h_aa5d6dcab00e6eb72b3a68ee4f9f39daa}{12550}} \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_VCATCH  0x00000008  }\textcolor{comment}{// Vector catch}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12551}\mbox{\hyperlink{tm4c123gh6pm_8h_a84886df51405342eece21a0478838433}{12551}} \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_DWTTRAP 0x00000004  }\textcolor{comment}{// DWT match}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12552}\mbox{\hyperlink{tm4c123gh6pm_8h_a10ef7f7448aece944078a34fa20100e5}{12552}} \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_BKPT    0x00000002  }\textcolor{comment}{// Breakpoint instruction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12553}\mbox{\hyperlink{tm4c123gh6pm_8h_a7d8c3f15889213a0a8a667f22a35b37f}{12553}} \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_HALTED  0x00000001  }\textcolor{comment}{// Halt request}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12554}12554 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12555}12555 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12556}12556 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12557}12557 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MM\_ADDR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12558}12558 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12559}12559 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12560}\mbox{\hyperlink{tm4c123gh6pm_8h_ace7f1ad63582bbc8a8cda16fcfe474bd}{12560}} \textcolor{preprocessor}{\#define NVIC\_MM\_ADDR\_M          0xFFFFFFFF  }\textcolor{comment}{// Fault Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12561}\mbox{\hyperlink{tm4c123gh6pm_8h_ae97e506a4c3a000404eba591e912292c}{12561}} \textcolor{preprocessor}{\#define NVIC\_MM\_ADDR\_S          0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12562}12562 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12563}12563 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12564}12564 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12565}12565 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FAULT\_ADDR}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12566}12566 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12567}12567 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12568}12568 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12569}\mbox{\hyperlink{tm4c123gh6pm_8h_aa7c2eb94b64c455ed85e02b8e2bb0f3c}{12569}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_ADDR\_M       0xFFFFFFFF  }\textcolor{comment}{// Fault Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12570}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5a55dd1c82edcc1dd01451b6d31fa8a}{12570}} \textcolor{preprocessor}{\#define NVIC\_FAULT\_ADDR\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12571}12571 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12572}12572 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12573}12573 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12574}12574 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_CPAC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12575}12575 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12576}12576 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12577}\mbox{\hyperlink{tm4c123gh6pm_8h_abcd859ac2e86cad778142f8db59b21f9}{12577}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_M        0x00C00000  }\textcolor{comment}{// CP11 Coprocessor Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12578}12578                                             \textcolor{comment}{// Privilege}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12579}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4337a78fc974a7a92a8a435eb9c9c61}{12579}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_DIS      0x00000000  }\textcolor{comment}{// Access Denied}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12580}\mbox{\hyperlink{tm4c123gh6pm_8h_aaef0dc52f85af57ad41f70df62e5fddd}{12580}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_PRIV     0x00400000  }\textcolor{comment}{// Privileged Access Only}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12581}\mbox{\hyperlink{tm4c123gh6pm_8h_af2889558ecc5566536815849f4a8ca5c}{12581}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_FULL     0x00C00000  }\textcolor{comment}{// Full Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12582}\mbox{\hyperlink{tm4c123gh6pm_8h_ad267418db5f42f903af5229f876f909d}{12582}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_M        0x00300000  }\textcolor{comment}{// CP10 Coprocessor Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12583}12583                                             \textcolor{comment}{// Privilege}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12584}\mbox{\hyperlink{tm4c123gh6pm_8h_a1844f032e95131316be8ed9b56c789c9}{12584}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_DIS      0x00000000  }\textcolor{comment}{// Access Denied}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12585}\mbox{\hyperlink{tm4c123gh6pm_8h_a6c74863c6eb734e5f6bd0e07e62ecea4}{12585}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_PRIV     0x00100000  }\textcolor{comment}{// Privileged Access Only}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12586}\mbox{\hyperlink{tm4c123gh6pm_8h_ae3a78e8b4d48e95b17d78c9206c63d3b}{12586}} \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_FULL     0x00300000  }\textcolor{comment}{// Full Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12587}12587 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12588}12588 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12589}12589 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12590}12590 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_TYPE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12591}12591 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12592}12592 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12593}\mbox{\hyperlink{tm4c123gh6pm_8h_a3506773e833b91ca7bba7042fa0dfe5c}{12593}} \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_IREGION\_M 0x00FF0000  }\textcolor{comment}{// Number of I Regions}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12594}\mbox{\hyperlink{tm4c123gh6pm_8h_adf9d1b6341d4d1328a37c0cdc78d160a}{12594}} \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_DREGION\_M 0x0000FF00  }\textcolor{comment}{// Number of D Regions}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12595}\mbox{\hyperlink{tm4c123gh6pm_8h_a215bab0fc7546677996e7eca654b0658}{12595}} \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_SEPARATE  0x00000001  }\textcolor{comment}{// Separate or Unified MPU}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12596}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ca9c39453044485c47d0d78d9c9e3bf}{12596}} \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_IREGION\_S 16}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12597}\mbox{\hyperlink{tm4c123gh6pm_8h_a68af7d0238520f4f2fe971bdc91e566b}{12597}} \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_DREGION\_S 8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12598}12598 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12599}12599 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12600}12600 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12601}12601 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_CTRL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12602}12602 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12603}12603 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12604}\mbox{\hyperlink{tm4c123gh6pm_8h_a69c4490fe60370a7c4a906e4f35817d0}{12604}} \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_PRIVDEFEN 0x00000004  }\textcolor{comment}{// MPU Default Region}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12605}\mbox{\hyperlink{tm4c123gh6pm_8h_ad0422fa5861700d445353afbecb5d66c}{12605}} \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_HFNMIENA  0x00000002  }\textcolor{comment}{// MPU Enabled During Faults}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12606}\mbox{\hyperlink{tm4c123gh6pm_8h_a22b49b0b74754a9bc96ac110f95b2f45}{12606}} \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_ENABLE    0x00000001  }\textcolor{comment}{// MPU Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12607}12607 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12608}12608 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12609}12609 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12610}12610 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_NUMBER}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12611}12611 \textcolor{comment}{// register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12612}12612 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12613}12613 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12614}\mbox{\hyperlink{tm4c123gh6pm_8h_ab6d4c98fb1bd153bda12fb3f0333c62d}{12614}} \textcolor{preprocessor}{\#define NVIC\_MPU\_NUMBER\_M       0x00000007  }\textcolor{comment}{// MPU Region to Access}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12615}\mbox{\hyperlink{tm4c123gh6pm_8h_a9943ff28a94bb332cabb47e01a79fa7f}{12615}} \textcolor{preprocessor}{\#define NVIC\_MPU\_NUMBER\_S       0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12616}12616 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12617}12617 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12618}12618 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12619}12619 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12620}12620 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12621}12621 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12622}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b81d3f15160fc142808d9d136e1abe2}{12622}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_ADDR\_M    0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12623}\mbox{\hyperlink{tm4c123gh6pm_8h_ac465a5bbc07ac6618a9d20ca0fa92bb4}{12623}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_VALID     0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12624}\mbox{\hyperlink{tm4c123gh6pm_8h_a184fe684102662ed4e2260e8d888a0b4}{12624}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_REGION\_M  0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12625}\mbox{\hyperlink{tm4c123gh6pm_8h_a0dcdc96094e8a171955012d1955504ac}{12625}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_ADDR\_S    5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12626}\mbox{\hyperlink{tm4c123gh6pm_8h_a698b0ae428668888743a4ffbdc952734}{12626}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_REGION\_S  0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12627}12627 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12628}12628 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12629}12629 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12630}12630 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12631}12631 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12632}12632 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12633}\mbox{\hyperlink{tm4c123gh6pm_8h_a1b95c1b96b0d17b981770cdbc0d06184}{12633}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_XN        0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12634}\mbox{\hyperlink{tm4c123gh6pm_8h_ae4b7e5f635c8026914ba1acde3427683}{12634}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_AP\_M      0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12635}\mbox{\hyperlink{tm4c123gh6pm_8h_a8fd5ec44512b3ccad91f78ce3b522bc9}{12635}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_TEX\_M     0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12636}\mbox{\hyperlink{tm4c123gh6pm_8h_a51299e27596a801bd96d2696b50caf10}{12636}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_SHAREABLE 0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12637}\mbox{\hyperlink{tm4c123gh6pm_8h_a538036f9c4394e8538313e68dd00fffd}{12637}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_CACHEABLE 0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12638}\mbox{\hyperlink{tm4c123gh6pm_8h_a1310e6fcd8ad9dc6de1841c30890b3d2}{12638}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_BUFFRABLE 0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12639}\mbox{\hyperlink{tm4c123gh6pm_8h_a60eb747a8cc6f2539018e0340e09ae5a}{12639}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_SRD\_M     0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12640}\mbox{\hyperlink{tm4c123gh6pm_8h_a3b344bf97566e487ec79dd8215df3c09}{12640}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_SIZE\_M    0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12641}\mbox{\hyperlink{tm4c123gh6pm_8h_aeda7a9221dedae07f1b41a94e5db8d76}{12641}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_ENABLE    0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12642}12642 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12643}12643 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12644}12644 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12645}12645 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12646}12646 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12647}12647 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12648}\mbox{\hyperlink{tm4c123gh6pm_8h_a43ced3932ffacf784f33a93f182cbebb}{12648}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_ADDR\_M   0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12649}\mbox{\hyperlink{tm4c123gh6pm_8h_a7870cb658ddb29b5e01ca687d8893686}{12649}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_VALID    0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12650}\mbox{\hyperlink{tm4c123gh6pm_8h_ad42af1f25f8d453901e99857f7ab6a08}{12650}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_REGION\_M 0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12651}\mbox{\hyperlink{tm4c123gh6pm_8h_a7cd4fc23ab27e4b10faa9e50c3d802dc}{12651}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_ADDR\_S   5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12652}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa03f8fc013706335151f87d3a0ac134}{12652}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_REGION\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12653}12653 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12654}12654 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12655}12655 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12656}12656 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR1 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12657}12657 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12658}12658 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12659}\mbox{\hyperlink{tm4c123gh6pm_8h_a29f4683cb9fcd3f5a46f683a71dcba02}{12659}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_XN       0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12660}\mbox{\hyperlink{tm4c123gh6pm_8h_a7072e28c19fa336d1bb17132d0bff7c7}{12660}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_AP\_M     0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12661}\mbox{\hyperlink{tm4c123gh6pm_8h_a7b72e2b908fe0960c68a280ebbdffd32}{12661}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_TEX\_M    0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12662}\mbox{\hyperlink{tm4c123gh6pm_8h_ac68287e2d6d09c5b5d62da878fd83206}{12662}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_SHAREABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12663}12663 \textcolor{preprocessor}{                                0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12664}\mbox{\hyperlink{tm4c123gh6pm_8h_aaa8f4f96178cf44e634e6326f3dad741}{12664}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_CACHEABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12665}12665 \textcolor{preprocessor}{                                0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12666}\mbox{\hyperlink{tm4c123gh6pm_8h_a4e3f30d0b230690339035526ff704e85}{12666}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_BUFFRABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12667}12667 \textcolor{preprocessor}{                                0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12668}\mbox{\hyperlink{tm4c123gh6pm_8h_a04dcd94c3b5631a44851a0f6e65002a7}{12668}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_SRD\_M    0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12669}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ff870ff37dd559668f383a1ce53adc8}{12669}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_SIZE\_M   0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12670}\mbox{\hyperlink{tm4c123gh6pm_8h_a65c0f6fd50f8ee9106e758d8d0b86595}{12670}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_ENABLE   0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12671}12671 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12672}12672 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12673}12673 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12674}12674 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12675}12675 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12676}12676 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12677}\mbox{\hyperlink{tm4c123gh6pm_8h_acba95fe8d6bf82f39b99e017246b3dae}{12677}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_ADDR\_M   0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12678}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d134baacbb39af311a88881d3a2cd72}{12678}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_VALID    0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12679}\mbox{\hyperlink{tm4c123gh6pm_8h_a601c0cca0f8c7747e377a9dd6893375b}{12679}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_REGION\_M 0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12680}\mbox{\hyperlink{tm4c123gh6pm_8h_a33f894b48f48e7c30ee31362bc12d8c9}{12680}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_ADDR\_S   5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12681}\mbox{\hyperlink{tm4c123gh6pm_8h_af63a4f0aeaa6ad1e3e6a1c1152a26830}{12681}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_REGION\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12682}12682 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12683}12683 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12684}12684 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12685}12685 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR2 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12686}12686 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12687}12687 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12688}\mbox{\hyperlink{tm4c123gh6pm_8h_abf2734d028511db91b139f31c0ac1cc9}{12688}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_XN       0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12689}\mbox{\hyperlink{tm4c123gh6pm_8h_a1ec5b4ab16369d31796f8858ac51df50}{12689}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_AP\_M     0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12690}\mbox{\hyperlink{tm4c123gh6pm_8h_a6d8a4af2b9d958c6048278fc65635fdf}{12690}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_TEX\_M    0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12691}\mbox{\hyperlink{tm4c123gh6pm_8h_a3f1fca4b87fd28eca5bb218486f7c20c}{12691}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_SHAREABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12692}12692 \textcolor{preprocessor}{                                0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12693}\mbox{\hyperlink{tm4c123gh6pm_8h_accde39d4df78eee215ecfd31f0915a06}{12693}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_CACHEABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12694}12694 \textcolor{preprocessor}{                                0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12695}\mbox{\hyperlink{tm4c123gh6pm_8h_aaf3b2b436f156db870193537cb156d56}{12695}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_BUFFRABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12696}12696 \textcolor{preprocessor}{                                0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12697}\mbox{\hyperlink{tm4c123gh6pm_8h_abc84361c51526b645302b0e614b8748c}{12697}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_SRD\_M    0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12698}\mbox{\hyperlink{tm4c123gh6pm_8h_a35186d475ec634fbe6d0bd67840ea160}{12698}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_SIZE\_M   0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12699}\mbox{\hyperlink{tm4c123gh6pm_8h_ae70e63e1db7e033e431a636d46017e96}{12699}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_ENABLE   0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12700}12700 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12701}12701 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12702}12702 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12703}12703 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12704}12704 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12705}12705 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12706}\mbox{\hyperlink{tm4c123gh6pm_8h_af89d2223118d0fac6ab77fd2968ed85f}{12706}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_ADDR\_M   0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12707}\mbox{\hyperlink{tm4c123gh6pm_8h_aee49720701deacb73074fed3fea588d0}{12707}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_VALID    0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12708}\mbox{\hyperlink{tm4c123gh6pm_8h_a0be17d582c6a10af0041de9a7f5d84e6}{12708}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_REGION\_M 0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12709}\mbox{\hyperlink{tm4c123gh6pm_8h_a9834708490d4c969d64fdbd093176cff}{12709}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_ADDR\_S   5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12710}\mbox{\hyperlink{tm4c123gh6pm_8h_a4b50590d57175359a1f166d194d0707e}{12710}} \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_REGION\_S 0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12711}12711 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12712}12712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12713}12713 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12714}12714 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR3 register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12715}12715 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12716}12716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12717}\mbox{\hyperlink{tm4c123gh6pm_8h_a3c8ae1006388b81876570e5019fb53c7}{12717}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_XN       0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12718}\mbox{\hyperlink{tm4c123gh6pm_8h_af9a5c0c48528b56dd8137eb1b86c7aee}{12718}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_AP\_M     0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12719}\mbox{\hyperlink{tm4c123gh6pm_8h_a7ab0a8f9676ecdab81ec7e6de45d91ed}{12719}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_TEX\_M    0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12720}\mbox{\hyperlink{tm4c123gh6pm_8h_aef284e63d8717b1e4529328c1b83f1b6}{12720}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_SHAREABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12721}12721 \textcolor{preprocessor}{                                0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12722}\mbox{\hyperlink{tm4c123gh6pm_8h_aeac9a463c85364f08f35e588dc827d6f}{12722}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_CACHEABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12723}12723 \textcolor{preprocessor}{                                0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12724}\mbox{\hyperlink{tm4c123gh6pm_8h_aae9cd68499c3e3a36a35868caa1ff057}{12724}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_BUFFRABLE                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12725}12725 \textcolor{preprocessor}{                                0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12726}\mbox{\hyperlink{tm4c123gh6pm_8h_a23f7a294f288d903d288b135906e9359}{12726}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_SRD\_M    0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12727}\mbox{\hyperlink{tm4c123gh6pm_8h_ad233d82f2708cacbbb9795c61b1fc8e8}{12727}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_SIZE\_M   0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12728}\mbox{\hyperlink{tm4c123gh6pm_8h_ac242ad42416493eee2441185fef6f47c}{12728}} \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_ENABLE   0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12729}12729 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12730}12730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12731}12731 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12732}12732 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_CTRL register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12733}12733 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12734}12734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12735}\mbox{\hyperlink{tm4c123gh6pm_8h_a68296dafc8d10affd3c6e588f696f86d}{12735}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_DBGKEY\_M  0xFFFF0000  }\textcolor{comment}{// Debug key mask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12736}\mbox{\hyperlink{tm4c123gh6pm_8h_a1d7d1d1d3bb2ada932675be4ccf9e962}{12736}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_DBGKEY    0xA05F0000  }\textcolor{comment}{// Debug key}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12737}\mbox{\hyperlink{tm4c123gh6pm_8h_a04815c31005662fe2819c1f6a8ba27d1}{12737}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_RESET\_ST                                              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12738}12738 \textcolor{preprocessor}{                                0x02000000  }\textcolor{comment}{// Core has reset since last read}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12739}\mbox{\hyperlink{tm4c123gh6pm_8h_a43f6f9a141f548044d9181ea4c47314f}{12739}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_RETIRE\_ST                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12740}12740 \textcolor{preprocessor}{                                0x01000000  }\textcolor{comment}{// Core has executed insruction}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12741}12741                                             \textcolor{comment}{// since last read}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12742}\mbox{\hyperlink{tm4c123gh6pm_8h_a2f1360c10985414a24a3e46e219fbb03}{12742}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_LOCKUP  0x00080000  }\textcolor{comment}{// Core is locked up}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12743}\mbox{\hyperlink{tm4c123gh6pm_8h_a48bbe3c2c1fff2c341f8ee3e9c154f53}{12743}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_SLEEP   0x00040000  }\textcolor{comment}{// Core is sleeping}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12744}\mbox{\hyperlink{tm4c123gh6pm_8h_ab819524d6bd02293be7c2bb5b959727a}{12744}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_HALT    0x00020000  }\textcolor{comment}{// Core status on halt}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12745}\mbox{\hyperlink{tm4c123gh6pm_8h_a27ad53b5a892fc48fd54b7a8663fdd10}{12745}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_REGRDY  0x00010000  }\textcolor{comment}{// Register read/write available}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12746}\mbox{\hyperlink{tm4c123gh6pm_8h_aa669ecb0aac456286ac2c8389cd0fb78}{12746}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_SNAPSTALL                                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12747}12747 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Breaks a stalled load/store}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12748}\mbox{\hyperlink{tm4c123gh6pm_8h_af0f524f902e00e2eec94eb7340d1a075}{12748}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_MASKINT 0x00000008  }\textcolor{comment}{// Mask interrupts when stepping}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12749}\mbox{\hyperlink{tm4c123gh6pm_8h_ae2a2710a24817515263cdc4c5646cc78}{12749}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_STEP    0x00000004  }\textcolor{comment}{// Step the core}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12750}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7323bdeddc13f4147467395181c61f0}{12750}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_HALT    0x00000002  }\textcolor{comment}{// Halt the core}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12751}\mbox{\hyperlink{tm4c123gh6pm_8h_a1af3af0f4a87ee8e825af7db2ad4f5c7}{12751}} \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_DEBUGEN 0x00000001  }\textcolor{comment}{// Enable debug}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12752}12752 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12753}12753 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12754}12754 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12755}12755 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_XFER register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12756}12756 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12757}12757 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12758}\mbox{\hyperlink{tm4c123gh6pm_8h_a4363f1b140a394d4546d87362b35184a}{12758}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_WNR   0x00010000  }\textcolor{comment}{// Write or not read}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12759}\mbox{\hyperlink{tm4c123gh6pm_8h_a25010782401aab47a2474c99f2ea8673}{12759}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_SEL\_M 0x0000001F  }\textcolor{comment}{// Register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12760}\mbox{\hyperlink{tm4c123gh6pm_8h_ab9e8cd85a9488bc73409d050b9d3a648}{12760}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R0    0x00000000  }\textcolor{comment}{// Register R0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12761}\mbox{\hyperlink{tm4c123gh6pm_8h_a8026cfbb9852c4cb7da0124aa85df72d}{12761}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R1    0x00000001  }\textcolor{comment}{// Register R1}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12762}\mbox{\hyperlink{tm4c123gh6pm_8h_af06d0ea539ab300ffa668a4fd172309e}{12762}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R2    0x00000002  }\textcolor{comment}{// Register R2}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12763}\mbox{\hyperlink{tm4c123gh6pm_8h_ad38998f1fea0b8d62e626c4caf1a5fab}{12763}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R3    0x00000003  }\textcolor{comment}{// Register R3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12764}\mbox{\hyperlink{tm4c123gh6pm_8h_aa80f0a13fcb7960f061754eaf0dfd0f8}{12764}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R4    0x00000004  }\textcolor{comment}{// Register R4}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12765}\mbox{\hyperlink{tm4c123gh6pm_8h_a17e0e693d8086e0e6c4f570f0dc5c113}{12765}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R5    0x00000005  }\textcolor{comment}{// Register R5}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12766}\mbox{\hyperlink{tm4c123gh6pm_8h_a6ee33902166d49c898ec83bf81336163}{12766}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R6    0x00000006  }\textcolor{comment}{// Register R6}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12767}\mbox{\hyperlink{tm4c123gh6pm_8h_a0f0032145d66b2ed4d804db4c01db6d3}{12767}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R7    0x00000007  }\textcolor{comment}{// Register R7}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12768}\mbox{\hyperlink{tm4c123gh6pm_8h_a5e396ebcbd71892549bce816caf87c19}{12768}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R8    0x00000008  }\textcolor{comment}{// Register R8}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12769}\mbox{\hyperlink{tm4c123gh6pm_8h_ae9cca789967314c66aef84e7a0e70dbe}{12769}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R9    0x00000009  }\textcolor{comment}{// Register R9}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12770}\mbox{\hyperlink{tm4c123gh6pm_8h_aa34dba18d01d2f93c0cafeaf09b0ee2e}{12770}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R10   0x0000000A  }\textcolor{comment}{// Register R10}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12771}\mbox{\hyperlink{tm4c123gh6pm_8h_aa4c9f09dd8ffaf69be69e04ec46c320c}{12771}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R11   0x0000000B  }\textcolor{comment}{// Register R11}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12772}\mbox{\hyperlink{tm4c123gh6pm_8h_af9553a2acf5a29d7afb8ff1aac08bc9c}{12772}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R12   0x0000000C  }\textcolor{comment}{// Register R12}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12773}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb358bbb64f7f9748996d1338a35ebdc}{12773}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R13   0x0000000D  }\textcolor{comment}{// Register R13}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12774}\mbox{\hyperlink{tm4c123gh6pm_8h_aeb4a50fc2afe7a778bac0b9b8c9b5477}{12774}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R14   0x0000000E  }\textcolor{comment}{// Register R14}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12775}\mbox{\hyperlink{tm4c123gh6pm_8h_a27d827589e847679e6826a0d94e0db04}{12775}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R15   0x0000000F  }\textcolor{comment}{// Register R15}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12776}\mbox{\hyperlink{tm4c123gh6pm_8h_a168f663bfbdea55098aa87b939c58efa}{12776}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_FLAGS 0x00000010  }\textcolor{comment}{// xPSR/Flags register}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12777}\mbox{\hyperlink{tm4c123gh6pm_8h_ad727a0344f2d55b102e6b9b38da91f50}{12777}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_MSP   0x00000011  }\textcolor{comment}{// Main SP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12778}\mbox{\hyperlink{tm4c123gh6pm_8h_ac5755dacfce4b36503224958efdcb962}{12778}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_PSP   0x00000012  }\textcolor{comment}{// Process SP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12779}\mbox{\hyperlink{tm4c123gh6pm_8h_ac9609aae9e21381fc11b2724a45ef795}{12779}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_DSP   0x00000013  }\textcolor{comment}{// Deep SP}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12780}\mbox{\hyperlink{tm4c123gh6pm_8h_ae7ebfc31bb5afd5421d860dd154bb564}{12780}} \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_CFBP  0x00000014  }\textcolor{comment}{// Control/Fault/BasePri/PriMask}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12781}12781 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12782}12782 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12783}12783 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12784}12784 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_DATA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12785}12785 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12786}12786 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12787}\mbox{\hyperlink{tm4c123gh6pm_8h_a6e4738712ea442101639a01d747ea507}{12787}} \textcolor{preprocessor}{\#define NVIC\_DBG\_DATA\_M         0xFFFFFFFF  }\textcolor{comment}{// Data temporary cache}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12788}\mbox{\hyperlink{tm4c123gh6pm_8h_a279868e1852f9eb9495a2f77069e8476}{12788}} \textcolor{preprocessor}{\#define NVIC\_DBG\_DATA\_S         0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12789}12789 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12790}12790 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12791}12791 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12792}12792 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_INT register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12793}12793 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12794}12794 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12795}\mbox{\hyperlink{tm4c123gh6pm_8h_a0ca3971456db78338e5ec4a016fb3d7d}{12795}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_HARDERR    0x00000400  }\textcolor{comment}{// Debug trap on hard fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12796}\mbox{\hyperlink{tm4c123gh6pm_8h_af8cae2b8bd8ecf494e5936a0d5282882}{12796}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_INTERR     0x00000200  }\textcolor{comment}{// Debug trap on interrupt errors}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12797}\mbox{\hyperlink{tm4c123gh6pm_8h_ad356c275a10a10f48addefd3deedb467}{12797}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_BUSERR     0x00000100  }\textcolor{comment}{// Debug trap on bus error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12798}\mbox{\hyperlink{tm4c123gh6pm_8h_a1f5482a1c39293c456220007e2f84548}{12798}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_STATERR    0x00000080  }\textcolor{comment}{// Debug trap on usage fault state}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12799}\mbox{\hyperlink{tm4c123gh6pm_8h_a2ca97da8b4964ec35f159f0796e3a42c}{12799}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_CHKERR     0x00000040  }\textcolor{comment}{// Debug trap on usage fault check}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12800}\mbox{\hyperlink{tm4c123gh6pm_8h_a67a25fad3318cec5e95698759837d0a8}{12800}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_NOCPERR    0x00000020  }\textcolor{comment}{// Debug trap on coprocessor error}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12801}\mbox{\hyperlink{tm4c123gh6pm_8h_a762f7d796550d52054f6527de2e57c01}{12801}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_MMERR      0x00000010  }\textcolor{comment}{// Debug trap on mem manage fault}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12802}\mbox{\hyperlink{tm4c123gh6pm_8h_a8ded69b901d927ff3dac8863a190fe21}{12802}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RESET      0x00000008  }\textcolor{comment}{// Core reset status}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12803}\mbox{\hyperlink{tm4c123gh6pm_8h_a2a9437627040bc316ee111994c766de7}{12803}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RSTPENDCLR 0x00000004  }\textcolor{comment}{// Clear pending core reset}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12804}\mbox{\hyperlink{tm4c123gh6pm_8h_a28c92f14c9d7ec05fc41a8e86538bc81}{12804}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RSTPENDING 0x00000002  }\textcolor{comment}{// Core reset is pending}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12805}\mbox{\hyperlink{tm4c123gh6pm_8h_a15e3344e9fa3a95506c85220e961553a}{12805}} \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RSTVCATCH  0x00000001  }\textcolor{comment}{// Reset vector catch}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12806}12806 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12807}12807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12808}12808 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12809}12809 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SW\_TRIG register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12810}12810 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12811}12811 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12812}\mbox{\hyperlink{tm4c123gh6pm_8h_a70d5b6689b24a1fa39bb2e42423f4976}{12812}} \textcolor{preprocessor}{\#define NVIC\_SW\_TRIG\_INTID\_M    0x000000FF  }\textcolor{comment}{// Interrupt ID}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12813}\mbox{\hyperlink{tm4c123gh6pm_8h_a5f102ef013275994a118fc7f99dd9637}{12813}} \textcolor{preprocessor}{\#define NVIC\_SW\_TRIG\_INTID\_S    0}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12814}12814 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12815}12815 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12816}12816 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12817}12817 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FPCC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12818}12818 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12819}12819 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12820}\mbox{\hyperlink{tm4c123gh6pm_8h_a831d8a5dde4fa7fb3b3b7a7d7b324fad}{12820}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_ASPEN         0x80000000  }\textcolor{comment}{// Automatic State Preservation}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12821}12821                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12822}\mbox{\hyperlink{tm4c123gh6pm_8h_ad8cb3d19d0e95f658a16b06185b55340}{12822}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_LSPEN         0x40000000  }\textcolor{comment}{// Lazy State Preservation Enable}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12823}\mbox{\hyperlink{tm4c123gh6pm_8h_a447b88dde60e27814f1fc0168be16428}{12823}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_MONRDY        0x00000100  }\textcolor{comment}{// Monitor Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12824}\mbox{\hyperlink{tm4c123gh6pm_8h_a5cb2405ba90aee8ea5a07f7822c2714d}{12824}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_BFRDY         0x00000040  }\textcolor{comment}{// Bus Fault Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12825}\mbox{\hyperlink{tm4c123gh6pm_8h_a634ee7a2fe8f458a11a57cdbe8824ccf}{12825}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_MMRDY         0x00000020  }\textcolor{comment}{// Memory Management Fault Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12826}\mbox{\hyperlink{tm4c123gh6pm_8h_a8eeeea1e591058d72e4d07580f9baf42}{12826}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_HFRDY         0x00000010  }\textcolor{comment}{// Hard Fault Ready}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12827}\mbox{\hyperlink{tm4c123gh6pm_8h_a7176f0448ba0ba556f72954086c99692}{12827}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_THREAD        0x00000008  }\textcolor{comment}{// Thread Mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12828}\mbox{\hyperlink{tm4c123gh6pm_8h_a8e7123d79721492797e66f713909e937}{12828}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_USER          0x00000002  }\textcolor{comment}{// User Privilege Level}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12829}\mbox{\hyperlink{tm4c123gh6pm_8h_afefaf92d05cedfe66610d57c4b650ba8}{12829}} \textcolor{preprocessor}{\#define NVIC\_FPCC\_LSPACT        0x00000001  }\textcolor{comment}{// Lazy State Preservation Active}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12830}12830 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12831}12831 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12832}12832 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12833}12833 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FPCA register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12834}12834 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12835}12835 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12836}\mbox{\hyperlink{tm4c123gh6pm_8h_a1c6b72a60006f56b3cd95cbb34e4a4e2}{12836}} \textcolor{preprocessor}{\#define NVIC\_FPCA\_ADDRESS\_M     0xFFFFFFF8  }\textcolor{comment}{// Address}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12837}\mbox{\hyperlink{tm4c123gh6pm_8h_acfe4bca29fc6a9ad514f2cd75f7bf09a}{12837}} \textcolor{preprocessor}{\#define NVIC\_FPCA\_ADDRESS\_S     3}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12838}12838 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12839}12839 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12840}12840 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12841}12841 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FPDSC register.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12842}12842 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12843}12843 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12844}\mbox{\hyperlink{tm4c123gh6pm_8h_a7dce814dc2f7197b2d03d48bf5799e86}{12844}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_AHP          0x04000000  }\textcolor{comment}{// AHP Bit Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12845}\mbox{\hyperlink{tm4c123gh6pm_8h_a659660ab1554f1a2921033fb6cb2a660}{12845}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_DN           0x02000000  }\textcolor{comment}{// DN Bit Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12846}\mbox{\hyperlink{tm4c123gh6pm_8h_afde0188e0885a5f4d62ea5ed0e79a2b8}{12846}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_FZ           0x01000000  }\textcolor{comment}{// FZ Bit Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12847}\mbox{\hyperlink{tm4c123gh6pm_8h_ac79308335aa4534c6309c2cb22cf29cc}{12847}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_M      0x00C00000  }\textcolor{comment}{// RMODE Bit Default}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12848}\mbox{\hyperlink{tm4c123gh6pm_8h_a1034c37388f775ae4957e4898c5bb368}{12848}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RN     0x00000000  }\textcolor{comment}{// Round to Nearest (RN) mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12849}\mbox{\hyperlink{tm4c123gh6pm_8h_a06a9e046759815abfee6411e911b6058}{12849}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RP     0x00400000  }\textcolor{comment}{// Round towards Plus Infinity (RP)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12850}12850                                             \textcolor{comment}{// mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12851}\mbox{\hyperlink{tm4c123gh6pm_8h_a4d88e29efa21697f69c424d8e1ef7d9d}{12851}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RM     0x00800000  }\textcolor{comment}{// Round towards Minus Infinity}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12852}12852                                             \textcolor{comment}{// (RM) mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12853}\mbox{\hyperlink{tm4c123gh6pm_8h_a2dd9839afba8e666045bc7d27bb9274f}{12853}} \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RZ     0x00C00000  }\textcolor{comment}{// Round towards Zero (RZ) mode}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12854}12854 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12855}12855 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12856}12856 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12857}12857 \textcolor{comment}{// The following definitions are deprecated.}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12858}12858 \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12859}12859 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12860}12860 \textcolor{preprocessor}{\#ifndef DEPRECATED}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12861}\mbox{\hyperlink{tm4c123gh6pm_8h_aee7f1d124b02b800cbc0d6e7ffd3ad95}{12861}} \textcolor{preprocessor}{\#define SYSCTL\_DID0\_CLASS\_BLIZZARD                                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12862}12862 \textcolor{preprocessor}{                                0x00050000  }\textcolor{comment}{// Tiva(TM) C Series TM4C123-\/class}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12863}12863                                             \textcolor{comment}{// microcontrollers}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12864}12864 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12865}12865 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12866}12866 }
\DoxyCodeLine{\Hypertarget{tm4c123gh6pm_8h_source_l12867}12867 \textcolor{preprocessor}{\#endif }\textcolor{comment}{// \_\_TM4C123GH6PM\_H\_\_}}

\end{DoxyCode}
