Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Feb 08 15:02:30 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file z_top_timing_summary_routed.rpt -rpx z_top_timing_summary_routed.rpx
| Design       : z_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.186       -2.769                     33                51019        0.016        0.000                      0                50985        0.264        0.000                       0                 21132  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                     ------------         ----------      --------------
RGMII_RX_CLK                                                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                {0.000 4.000}        8.000           125.000         
  clkfbout                                                                {0.000 4.000}        8.000           125.000         
  clkout0                                                                 {0.000 4.000}        8.000           125.000         
  clkout1                                                                 {2.000 6.000}        8.000           125.000         
    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
clk_fpga_1                                                                {0.000 2.500}        5.000           200.000         
clk_fpga_2                                                                {0.000 5.000}        10.000          100.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE     {0.000 30.000}       60.000          16.667          
z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_RX_CLK                                                                 1.362        0.000                      0                 5171        0.068        0.000                      0                 5171        2.750        0.000                       0                  1975  
clk_fpga_0                                                                  -0.186       -2.769                     33                24168        0.016        0.000                      0                24168        2.000        0.000                       0                  9137  
  clkfbout                                                                                                                                                                                                               6.751        0.000                       0                     2  
  clkout0                                                                    1.104        0.000                      0                 1910        0.041        0.000                      0                 1910        3.020        0.000                       0                   821  
  clkout1                                                                    3.287        0.000                      0                   49        0.122        0.000                      0                   49        3.500        0.000                       0                    39  
clk_fpga_1                                                                   2.781        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    16  
clk_fpga_2                                                                   1.398        0.000                      0                18672        0.023        0.000                      0                18672        3.750        0.000                       0                  8866  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.204        0.000                      0                  539        0.121        0.000                      0                  539       13.750        0.000                       0                   274  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       57.263        0.000                      0                    1        0.907        0.000                      0                    1       29.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                            To Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                            --------                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                                            RGMII_RX_CLK                                                                4.589        0.000                      0                    9                                                                        
z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  RGMII_RX_CLK                                                                0.233        0.000                      0                    5        0.229        0.000                      0                    5  
RGMII_RX_CLK                                                          clkout0                                                                     4.591        0.000                      0                   18                                                                        
clk_fpga_0                                                            clkout0                                                                     6.197        0.000                      0                   24                                                                        
clkout1                                                               clkout0                                                                     4.142        0.000                      0                    3        1.700        0.000                      0                    3  
clkout0                                                               clkout1                                                                     0.205        0.000                      0                    2        5.709        0.000                      0                    2  
clkout0                                                               z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk        0.423        0.000                      0                    5        0.495        0.000                      0                    5  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE   dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK          55.746        0.000                      0                   18        0.775        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  RGMII_RX_CLK                                                       RGMII_RX_CLK                                                             6.282        0.000                      0                    1        0.512        0.000                      0                    1  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               2.490        0.000                      0                  111        0.350        0.000                      0                  111  
**async_default**                                                  clk_fpga_2                                                         clk_fpga_2                                                               4.073        0.000                      0                  214        0.165        0.000                      0                  214  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.161        0.000                      0                  102        0.366        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 3.118ns (47.291%)  route 3.475ns (52.709%))
  Logic Levels:           11  (CARRY4=6 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 10.985 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.858     8.620    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7_n_6
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4/O
                         net (fo=1, routed)           0.000     8.926    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.476 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.590 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.590    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.813 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.813    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[16]_i_2_n_7
    SLICE_X37Y70         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.751    10.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y70         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[16]/C
                         clock pessimism              0.164    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.062    11.176    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 3.115ns (47.267%)  route 3.475ns (52.733%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 10.985 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.858     8.620    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7_n_6
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4/O
                         net (fo=1, routed)           0.000     8.926    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.476 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.810 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.810    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2_n_6
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.751    10.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[13]/C
                         clock pessimism              0.164    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.062    11.176    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 3.094ns (47.098%)  route 3.475ns (52.902%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 10.985 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.858     8.620    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7_n_6
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4/O
                         net (fo=1, routed)           0.000     8.926    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.476 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2_n_4
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.751    10.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]/C
                         clock pessimism              0.164    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.062    11.176    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.020ns (46.496%)  route 3.475ns (53.504%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 10.985 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.858     8.620    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7_n_6
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4/O
                         net (fo=1, routed)           0.000     8.926    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.476 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.715 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.715    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2_n_5
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.751    10.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[14]/C
                         clock pessimism              0.164    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.062    11.176    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 3.004ns (46.363%)  route 3.475ns (53.637%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 10.985 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.858     8.620    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7_n_6
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4/O
                         net (fo=1, routed)           0.000     8.926    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.476 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.699 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.699    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[15]_i_2_n_7
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.751    10.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[12]/C
                         clock pessimism              0.164    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.062    11.176    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 2.596ns (40.530%)  route 3.809ns (59.470%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 11.047 - 8.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.885     3.283    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X33Y63         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDSE (Prop_fdse_C_Q)         0.456     3.739 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/Q
                         net (fo=3, routed)           0.910     4.649    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.124     4.773 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_4/O
                         net (fo=1, routed)           0.828     5.601    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_4_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.725 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_2/O
                         net (fo=9, routed)           0.927     6.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_2_n_0
    SLICE_X30Y67         LUT5 (Prop_lut5_I1_O)        0.124     6.776 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_16/O
                         net (fo=1, routed)           0.000     6.776    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_16_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.028 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_8/O[0]
                         net (fo=1, routed)           0.565     7.593    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_8_n_7
    SLICE_X27Y68         LUT6 (Prop_lut6_I2_O)        0.295     7.888 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_6/O
                         net (fo=1, routed)           0.579     8.467    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_6_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.123 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.237 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[7]_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.351    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[11]_i_1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.465    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]_i_2_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.688 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.688    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[16]_i_2_n_7
    SLICE_X29Y72         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.813    11.047    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X29Y72         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[16]/C
                         clock pessimism              0.164    11.211    
                         clock uncertainty           -0.035    11.176    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.062    11.238    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[16]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.593ns (40.502%)  route 3.809ns (59.498%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 11.049 - 8.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.885     3.283    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X33Y63         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDSE (Prop_fdse_C_Q)         0.456     3.739 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/Q
                         net (fo=3, routed)           0.910     4.649    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.124     4.773 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_4/O
                         net (fo=1, routed)           0.828     5.601    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_4_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.725 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_2/O
                         net (fo=9, routed)           0.927     6.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_2_n_0
    SLICE_X30Y67         LUT5 (Prop_lut5_I1_O)        0.124     6.776 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_16/O
                         net (fo=1, routed)           0.000     6.776    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_16_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.028 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_8/O[0]
                         net (fo=1, routed)           0.565     7.593    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_8_n_7
    SLICE_X27Y68         LUT6 (Prop_lut6_I2_O)        0.295     7.888 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_6/O
                         net (fo=1, routed)           0.579     8.467    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_6_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.123 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.237 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[7]_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.351    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[11]_i_1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.685 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.685    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]_i_2_n_6
    SLICE_X29Y71         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.815    11.049    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X29Y71         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[13]/C
                         clock pessimism              0.164    11.213    
                         clock uncertainty           -0.035    11.178    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.062    11.240    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[13]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.572ns (40.306%)  route 3.809ns (59.694%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 11.049 - 8.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.885     3.283    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X33Y63         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDSE (Prop_fdse_C_Q)         0.456     3.739 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]/Q
                         net (fo=3, routed)           0.910     4.649    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4_reg[15]
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.124     4.773 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_4/O
                         net (fo=1, routed)           0.828     5.601    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_4_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.725 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_2/O
                         net (fo=9, routed)           0.927     6.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_tcp_hdr_sum_4_i_2_n_0
    SLICE_X30Y67         LUT5 (Prop_lut5_I1_O)        0.124     6.776 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_16/O
                         net (fo=1, routed)           0.000     6.776    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_16_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.028 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_8/O[0]
                         net (fo=1, routed)           0.565     7.593    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_8_n_7
    SLICE_X27Y68         LUT6 (Prop_lut6_I2_O)        0.295     7.888 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_6/O
                         net (fo=1, routed)           0.579     8.467    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_6_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.123 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[3]_i_1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.237 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[7]_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.351    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[11]_i_1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.664 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.664    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]_i_2_n_4
    SLICE_X29Y71         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.815    11.049    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X29Y71         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]/C
                         clock pessimism              0.164    11.213    
                         clock uncertainty           -0.035    11.178    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.062    11.240    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4_reg[15]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 2.998ns (47.131%)  route 3.363ns (52.869%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 10.986 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.645 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.746     8.391    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_6
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.306     8.697 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[7]_i_4/O
                         net (fo=1, routed)           0.000     8.697    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[7]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.247 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.581    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_6
    SLICE_X37Y68         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.752    10.986    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y68         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[9]/C
                         clock pessimism              0.164    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.062    11.177    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.871ns (45.239%)  route 3.475ns (54.761%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 10.986 - 8.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.822     3.220    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X40Y56         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDSE (Prop_fdse_C_Q)         0.456     3.676 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]/Q
                         net (fo=4, routed)           0.814     4.490    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1_reg[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.614 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5/O
                         net (fo=1, routed)           0.401     5.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_5_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4/O
                         net (fo=1, routed)           0.408     5.547    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2/O
                         net (fo=9, routed)           0.994     6.665    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.enable_udp_hdr_sum_1_i_2_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15/O
                         net (fo=1, routed)           0.000     6.789    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_15_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.322 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.322    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[7]_i_7_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.858     8.620    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_7_n_6
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4/O
                         net (fo=1, routed)           0.000     8.926    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_4_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.566 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.566    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]_i_1_n_4
    SLICE_X37Y68         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.752    10.986    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X37Y68         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]/C
                         clock pessimism              0.164    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.062    11.177    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  1.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.939%)  route 0.280ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.289     1.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X32Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.179 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[16]/Q
                         net (fo=1, routed)           0.280     1.459    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[17][16]
    RAMB36_X1Y11         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.368     1.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y11         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.595     1.095    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.391    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.290     1.016    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X27Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[19]/Q
                         net (fo=1, routed)           0.280     1.438    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][1]
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.364     1.686    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.616     1.070    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.366    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.831%)  route 0.288ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.291     1.017    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X26Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     1.158 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[8]/Q
                         net (fo=1, routed)           0.288     1.447    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[17][8]
    RAMB36_X1Y11         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.368     1.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y11         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.616     1.074    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.370    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.348%)  route 0.295ns (67.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.290     1.016    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X26Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141     1.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[5]/Q
                         net (fo=1, routed)           0.295     1.452    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[17][5]
    RAMB36_X1Y11         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.368     1.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y11         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.616     1.074    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.370    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.281     1.007    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X22Y70         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.141     1.148 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.103     1.251    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X24Y69         RAMD64E                                      r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.317     1.638    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X24Y69         RAMD64E                                      r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.616     1.022    
    SLICE_X24Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.166    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.053%)  route 0.304ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.285     1.011    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X34Y65         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     1.175 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[19]/Q
                         net (fo=1, routed)           0.304     1.479    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rx_client_rxd_dpmem_wr_data_d1_reg[26][1]
    RAMB36_X1Y13         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.360     1.682    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y13         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.595     1.087    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.383    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.179%)  route 0.326ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.290     1.016    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X31Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[28]/Q
                         net (fo=1, routed)           0.326     1.483    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][10]
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.364     1.686    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.595     1.091    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.387    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.169%)  route 0.311ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.290     1.016    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X27Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[25]/Q
                         net (fo=1, routed)           0.311     1.469    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][7]
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.364     1.686    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.616     1.070    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.366    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.400%)  route 0.339ns (70.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.290     1.016    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X31Y52         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[30]/Q
                         net (fo=1, routed)           0.339     1.496    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][12]
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.364     1.686    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y12         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.595     1.091    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.387    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.802%)  route 0.302ns (70.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.285     1.011    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X29Y64         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.128     1.139 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[26]/Q
                         net (fo=1, routed)           0.302     1.441    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rx_client_rxd_dpmem_wr_data_d1_reg[26][8]
    RAMB36_X1Y13         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.360     1.682    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X1Y13         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.595     1.087    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.243     1.330    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         8.000       4.826      BUFR_X0Y5     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y7    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y65  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y65  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y65  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y65  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y65  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y69  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y69  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y69  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y69  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y68  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y67  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y67  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           33  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation       -2.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.758ns (23.241%)  route 5.806ns (76.759%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.307     6.536    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.660 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.451     7.111    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.235 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.607     7.843    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.967 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.724     8.691    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.815 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5/O
                         net (fo=1, routed)           0.292     9.107    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.231 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3/O
                         net (fo=8, routed)           0.617     9.848    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1/O
                         net (fo=4, routed)           0.581    10.553    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0
    SLICE_X14Y11         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.498    10.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X14Y11         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X14Y11         FDSE (Setup_fdse_C_S)       -0.429    10.367    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.758ns (23.241%)  route 5.806ns (76.759%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.307     6.536    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.660 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.451     7.111    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.235 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.607     7.843    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.967 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.724     8.691    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.815 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5/O
                         net (fo=1, routed)           0.292     9.107    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.231 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3/O
                         net (fo=8, routed)           0.617     9.848    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1/O
                         net (fo=4, routed)           0.581    10.553    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.498    10.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X14Y11         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X14Y11         FDRE (Setup_fdre_C_R)       -0.429    10.367    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.758ns (23.241%)  route 5.806ns (76.759%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.307     6.536    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.660 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.451     7.111    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.235 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.607     7.843    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.967 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.724     8.691    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.815 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5/O
                         net (fo=1, routed)           0.292     9.107    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.231 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3/O
                         net (fo=8, routed)           0.617     9.848    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1/O
                         net (fo=4, routed)           0.581    10.553    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.498    10.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X14Y11         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X14Y11         FDRE (Setup_fdre_C_R)       -0.429    10.367    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.758ns (23.241%)  route 5.806ns (76.759%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.307     6.536    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.660 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.451     7.111    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.235 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.607     7.843    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.967 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.724     8.691    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.815 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5/O
                         net (fo=1, routed)           0.292     9.107    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_5_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.231 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3/O
                         net (fo=8, routed)           0.617     9.848    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1/O
                         net (fo=4, routed)           0.581    10.553    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.498    10.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X14Y11         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X14Y11         FDRE (Setup_fdre_C_R)       -0.429    10.367    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 1.833ns (23.688%)  route 5.905ns (76.312%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     6.542    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.739     7.405    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg_0
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.803     8.331    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.598     9.053    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.120     9.173 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.746     9.919    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out__2
    SLICE_X15Y4          LUT4 (Prop_lut4_I0_O)        0.327    10.246 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.481    10.727    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.502    10.694    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.205    10.595    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 1.833ns (23.688%)  route 5.905ns (76.312%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     6.542    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.739     7.405    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg_0
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.803     8.331    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.598     9.053    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.120     9.173 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.746     9.919    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out__2
    SLICE_X15Y4          LUT4 (Prop_lut4_I0_O)        0.327    10.246 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.481    10.727    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.502    10.694    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.205    10.595    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 1.833ns (23.688%)  route 5.905ns (76.312%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     6.542    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.739     7.405    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg_0
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.803     8.331    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.598     9.053    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.120     9.173 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.746     9.919    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out__2
    SLICE_X15Y4          LUT4 (Prop_lut4_I0_O)        0.327    10.246 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.481    10.727    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.502    10.694    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.205    10.595    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 1.833ns (23.688%)  route 5.905ns (76.312%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     6.542    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.739     7.405    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg_0
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.803     8.331    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.598     9.053    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.120     9.173 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.746     9.919    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out__2
    SLICE_X15Y4          LUT4 (Prop_lut4_I0_O)        0.327    10.246 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.481    10.727    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.502    10.694    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X15Y2          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.205    10.595    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.634ns (21.121%)  route 6.102ns (78.879%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     6.542    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.739     7.405    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg_0
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.803     8.331    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.598     9.053    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.177 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3/O
                         net (fo=9, routed)           0.883    10.061    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_180_out__2
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.185 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1/O
                         net (fo=8, routed)           0.541    10.725    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.502    10.694    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X14Y1          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X14Y1          FDRE (Setup_fdre_C_CE)      -0.205    10.595    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.634ns (21.121%)  route 6.102ns (78.879%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.681     2.989    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X8Y6           FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     3.507 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=29, routed)          0.750     4.257    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.124     4.381 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     4.785    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/storage_data1_reg[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.622     5.531    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.655 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.450     6.105    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     6.542    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.739     7.405    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_ready_i_reg_0
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.803     8.331    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.598     9.053    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.177 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3/O
                         net (fo=9, routed)           0.883    10.061    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_180_out__2
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.185 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1/O
                         net (fo=8, routed)           0.541    10.725    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.502    10.694    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X14Y1          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X14Y1          FDRE (Setup_fdre_C_CE)      -0.205    10.595    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 -0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.569%)  route 0.159ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.548     0.889    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X23Y26         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[27]/Q
                         net (fo=1, routed)           0.159     1.176    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_curdesc_reg[31][21]
    SLICE_X20Y27         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.817     1.187    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X20Y27         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[27]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.007     1.160    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.366%)  route 0.161ns (55.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.552     0.893    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X22Y30         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]/Q
                         net (fo=1, routed)           0.161     1.181    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_desc_reg0_reg[31]_0[25]
    SLICE_X20Y28         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.818     1.188    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X20Y28         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)         0.011     1.165    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.562     0.903    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X18Y9          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/Q
                         net (fo=1, routed)           0.215     1.258    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_axi_arregion[3][26]
    SLICE_X23Y7          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.827     1.197    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_axi_aclk
    SLICE_X23Y7          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.072     1.235    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.893%)  route 0.194ns (51.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.560     0.901    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X21Y3          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.194     1.236    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X22Y4          LUT3 (Prop_lut3_I2_O)        0.045     1.281 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.281    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer[54]
    SLICE_X22Y4          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.828     1.198    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X22Y4          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y4          FDRE (Hold_fdre_C_D)         0.092     1.256    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.469%)  route 0.226ns (61.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.562     0.903    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X18Y9          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/Q
                         net (fo=2, routed)           0.226     1.269    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_axi_arregion[3][45]
    SLICE_X23Y7          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.827     1.197    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_axi_aclk
    SLICE_X23Y7          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.071     1.234    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.904%)  route 0.258ns (61.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.562     0.903    z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.258     1.324    z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X12Y46         SRLC32E                                      r  z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.834     1.204    z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         SRLC32E                                      r  z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.488%)  route 0.235ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.555     0.896    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X19Y19         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/Q
                         net (fo=1, routed)           0.235     1.272    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[1]
    SLICE_X25Y14         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.823     1.193    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X25Y14         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[6]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.071     1.230    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.227ns (57.288%)  route 0.169ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.550     0.891    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/m_axi_sg_aclk
    SLICE_X21Y27         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[8]/Q
                         net (fo=2, routed)           0.169     1.188    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/ftch_error_addr_reg[31][2]
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.099     1.287 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.287    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[0]_0[2]
    SLICE_X22Y29         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.817     1.187    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X22Y29         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y29         FDRE (Hold_fdre_C_D)         0.092     1.245    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.268%)  route 0.198ns (60.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.555     0.896    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X19Y19         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/Q
                         net (fo=1, routed)           0.198     1.221    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[18]
    SLICE_X23Y16         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.821     1.191    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X23Y16         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[23]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.022     1.179    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.862%)  route 0.219ns (57.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.560     0.901    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X24Y4          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[31]/Q
                         net (fo=1, routed)           0.219     1.283    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[29]
    SLICE_X18Y4          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.831     1.201    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y4          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y4          FDRE (Hold_fdre_C_D)         0.071     1.238    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y68     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X24Y66     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.004ns (32.702%)  route 4.124ns (67.298%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 14.029 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.742     6.676    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     7.132 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr_reg[1]/Q
                         net (fo=1, routed)           1.184     8.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/end_addr[1]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.440    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.972 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.972    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.243 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry__0/CO[0]
                         net (fo=9, routed)           1.011    10.253    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.373    10.626 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.548    11.175    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_We_int[0]_i_1/O
                         net (fo=5, routed)           0.908    12.206    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_wr
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.474    12.804    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.576    14.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/C
                         clock pessimism              0.481    14.510    
                         clock uncertainty           -0.078    14.432    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    13.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.575ns (24.732%)  route 4.793ns (75.268%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 13.954 - 8.000 ) 
    Source Clock Delay      (SCD):    6.661ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.727     6.661    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X38Y78         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     7.179 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.797     7.976    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.150     8.126 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.454     9.581    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.327     9.908 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_8/O
                         net (fo=2, routed)           0.588    10.495    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_ns111_out
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.332    10.827 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=1, routed)           0.445    11.272    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.396 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=12, routed)          0.832    12.228    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/inc_txd_rd_addr
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.352 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1/O
                         net (fo=14, routed)          0.677    13.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.501    13.954    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]/C
                         clock pessimism              0.481    14.435    
                         clock uncertainty           -0.078    14.357    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    14.188    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.575ns (24.732%)  route 4.793ns (75.268%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 13.954 - 8.000 ) 
    Source Clock Delay      (SCD):    6.661ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.727     6.661    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X38Y78         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     7.179 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.797     7.976    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.150     8.126 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.454     9.581    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.327     9.908 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_8/O
                         net (fo=2, routed)           0.588    10.495    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_ns111_out
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.332    10.827 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=1, routed)           0.445    11.272    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.396 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=12, routed)          0.832    12.228    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/inc_txd_rd_addr
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.352 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1/O
                         net (fo=14, routed)          0.677    13.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.501    13.954    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/C
                         clock pessimism              0.481    14.435    
                         clock uncertainty           -0.078    14.357    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    14.188    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.575ns (24.732%)  route 4.793ns (75.268%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 13.954 - 8.000 ) 
    Source Clock Delay      (SCD):    6.661ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.727     6.661    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X38Y78         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     7.179 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.797     7.976    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.150     8.126 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.454     9.581    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.327     9.908 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_8/O
                         net (fo=2, routed)           0.588    10.495    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_ns111_out
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.332    10.827 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=1, routed)           0.445    11.272    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.396 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=12, routed)          0.832    12.228    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/inc_txd_rd_addr
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.352 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1/O
                         net (fo=14, routed)          0.677    13.029    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.501    13.954    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/C
                         clock pessimism              0.481    14.435    
                         clock uncertainty           -0.078    14.357    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    14.188    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.116%)  route 0.249ns (56.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.593     2.037    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X43Y49         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDSE (Prop_fdse_C_Q)         0.141     2.178 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[2]/Q
                         net (fo=3, routed)           0.249     2.427    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg_n_0_[2]
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.048     2.475 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.475    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[2]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.859     2.651    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]/C
                         clock pessimism             -0.348     2.303    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.131     2.434    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.506%)  route 0.235ns (62.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.591     2.035    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X41Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.235     2.411    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg_n_0_[7]
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.860     2.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/C
                         clock pessimism             -0.348     2.304    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.060     2.364    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.883%)  route 0.404ns (71.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.564     2.008    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X34Y48         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     2.172 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/Q
                         net (fo=8, routed)           0.404     2.576    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Tx_Client_TxD_2_Mem_Addr[6]
    RAMB36_X1Y10         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.872     2.664    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tx_mac_aclk
    RAMB36_X1Y10         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.348     2.317    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.114%)  route 0.200ns (44.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.589     2.033    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X38Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     2.181 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg[2]/Q
                         net (fo=3, routed)           0.200     2.381    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.098     2.479 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.479    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.860     2.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X36Y47         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]/C
                         clock pessimism             -0.348     2.304    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     2.396    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.750%)  route 0.318ns (69.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.590     2.034    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y44         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[6]/Q
                         net (fo=1, routed)           0.318     2.493    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[6]
    RAMB36_X2Y8          RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.874     2.666    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tx_mac_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.581     2.085    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.381    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.455%)  route 0.322ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.590     2.034    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X37Y44         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[11]/Q
                         net (fo=1, routed)           0.322     2.497    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[11]
    RAMB36_X2Y8          RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.874     2.666    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tx_mac_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.581     2.085    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.381    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (26.997%)  route 0.443ns (73.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.564     2.008    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X34Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     2.172 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/Q
                         net (fo=8, routed)           0.443     2.615    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Tx_Client_TxD_2_Mem_Addr[11]
    RAMB36_X1Y10         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.872     2.664    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tx_mac_aclk
    RAMB36_X1Y10         RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.348     2.317    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.283%)  route 0.325ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.591     2.035    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X36Y47         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[5]/Q
                         net (fo=1, routed)           0.325     2.501    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[5]
    RAMB36_X2Y8          RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.874     2.666    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tx_mac_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.581     2.085    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.381    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.591     2.035    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X41Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]/Q
                         net (fo=1, routed)           0.056     2.232    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg_n_0_[8]
    SLICE_X41Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.861     2.653    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X41Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]/C
                         clock pessimism             -0.618     2.035    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.076     2.111    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.563     2.007    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/tx_mac_aclk
    SLICE_X29Y44         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.148 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/Q
                         net (fo=1, routed)           0.056     2.204    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0
    SLICE_X29Y44         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.831     2.623    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/tx_mac_aclk
    SLICE_X29Y44         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C
                         clock pessimism             -0.616     2.007    
    SLICE_X29Y44         FDPE (Hold_fdpe_C_D)         0.075     2.082    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y87     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y89     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y98     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y90     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]_srl6___txgen_TX_SM1_PREAMBLE_PIPE_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]_srl6___txgen_TX_SM1_PREAMBLE_PIPE_reg_r_4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y50     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y50     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txd_rd_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y50     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txd_rd_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y50     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txd_rd_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y50     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txd_rd_cs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y51     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y51     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]_srl6___txgen_TX_SM1_PREAMBLE_PIPE_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]_srl6___txgen_TX_SM1_PREAMBLE_PIPE_reg_r_4/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y74      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggleSyncReg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y72      z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.178ns  (logic 0.964ns (23.075%)  route 3.214ns (76.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 16.015 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.433    12.110    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.620    12.855    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.563    16.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.634    16.649    
                         clock uncertainty           -0.078    16.571    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    16.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.178ns  (logic 0.964ns (23.075%)  route 3.214ns (76.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 16.015 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.433    12.110    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.620    12.855    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.563    16.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.634    16.649    
                         clock uncertainty           -0.078    16.571    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    16.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.178ns  (logic 0.964ns (23.075%)  route 3.214ns (76.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 16.015 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.433    12.110    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.620    12.855    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.563    16.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.634    16.649    
                         clock uncertainty           -0.078    16.571    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    16.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.178ns  (logic 0.964ns (23.075%)  route 3.214ns (76.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 16.015 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.433    12.110    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.620    12.855    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.563    16.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.634    16.649    
                         clock uncertainty           -0.078    16.571    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    16.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.178ns  (logic 0.964ns (23.075%)  route 3.214ns (76.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 16.015 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.433    12.110    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.620    12.855    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.563    16.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.634    16.649    
                         clock uncertainty           -0.078    16.571    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    16.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.178ns  (logic 0.964ns (23.075%)  route 3.214ns (76.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 16.015 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.433    12.110    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.620    12.855    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.563    16.015    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.634    16.649    
                         clock uncertainty           -0.078    16.571    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    16.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        4.063ns  (logic 0.989ns (24.344%)  route 3.074ns (75.656%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.014 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.913    12.591    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.149    12.740 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000    12.740    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.562    16.014    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                         clock pessimism              0.634    16.648    
                         clock uncertainty           -0.078    16.570    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.085    16.655    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         16.655    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.971ns  (logic 0.988ns (24.879%)  route 2.983ns (75.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 16.013 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.641    10.737    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.297    11.034 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_3/O
                         net (fo=1, routed)           0.520    11.555    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_3_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.679 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_2/O
                         net (fo=2, routed)           0.822    12.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_0
    SLICE_X42Y86         LUT4 (Prop_lut4_I2_O)        0.148    12.648 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000    12.648    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.561    16.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism              0.634    16.647    
                         clock uncertainty           -0.078    16.569    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.118    16.687    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         16.687    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.890ns  (logic 0.964ns (24.780%)  route 2.926ns (75.220%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 16.013 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.765    12.443    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.567 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    12.567    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.561    16.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              0.634    16.647    
                         clock uncertainty           -0.078    16.569    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.077    16.646    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.693ns  (logic 0.840ns (22.743%)  route 2.853ns (77.257%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 16.013 - 10.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 8.677 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.743     8.677    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.419     9.096 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           1.727    10.823    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.297    11.120 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.433    11.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.693    12.370    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    12.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    14.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.561    16.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism              0.634    16.647    
                         clock uncertainty           -0.078    16.569    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)       -0.013    16.556    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  4.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 4.652 - 2.000 ) 
    Source Clock Delay      (SCD):    2.034ns = ( 4.034 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.590     4.034    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     4.175 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     4.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync0
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.860     4.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.618     4.034    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.075     4.109    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 4.643 - 2.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 4.027 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.583     4.027    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     4.168 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     4.224    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync0
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.851     4.643    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
                         clock pessimism             -0.616     4.027    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.075     4.102    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 4.648 - 2.000 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 4.031 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.587     4.031    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     4.195 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     4.251    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.856     4.648    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.617     4.031    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.060     4.091    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 4.636 - 2.000 ) 
    Source Clock Delay      (SCD):    2.021ns = ( 4.021 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.577     4.021    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128     4.149 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.054     4.204    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync1
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.844     4.636    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism             -0.615     4.021    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)        -0.008     4.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.013    
                         arrival time                           4.204    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 4.650 - 2.000 ) 
    Source Clock Delay      (SCD):    2.032ns = ( 4.032 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.588     4.032    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     4.173 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/Q
                         net (fo=5, routed)           0.120     4.293    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[5]
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.045     4.338 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     4.338    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/plusOp[5]
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.858     4.650    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X41Y88         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.618     4.032    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.092     4.124    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.124    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 4.648 - 2.000 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 4.031 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.587     4.031    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     4.195 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/Q
                         net (fo=2, routed)           0.149     4.344    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.044     4.388 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000     4.388    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.856     4.648    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                         clock pessimism             -0.617     4.031    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.132     4.163    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         -4.163    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 4.652 - 2.000 ) 
    Source Clock Delay      (SCD):    2.034ns = ( 4.034 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.590     4.034    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.128     4.162 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.119     4.282    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync1
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.860     4.652    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X43Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/C
                         clock pessimism             -0.618     4.034    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.017     4.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 4.643 - 2.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 4.027 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.583     4.027    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.128     4.155 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.119     4.275    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync1
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.851     4.643    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
                         clock pessimism             -0.616     4.027    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.017     4.044    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.275    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 4.636 - 2.000 ) 
    Source Clock Delay      (SCD):    2.021ns = ( 4.021 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.577     4.021    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     4.162 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.170     4.332    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync2
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.844     4.636    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
                         clock pessimism             -0.615     4.021    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.071     4.092    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -4.092    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.645%)  route 0.118ns (44.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 4.647 - 2.000 ) 
    Source Clock Delay      (SCD):    2.030ns = ( 4.030 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.586     4.030    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.148     4.178 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/Q
                         net (fo=1, routed)           0.118     4.296    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.855     4.647    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
                         clock pessimism             -0.617     4.030    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.022     4.052    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.296    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y70     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y86     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y81     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y81     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y81     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y81     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y81     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y94     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y94     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y94     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y94     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y94     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.419ns (27.755%)  route 1.091ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.743     3.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.470 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           1.091     4.561    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y97         FDRE (Setup_fdre_C_R)       -0.602     7.342    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.419ns (27.755%)  route 1.091ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.743     3.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.470 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           1.091     4.561    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y97         FDRE (Setup_fdre_C_R)       -0.602     7.342    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.419ns (27.755%)  route 1.091ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.743     3.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.470 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           1.091     4.561    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y97         FDRE (Setup_fdre_C_R)       -0.602     7.342    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.419ns (27.755%)  route 1.091ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.743     3.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.470 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           1.091     4.561    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X43Y97         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y97         FDSE (Setup_fdse_C_S)       -0.602     7.342    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.758%)  route 0.943ns (69.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.743     3.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.470 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.943     4.413    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.602     7.342    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.580ns (37.318%)  route 0.974ns (62.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.744     3.052    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.974     4.482    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X43Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.606 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.606    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[3]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.029     7.973    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.580ns (39.480%)  route 0.889ns (60.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.744     3.052    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/Q
                         net (fo=4, routed)           0.889     4.397    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[0]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.521 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.521    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[1]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.293     8.052    
                         clock uncertainty           -0.083     7.969    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.029     7.998    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.580ns (39.426%)  route 0.891ns (60.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.744     3.052    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/Q
                         net (fo=4, routed)           0.891     4.399    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[0]
    SLICE_X43Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.523 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.523    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[2]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.293     8.052    
                         clock uncertainty           -0.083     7.969    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.419ns (35.880%)  route 0.749ns (64.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.758 - 5.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.743     3.051    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.470 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.749     4.219    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg2
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.566     7.758    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                         clock pessimism              0.293     8.051    
                         clock uncertainty           -0.083     7.968    
    SLICE_X43Y96         FDPE (Setup_fdpe_C_D)       -0.265     7.703    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.580ns (40.519%)  route 0.851ns (59.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.744     3.052    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.851     4.359    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[3]
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.124     4.483 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset__0/O
                         net (fo=1, routed)           0.000     4.483    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X43Y97         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          1.567     7.759    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X43Y97         FDSE (Setup_fdse_C_D)        0.032     7.976    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.590     0.931    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.072 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.127    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.860     1.230    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDPE (Hold_fdpe_C_D)         0.075     1.006    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.590     0.931    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.128     1.059 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.119     1.178    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.860     1.230    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDPE (Hold_fdpe_C_D)         0.017     0.948    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.853%)  route 0.141ns (43.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.591     0.932    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.141     1.214    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X43Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.259 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.259    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[2]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.861     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.299     0.932    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.092     1.024    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.590     0.931    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.072 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.170     1.242    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg3
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.860     1.230    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDPE (Hold_fdpe_C_D)         0.076     1.007    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.679%)  route 0.142ns (43.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.591     0.932    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.142     1.215    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X43Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.260 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.260    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[1]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.861     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.299     0.932    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.091     1.023    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.042%)  route 0.158ns (45.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.591     0.932    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/Q
                         net (fo=4, routed)           0.158     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[0]
    SLICE_X43Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.276 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.276    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[3]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.861     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.091     1.039    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.787%)  route 0.173ns (48.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.591     0.932    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.173     1.246    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X43Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.291 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.291    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[0]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.861     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.299     0.932    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.092     1.024    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.787%)  route 0.173ns (48.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.591     0.932    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.173     1.246    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.291 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset__0/O
                         net (fo=1, routed)           0.000     1.291    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X43Y97         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.861     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y97         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.299     0.932    
    SLICE_X43Y97         FDSE (Hold_fdse_C_D)         0.092     1.024    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.923%)  route 0.366ns (74.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.590     0.931    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.128     1.059 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.366     1.424    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg2
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.860     1.230    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDPE (Hold_fdpe_C_D)        -0.006     0.925    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.128ns (21.909%)  route 0.456ns (78.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.590     0.931    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X43Y96         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.128     1.059 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.456     1.515    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15, routed)          0.861     1.231    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X43Y98         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X43Y98         FDRE (Hold_fdre_C_R)        -0.071     0.877    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.638    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y98     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     z_eth_wrapper_inst/z_eth_i/SPI_Mux_0/U0/sA_CCLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     z_eth_wrapper_inst/z_eth_i/SPI_Mux_0/U0/sA_DIN_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y88     z_eth_wrapper_inst/z_eth_i/SPI_Mux_0/U0/sB_CCLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y88     z_eth_wrapper_inst/z_eth_i/SPI_Mux_0/U0/sB_DIN_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y98     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X43Y96     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y98     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X43Y97     z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.886ns (24.500%)  route 5.812ns (75.500%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.477     7.423    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_3
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.757     8.304    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.295     8.723    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.607     9.454    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.119     9.573 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_4/O
                         net (fo=72, routed)          1.156    10.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.495    12.688    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.637    12.127    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.886ns (24.500%)  route 5.812ns (75.500%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.477     7.423    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_3
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.757     8.304    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.295     8.723    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.607     9.454    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.119     9.573 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_4/O
                         net (fo=72, routed)          1.156    10.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.495    12.688    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.637    12.127    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.886ns (24.500%)  route 5.812ns (75.500%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.477     7.423    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_3
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.757     8.304    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.295     8.723    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.607     9.454    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.119     9.573 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_4/O
                         net (fo=72, routed)          1.156    10.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.495    12.688    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[29]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.637    12.127    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[29]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.886ns (24.500%)  route 5.812ns (75.500%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.477     7.423    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_3
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.757     8.304    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.295     8.723    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.607     9.454    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.119     9.573 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_4/O
                         net (fo=72, routed)          1.156    10.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.495    12.688    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[30]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.637    12.127    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.886ns (24.500%)  route 5.812ns (75.500%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.477     7.423    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_3
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.757     8.304    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.295     8.723    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.607     9.454    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.119     9.573 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_4/O
                         net (fo=72, routed)          1.156    10.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.495    12.688    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.637    12.127    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.015ns (25.807%)  route 5.793ns (74.193%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.327     7.272    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_2
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.798     8.194    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124     8.318 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.591     8.910    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.034 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0/O
                         net (fo=5, routed)           0.444     9.477    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.601 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1__0/O
                         net (fo=4, routed)           0.537    10.138    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.577    10.839    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0
    SLICE_X12Y33         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.500    12.692    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X12Y33         FDSE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X12Y33         FDSE (Setup_fdse_C_S)       -0.524    12.245    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.015ns (25.807%)  route 5.793ns (74.193%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.327     7.272    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_2
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.798     8.194    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124     8.318 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.591     8.910    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.034 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0/O
                         net (fo=5, routed)           0.444     9.477    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.601 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1__0/O
                         net (fo=4, routed)           0.537    10.138    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.577    10.839    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0
    SLICE_X12Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.500    12.692    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X12Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X12Y33         FDRE (Setup_fdre_C_R)       -0.524    12.245    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.015ns (25.807%)  route 5.793ns (74.193%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.327     7.272    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_2
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.798     8.194    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124     8.318 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.591     8.910    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.034 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0/O
                         net (fo=5, routed)           0.444     9.477    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.601 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1__0/O
                         net (fo=4, routed)           0.537    10.138    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.577    10.839    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0
    SLICE_X12Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.500    12.692    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X12Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X12Y33         FDRE (Setup_fdre_C_R)       -0.524    12.245    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.015ns (25.807%)  route 5.793ns (74.193%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.327     7.272    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_2
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.798     8.194    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124     8.318 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.591     8.910    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.034 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0/O
                         net (fo=5, routed)           0.444     9.477    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2__0_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.601 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1__0/O
                         net (fo=4, routed)           0.537    10.138    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.577    10.839    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0
    SLICE_X12Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.500    12.692    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X12Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X12Y33         FDRE (Setup_fdre_C_R)       -0.524    12.245    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 1.886ns (24.663%)  route 5.761ns (75.337%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X4Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     3.549 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.710     4.259    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     4.409 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     4.708    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_1
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.355     5.063 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     5.635    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           0.493     6.252    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.446     6.821    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.477     7.423    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_3
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.757     8.304    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.295     8.723    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.607     9.454    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.119     9.573 r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_4/O
                         net (fo=72, routed)          1.105    10.678    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]
    SLICE_X15Y30         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.490    12.682    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X15Y30         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X15Y30         FDRE (Setup_fdre_C_R)       -0.637    12.122    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.958%)  route 0.241ns (63.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.559     0.900    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X25Y42         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/Q
                         net (fo=1, routed)           0.241     1.281    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[8][2]
    SLICE_X20Y38         SRL16E                                       r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.828     1.198    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y38         SRL16E                                       r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.258    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.562     0.903    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X18Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/Q
                         net (fo=1, routed)           0.221     1.265    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[49]
    SLICE_X19Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.832     1.202    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X19Y49         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.061     1.234    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.755%)  route 0.203ns (52.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.558     0.899    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X25Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.203     1.243    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_do_o[1]
    SLICE_X21Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.288 r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/slaveRegDo_mux_4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.288    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg_n_14
    SLICE_X21Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.829     1.199    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X21Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y95         FDRE (Hold_fdre_C_D)         0.092     1.257    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.995%)  route 0.209ns (56.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.558     0.899    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X24Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.209     1.271    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_19[1]
    SLICE_X21Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.829     1.199    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X21Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y95         FDRE (Hold_fdre_C_D)         0.075     1.240    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.555     0.896    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y33         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.248     1.285    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X16Y30         SRL16E                                       r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.821     1.191    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X16Y30         SRL16E                                       r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X16Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.251    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.121%)  route 0.192ns (47.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.559     0.900    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y51         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=2, routed)           0.192     1.256    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[31]_1[4]
    SLICE_X25Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.301 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.301    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_mux_out[4]
    SLICE_X25Y46         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.828     1.198    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X25Y46         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.092     1.261    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.580%)  route 0.213ns (53.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.558     0.899    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X25Y95         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[0]/Q
                         net (fo=1, routed)           0.213     1.253    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_do_o[0]
    SLICE_X19Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.298 r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/slaveRegDo_mux_4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.298    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg_n_15
    SLICE_X19Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.830     1.200    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y94         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y94         FDRE (Hold_fdre_C_D)         0.091     1.257    z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_pop_cmd_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.509%)  route 0.241ns (56.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.558     0.899    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/m_axi_s2mm_aclk
    SLICE_X22Y38         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_pop_cmd_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_pop_cmd_fifo_reg/Q
                         net (fo=5, routed)           0.241     1.281    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sm_pop_cmd_fifo
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.326 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1/O
                         net (fo=1, routed)           0.000     1.326    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_41
    SLICE_X20Y42         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.829     1.199    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/m_axi_s2mm_aclk
    SLICE_X20Y42         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.120     1.285    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.562     0.903    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X17Y42         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[11]/Q
                         net (fo=1, routed)           0.226     1.270    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd[11]
    SLICE_X24Y43         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.828     1.198    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X24Y43         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[70]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.064     1.228    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.559     0.900    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X23Y42         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[31]/Q
                         net (fo=1, routed)           0.242     1.282    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[31]
    SLICE_X20Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.830     1.200    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X20Y50         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[31]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.064     1.235    z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y30  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y30  z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y31  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y33  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y33  z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y95  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y93  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y93  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.919ns (28.293%)  route 4.864ns (71.707%))
  Logic Levels:           7  (LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 33.110 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.006     8.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8][1]
    SLICE_X31Y97         LUT4 (Prop_lut4_I2_O)        0.354     8.429 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__2/O
                         net (fo=1, routed)           0.792     9.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__2_n_0
    SLICE_X29Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.546 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.661    10.207    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTARGET_reg[11]
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.331 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000    10.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X28Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.490    33.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X28Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.383    33.494    
                         clock uncertainty           -0.035    33.458    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)        0.077    33.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         33.535    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 23.204    

Slack (MET) :             24.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.211ns (20.748%)  route 4.626ns (79.252%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.976     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.990     8.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.441 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.945     9.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[1]
    SLICE_X38Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X38Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)       -0.064    33.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         33.470    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 24.085    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    

Slack (MET) :             24.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.467ns (26.757%)  route 4.016ns (73.243%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.750     6.102    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.226 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=6, routed)           0.690     6.916    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=4, routed)           1.124     8.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.352     8.544 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.488     9.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[17]_0[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.413    33.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.121    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 24.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.590     1.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.383     1.323    
    SLICE_X43Y95         FDCE (Hold_fdce_C_D)         0.076     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.591     1.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.383     1.324    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.076     1.400    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.590     1.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.383     1.323    
    SLICE_X43Y95         FDCE (Hold_fdce_C_D)         0.075     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.591     1.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.383     1.324    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.075     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.561     1.294    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CLK
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.056     1.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.830     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CLK
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.382     1.294    
    SLICE_X29Y95         FDCE (Hold_fdce_C_D)         0.075     1.369    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.590     1.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.383     1.323    
    SLICE_X43Y95         FDCE (Hold_fdce_C_D)         0.071     1.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.591     1.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.383     1.324    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.071     1.395    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.561     1.294    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X35Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.504    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X35Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.831     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X35Y95         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.383     1.294    
    SLICE_X35Y95         FDCE (Hold_fdce_C_D)         0.078     1.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.561     1.294    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X33Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.504    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X33Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.830     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X33Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.382     1.294    
    SLICE_X33Y96         FDCE (Hold_fdce_C_D)         0.078     1.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.561     1.294    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X35Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           0.068     1.504    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X35Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.831     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X35Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                         clock pessimism             -0.383     1.294    
    SLICE_X35Y94         FDCE (Hold_fdce_C_D)         0.078     1.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         30.000      27.845     BUFGCTRL_X0Y5  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X23Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X23Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X23Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X23Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X28Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y98   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y98   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y98   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y98   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y91   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y91   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X42Y92   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X38Y91   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X38Y91   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       57.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.605ns (24.929%)  route 1.822ns (75.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 63.259 - 60.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.398     6.158    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.683    61.683    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    61.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.485    63.259    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.472    63.731    
                         clock uncertainty           -0.035    63.696    
    SLICE_X25Y94         FDCE (Setup_fdce_C_D)       -0.275    63.421    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.421    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 57.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.185ns (20.333%)  route 0.725ns (79.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.135     2.257    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.883     0.883    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.827     1.739    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.392     1.347    
    SLICE_X25Y94         FDCE (Hold_fdce_C_D)         0.003     1.350    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.907    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y6  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X25Y94   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X25Y94   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X25Y94   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X25Y94   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X25Y94   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.589ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.316ns  (logic 0.456ns (34.661%)  route 0.860ns (65.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.860     1.316    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X22Y71         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X22Y71         FDRE (Setup_fdre_C_D)       -0.095     5.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.739%)  route 0.857ns (65.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X17Y78         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.857     1.313    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X27Y76         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)       -0.095     5.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.899%)  route 0.780ns (63.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.780     1.236    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X25Y69         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y69         FDRE (Setup_fdre_C_D)       -0.095     5.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.777%)  route 0.690ns (60.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X17Y78         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.690     1.146    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X23Y73         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y73         FDRE (Setup_fdre_C_D)       -0.095     5.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.239%)  route 0.650ns (58.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X17Y78         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.650     1.106    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X25Y76         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)       -0.095     5.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.659%)  route 0.613ns (57.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X17Y78         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.613     1.069    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X23Y79         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y79         FDRE (Setup_fdre_C_D)       -0.095     5.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.164ns  (logic 0.419ns (19.366%)  route 1.745ns (80.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.745     2.164    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X23Y59         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y59         FDRE (Setup_fdre_C_D)       -0.239     7.761    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.690ns  (logic 0.518ns (30.652%)  route 1.172ns (69.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.172     1.690    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X22Y65         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)       -0.101     7.899    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.504ns  (logic 0.478ns (31.777%)  route 1.026ns (68.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.026     1.504    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X23Y59         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y59         FDRE (Setup_fdre_C_D)       -0.253     7.747    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  6.243    





---------------------------------------------------------------------------------------------------
From Clock:  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK fall@4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.421ns  (logic 2.421ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 13.181 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    G17                                               0.000     2.500 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.736     3.236 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.236    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.921 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.921    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X0Y68         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     4.428 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.607    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.483     5.090 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.181    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y68         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.181    
                         clock uncertainty           -0.025     5.156    
    ILOGIC_X0Y68         IDDR (Setup_iddr_C_D)       -0.002     5.154    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK fall@4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.416ns  (logic 2.416ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 13.179 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    F20                                               0.000     2.500 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    F20                  IBUF (Prop_ibuf_I_O)         0.732     3.232 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.232    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y69         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.916 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.916    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X0Y69         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     4.428 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.607    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.483     5.090 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.179    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y69         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.179    
                         clock uncertainty           -0.025     5.154    
    ILOGIC_X0Y69         IDDR (Setup_iddr_C_D)       -0.002     5.152    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK fall@4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.415ns  (logic 2.415ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 13.184 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    G20                                               0.000     2.500 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    G20                  IBUF (Prop_ibuf_I_O)         0.730     3.230 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.230    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y63         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.915 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.915    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X0Y63         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     4.428 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.607    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.483     5.090 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.184    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y63         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.184    
                         clock uncertainty           -0.025     5.159    
    ILOGIC_X0Y63         IDDR (Setup_iddr_C_D)       -0.002     5.157    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.157    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 RGMII_RX_DV
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK fall@4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.412ns  (logic 2.412ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 13.181 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    H20                                               0.000     2.500 r  RGMII_RX_DV (IN)
                         net (fo=0)                   0.000     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    H20                  IBUF (Prop_ibuf_I_O)         0.727     3.227 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.227    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/IDATAIN
    IDELAY_X0Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.912 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.912    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/D
    ILOGIC_X0Y65         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     4.428 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.607    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.483     5.090 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.181    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y65         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.181    
                         clock uncertainty           -0.025     5.156    
    ILOGIC_X0Y65         IDDR (Setup_iddr_C_D)       -0.002     5.154    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK fall@4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.402ns  (logic 2.402ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 13.184 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    G15                                               0.000     2.500 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000     2.500    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    G15                  IBUF (Prop_ibuf_I_O)         0.717     3.217 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.217    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.902 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.902    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X0Y61         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     4.428 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.607    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.483     5.090 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.184    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y61         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.184    
                         clock uncertainty           -0.025     5.159    
    ILOGIC_X0Y61         IDDR (Setup_iddr_C_D)       -0.002     5.157    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.157    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RX_CLK rise@-8.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.949ns  (logic 2.949ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.705ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    G15                                               0.000    -6.800 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000    -6.800    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    G15                  IBUF (Prop_ibuf_I_O)         1.250    -5.550 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.550    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.851 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.851    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X0Y61         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     -8.000    -8.000 r  
    L16                                               0.000    -8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000    -8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351    -6.649 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.241    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.609    -4.632 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.336    -4.295    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y61         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.295    
                         clock uncertainty            0.025    -4.270    
    ILOGIC_X0Y61         IDDR (Hold_iddr_C_D)         0.191    -4.079    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RX_CLK rise@-8.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.962ns  (logic 2.962ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.705ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    G20                                               0.000    -6.800 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000    -6.800    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    G20                  IBUF (Prop_ibuf_I_O)         1.263    -5.537 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.537    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y63         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.838 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.838    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X0Y63         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     -8.000    -8.000 r  
    L16                                               0.000    -8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000    -8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351    -6.649 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.241    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.609    -4.632 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.336    -4.295    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y63         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.295    
                         clock uncertainty            0.025    -4.270    
    ILOGIC_X0Y63         IDDR (Hold_iddr_C_D)         0.191    -4.079    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 RGMII_RX_DV
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RX_CLK fall@-4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 2.959ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 7.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    H20                                               0.000    -2.800 r  RGMII_RX_DV (IN)
                         net (fo=0)                   0.000    -2.800    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    H20                  IBUF (Prop_ibuf_I_O)         1.260    -1.540 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.540    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/IDATAIN
    IDELAY_X0Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     0.159 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.159    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/D
    ILOGIC_X0Y65         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                     -4.000    -4.000 f  
    L16                                               0.000    -4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000    -4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351    -2.649 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.241    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.609    -0.632 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.332    -0.299    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y65         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.299    
                         clock uncertainty            0.025    -0.274    
    ILOGIC_X0Y65         IDDR (Hold_iddr_C_D)         0.191    -0.083    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RX_CLK rise@-8.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.964ns  (logic 2.964ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    F20                                               0.000    -6.800 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000    -6.800    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    F20                  IBUF (Prop_ibuf_I_O)         1.265    -5.535 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.535    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y69         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.836 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.836    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X0Y69         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     -8.000    -8.000 r  
    L16                                               0.000    -8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000    -8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351    -6.649 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.241    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.609    -4.632 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -4.303    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y69         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.303    
                         clock uncertainty            0.025    -4.278    
    ILOGIC_X0Y69         IDDR (Hold_iddr_C_D)         0.191    -4.087    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.087    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RX_CLK fall@-4.000ns - z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 2.968ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 7.700 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    G17                                               0.000    -2.800 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000    -2.800    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    G17                  IBUF (Prop_ibuf_I_O)         1.269    -1.531 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.531    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i_n_0
    IDELAY_X0Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     0.168 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.168    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X0Y68         IDDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                     -4.000    -4.000 f  
    L16                                               0.000    -4.000 f  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000    -4.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351    -2.649 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.241    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.609    -0.632 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.331    -0.300    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/C
    ILOGIC_X0Y68         IDDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.300    
                         clock uncertainty            0.025    -0.275    
    ILOGIC_X0Y68         IDDR (Hold_iddr_C_D)         0.191    -0.084    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.923%)  route 0.850ns (65.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.850     1.306    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X26Y77         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)       -0.103     5.897    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.897    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             28.689ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.342ns  (logic 1.014ns (30.343%)  route 2.328ns (69.657%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=3, routed)           1.011     1.529    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/Q[12]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     1.653 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.303     1.956    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X26Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.080 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, routed)           0.280     2.359    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/count_set_i_5_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.734     3.218    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[15]
    SLICE_X25Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.342 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.342    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X25Y79         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y79         FDRE (Setup_fdre_C_D)        0.031    32.031    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 28.689    

Slack (MET) :             29.142ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.920ns  (logic 1.692ns (57.937%)  route 1.228ns (42.063%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.586 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.920 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.920    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X25Y73         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                 29.142    

Slack (MET) :             29.163ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.899ns  (logic 1.671ns (57.633%)  route 1.228ns (42.367%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.586 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.899 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.899    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X25Y73         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 29.163    

Slack (MET) :             29.237ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.825ns  (logic 1.597ns (56.523%)  route 1.228ns (43.477%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.586 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.825 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.825    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X25Y73         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 29.237    

Slack (MET) :             29.253ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.809ns  (logic 1.581ns (56.275%)  route 1.228ns (43.725%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.586 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.809 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.809    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X25Y73         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 29.253    

Slack (MET) :             29.256ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.806ns  (logic 1.578ns (56.229%)  route 1.228ns (43.771%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.806 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.806    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X25Y72         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y72         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 29.256    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.785ns  (logic 1.557ns (55.899%)  route 1.228ns (44.101%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.785 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.785    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X25Y72         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y72         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.351ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.711ns  (logic 1.483ns (54.695%)  route 1.228ns (45.305%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.711 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.711    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X25Y72         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y72         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 29.351    

Slack (MET) :             29.367ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.695ns  (logic 1.467ns (54.426%)  route 1.228ns (45.574%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           1.228     1.684    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.808 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.808    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.358 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.358    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.695 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.695    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X25Y72         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y72         FDRE (Setup_fdre_C_D)        0.062    32.062    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                 29.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.708ns  (logic 0.456ns (26.691%)  route 1.252ns (73.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[31]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[31]/Q
                         net (fo=2, routed)           1.252     1.708    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/D[0]
    SLICE_X1Y72          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)       -0.095     7.905    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.160ns  (logic 0.419ns (36.115%)  route 0.741ns (63.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[8]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[8]/Q
                         net (fo=1, routed)           0.741     1.160    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[8]
    SLICE_X2Y72          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)       -0.215     7.785    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[8]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.081ns  (logic 0.419ns (38.764%)  route 0.662ns (61.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/Q
                         net (fo=1, routed)           0.662     1.081    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[3]
    SLICE_X2Y72          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)       -0.264     7.736    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.293ns  (logic 0.456ns (35.265%)  route 0.837ns (64.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[25]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[25]/Q
                         net (fo=2, routed)           0.837     1.293    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/D[6]
    SLICE_X1Y72          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)       -0.043     7.957    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.811%)  route 0.689ns (62.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/Q
                         net (fo=1, routed)           0.689     1.108    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[7]
    SLICE_X2Y72          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)       -0.216     7.784    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.971ns  (logic 0.419ns (43.156%)  route 0.552ns (56.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/Q
                         net (fo=1, routed)           0.552     0.971    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[11]
    SLICE_X1Y73          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)       -0.268     7.732    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.142ns  (logic 0.456ns (39.923%)  route 0.686ns (60.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/Q
                         net (fo=1, routed)           0.686     1.142    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[12]
    SLICE_X1Y73          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)       -0.092     7.908    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  6.766    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.126ns  (logic 0.456ns (40.514%)  route 0.670ns (59.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[15]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[15]/Q
                         net (fo=1, routed)           0.670     1.126    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[15]
    SLICE_X2Y72          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)       -0.093     7.907    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.449%)  route 0.671ns (59.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/C
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/Q
                         net (fo=1, routed)           0.671     1.127    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[9]
    SLICE_X1Y73          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)       -0.040     7.960    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.475%)  route 0.618ns (57.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71                                       0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[10]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[10]/Q
                         net (fo=1, routed)           0.618     1.074    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[10]
    SLICE_X1Y73          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)       -0.093     7.907    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[10]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  6.833    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.122ns  (logic 0.478ns (42.615%)  route 0.644ns (57.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 14.013 - 8.000 ) 
    Source Clock Delay      (SCD):    6.672ns = ( 8.672 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.738     8.672    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     9.150 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.644     9.794    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.561    14.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/tx_mac_aclk
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.311    14.324    
                         clock uncertainty           -0.198    14.125    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)       -0.190    13.935    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.288%)  route 0.492ns (48.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 14.013 - 8.000 ) 
    Source Clock Delay      (SCD):    6.673ns = ( 8.673 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.739     8.673    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     9.191 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.492     9.683    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.561    14.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/tx_mac_aclk
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.311    14.324    
                         clock uncertainty           -0.198    14.125    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)       -0.028    14.097    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.897ns  (logic 0.518ns (57.737%)  route 0.379ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 14.013 - 8.000 ) 
    Source Clock Delay      (SCD):    6.672ns = ( 8.672 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.738     8.672    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     9.190 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.379     9.569    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.561    14.013    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/tx_mac_aclk
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.311    14.324    
                         clock uncertainty           -0.198    14.125    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)       -0.028    14.097    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.030ns = ( 4.030 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.586     4.030    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     4.194 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.116     4.310    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.855     2.647    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/tx_mac_aclk
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.299     2.349    
                         clock uncertainty            0.198     2.547    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.063     2.610    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.955%)  route 0.178ns (52.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.031ns = ( 4.031 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.587     4.031    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y87         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     4.195 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.178     4.373    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.855     2.647    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/tx_mac_aclk
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.299     2.349    
                         clock uncertainty            0.198     2.547    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.063     2.610    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.940ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.464ns  (logic 0.148ns (31.920%)  route 0.316ns (68.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.030ns = ( 4.030 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     2.886    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.936 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     3.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.586     4.030    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X42Y86         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.148     4.178 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.316     4.494    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     1.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.855     2.647    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/tx_mac_aclk
    SLICE_X42Y85         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.299     2.349    
                         clock uncertainty            0.198     2.547    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.007     2.554    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  1.940    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.456ns (39.259%)  route 0.706ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 8.008 - 2.000 ) 
    Source Clock Delay      (SCD):    6.659ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.725     6.659    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_axi_clk
    SLICE_X43Y76         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     7.115 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/Q
                         net (fo=416, routed)         0.706     7.821    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.556     8.008    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.311     8.319    
                         clock uncertainty           -0.198     8.120    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)       -0.095     8.025    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.456ns (54.652%)  route 0.378ns (45.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 8.001 - 2.000 ) 
    Source Clock Delay      (SCD):    6.659ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.725     6.659    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_axi_clk
    SLICE_X43Y76         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     7.115 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/Q
                         net (fo=416, routed)         0.378     7.493    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.549     8.001    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.311     8.312    
                         clock uncertainty           -0.198     8.113    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.043     8.070    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.709ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.098%)  route 0.158ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 4.636 - 2.000 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 10.022 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     8.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     8.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     9.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.578    10.022    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_axi_clk
    SLICE_X43Y76         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    10.163 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/Q
                         net (fo=416, routed)         0.158    10.321    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.844     4.636    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X43Y75         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.299     4.338    
                         clock uncertainty            0.198     4.536    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.076     4.612    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.612    
                         arrival time                          10.321    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.849ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 4.643 - 2.000 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 10.022 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     8.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     8.887    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.937 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     9.418    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.444 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         0.578    10.022    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_axi_clk
    SLICE_X43Y76         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    10.163 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_reg/Q
                         net (fo=416, routed)         0.275    10.438    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     3.182    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.235 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     3.763    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.792 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.851     4.643    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X43Y81         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.299     4.345    
                         clock uncertainty            0.198     4.543    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.046     4.589    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                          10.438    
  -------------------------------------------------------------------
                         slack                                  5.849    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 3.081ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.844ns = ( 10.844 - 2.000 ) 
    Source Clock Delay      (SCD):    6.700ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.766     6.700    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y97         ODDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         ODDR (Prop_oddr_C_Q)         0.472     7.172 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.173    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out_n_0
    B20                  OBUF (Prop_obuf_I_O)         2.609     9.782 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.782    RGMII_TXD[3]
    B20                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.535     7.988    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     8.399 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.400    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.444    10.844 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.844    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism              0.311    11.154    
                         clock uncertainty           -0.198    10.956    
                         output delay                -0.750    10.206    
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 3.079ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.844ns = ( 10.844 - 2.000 ) 
    Source Clock Delay      (SCD):    6.700ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.766     6.700    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y98         ODDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         ODDR (Prop_oddr_C_Q)         0.472     7.172 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.173    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out_n_0
    C20                  OBUF (Prop_obuf_I_O)         2.607     9.780 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.780    RGMII_TXD[1]
    C20                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.535     7.988    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     8.399 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.400    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.444    10.844 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.844    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism              0.311    11.154    
                         clock uncertainty           -0.198    10.956    
                         output delay                -0.750    10.206    
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 3.079ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.844ns = ( 10.844 - 2.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.762     6.696    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y89         ODDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.472     7.168 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.169    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out_n_0
    E19                  OBUF (Prop_obuf_I_O)         2.607     9.777 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXD[0]
    E19                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.535     7.988    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     8.399 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.400    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.444    10.844 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.844    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism              0.311    11.154    
                         clock uncertainty           -0.198    10.956    
                         output delay                -0.750    10.206    
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 3.065ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.844ns = ( 10.844 - 2.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.762     6.696    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y90         ODDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         ODDR (Prop_oddr_C_Q)         0.472     7.168 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.169    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out_n_0
    E18                  OBUF (Prop_obuf_I_O)         2.593     9.763 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.763    RGMII_TXD[2]
    E18                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.535     7.988    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     8.399 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.400    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.444    10.844 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.844    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism              0.311    11.154    
                         clock uncertainty           -0.198    10.956    
                         output delay                -0.750    10.206    
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_EN
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 3.060ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.844ns = ( 10.844 - 2.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     2.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.934 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.762     6.696    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y87         ODDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         ODDR (Prop_oddr_C_Q)         0.472     7.168 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     7.169    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out_n_0
    F17                  OBUF (Prop_obuf_I_O)         2.588     9.758 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.758    RGMII_TX_EN
    F17                                                               r  RGMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     4.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.535     7.988    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     8.399 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.400    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.444    10.844 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.844    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism              0.311    11.154    
                         clock uncertainty           -0.198    10.956    
                         output delay                -0.750    10.206    
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_EN
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        2.845ns  (logic 2.844ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.758ns = ( 11.758 - 2.000 ) 
    Source Clock Delay      (SCD):    5.996ns = ( 9.996 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     6.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.543     9.996    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y87         ODDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         ODDR (Prop_oddr_C_Q)         0.411    10.407 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    10.408    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out_n_0
    F17                  OBUF (Prop_obuf_I_O)         2.433    12.841 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    12.841    RGMII_TX_EN
    F17                                                               r  RGMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.751     8.685    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.472     9.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.158    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.599    11.758 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.758    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism             -0.311    11.447    
                         clock uncertainty            0.198    11.646    
                         output delay                 0.700    12.346    
  -------------------------------------------------------------------
                         required time                        -12.346    
                         arrival time                          12.841    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.850ns  (logic 2.849ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.758ns = ( 15.758 - 6.000 ) 
    Source Clock Delay      (SCD):    5.996ns = ( 13.996 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    10.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.762 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.453 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.543    13.996    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y90         ODDR                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         ODDR (Prop_oddr_C_Q)         0.411    14.407 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.408    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out_n_0
    E18                  OBUF (Prop_obuf_I_O)         2.438    16.846 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    16.846    RGMII_TXD[2]
    E18                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    PS7_X0Y0             PS7                          0.000     6.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     7.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.308 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     8.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    10.934 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.751    12.685    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.472    13.157 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001    13.158    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.599    15.758 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.758    RGMII_GTX_CLK
    F19                                                               f  RGMII_GTX_CLK (OUT)
                         clock pessimism             -0.311    15.447    
                         clock uncertainty            0.198    15.646    
                         output delay                 0.700    16.346    
  -------------------------------------------------------------------
                         required time                        -16.346    
                         arrival time                          16.846    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        2.864ns  (logic 2.863ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.758ns = ( 11.758 - 2.000 ) 
    Source Clock Delay      (SCD):    5.996ns = ( 9.996 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     6.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.543     9.996    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y89         ODDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.411    10.407 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.408    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out_n_0
    E19                  OBUF (Prop_obuf_I_O)         2.452    12.860 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.860    RGMII_TXD[0]
    E19                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.751     8.685    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.472     9.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.158    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.599    11.758 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.758    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism             -0.311    11.447    
                         clock uncertainty            0.198    11.646    
                         output delay                 0.700    12.346    
  -------------------------------------------------------------------
                         required time                        -12.346    
                         arrival time                          12.860    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        2.864ns  (logic 2.863ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.758ns = ( 11.758 - 2.000 ) 
    Source Clock Delay      (SCD):    5.999ns = ( 9.999 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     6.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.546     9.999    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y98         ODDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         ODDR (Prop_oddr_C_Q)         0.411    10.410 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.411    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out_n_0
    C20                  OBUF (Prop_obuf_I_O)         2.452    12.863 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.863    RGMII_TXD[1]
    C20                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.751     8.685    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.472     9.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.158    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.599    11.758 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.758    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism             -0.311    11.447    
                         clock uncertainty            0.198    11.646    
                         output delay                 0.700    12.346    
  -------------------------------------------------------------------
                         required time                        -12.346    
                         arrival time                          12.863    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        2.866ns  (logic 2.865ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.758ns = ( 11.758 - 2.000 ) 
    Source Clock Delay      (SCD):    5.999ns = ( 9.999 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487     6.679    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.762 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.362    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.453 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=819, routed)         1.546     9.999    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/tx_mac_aclk
    OLOGIC_X0Y97         ODDR                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         ODDR (Prop_oddr_C_Q)         0.411    10.410 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.411    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out_n_0
    B20                  OBUF (Prop_obuf_I_O)         2.454    12.864 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.864    RGMII_TXD[3]
    B20                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.308 f  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     4.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.073 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     6.833    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.934 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.751     8.685    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.472     9.157 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.158    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    F19                  OBUF (Prop_obuf_I_O)         2.599    11.758 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.758    RGMII_GTX_CLK
    F19                                                               r  RGMII_GTX_CLK (OUT)
                         clock pessimism             -0.311    11.447    
                         clock uncertainty            0.198    11.646    
                         output delay                 0.700    12.346    
  -------------------------------------------------------------------
                         required time                        -12.346    
                         arrival time                          12.864    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       55.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.580ns (17.095%)  route 2.813ns (82.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 33.110 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.124     5.735 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.389     7.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.490    63.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.110    
                         clock uncertainty           -0.035    63.075    
    SLICE_X26Y98         FDCE (Setup_fdce_C_CE)      -0.205    62.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.870    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 55.746    

Slack (MET) :             55.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.580ns (17.095%)  route 2.813ns (82.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 33.110 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.124     5.735 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.389     7.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.490    63.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.110    
                         clock uncertainty           -0.035    63.075    
    SLICE_X26Y98         FDCE (Setup_fdce_C_CE)      -0.205    62.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.870    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 55.746    

Slack (MET) :             55.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.580ns (17.095%)  route 2.813ns (82.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 33.110 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.124     5.735 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.389     7.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.490    63.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.110    
                         clock uncertainty           -0.035    63.075    
    SLICE_X26Y98         FDCE (Setup_fdce_C_CE)      -0.205    62.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.870    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 55.746    

Slack (MET) :             55.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.580ns (17.095%)  route 2.813ns (82.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 33.110 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.124     5.735 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.389     7.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.490    63.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X26Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    63.110    
                         clock uncertainty           -0.035    63.075    
    SLICE_X26Y98         FDCE (Setup_fdce_C_CE)      -0.205    62.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.870    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 55.746    

Slack (MET) :             56.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.605ns (22.691%)  route 2.061ns (77.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 33.106 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.637     6.398    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.486    63.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.106    
                         clock uncertainty           -0.035    63.071    
    SLICE_X22Y97         FDRE (Setup_fdre_C_R)       -0.637    62.434    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.434    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 56.037    

Slack (MET) :             56.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.605ns (22.691%)  route 2.061ns (77.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 33.106 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.637     6.398    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.486    63.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.106    
                         clock uncertainty           -0.035    63.071    
    SLICE_X22Y97         FDRE (Setup_fdre_C_R)       -0.637    62.434    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.434    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 56.037    

Slack (MET) :             56.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.605ns (22.691%)  route 2.061ns (77.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 33.106 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.637     6.398    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.486    63.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.106    
                         clock uncertainty           -0.035    63.071    
    SLICE_X22Y97         FDRE (Setup_fdre_C_R)       -0.637    62.434    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.434    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 56.037    

Slack (MET) :             56.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.605ns (22.691%)  route 2.061ns (77.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 33.106 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.637     6.398    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.486    63.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.106    
                         clock uncertainty           -0.035    63.071    
    SLICE_X22Y97         FDRE (Setup_fdre_C_R)       -0.637    62.434    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.434    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 56.037    

Slack (MET) :             56.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.605ns (22.691%)  route 2.061ns (77.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 33.106 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.637     6.398    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.486    63.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.106    
                         clock uncertainty           -0.035    63.071    
    SLICE_X22Y97         FDRE (Setup_fdre_C_R)       -0.637    62.434    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.434    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 56.037    

Slack (MET) :             56.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.605ns (22.691%)  route 2.061ns (77.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 33.106 - 30.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.972     1.972    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.658     3.731    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.456     4.187 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.424     5.611    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.149     5.760 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.637     6.398    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    61.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.486    63.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.106    
                         clock uncertainty           -0.035    63.071    
    SLICE_X22Y97         FDRE (Setup_fdre_C_R)       -0.637    62.434    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.434    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 56.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.185ns (18.185%)  route 0.832ns (81.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X25Y94         LUT1 (Prop_lut1_I0_O)        0.044     2.122 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.242     2.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X22Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.675    
    SLICE_X22Y97         FDRE (Hold_fdre_C_R)        -0.085     1.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.186ns (14.733%)  route 1.076ns (85.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.486     2.609    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.675    
    SLICE_X25Y97         FDCE (Hold_fdce_C_CE)       -0.039     1.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.186ns (14.733%)  route 1.076ns (85.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.763     0.763    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.789 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.558     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X25Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_fdce_C_Q)         0.141     1.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.590     2.078    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.486     2.609    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     1.675    
    SLICE_X25Y97         FDCE (Hold_fdce_C_CE)       -0.039     1.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.974    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@8.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.132%)  route 0.806ns (63.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 10.985 - 8.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.861    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     2.398 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.803     3.201    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X39Y74         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.456     3.657 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.806     4.463    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X36Y70         FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         1.289     9.289 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.748    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.234 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.751    10.985    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X36Y70         FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.200    11.185    
                         clock uncertainty           -0.035    11.150    
    SLICE_X36Y70         FDCE (Recov_fdce_C_CLR)     -0.405    10.745    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  6.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@0.000ns - RGMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.190%)  route 0.297ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.634    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.726 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.252     0.978    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X39Y74         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     1.119 f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.297     1.416    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X36Y70         FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  RGMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    L16                  IBUF (Prop_ibuf_I_O)         0.756     0.756 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     1.067    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i_n_0
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.321 r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1968, routed)        0.289     1.610    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X36Y70         FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.614     0.996    
    SLICE_X36Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.904    z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.605ns (13.005%)  route 4.047ns (86.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.997     7.623    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y4          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.499    10.691    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X20Y4          FDPE (Recov_fdpe_C_PRE)     -0.569    10.113    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.605ns (13.005%)  route 4.047ns (86.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.997     7.623    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y4          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.499    10.691    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X20Y4          FDPE (Recov_fdpe_C_PRE)     -0.569    10.113    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.605ns (13.005%)  route 4.047ns (86.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.997     7.623    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y4          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.499    10.691    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X20Y4          FDPE (Recov_fdpe_C_PRE)     -0.527    10.155    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.605ns (13.005%)  route 4.047ns (86.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.997     7.623    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y4          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.499    10.691    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X20Y4          FDPE (Recov_fdpe_C_PRE)     -0.527    10.155    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.605ns (13.471%)  route 3.886ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.836     7.462    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y1           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.508    10.700    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X9Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    10.124    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.605ns (13.471%)  route 3.886ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.836     7.462    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y1           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.508    10.700    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X9Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    10.124    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.605ns (13.471%)  route 3.886ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.836     7.462    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y1           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.508    10.700    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X9Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    10.124    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.605ns (13.471%)  route 3.886ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.836     7.462    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y1           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.508    10.700    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X9Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    10.124    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.605ns (13.471%)  route 3.886ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.836     7.462    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y1           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.508    10.700    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X9Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    10.124    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.605ns (13.471%)  route 3.886ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.663     2.971    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.050     6.477    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.149     6.626 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.836     7.462    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y1           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.508    10.700    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X9Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    10.124    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.148ns (31.829%)  route 0.317ns (68.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.560     0.901    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDPE (Prop_fdpe_C_Q)         0.148     1.049 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.317     1.365    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y5          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.828     1.198    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y5          FDPE (Remov_fdpe_C_PRE)     -0.148     1.016    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.457%)  route 0.117ns (41.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.585     0.926    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y3           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.117     1.206    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X5Y2           FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.854     1.224    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.943    
    SLICE_X5Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.851    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.457%)  route 0.117ns (41.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.585     0.926    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y3           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.117     1.206    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X5Y2           FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.854     1.224    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.943    
    SLICE_X5Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.851    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.457%)  route 0.117ns (41.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.585     0.926    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y3           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.117     1.206    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X5Y2           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.854     1.224    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.281     0.943    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.457%)  route 0.117ns (41.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.585     0.926    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y3           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.117     1.206    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X5Y2           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.854     1.224    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.281     0.943    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.457%)  route 0.117ns (41.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.585     0.926    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y3           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.117     1.206    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X5Y2           FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.854     1.224    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y2           FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.943    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.064%)  route 0.394ns (67.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.560     0.901    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.136     1.177    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.222 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.258     1.481    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X16Y5          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.831     1.201    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y5          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.096    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.064%)  route 0.394ns (67.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.560     0.901    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.136     1.177    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.222 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.258     1.481    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X16Y5          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.831     1.201    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y5          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.096    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.324%)  route 0.190ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.567     0.908    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y2          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.072 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.190     1.262    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X10Y0          FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.835     1.205    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y0          FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.924    
    SLICE_X10Y0          FDCE (Remov_fdce_C_CLR)     -0.067     0.857    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.324%)  route 0.190ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.567     0.908    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y2          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.072 f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.190     1.262    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X10Y0          FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.835     1.205    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y0          FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.924    
    SLICE_X10Y0          FDCE (Remov_fdce_C_CLR)     -0.067     0.857    z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.580ns (10.943%)  route 4.720ns (89.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         3.522     8.331    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X17Y15         FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.494    12.686    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y15         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X17Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    12.404    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.580ns (10.943%)  route 4.720ns (89.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         3.522     8.331    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X17Y15         FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.494    12.686    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y15         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X17Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    12.404    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.580ns (14.099%)  route 3.534ns (85.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         2.336     7.145    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y10         FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.498    12.690    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y10         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X16Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    12.406    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.580ns (14.099%)  route 3.534ns (85.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         2.336     7.145    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y10         FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.498    12.690    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y10         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X16Y10         FDPE (Recov_fdpe_C_PRE)     -0.319    12.448    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.613%)  route 3.135ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         1.937     6.746    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.537    12.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.361    12.445    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.613%)  route 3.135ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         1.937     6.746    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.537    12.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.361    12.445    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.613%)  route 3.135ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         1.937     6.746    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.537    12.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.361    12.445    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.613%)  route 3.135ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         1.937     6.746    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.537    12.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.361    12.445    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.613%)  route 3.135ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         1.937     6.746    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.537    12.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.319    12.487    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.613%)  route 3.135ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.723     3.031    z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y35          FDRE                                         r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.198     4.685    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=200, routed)         1.937     6.746    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        1.537    12.729    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.319    12.487    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.557     0.898    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y17         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.191     1.229    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X23Y17         FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.820     1.190    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y17         FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.557     0.898    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y17         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.191     1.229    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X23Y17         FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.820     1.190    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y17         FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.557     0.898    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y17         FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.191     1.229    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X23Y17         FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.820     1.190    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y17         FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.588     0.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y95         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X38Y96         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.858     1.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.588     0.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y95         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X38Y96         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.858     1.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.588     0.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y95         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X38Y96         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.858     1.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.588     0.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y95         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X38Y96         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.858     1.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.588     0.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y95         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X38Y96         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.858     1.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y96         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     0.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.588     0.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y95         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X38Y96         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.858     1.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y96         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     0.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.303%)  route 0.177ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.578     0.919    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y18          FDPE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.177     1.237    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X1Y19          FDCE                                         f  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=8867, routed)        0.841     1.211    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y19          FDCE                                         r  z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.949    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.087ns (19.892%)  route 4.377ns (80.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 33.187 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.157     9.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X42Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.567    33.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X42Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.383    33.571    
                         clock uncertainty           -0.035    33.535    
    SLICE_X42Y97         FDPE (Recov_fdpe_C_PRE)     -0.361    33.174    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.174    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 24.161    

Slack (MET) :             24.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.087ns (19.892%)  route 4.377ns (80.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 33.187 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.157     9.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X42Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.567    33.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X42Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.383    33.571    
                         clock uncertainty           -0.035    33.535    
    SLICE_X42Y97         FDPE (Recov_fdpe_C_PRE)     -0.361    33.174    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.174    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 24.161    

Slack (MET) :             24.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.087ns (19.892%)  route 4.377ns (80.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 33.187 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.157     9.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X42Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.567    33.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X42Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.383    33.571    
                         clock uncertainty           -0.035    33.535    
    SLICE_X42Y97         FDPE (Recov_fdpe_C_PRE)     -0.319    33.216    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.216    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 24.203    

Slack (MET) :             24.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.087ns (19.892%)  route 4.377ns (80.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 33.187 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.157     9.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X42Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.567    33.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X42Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.383    33.571    
                         clock uncertainty           -0.035    33.535    
    SLICE_X42Y97         FDPE (Recov_fdpe_C_PRE)     -0.319    33.216    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.216    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 24.203    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.087ns (20.276%)  route 4.274ns (79.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.054     8.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X39Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    33.129    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         33.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 24.220    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.087ns (20.276%)  route 4.274ns (79.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.054     8.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X39Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    33.129    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         33.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 24.220    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.087ns (20.276%)  route 4.274ns (79.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.054     8.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X39Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    33.129    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         33.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 24.220    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.087ns (20.276%)  route 4.274ns (79.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.054     8.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X39Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    33.129    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         33.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 24.220    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.087ns (20.276%)  route 4.274ns (79.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.054     8.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X39Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    33.129    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 24.220    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.087ns (20.276%)  route 4.274ns (79.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 33.186 - 30.000 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.789     1.789    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.890 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.659     3.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X25Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.419     3.968 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.700     4.668    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y97         LUT4 (Prop_lut4_I0_O)        0.296     4.964 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.264     5.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3_n_0
    SLICE_X25Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.109     6.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.586 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=21, routed)          1.146     7.732    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.856 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.054     8.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X39Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.530    31.530    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    31.621 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.566    33.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X39Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.383    33.570    
                         clock uncertainty           -0.035    33.534    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    33.129    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.129    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 24.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.174     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X38Y97         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X38Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.367     1.338    
    SLICE_X38Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.174     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X38Y97         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X38Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.367     1.338    
    SLICE_X38Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.174     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X38Y97         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X38Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.367     1.338    
    SLICE_X38Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.174     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X38Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X38Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.367     1.338    
    SLICE_X38Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.267    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.174     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X38Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X38Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.367     1.338    
    SLICE_X38Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.267    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.174     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X38Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X38Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.367     1.338    
    SLICE_X38Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.267    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.270%)  route 0.201ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X41Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.347     1.360    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.270%)  route 0.201ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X41Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.347     1.360    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.270%)  route 0.201ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X41Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.347     1.360    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.270%)  route 0.201ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.708     0.708    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.589     1.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X37Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.463 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X41Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.818     0.818    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.847 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X41Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.347     1.360    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.396    





