
# Task 1 â€“ MOSFET Behavior: The Current-Voltage Chronicles


---

## ğŸ¯ Mission: Decode the MOSFET

**The Challenge**: Watch a tiny transistor transform from an insulator to a conductor and capture its entire personality in a graph.

**What We're Hunting For**:
- ğŸ“ˆ How drain current (Id) responds to drain voltage (Vds)
- ğŸšï¸ The magical moment when increasing voltage stops increasing current (saturation!)
- ğŸ”¬ The difference between "gentle slope" (linear) and "flat plateau" (saturation) regions

### ğŸ­ Why This Matters

MOSFETs are the **building blocks of every digital chip**. Understanding their Id-Vds curves is like learning the alphabet before writing novelsâ€”you can't design CMOS circuits without knowing how individual transistors behave!

---

## ğŸ› ï¸ Setting Up Your Lab

### ğŸ¬ Getting Started with SkyWater 130nm

First, grab the tools of the trade:

```bash
git clone https://github.com/kunalg123/sky130CircuitDesignWorkshop.git
cd sky130CircuitDesignWorkshop
```

### ğŸ“¦ What's in the Toolbox?

| File | Purpose | Think of it as... |
|:-----|:--------|:------------------|
| `sky130_fd_pr__nfet_01v8__tt.pm3.spice` | NMOS device model | The "DNA" of your transistor |
| `sky130.lib.pm3.spice` | Process library | The "physics textbook" for Sky130 |

---

## ğŸ”Œ Circuit Architecture

**Our Test Subject**: A humble NMOS transistor in its natural habitat

```
|
         Vds (variable)
            â”‚
            â–¼
        [Drain]
            â”‚
    Vgs â”€â”€>[Gate]
            â”‚
        [Source]
            â”‚
           GND
```

<div align="center">

![NMOS Structure](Images/8.png)

*The transistor under investigationâ€”simple, elegant, powerful*

</div>

**Biasing Strategy**:
- ğŸ”µ **Drain** â†’ Connected to variable voltage (we'll sweep this!)
- ğŸŸ¢ **Gate** â†’ Fixed at Vgs (controls the "volume knob")
- âš« **Source & Body** â†’ Grounded (our reference point)

---

## ğŸ§¬ The Physics Behind the Curtain

### ğŸ“š MOSFET Operation: A Tale of Two Regions

<table>
<tr>
<th>Region</th>
<th>When Does It Happen?</th>
<th>What's Going On?</th>
<th>The Math</th>
</tr>

<tr>
<td><strong>ğŸŒŠ Linear (Ohmic)</strong></td>
<td>Vgs > Vt <br/> Vds â‰ª (Vgs âˆ’ Vt)</td>
<td>Channel is <em>open and flowing</em><br/>Acts like a voltage-controlled resistor</td>
<td><code>Id = Î¼nÂ·CoxÂ·(W/L)Â·[(Vgsâˆ’Vt)Â·Vds âˆ’ VdsÂ²/2]</code></td>
</tr>

<tr>
<td><strong>ğŸ”ï¸ Saturation</strong></td>
<td>Vds â‰¥ (Vgs âˆ’ Vt)</td>
<td>Channel <em>pinches off</em> near drain<br/>Current plateausâ€”more voltage, same current!</td>
<td><code>Id = Â½Â·Î¼nÂ·CoxÂ·(W/L)Â·(Vgsâˆ’Vt)Â²Â·(1+Î»Vds)</code></td>
</tr>
</table>

### ğŸ¢ The Journey of an Electron

```
Low Vds:                  High Vds:
  Gate                      Gate
   â†“                         â†“
S [===channel===] D      S [===â–¼ pinch] D
  â†‘                         â†‘
Linear flow               Saturated flow
```

### ğŸŒ€ The Body Effect Phenomenon

Ever notice how threshold voltage isn't always constant? Meet the **body effect**:

<div align="center">



</div>

When source voltage rises relative to body, the threshold voltage increases:

```
Vt = Vt0 + Î³(âˆš(2Î¦F + VSB) âˆ’ âˆš(2Î¦F))
```

**Translation**: Changing the body-source voltage is like adjusting the "difficulty level" for turning on the transistor!

---

## ğŸ§ª The Experiment

### ğŸ“œ SPICE Incantation

```spice
* NMOS Id-Vds Characteristics
* Device: W=5Âµm, L=2Âµm

.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* Our transistor (the star of the show!)
XM1 vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=5 l=2

* Power supply
Vdd vdd 0 1.8

* Gate voltage
Vin in 0 1.8

* Sweep Vds from 0â†’1.8V, Vgs in steps of 0.2V
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.end
```

### ğŸš€ Launch Sequence

```bash
ngspice day1_nfet_idvds_L2_W5.spice
```

Inside ngspice:
```
plot -vdd#branch
```

(The minus sign converts voltage source current to drain currentâ€”ngspice quirk!)

---

## ğŸ“Š Results: The Moment of Truth

<div align="center">


*Id vs Vds for various Vgs valuesâ€”the MOSFET's signature*

</div>

### ğŸ” Decoding the Curves

**What You're Seeing**:

```
High Vgs (1.5V) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–„â–„â–„â–„â–„â–„â–„â–„â–„  â† Saturation plateau
                                â–„â–„
Medium Vgs (0.9V) â”€â”€â”€â”€â”€â”€â”€â”€â”€â–„â–„â–„â–„â–„             â† Steeper = more current
                          â–„â–„
Low Vgs (0.6V) â”€â”€â”€â”€â”€â”€â–„â–„â–„â–„â–„                   â† Barely conducting
                   â–„â–„
                  â”‚
                  â””â”€â”€â”€â”€ Linear region (slope â‰ˆ 1/Ron)
```

### ğŸ’¡ Key Observations

| Observation | What It Means | Design Implication |
|:------------|:--------------|:-------------------|
| **ğŸ“ˆ Steep initial slope** | Low on-resistance in linear region | Good for switches and pass transistors |
| **ğŸ”ï¸ Flat saturation region** | Current-source behavior | Ideal for amplifiers and current mirrors |
| **ğŸšï¸ Higher Vgs â†’ Higher Id** | More gate voltage = stronger channel | Faster switching, higher drive strength |
| **ğŸ”€ Curves don't overlap** | Each Vgs creates unique operating point | Transistor acts as voltage-controlled current source |

---

## ğŸ“ˆ Performance Metrics

### Summary Table: The Numbers Speak

| Vgs (V) | Transition Point<br/>Vds â‰ˆ (Vgs âˆ’ Vt) | Max Id (ÂµA) | Operating Zone | Power @ 1.8V |
|:-------:|:-------------------------------------:|:-----------:|:--------------:|:------------:|
| **0.6** | ~0.3 V | 8 | ğŸŸ¡ Weak inversion | ~14 ÂµW |
| **0.9** | ~0.6 V | 24 | ğŸŸ¢ Moderate | ~43 ÂµW |
| **1.2** | ~0.9 V | 42 | ğŸŸ¢ Strong | ~76 ÂµW |
| **1.5** | ~1.2 V | 58 | ğŸ”µ Maximum drive | ~104 ÂµW |

### ğŸ¯ Design Sweet Spots

- **Digital Logic**: Operate at Vgs = VDD for maximum drive (fastest switching)
- **Analog Circuits**: Operate in saturation for constant-current behavior
- **Low Power**: Use minimum Vgs that meets timing requirements

---

## ğŸ§­ The Bigger Picture

### ğŸ”— How This Connects to Real Chips

This simple Id-Vds curve is the foundation for:

```
MOSFET Curves
     â†“
Drive Strength Calculation
     â†“
Gate Delay Models (Ï„ = CÂ·V/I)
     â†“
Timing Analysis (Setup/Hold)
     â†“
Chip Operating Frequency!
```

**Real-World Impact**:
- ğŸ’¨ **Speed**: Higher Id â†’ faster charging of load capacitance â†’ higher MHz
- âš¡ **Power**: More current = more dynamic power (P = CÂ·VÂ²Â·f)
- ğŸ¯ **Reliability**: Saturation region prevents current runaway

---

## ğŸ“ Key Takeaways

> **"Every digital gate is just MOSFETs playing tug-of-war with electrons"**

### The Three Commandments of MOSFET Behavior

1. **ğŸŒŠ Linear Region is Your Friend**
   - Low Rds(on) means efficient switches
   - Critical for pass gates and transmission gates

2. **ğŸ”ï¸ Saturation is Where the Magic Happens**
   - Constant current = predictable behavior
   - Foundation of amplifiers and logic gates

3. **ğŸšï¸ Vgs is the Control Knob**
   - More gate voltage = more current
   - But also more power consumption!

---

<br/>

---

<br/>

# ğŸ¯ Task 2 â€” Threshold Voltage & Velocity Saturation: The Speed Demons

> *When transistors get too fast for their own good (and why that's both awesome and problematic)*

---

## ğŸ¯ Mission: Extracting the Secret Threshold

**The Quest**: Find the magical voltage where the transistor "wakes up" and starts conducting. Plus, discover what happens when electrons hit their speed limit!

### ğŸ”¬ What We're After

- ğŸšï¸ **Threshold Voltage (Vt)**: The "ignition voltage" for the MOSFET
- âš¡ **Velocity Saturation**: When electrons can't go any faster (even if you want them to!)
- ğŸ”— **CMOS Connection**: How these effects shape inverter behavior

---

## ğŸ“ Device Under Test (DUT) Specs

<table>
<tr><th>Parameter</th><th>Value</th><th>Why It Matters</th></tr>
<tr>
<td><strong>Width (W)</strong></td>
<td>1.8 Âµm</td>
<td>Determines max current capacity</td>
</tr>
<tr>
<td><strong>Length (L)</strong></td>
<td>1.2 Âµm</td>
<td>Controls speed vs. current trade-off</td>
</tr>
<tr>
<td><strong>Aspect Ratio (W/L)</strong></td>
<td>1.5</td>
<td>The "strength" multiplier</td>
</tr>
</table>

**Design Note**: W/L = 1.5 is modestâ€”real designs might use 2Ã— to 10Ã— ratios for higher drive strength!

---

## ğŸ—ºï¸ Operation Regions: A Traveler's Guide

### The Classic View (Long Channel Devices)

```
    Id
     â”‚
     â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Saturation
     â”‚       â•±                   (Id â‰ˆ constant)
     â”‚      â•±
     â”‚     â•±  Linear
     â”‚    â•±   (Id âˆ Vds)
     â”‚   â•±
     â”‚  â•±
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vds
       Vgs-Vt
```

| Region | Condition | Analogy |
|:-------|:----------|:--------|
| **Linear** | Vds < (Vgs âˆ’ Vt) | Water flowing through an open pipe |
| **Saturation** | Vds â‰¥ (Vgs âˆ’ Vt) | Water flow limited by pipe diameter (pinch-off) |

---

## âš¡ Enter Velocity Saturation: The Plot Twist!

### ğŸƒ When Electrons Hit Their Speed Limit

In **short-channel devices** (L < 250 nm), something amazing happens: electrons reach a **maximum velocity** (~10â· cm/s in silicon) and refuse to go faster, no matter how hard you push!

<table>
<tr>
<th></th>
<th>ğŸŒ Long Channel (L > 1 Âµm)</th>
<th>ğŸš€ Short Channel (L < 250 nm)</th>
</tr>

<tr>
<td><strong>Operating Modes</strong></td>
<td>
â€¢ Cutoff<br/>
â€¢ Linear<br/>
â€¢ Saturation
</td>
<td>
â€¢ Cutoff<br/>
â€¢ Linear<br/>
â€¢ <strong>Velocity Saturation âš¡</strong><br/>
â€¢ Saturation
</td>
</tr>

<tr>
<td><strong>Current Depends On</strong></td>
<td>Id âˆ (Vgs âˆ’ Vt)Â²</td>
<td>Id âˆ (Vgs âˆ’ Vt) <em>â† Linear!</em></td>
</tr>

<tr>
<td><strong>Max Current</strong></td>
<td>~410 ÂµA</td>
<td>~210 ÂµA <em>ğŸ˜¢</em></td>
</tr>

<tr>
<td><strong>Switching Speed</strong></td>
<td>Moderate</td>
<td>âš¡ <strong>Faster!</strong> âš¡</td>
</tr>

<tr>
<td><strong>Trade-off</strong></td>
<td>Higher current, slower</td>
<td>Lower current, but speed demon!</td>
</tr>
</table>

### ğŸ§® The Velocity Saturation Equation

When electrons max out their speed:

```
Id = W Â· Cox Â· vsat Â· (Vgs âˆ’ Vt)
       â†‘    â†‘     â†‘      â†‘
       â”‚    â”‚     â”‚      â””â”€ Overdrive voltage
       â”‚    â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€ Saturation velocity (~10â· cm/s)
       â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Gate oxide capacitance
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Transistor width
```

**The Key Insight**: Current becomes **linear** with (Vgs âˆ’ Vt) instead of quadratic!

---

## ğŸ§ª Laboratory Experiments

### ğŸ”¬ Experiment 1: Id vs Vds (The Classic Sweep)

**Goal**: See the full picture of MOSFET behavior

<details>
<summary>ğŸ“„ <strong>SPICE Netlist</strong> (click to expand)</summary>

```spice
* Short-channel NMOS Id-Vds characteristics
.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* Device: W=0.39Âµm, L=0.15Âµm (short channel!)
XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

* Series resistor for current measurement
R1 n1 in 55

* Supply voltages
Vdd vdd 0 1.8V
Vin in 0 1.8V

* Sweep Vds and Vgs
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end
```

</details>

**ğŸš€ Launch Command**:
```bash
ngspice day2_nfet_idvds_L015_W039.spice
```

**ğŸ“Š Visualization**:
```
plot -vdd#branch
```

<div align="center">


*The family of curves reveals MOSFET personality across all operating points*

</div>

---

### ğŸ”¬ Experiment 2: Id vs Vgs (The Threshold Hunt)

**Goal**: Extract Vt and see the turn-on behavior

<details>
<summary>ğŸ“„ <strong>SPICE Netlist</strong> (click to expand)</summary>

```spice
* NMOS transfer characteristic (Id vs Vgs)
.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15
R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

* Sweep gate voltage
.dc Vin 0 1.8 0.1

.control
run
display
setplot dc1
.endc

.end
```

</details>

**ğŸš€ Launch Command**:
```bash
ngspice day2_nfet_idvgs_L015_W039.spice
```

**ğŸ“Š Visualization**:
```
plot -vdd#branch
```

<div align="center">


*The transfer characteristicâ€”watch the transistor "wake up" at Vt!*

</div>

---

## ğŸ¯ Threshold Voltage Extraction: The Detective Work

### ğŸ” Method: Square Root Extrapolation

**The Technique**:

1. Plot **âˆšId vs Vgs** (instead of Id vs Vgs)
2. Find the **linear region** in strong inversion
3. Extrapolate back to x-axis
4. **X-intercept = Vt** âœ¨

```
âˆšId
 â”‚     â•±
 â”‚    â•±  â† Linear region (extrapolate this!)
 â”‚   â•±
 â”‚  â•±
 â”‚ â•±
 â”‚â•±_______________
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vgs
         Vt
         â†‘
    Found it!
```

### ğŸ“Š Threshold Voltage vs. Channel Length

| Channel Length | Vt (approx) | Why Different? |
|:---------------|:------------|:---------------|
| **L = 2 Âµm** | ~0.45 V | Long channelâ€”minimal SCE |
| **L = 0.5 Âµm** | ~0.42 V | Moderate SCE |
| **L = 0.15 Âµm** | ~0.38 V | Short-channel effects reduce Vt |

**SCE = Short-Channel Effects**: As L shrinks, source/drain depletion regions "help" the gate control the channel, slightly lowering Vt.

---

## ğŸ›ï¸ The CMOS Inverter Connection

### ğŸ”„ Digital Logic: MOSFETs as Switches

<div align="center">

| Input (Vin) | PMOS State | NMOS State | Output (Vout) |
|:-----------:|:----------:|:----------:|:-------------:|
| **0 V** | âœ… ON | âŒ OFF | **VDD** (logic 1) |
| **VDD** | âŒ OFF | âœ… ON | **0 V** (logic 0) |

</div>

**The Magic**: When one transistor is ON, the other is OFFâ€”perfect complementary action!

<div align="center">

![MOSFET Switch Model](Images/Task2_11.png)

*Individual MOSFET as a switchâ€”controlled by gate voltage*

</div>

<div align="center">

![CMOS Inverter](Images/Task2_12.png)

*Two switches working together = digital inverter!*

</div>

### ğŸšï¸ MOSFET as a Voltage-Controlled Switch

| State | Condition | Resistance | Analogy |
|:------|:----------|:-----------|:--------|
| **OFF** | Vgs < Vt | ~âˆ Î© | Open circuit (air gap) |
| **ON** | Vgs > Vt | ~kÎ© | Closed switch (wire) |

---

## ğŸ“ˆ Load-Line Analysis: Finding the Switching Point

### ğŸ” The Graphical Method

**The Challenge**: Where do PMOS and NMOS currents match? That's your switching threshold!

<table>
<tr><th>Step</th><th>What We Do</th><th>Visual Guide</th></tr>

<tr>
<td><strong>1ï¸âƒ£</strong></td>
<td>Express PMOS gate voltage<br/><code>VgsP = Vin âˆ’ VDD</code></td>
<td><img src="Images/Task2_14.png" alt="Step 1"/></td>
</tr>

<tr>
<td><strong>2ï¸âƒ£</strong></td>
<td>Substitute internal nodes<br/>Replace with Vout everywhere</td>
<td><img src="Images/Task2_15.png" alt="Step 2"/></td>
</tr>

<tr>
<td><strong>3ï¸âƒ£</strong></td>
<td>Find the crossover point<br/><code>IdN = IdP</code> â†’ <strong>Vm</strong></td>
<td><img src="Images/Task2_16.png" alt="Step 3"/></td>
</tr>
</table>

**The Switching Point (Vm)**:
- Where NMOS and PMOS currents are equal
- Determines noise margins (NML, NMH)
- Critical for timing analysis!

---

## ğŸ“ Key Insights & Takeaways

### ğŸ’ The Golden Nuggets

<table>
<tr>
<th>Discovery</th>
<th>Why It Matters</th>
<th>Design Impact</th>
</tr>

<tr>
<td><strong>ğŸšï¸ Threshold Voltage is Extractable</strong></td>
<td>Vt defines when transistor "turns on"</td>
<td>Sets minimum Vgs for reliable switching</td>
</tr>

<tr>
<td><strong>âš¡ Velocity Saturation Limits Speed</strong></td>
<td>Electrons have a speed limit in silicon</td>
<td>Can't make transistors arbitrarily fast by shrinking L</td>
</tr>

<tr>
<td><strong>ğŸ“ Short Channels = Lower Current</strong></td>
<td>Vel. sat. reduces Id by ~50%</td>
<td>Must increase W to compensate</td>
</tr>

<tr>
<td><strong>ğŸ”— Transistor Behavior â†” Gate Delay</strong></td>
<td>Id determines how fast C charges</td>
<td>Higher Id = faster circuits (but more power!)</td>
</tr>
</table>

### ğŸ¯ The Velocity Saturation Paradox

```
Shorter channel â†’ Faster switching âœ“
       â†“
But also: Higher E-field â†’ Velocity saturation
       â†“
Result: Lower current âœ—
       â†“
Solution: Increase W to compensate
       â†“
Trade-off: More area, more capacitance
```

---

## ğŸ§  Connecting to Circuit Design

### ğŸ”— From Transistor to Timing

```
MOSFET Id-Vgs curve
       â†“
Threshold voltage (Vt)
       â†“
Switching threshold (Vm) of inverter
       â†“
Noise margins (NML, NMH)
       â†“
Timing margins & setup/hold times
       â†“
Maximum clock frequency!
```

### âš–ï¸ The Designer's Dilemma

| Want More... | Must Accept... | Design Knob |
|:-------------|:---------------|:------------|
| ğŸš€ Speed | âš¡ Higher power | Increase W/L |
| ğŸ’š Low power | ğŸŒ Slower gates | Decrease W, increase L |
| ğŸ¯ Drive strength | ğŸ“ Larger area | Increase W |
| ğŸ›¡ï¸ Noise immunity | ğŸ“‰ Smaller swing | Adjust Wp/Wn ratio |

---
# âš¡ Task 3 â€” The VTC Quest: Finding the Perfect Balance Point

> *Where the inverter becomes an amplifier for exactly one magical voltage*

---

## ğŸ¯ Mission: Capture the Switching Moment

**The Challenge**: Every CMOS inverter has a secret crossover point where input equals output. Find it. Measure it. Understand it.

**What We're Hunting**: The **Voltage Transfer Characteristic (VTC)** curveâ€”the fingerprint of an inverter's personality.

### ğŸ¤” Why This Matters

The VTC curve isn't just a pretty graphâ€”it tells you:
- ğŸ“Š How sharply your inverter switches (gain)
- ğŸ¯ Where the switching threshold sits (Vm)
- ğŸ›¡ï¸ How robust your logic levels are (noise marginsâ€”we'll get there!)
- âš¡ Whether your design is balanced or lopsided

---

## ğŸ§  The CMOS Inverter: A Tale of Two Transistors

### ğŸ­ The Operating Principle

Think of it as a **voltage-controlled see-saw**:

```
Input LOW (0V):              Input HIGH (1.8V):
    
    VDD                          VDD
     â”‚                            â”‚
   [PMOS: ON] âœ“                 [PMOS: OFF] âœ—
     â”‚                            â”‚
     â”œâ”€â”€â”€ Vout = HIGH             â”œâ”€â”€â”€ Vout = LOW
     â”‚                            â”‚
   [NMOS: OFF] âœ—                [NMOS: ON] âœ“
     â”‚                            â”‚
    GND                          GND
```

### ğŸ¢ The VTC Journey (Three Acts)

| Vin Range | PMOS State | NMOS State | Vout | Region Name |
|:----------|:-----------|:-----------|:-----|:------------|
| **0 â†’ 0.4V** | ğŸŸ¢ Strongly ON | ğŸ”´ OFF | â‰ˆ VDD | **VOH Plateau** |
| **0.4V â†’ 1.4V** | ğŸŸ¡ Partially ON | ğŸŸ¡ Partially ON | Vin â†’ 0 | **Transition Region** âš¡ |
| **1.4V â†’ 1.8V** | ğŸ”´ OFF | ğŸŸ¢ Strongly ON | â‰ˆ 0V | **VOL Plateau** |

**The Magic Point**: At **Vm**, both transistors are in saturation, creating **maximum gain** (the steepest part of the curve)!

---

## ğŸ—ï¸ Our Inverter Architecture

### ğŸ“ Design Specifications

<table>
<tr>
<th>Component</th>
<th>Parameter</th>
<th>Value</th>
<th>Design Rationale</th>
</tr>

<tr>
<td rowspan="2"><strong>ğŸ”µ PMOS (M1)</strong></td>
<td>Width (W)</td>
<td>0.84 Âµm</td>
<td rowspan="2">2.33Ã— wider than NMOS to compensate for lower hole mobility</td>
</tr>
<tr>
<td>Length (L)</td>
<td>0.15 Âµm</td>
</tr>

<tr>
<td rowspan="2"><strong>ğŸŸ¢ NMOS (M2)</strong></td>
<td>Width (W)</td>
<td>0.36 Âµm</td>
<td rowspan="2">Minimum size for acceptable drive strength</td>
</tr>
<tr>
<td>Length (L)</td>
<td>0.15 Âµm</td>
</tr>

<tr>
<td><strong>âš¡ Load Cap</strong></td>
<td>Cload</td>
<td>50 fF</td>
<td>Typical fanout capacitance</td>
</tr>

<tr>
<td><strong>ğŸ”Œ Supply</strong></td>
<td>VDD</td>
<td>1.8 V</td>
<td>Standard Sky130 nominal voltage</td>
</tr>
</table>

### ğŸ§® The Sizing Sweet Spot

**Why Wp/Wn â‰ˆ 2.33?**

```
Goal: Balanced Vm â‰ˆ VDD/2

Challenge: Î¼n â‰ˆ 2.5 Ã— Î¼p (electrons faster than holes!)

Solution: Make PMOS wider
         Wp/Wn â‰ˆ Î¼n/Î¼p â‰ˆ 2.5

Reality: We use 0.84/0.36 = 2.33 (close enough!)
```

---

## ğŸ’» The SPICE Experiment

### ğŸ“œ Complete Netlist

<details>
<summary><strong>ğŸ“„ day3_inv_vtc_Wp084_Wn036.spice</strong> (click to expand)</summary>

```spice
*--------------------------------------------*
*  CMOS Inverter VTC Simulation â€” Sky130     *
*  Finding the switching threshold (Vm)      *
*--------------------------------------------*

.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* PMOS pull-up network
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=0.84u l=0.15u

* NMOS pull-down network
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u

* Output load capacitance (fanout)
Cload out 0 50f

* Power supply
Vdd vdd 0 1.8

* Input voltage source (we'll sweep this!)
Vin in 0 DC 0

* Operating point analysis
.op

* DC Sweep: Vin from 0 to 1.8V in 10mV steps
.dc Vin 0 1.8 0.01

* Plotting commands
.control
  run
  * Plot the VTC curve
  plot v(out) vs v(in)
  * Also plot the unity-gain line to find Vm
  plot v(out) v(in) vs v(in)
.endc

.end
```

</details>

### ğŸš€ Simulation Launch

```bash
ngspice day3_inv_vtc_Wp084_Wn036.spice
```

**Inside ngspice**:
```
plot v(out) vs v(in)
```

**Pro tip**: To find Vm precisely:
```
plot v(out) v(in) vs v(in)
```
The crossover point where the two curves meet is **Vm**!

---

## ğŸ“Š Results: The VTC Revealed

<div align="center">

![VTC Curve](Images/Task3_invsout.png)

*The Voltage Transfer Characteristicâ€”notice the beautiful steep transition!*

</div>

### ğŸ¯ Measured Parameters

| Parameter | Symbol | Measured Value | Expected Range | Status |
|:----------|:------:|:--------------:|:--------------:|:------:|
| **Switching Threshold** | Vm | **0.878723 V** | 0.8 - 1.0 V | âœ… Excellent |
| **Output High** | VOH | 1.800 V | â‰ˆ VDD | âœ… Perfect |
| **Output Low** | VOL | ~0 V | < 50 mV | âœ… Perfect |
| **Supply Voltage** | VDD | 1.800 V | 1.8 V nominal | âœ… Nominal |

---

## ğŸ” Deep Analysis: What the Curve Tells Us

### ğŸ“ˆ Anatomy of the VTC

```
Vout
1.8V â”¤â”€â”€â”€â”€â”€â”€â”€â”€â•®                    â† VOH region (PMOS wins)
     â”‚        â”‚
     â”‚        â”‚                    â† High gain region
     â”‚        â•°â”€â”€â”€â•®                  (both transistors active)
0.9V â”¤            â— Vm             â† The crossover point!
     â”‚              â•°â”€â”€â•®
     â”‚                 â”‚           â† Transition accelerates
     â”‚                 â•°â”€â”€â”€â”€â”€â”€â”€â”€â”€  â† VOL region (NMOS wins)
  0V â”¤
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vin
     0V        0.9V         1.8V
```

### ğŸ’¡ Key Observations

<table>
<tr><th>Observation</th><th>What It Means</th><th>Design Insight</th></tr>

<tr>
<td><strong>ğŸ¯ Vm â‰ˆ 0.88V (close to VDD/2)</strong></td>
<td>Nearly balanced design</td>
<td>Good noise margins on both sides</td>
</tr>

<tr>
<td><strong>ğŸ“ Sharp transition region</strong></td>
<td>High voltage gain (dVout/dVin)</td>
<td>Strong regenerative feedback = good logic separation</td>
</tr>

<tr>
<td><strong>ğŸ” VOH â‰ˆ VDD (rail-to-rail)</strong></td>
<td>PMOS fully connects output to VDD</td>
<td>Maximum voltage swing = best noise immunity</td>
</tr>

<tr>
<td><strong>ğŸ”» VOL â‰ˆ 0V (solid ground)</strong></td>
<td>NMOS fully connects output to GND</td>
<td>Clean logic '0' with minimal leakage</td>
</tr>

<tr>
<td><strong>âš–ï¸ Wp/Wn = 2.33 ratio</strong></td>
<td>Compensates for mobility difference</td>
<td>Achieves symmetric switching behavior</td>
</tr>
</table>

### ğŸ§® The Math Behind Vm

At the switching point, both transistors are in saturation and carry equal current:

```
IdN = IdP

Â½Â·Î¼nÂ·CoxÂ·(Wn/Ln)Â·(Vin - VtN)Â² = Â½Â·Î¼pÂ·CoxÂ·(Wp/Lp)Â·(VDD - Vin - |VtP|)Â²

Solving for Vin = Vm...

Vm â‰ˆ (VDD + VtN - |VtP|) / (1 + âˆš(Î¼nÂ·Wn/(Î¼pÂ·Wp)))
```

**For our design**: Plugging in typical Sky130 values gives Vm â‰ˆ 0.88V âœ“

---

## ğŸ“ What We've Discovered

### ğŸ† The Three Laws of VTC

1. **ğŸ“Š The Steeper, The Better**
   - High gain in transition = better noise rejection
   - Achieved by having both transistors active in saturation

2. **âš–ï¸ Balance is Beautiful**
   - Vm near VDD/2 maximizes symmetry
   - Requires proper Wp/Wn ratio to compensate mobility

3. **ğŸ“ Rail-to-Rail is Reality**
   - Good design achieves VOH â‰ˆ VDD and VOL â‰ˆ 0
   - Static CMOS gives full voltage swing (unlike ratioed logic)

---

<br/>

---

<br/>

# ğŸš€ Task 4 â€” Transient Response: When Time Becomes Critical

> *Static analysis is great, but circuits live in the time domainâ€”let's watch them switch!*

---

## ğŸ¯ Mission: Capture the Switching Event

**The Challenge**: Stop analyzing DC behavior and start measuring **real-time switching**. How fast can this inverter actually flip states?

**What We're After**:
- â±ï¸ **Rise Time (tr)**: How long to go LOW â†’ HIGH
- â±ï¸ **Fall Time (tf)**: How long to go HIGH â†’ LOW  
- âš¡ **Propagation Delays**: When does the output respond to input changes?
- ğŸ“Š **Overshoot/Undershoot**: Any transient glitches?

### ğŸ’¡ Why Timing Matters

```
Faster Rise/Fall Time â†’ Higher Maximum Clock Frequency
                     â†’ Better Performance
                     â†’ But also more dynamic power!
```

---

## ğŸ§ª The Experiment Setup

### ğŸ›ï¸ Input Stimulus: The PULSE Source

We're hitting the inverter with a **square wave** to simulate real logic transitions:

```spice
Vin in 0 PULSE(0 1.8 0 1n 1n 10n 20n)
                â”‚  â”‚  â”‚  â”‚  â”‚  â”‚   â””â”€ Period (20ns â†’ 50 MHz)
                â”‚  â”‚  â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€ Pulse width (10ns)
                â”‚  â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€ Fall time (1ns)
                â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Rise time (1ns)
                â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Delay (start immediately)
                â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ High level (VDD)
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Low level (0V)
```

**Visual Representation**:
```
Vin
1.8V â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€
      â”‚ 1ns  â”‚          â”‚ 1ns  â”‚
      â”œâ”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”˜
   0V â”€
      â””â”€0â”€â”€â”€10nsâ”€â”€â”€20nsâ”€â”€â”€30nsâ†’
```

---

## ğŸ’» SPICE Configuration

<details>
<summary><strong>ğŸ“„ Complete Transient Netlist</strong> (click to expand)</summary>

```spice
*--------------------------------------------*
*  CMOS Inverter Transient Analysis          *
*  Measuring rise/fall times & delays        *
*--------------------------------------------*

.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* PMOS (slightly wider for balanced switching)
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1u l=0.15u

* NMOS (baseline width)
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u

* Output load (typical gate fanout)
Cload out 0 50fF

* Power supply
Vdd vdd 0 1.8V

* Pulse input (1ns edges, 20ns period)
Vin in 0 PULSE(0 1.8 0 1n 1n 10n 20n)

* Transient analysis: 0.1ns steps, 50ns total
.tran 0.1n 50n

* Automated measurements
.measure tran tPLH TRIG v(in) VAL=0.9 TD=0 FALL=1 TARG v(out) VAL=0.9 TD=0 RISE=1
.measure tran tPHL TRIG v(in) VAL=0.9 TD=0 RISE=1 TARG v(out) VAL=0.9 TD=0 FALL=1
.measure tran tRise TRIG v(out) VAL=0.18 RISE=1 TARG v(out) VAL=1.62 RISE=1
.measure tran tFall TRIG v(out) VAL=1.62 FALL=1 TARG v(out) VAL=0.18 FALL=1

* Plotting
.control
run
plot v(in) v(out)
.endc

.end
```

</details>

---

## ğŸ“Š Results: The Waveforms Speak

<div align="center">

![Transient Response](Images/Task4_Trans_in_out.png)

*Input (blue) and Output (red)â€”notice the delay and edge rates!*

</div>

### ğŸ¯ Measured Timing Parameters

<table>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Measured Value</th>
<th>Measurement Points</th>
<th>Quality</th>
</tr>

<tr>
<td><strong>ğŸ”º Rise Time</strong></td>
<td>tr</td>
<td><strong>661.76 ps</strong></td>
<td>10% â†’ 90% (0.18V â†’ 1.62V)</td>
<td>ğŸŸ¢ Fast</td>
</tr>

<tr>
<td><strong>ğŸ”» Fall Time</strong></td>
<td>tf</td>
<td><strong>475.07 ps</strong></td>
<td>90% â†’ 10% (1.62V â†’ 0.18V)</td>
<td>ğŸŸ¢ Faster!</td>
</tr>

<tr>
<td><strong>â±ï¸ Prop. Delay (LH)</strong></td>
<td>tPLH</td>
<td>~662 ps</td>
<td>Vin=50% â†’ Vout=50%</td>
<td>ğŸŸ¡ Moderate</td>
</tr>

<tr>
<td><strong>â±ï¸ Prop. Delay (HL)</strong></td>
<td>tPHL</td>
<td>~475 ps</td>
<td>Vin=50% â†’ Vout=50%</td>
<td>ğŸŸ¢ Better</td>
</tr>

<tr>
<td><strong>ğŸ” Peak High</strong></td>
<td>VOH(peak)</td>
<td>1.809 V</td>
<td>Slight overshoot</td>
<td>âœ… Normal</td>
</tr>

<tr>
<td><strong>ğŸ”» Peak Low</strong></td>
<td>VOL(peak)</td>
<td>âˆ’4.94 mV</td>
<td>Minimal undershoot</td>
<td>âœ… Excellent</td>
</tr>
</table>

### ğŸ“ˆ Timing Diagram Breakdown

```
Input:
1.8V  â”Œâ”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”
      â”‚    â”‚    â”‚    â”‚
   0V â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”˜
      â†‘    â†‘
      T1   T2

Output:
1.8V     â”Œâ”€â”      â”Œâ”€â”
         â”‚ â”‚      â”‚ â”‚
   0V  â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€
         â†‘ â†‘
         â”‚ â””â”€ tPHL (475ps)
         â””â”€â”€â”€ tPLH (662ps)
         
Rise/Fall Times:
        â”Œâ”€â”€â”€ 90% (1.62V)
      â•± â”‚
    â•±   â”‚ â† tr = 661.76ps
  â•±     â”‚
â”€â”˜      â””â”€â”€â”€ 10% (0.18V)
```

---

## ğŸ”¬ Deep Analysis: What the Waveforms Reveal

### ğŸ­ The Asymmetry Story

**ğŸ¤” Why is tf < tr (Fall faster than Rise)?**

```
Fall Time (475ps) < Rise Time (662ps)

Reason: NMOS has higher mobility than PMOS!

Even though Wp = 1Âµm > Wn = 0.36Âµm (2.78Ã— wider)...
...electrons are still ~2.5Ã— more mobile than holes

Result: NMOS pulls down faster than PMOS pulls up
```

### âš¡ What About That Overshoot?

**VOH(peak) = 1.809V** (overshoots VDD by 9mV!)

**Why?**
- Fast input edge creates inductive effects in parasitic wires
- PMOS charging current through load capacitance creates momentary overshoot
- Quickly settles to VDD = 1.8V

**Is it bad?** No! Only 0.5% overshoot is perfectly normal and harmless.

### ğŸ¯ Switching Threshold Confirmation

At Vm = **0.878723 V**, both transistors are:
- In **saturation region** (maximum gm)
- Conducting **equal current**
- Creating **maximum voltage gain**

This is where the inverter's "amplification magic" happens!

---

## ğŸ§  Performance Insights

### ğŸ“Š Design Trade-offs Table

| Want Better... | Action Required | Side Effect |
|:---------------|:----------------|:------------|
| ğŸš€ **Faster Rise** | Increase PMOS width (Wp) | + Area, + Input cap, + Power |
| ğŸš€ **Faster Fall** | Increase NMOS width (Wn) | + Area, + Input cap, + Power |
| âš–ï¸ **Balanced tr/tf** | Adjust Wp/Wn ratio | Changes Vm position |
| ğŸ’š **Lower Power** | Reduce widths | âˆ’ Speed (slower edges) |
| ğŸ¯ **Less Overshoot** | Add series resistance | âˆ’ Speed, + Area |

### ğŸï¸ Speed Calculation

Average propagation delay:
```
tP = (tPLH + tPHL) / 2
   = (662 + 475) / 2
   = 568.5 ps
```

**Maximum toggle frequency**:
```
fmax â‰ˆ 1 / (2 Ã— tP)
     â‰ˆ 1 / (2 Ã— 568.5ps)
     â‰ˆ 879 MHz
```

**Not bad for a single inverter!** ğŸ‰

---

## ğŸ“ Key Takeaways

### ğŸ’ The Timing Commandments

1. **âš¡ Fast Edges Are Good (Usually)**
   - tr and tf in the hundreds of picoseconds = healthy design
   - But watch out for excessive di/dt causing noise

2. **âš–ï¸ Asymmetry is Normal**
   - NMOS naturally faster than PMOS
   - Can balance by oversizing PMOS (but rarely necessary)

3. **ğŸ“Š Measure, Don't Guess**
   - Transient simulation reveals real-world behavior
   - Static DC analysis alone is insufficient

4. **ğŸ”Œ Load Matters**
   - 50fF is typical, but real circuits may see 100-500fF
   - More load = slower edges (linear relationship)

---

<br/>

---

<br/>

# ğŸ›¡ï¸ Task 5 â€” Noise Margins: The Robustness Test

> *A circuit that works in simulation but fails in reality is just expensive art*

---

## ğŸ¯ Mission: Quantify Robustness

**The Challenge**: Your inverter works perfectly in ideal conditions. But what about:
- ğŸŒ©ï¸ Power supply noise?
- ğŸ“¡ Crosstalk from neighboring wires?
- ğŸ”Š Substrate coupling from other circuits?
- âš¡ Thermal noise and manufacturing variations?

**What We're After**: **Noise Margins** (NML, NMH) â€” the safety buffer between "definitely 0" and "definitely 1"

### ğŸ’¡ Why This Matters More Than You Think

```
High Noise Margins â†’ Circuit survives real-world chaos
                  â†’ Works in mass production
                  â†’ Passes system-level testing
                  â†’ Doesn't need expensive shielding

Low Noise Margins â†’ Random bit flips
                  â†’ Field failures
                  â†’ Customer returns
                  â†’ Engineering nightmare
```

---

## ğŸ§  Noise Margin Theory: The Critical Voltages

### ğŸ“Š The Four Corners of Logic

Every logic gate has **four critical voltages**:

<table>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Definition</th>
<th>Found Where?</th>
</tr>

<tr>
<td><strong>ğŸ” Output High</strong></td>
<td>VOH</td>
<td>Minimum guaranteed high output</td>
<td>VTC flat region (Vin near 0)</td>
</tr>

<tr>
<td><strong>ğŸ”» Output Low</strong></td>
<td>VOL</td>
<td>Maximum guaranteed low output</td>
<td>VTC flat region (Vin near VDD)</td>
</tr>

<tr>
<td><strong>ğŸ”¼ Input High Threshold</strong></td>
<td>VIH</td>
<td>Minimum input recognized as high</td>
<td>Where dVout/dVin = âˆ’1 (falling edge)</td>
</tr>

<tr>
<td><strong>ğŸ”½ Input Low Threshold</strong></td>
<td>VIL</td>
<td>Maximum input recognized as low</td>
<td>Where dVout/dVin = âˆ’1 (rising edge)</td>
</tr>
</table>

### ğŸ§® The Noise Margin Formulas

```
NMH = VOH âˆ’ VIH  â† High-side noise margin
      "How much noise can a '1' tolerate?"

NML = VIL âˆ’ VOL  â† Low-side noise margin
      "How much noise can a '0' tolerate?"
```

---

## ğŸ“Š Visual Guide to Noise Margins

### ğŸ¯ Ideal vs. Real Inverter

<div align="center">

![Ideal vs Actual](Images/Task5_1.png)

*Left: Perfect inverter (infinite gain). Right: Real inverter (finite transition)*

</div>

**Key Insight**: Real inverters have a **transition region** where gain is finite. This defines VIL and VIH!

---

### ğŸ—ºï¸ The VTC with Noise Margins Annotated

<div align="center">

![Noise Margin Regions](Images/Task5_2.png)

*The VTC divided into safe zones and danger zones*

</div>

**Zone Breakdown**:
```
VOH â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚ â† NMH = 0.796V (safe buffer)
VIH â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                    â”‚ â† UNDEFINED REGION (don't go here!)
VIL â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                    â”‚ â† NML = 0.744V (safe buffer)
VOL â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### ğŸŒ©ï¸ Noise Scenarios: Will It Survive?

<div align="center">

![Noise Bump Scenarios](Images/Task5_3.png)

*Testing the limits: When does noise cause bit errors?*

</div>

**Scenario Analysis**:

| Case | Input | Noise | Perceived Level | Result |
|:-----|:------|:------|:----------------|:-------|
| âœ… **A** | 0.2V + 0.3V noise = 0.5V | < VIL (0.744V) | Still logic 0 | **SAFE** |
| âœ… **B** | 1.6V âˆ’ 0.3V noise = 1.3V | > VIH (1.004V) | Still logic 1 | **SAFE** |
| âŒ **C** | 0.5V + 0.5V noise = 1.0V | Between VIL and VIH | Undefined! | **DANGER** |

---

## ğŸ’» Extracting Noise Margins from Simulation

### ğŸ“œ SPICE Netlist

<details>
<summary><strong>ğŸ“„ Noise Margin Extraction Netlist</strong> (click to expand)</summary>

```spice
*--------------------------------------------*
*  CMOS Inverter Noise Margin Analysis       *
*  DC sweep for VTC + critical points        *
*--------------------------------------------*

.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* Inverter with balanced sizing
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1u l=0.15u
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u

* Output load
Cload out 0 50fF

* Power supply
Vdd vdd 0 1.8V

* Input voltage (DC sweep source)
Vin in 0 1.8V

* Operating point
.op

* DC sweep for VTC
.dc Vin 0 1.8 0.01

* Compute derivative for finding VIL/VIH
.control
  run
  setplot dc1
  let gain = deriv(v(out))/deriv(v(in))
  plot v(out) vs v(in)
  plot gain vs v(in)
.endc

.end
```

</details>

### ğŸ¯ Measurement Technique

**Step-by-Step Process**:

1. **Plot VTC** â†’ See the overall transfer curve
2. **Plot Gain** â†’ Find where |gain| = 1
3. **Left unity-gain point** â†’ VIL (rising input, falling output)
4. **Right unity-gain point** â†’ VIH (falling input, rising output)
5. **Extract VOH/VOL** â†’ From flat regions of VTC

<div align="center">

![Noise Margin Measurement](Images/Task5_invsout.png)

*The VTC with critical points marked*

</div>

---

## ğŸ“ˆ Measured Results

### ğŸ¯ Critical Voltage Extraction

<table>
<tr>
<th>Parameter</th>
<th>Measured Value</th>
<th>Location on VTC</th>
<th>Quality Check</th>
</tr>

<tr>
<td><strong>ğŸ” VOH</strong></td>
<td>1.800 V</td>
<td>Vin â‰ˆ 0V (PMOS fully on)</td>
<td>âœ… Rail-to-rail</td>
</tr>

<tr>
<td><strong>ğŸ”» VOL</strong></td>
<td>0.0000006 V<br/>(0.6 ÂµV)</td>
<td>Vin â‰ˆ VDD (NMOS fully on)</td>
<td>âœ… Essentially 0V</td>
</tr>

<tr>
<td><strong>ğŸ”½ VIL</strong></td>
<td>0.7436 V</td>
<td>Where gain = âˆ’1 (left side)</td>
<td>âœ… Good separation</td>
</tr>

<tr>
<td><strong>ğŸ”¼ VIH</strong></td>
<td>1.0036 V</td>
<td>Where gain = âˆ’1 (right side)</td>
<td>âœ… Good separation</td>
</tr>
</table>

### ğŸ›¡ï¸ Computed Noise Margins

```
NMH = VOH âˆ’ VIH
    = 1.800 âˆ’ 1.0036
    = 0.7964 V  â† High noise margin

NML = VIL âˆ’ VOL
    = 0.7436 âˆ’ 0.0000006
    = 0.7436 V  â† Low noise margin
```

<table>
<tr>
<th>Noise Margin</th>
<th>Value</th>
<th>% of VDD</th>
<th>Rating</th>
</tr>

<tr>
<td><strong>ğŸŸ¢ NMH (High)</strong></td>
<td>0.796 V</td>
<td>44.2%</td>
<td>â­â­â­â­â­ Excellent</td>
</tr>

<tr>
<tr>



# âš¡ Task 6: CMOS Power Supply & Device Variation Robustness

> *Exploring the delicate dance between voltage, transistor sizing, and circuit reliability*

---

## ğŸ¯ Mission Brief

Ever wondered what happens when your circuit's power supply fluctuates? Or when manufacturing variations create transistors that aren't *quite* the size you designed? Welcome to the world of **CMOS robustness analysis**â€”where tiny changes create massive ripple effects.

### ğŸ”¬ What We're Investigating

We're putting CMOS inverters through their paces by stress-testing them against:

| Challenge | Impact Zone | Risk Level |
|-----------|-------------|------------|
| âš¡ **Power Supply Variations** | Switching threshold (Vm) | ğŸ”´ High |
| ğŸ› ï¸ **Transistor Sizing Variations** | Noise margins (NM_L, NM_H) | ğŸŸ¡ Medium |
| ğŸ“Š **Combined Effects** | VOH, VOL, timing margins | ğŸ”´ Critical |

### ğŸ’¡ Why This Matters

In the real world, your circuit doesn't live in a perfect lab environment. Power supplies droop, manufacturing processes drift, and temperature fluctuations mess with transistor characteristics. Understanding these variations is the difference between a chip that works *sometimes* and one that works *always*.

---

## ğŸ§ª Experimental Setup

### The SPICE Recipe

Here's our baseline inverter configuration using the SkyWater 130nm PDK:

```spice
* CMOS Inverter - Sky130 PDK
.include "sky130_fd_pr/models/sky130.lib.spice"

* Power supply (we'll vary this!)
Vdd vdd 0 1.8

* Input stimulus
Vin in 0 DC 0

* PMOS (pull-up network)
Xm1 out in vdd vdd sky130_fd_pr__pfet_01v8 W=1.0u L=0.36u

* NMOS (pull-down network)
Xm2 out in 0 0 sky130_fd_pr__nfet_01v8 W=0.36u L=0.36u

* Sweep input voltage for VTC
.dc Vin 0 1.8 0.01
.print dc V(out)
.end
```

### ğŸ›ï¸ Experiment Variations

**Experiment A: Supply Voltage Scaling**
- Sweep VDD from 1.8V down to 0.8V
- Watch the inverter behavior collapse under voltage starvation

**Experiment B: Device Sizing Gymnastics**
- Modify PMOS/NMOS widths (W)
- Observe the battle between pull-up and pull-down strength

---

## ğŸ“Š Results: The Plot Thickens

### âš¡ Experiment A: When Voltage Takes a Dive

<div align="center">

![VTC Supply Variation](Images/Task6_waveform_diff_supp.png)

*Figure 1: Voltage Transfer Characteristics under supply scaling*



### âš¡ Table 2: Power Supply Variation (The Voltage Starvation Study)

| VDD (V) | âš¡ VOH (V) | ğŸ›‘ VOL (V) | ğŸ”½ VIL (V) | ğŸ”¼ VIH (V) | ğŸ” Vm (V) | ğŸŸ¢ NM_L (V) | ğŸ”´ NM_H (V) | Health Status |
|:-------:|:----------:|:----------:|:----------:|:----------:|:---------:|:-----------:|:-----------:|:-------------:|
| **1.8** | 1.800 | ~0 | 0.744 | 0.744 | â€” | 0.744 | 1.056 | ğŸŸ¢ Excellent |
| **1.6** | 1.600 | ~0 | 0.687 | 0.687 | 0.791 | 0.687 | 0.913 | ğŸŸ¢ Good |
| **1.4** | 1.400 | ~0 | 0.621 | 0.787 | 0.700 | 0.621 | 0.613 | ğŸŸ¡ Marginal |
| **1.2** | 1.200 | ~0 | 0.549 | 0.685 | 0.611 | 0.549 | 0.515 | ğŸŸ  Risky |
| **1.0** | 1.000 | ~0 | 0.482 | 0.594 | 0.531 | 0.482 | 0.406 | ğŸ”´ Danger Zone |
| **0.8** | 0.800 | ~0 | 0.419 | 0.514 | 0.458 | 0.419 | 0.286 | ğŸ”´ Critical |

**ğŸ“‰ Trend Alert**: Notice how noise margins collapse as VDD dropsâ€”at 0.8V, you're one hiccup away from logic errors!
---

</div>

**ğŸ” Key Discoveries:**

- ğŸ“‰ **Vm Migration**: The switching threshold shifts downward as VDD decreasesâ€”like watching the floor drop out from under your logic levels
- ğŸš¨ **Shrinking Safety Margins**: Noise margins compress dangerously, making your circuit more vulnerable to glitches
- ğŸ¯ **VOH Degradation**: High output voltage drops (obviouslyâ€”you can't get 1.8V out when you only put 0.8V in!)
- âœ… **VOL Stability**: Low output voltage stays rock-solid near ground

---

### ğŸ› ï¸ Experiment B: The Transistor Sizing Showdown

<div align="center">

![VTC Device Size Variation](Images/Task6_device_size_var.png)

*Figure 2: How transistor sizing shifts the balance of power*

</div>

**ğŸ” Key Discoveries:**

- ğŸ’ª **PMOS Flexing**: Increase PMOS width â†’ Vm shifts upward, NM_H improves (stronger pull-up wins!)
- âš¡ **NMOS Domination**: Increase NMOS width â†’ Vm shifts downward, NM_L improves (stronger pull-down takes over!)
- âš–ï¸ **The Balancing Act**: VOH/VOL remain stable, but the switching point movesâ€”critical for threshold-dependent logic

---

## ğŸ“ˆ The Numbers Don't Lie

### ğŸ› ï¸ Table 1: Device Sizing Variation (NMOS fixed at 0.36 Âµm)

| Config | Wp (Âµm) | Wp/Wn Ratio | âš¡ VOH (V) | ğŸ›‘ VOL (V) | ğŸ”½ VIL (V) | ğŸ”¼ VIH (V) | ğŸ” Vm (V) | ğŸŸ¢ NM_L (V) | ğŸ”´ NM_H (V) |
|:------:|:-------:|:-----------:|:----------:|:----------:|:----------:|:----------:|:---------:|:-----------:|:-----------:|
| **1** | 0.60 | 1.67Ã— | 1.800 | ~0 | 0.713 | 0.952 | 0.847 | 0.713 | 0.847 |
| **2** | 1.00 | 2.78Ã— | 1.800 | ~0 | 0.713 | 0.952 | 0.847 | 0.713 | 0.847 |
| **3** | 1.50 | 4.17Ã— | 1.800 | ~0 | 0.713 | 0.952 | 0.847 | 0.713 | 0.847 |
| **4** | 2.00 | 5.56Ã— | 1.800 | ~0 | 0.713 | 0.952 | 0.847 | 0.713 | 0.847 |

*ğŸ“ Note: Surprisingly consistent! This suggests our baseline config is well-balanced.*



---

## ğŸ§  Deep Insights & Analysis

### ğŸ”Œ Power Supply Variation Effects

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  VDD â†“  â†’  Vm â†“  â†’  Noise Margins â†“    â”‚
â”‚                                         â”‚
â”‚  Result: Less robust circuit!          â”‚
â”‚  Risk: Timing violations, glitches     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**The Physics Behind It:**
- Lower VDD reduces transistor overdrive voltage (Vgs - Vth)
- Weaker drive strength â†’ slower switching â†’ narrower transition region
- The "safe zones" for logic 0 and logic 1 compress dangerously

### âš™ï¸ Device Variation Effects

**The Tug-of-War Principle:**

```
PMOS Width â†‘                    NMOS Width â†‘
     â”‚                               â”‚
     â–¼                               â–¼
Stronger Pull-Up            Stronger Pull-Down
     â”‚                               â”‚
     â–¼                               â–¼
  Vm Shifts UP                  Vm Shifts DOWN
     â”‚                               â”‚
     â–¼                               â–¼
  NM_H Improves                 NM_L Improves
```

**Design Trade-off Alert:** You can't optimize both noise margins simultaneouslyâ€”it's a zero-sum game!

### ğŸ¯ Connection to Static Timing Analysis (STA)

Why should chip designers care about VTC curves and noise margins? Because:

1. **Timing Margins Depend on It**: Switching threshold variations directly affect propagation delay
2. **Critical Path Robustness**: Voltage droops on critical paths can violate timing constraints
3. **Multi-Corner Analysis**: STA must verify timing across all process, voltage, and temperature (PVT) corners
4. **Setup/Hold Time Sensitivity**: Device variations affect the receive windows at flip-flops

---

## ğŸ“ Key Takeaways

> **"In CMOS design, robustness isn't optionalâ€”it's survival."**

### ğŸ† The Big Three Lessons

1. **ğŸ“‰ Voltage Sensitivity is Real**
   - Even small VDD variations have outsized effects on noise margins
   - Design must account for worst-case supply droop scenarios

2. **âš–ï¸ Balance is Everything**
   - PMOS/NMOS sizing ratio determines switching threshold
   - Imbalanced designs sacrifice one noise margin for another

3. **ğŸ”— Device-Level Choices Echo at System Level**
   - Inverter VTC characteristics propagate through entire timing chains
   - STA tools must model these variations accurately

### ğŸ’¼ Practical Design Guidelines

```
âœ… DO:
  â€¢ Design with >20% supply margin
  â€¢ Size transistors for balanced Vm â‰ˆ VDD/2
  â€¢ Verify across all PVT corners
  â€¢ Use guardband in timing analysis

âŒ DON'T:
  â€¢ Assume nominal VDD everywhere
  â€¢ Ignore process variations
  â€¢ Cut noise margins too thin
  â€¢ Forget about IR drop effects
```

---

## ğŸ“š References & Further Reading

### ğŸ”— Essential Resources

1. **SkyWater PDK Documentation**  
   [github.com/google/skywater-pdk](https://github.com/google/skywater-pdk)  
   *The open-source PDK we used for all simulations*

2. **Ngspice Simulator Manual**  
   [ngspice.sourceforge.net/docs.html](http://ngspice.sourceforge.net/docs.html)  
   *Complete SPICE simulation reference*

3. **Classic Textbook**: Rabaey et al.  
   *Digital Integrated Circuits: A Design Perspective*  
   *The bible of CMOS circuit design*





---

