###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:54:00 2014
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.133
+ Phase Shift                   3.000
= Required Time                 2.867
- Arrival Time                  3.291
= Slack Time                   -0.424
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    0.692 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.058 | 0.153 |   1.269 |    0.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0           | B v -> Y ^     | NAND2X1 | 0.244 | 0.194 |   1.463 |    1.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0           | A ^ -> Y v     | INVX4   | 0.162 | 0.155 |   1.618 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25 | A v -> Y v     | BUFX4   | 0.136 | 0.271 |   1.888 |    1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U36              | A v -> Y ^     | NOR2X1  | 0.172 | 0.139 |   2.028 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U37              | C ^ -> Y v     | AOI22X1 | 0.176 | 0.103 |   2.131 |    1.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38              | C v -> Y ^     | OAI21X1 | 0.727 | 0.542 |   2.673 |    2.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U24                   | A ^ -> Y v     | XNOR2X1 | 0.143 | 0.304 |   2.977 |    2.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_238_0           | B v -> Y ^     | NAND3X1 | 0.184 | 0.163 |   3.140 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U27                   | B ^ -> Y v     | NOR2X1  | 0.234 | 0.150 |   3.291 |    2.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.234 | 0.000 |   3.291 |    2.867 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |    0.424 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.424 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.424 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.424 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                     (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                   3.000
= Required Time                 2.830
- Arrival Time                  3.246
= Slack Time                   -0.416
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    0.701 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.058 | 0.153 |   1.269 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0              | B v -> Y ^     | NAND2X1 | 0.244 | 0.194 |   1.463 |    1.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0              | A ^ -> Y v     | INVX4   | 0.162 | 0.155 |   1.618 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25    | A v -> Y v     | BUFX4   | 0.136 | 0.271 |   1.888 |    1.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U36                 | A v -> Y ^     | NOR2X1  | 0.172 | 0.139 |   2.028 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U37                 | C ^ -> Y v     | AOI22X1 | 0.176 | 0.103 |   2.131 |    1.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38                 | C v -> Y ^     | OAI21X1 | 0.727 | 0.542 |   2.673 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC27_wptr_nxt_2_    | A ^ -> Y ^     | BUFX2   | 0.201 | 0.371 |   3.044 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCPC28_wptr_nxt_ | A ^ -> Y ^     | BUFX2   | 0.073 | 0.201 |   3.245 |    2.830 | 
     | 2_                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2]      | D ^            | DFFSR   | 0.073 | 0.000 |   3.246 |    2.830 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |    0.416 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.416 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.416 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.184
+ Phase Shift                   3.000
= Required Time                 2.816
- Arrival Time                  3.224
= Slack Time                   -0.407
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    0.709 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.058 | 0.153 |   1.269 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0           | B v -> Y ^     | NAND2X1 | 0.244 | 0.194 |   1.463 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0           | A ^ -> Y v     | INVX4   | 0.162 | 0.155 |   1.618 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25 | A v -> Y v     | BUFX4   | 0.136 | 0.271 |   1.888 |    1.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U36              | A v -> Y ^     | NOR2X1  | 0.172 | 0.139 |   2.028 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U37              | C ^ -> Y v     | AOI22X1 | 0.176 | 0.103 |   2.131 |    1.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38              | C v -> Y ^     | OAI21X1 | 0.727 | 0.542 |   2.673 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC27_wptr_nxt_2_ | A ^ -> Y ^     | BUFX2   | 0.201 | 0.371 |   3.044 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U29                   | A ^ -> Y ^     | XOR2X1  | 0.140 | 0.179 |   3.223 |    2.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]         | D ^            | DFFSR   | 0.140 | 0.000 |   3.224 |    2.816 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |    0.407 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.407 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.407 | 
     | nclk__L2_I4                             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.407 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.989
= Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.751 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | D ^ -> Y v     | AOI22X1  | 0.164 | 0.147 |   2.988 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.164 | 0.000 |   2.989 |    2.639 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.349 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.349 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.982
= Slack Time                   -0.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.776 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_486_0        | B ^ -> Y v     | AOI21X1  | 0.161 | 0.153 |   2.981 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.161 | 0.000 |   2.982 |    2.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.974
= Slack Time                   -0.339
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.761 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A ^ -> Y v     | MUX2X1   | 0.171 | 0.133 |   2.974 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.171 | 0.000 |   2.974 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.339 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.339 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.339 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.967
= Slack Time                   -0.337
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.780 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.177 | 0.138 |   2.966 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.177 | 0.000 |   2.967 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.337 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.337 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.337 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.337 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.979
= Slack Time                   -0.336
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.780 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0        | B ^ -> Y v     | AOI21X1  | 0.160 | 0.150 |   2.978 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.160 | 0.000 |   2.979 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.336 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.336 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.336 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.976
= Slack Time                   -0.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.765 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B ^ -> Y v     | MUX2X1   | 0.163 | 0.134 |   2.975 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.163 | 0.000 |   2.976 |    2.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.335 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.335 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.335 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.972
= Slack Time                   -0.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.765 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0        | D ^ -> Y v     | AOI22X1  | 0.167 | 0.131 |   2.972 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.167 | 0.000 |   2.972 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.335 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.335 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.335 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.970
= Slack Time                   -0.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.769 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A ^ -> Y v     | MUX2X1   | 0.166 | 0.128 |   2.969 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.166 | 0.000 |   2.970 |    2.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.331 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.331 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.331 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.331 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.967
= Slack Time                   -0.327
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.789 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.164 | 0.135 |   2.966 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.164 | 0.000 |   2.967 |    2.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.327 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.327 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.327 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.327 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.965
= Slack Time                   -0.324
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.776 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A ^ -> Y v     | MUX2X1   | 0.163 | 0.124 |   2.965 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.163 | 0.000 |   2.965 |    2.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.324 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.324 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.965
= Slack Time                   -0.324
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.776 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | A ^ -> Y v     | MUX2X1   | 0.163 | 0.123 |   2.964 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.163 | 0.000 |   2.965 |    2.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.324 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.324 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.964
= Slack Time                   -0.324
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    0.776 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.064 | 0.135 |   1.235 |    0.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A ^ -> Y ^     | AND2X2   | 0.345 | 0.358 |   1.592 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A ^ -> Y v     | INVX2    | 0.646 | 0.524 |   2.117 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NAND2X1  | 0.229 | 0.317 |   2.434 |    2.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C ^ -> Y v     | OAI21X1  | 0.275 | 0.166 |   2.600 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A v -> Y ^     | INVX4    | 0.259 | 0.241 |   2.841 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | MUX2X1   | 0.164 | 0.122 |   2.963 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.164 | 0.000 |   2.964 |    2.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.324 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.324 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.955
= Slack Time                   -0.320
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.796 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.171 | 0.126 |   2.954 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.171 | 0.000 |   2.955 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.320 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.320 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.320 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.320 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.955
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.798 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.168 | 0.126 |   2.955 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.168 | 0.000 |   2.955 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.318 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.318 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.318 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.957
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.800 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.163 | 0.128 |   2.956 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.163 | 0.000 |   2.957 |    2.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.954
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.800 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.166 | 0.126 |   2.954 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.166 | 0.000 |   2.954 |    2.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.955
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.801 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.165 | 0.126 |   2.954 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.165 | 0.000 |   2.955 |    2.639 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.955
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.804 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.161 | 0.126 |   2.954 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.161 | 0.000 |   2.955 |    2.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.954
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.805 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.160 | 0.125 |   2.954 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.160 | 0.000 |   2.954 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.952
= Slack Time                   -0.310
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.806 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.162 | 0.123 |   2.952 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.162 | 0.000 |   2.952 |    2.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.310 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.310 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.310 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.310 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   3.000
= Required Time                 2.644
- Arrival Time                  2.954
= Slack Time                   -0.310
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.806 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.158 | 0.123 |   2.954 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.158 | 0.000 |   2.954 |    2.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.310 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.310 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.310 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.310 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.952
= Slack Time                   -0.310
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.806 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.161 | 0.120 |   2.951 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.161 | 0.000 |   2.952 |    2.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.310 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.310 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.310 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.310 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.949
= Slack Time                   -0.308
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.808 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.108 | 0.286 |   2.470 |    2.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.185 | 0.137 |   2.607 |    2.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.263 | 0.222 |   2.829 |    2.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.163 | 0.120 |   2.948 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.163 | 0.000 |   2.949 |    2.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.308 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.308 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.952
= Slack Time                   -0.306
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.811 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.155 | 0.120 |   2.951 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.155 | 0.000 |   2.952 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.306 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.306 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.948
= Slack Time                   -0.305
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.811 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.160 | 0.119 |   2.948 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.160 | 0.000 |   2.948 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.949
= Slack Time                   -0.305
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.811 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.157 | 0.118 |   2.949 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.157 | 0.000 |   2.949 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   3.000
= Required Time                 2.644
- Arrival Time                  2.947
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.813 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.158 | 0.118 |   2.947 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.158 | 0.000 |   2.947 |    2.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.948
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.814 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.157 | 0.117 |   2.948 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.157 | 0.000 |   2.948 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.948
= Slack Time                   -0.302
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.814 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.157 | 0.116 |   2.947 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.157 | 0.000 |   2.948 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.302 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.302 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.353
+ Phase Shift                   3.000
= Required Time                 2.647
- Arrival Time                  2.949
= Slack Time                   -0.302
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.814 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.293 |   2.477 |    2.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.136 |   2.613 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.240 | 0.218 |   2.831 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.154 | 0.118 |   2.949 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.154 | 0.000 |   2.949 |    2.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.302 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.302 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.945
= Slack Time                   -0.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.817 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.156 | 0.116 |   2.944 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.156 | 0.000 |   2.945 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.299 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.299 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.299 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.945
= Slack Time                   -0.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.817 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.102 | 0.289 |   2.473 |    2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.185 | 0.136 |   2.609 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.829 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.155 | 0.116 |   2.945 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.155 | 0.000 |   2.945 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.299 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.299 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.299 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.941
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.818 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.160 | 0.120 |   2.941 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.160 | 0.000 |   2.941 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.941
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.818 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.160 | 0.120 |   2.941 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.160 | 0.000 |   2.941 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.941
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.818 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.159 | 0.120 |   2.941 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.159 | 0.000 |   2.941 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   3.000
= Required Time                 2.648
- Arrival Time                  2.945
= Slack Time                   -0.297
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.819 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19                | B ^ -> Y v     | MUX2X1   | 0.152 | 0.124 |   2.945 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.152 | 0.000 |   2.945 |    2.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.297 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.297 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.297 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.297 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.938
= Slack Time                   -0.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.822 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.159 | 0.117 |   2.938 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.159 | 0.000 |   2.938 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.294 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.294 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.940
= Slack Time                   -0.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.822 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | MUX2X1   | 0.156 | 0.119 |   2.939 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.156 | 0.000 |   2.940 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.294 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.294 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.939
= Slack Time                   -0.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.823 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.155 | 0.118 |   2.939 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.155 | 0.000 |   2.939 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.293 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.293 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.293 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.938
= Slack Time                   -0.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.823 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    0.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX2    | 0.645 | 0.500 |   2.183 |    1.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.102 | 0.274 |   2.457 |    2.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.197 | 0.144 |   2.601 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.237 | 0.220 |   2.821 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.157 | 0.117 |   2.938 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.157 | 0.000 |   2.938 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.293 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.293 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.293 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.706
= Slack Time                   -0.058
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.058 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.161 | 0.166 |   1.850 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.087 | 0.206 |   2.056 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.218 | 0.237 |   2.293 |    2.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57      | A v -> Y v     | BUFX2    | 0.154 | 0.278 |   2.572 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | A v -> Y ^     | MUX2X1   | 0.142 | 0.135 |   2.706 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   2.706 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.058 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.058 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.058 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.706
= Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.059 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.161 | 0.166 |   1.850 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.087 | 0.206 |   2.056 |    1.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.218 | 0.237 |   2.293 |    2.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57      | A v -> Y v     | BUFX2    | 0.154 | 0.278 |   2.572 |    2.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A v -> Y ^     | MUX2X1   | 0.141 | 0.134 |   2.706 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   2.706 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.057 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.057 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   3.000
= Required Time                 2.648
- Arrival Time                  2.699
= Slack Time                   -0.051
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.065 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.161 | 0.166 |   1.850 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.087 | 0.206 |   2.056 |    2.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.218 | 0.237 |   2.293 |    2.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57      | A v -> Y v     | BUFX2    | 0.142 | 0.267 |   2.560 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | A v -> Y ^     | MUX2X1   | 0.142 | 0.139 |   2.699 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   2.699 |    2.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.051 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.051 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.051 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   3.000
= Required Time                 2.651
- Arrival Time                  2.693
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.074 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.161 | 0.166 |   1.850 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.087 | 0.206 |   2.056 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.218 | 0.237 |   2.293 |    2.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57      | A v -> Y v     | BUFX2    | 0.142 | 0.267 |   2.560 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A v -> Y ^     | MUX2X1   | 0.137 | 0.133 |   2.693 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   2.693 |    2.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.042 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.042 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.042 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.042 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.669
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.077 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.249 | 0.249 |   1.933 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.128 | 0.092 |   2.025 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.239 |    2.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.496 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A v -> Y ^     | MUX2X1   | 0.178 | 0.172 |   2.668 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.178 | 0.000 |   2.669 |    2.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.039 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.039 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.039 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.664
= Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.083 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.249 | 0.249 |   1.933 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.128 | 0.092 |   2.025 |    1.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.239 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.496 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B v -> Y ^     | MUX2X1   | 0.176 | 0.167 |   2.663 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.176 | 0.000 |   2.664 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.034 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.034 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.034 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.662
= Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.085 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.058 | 0.153 |   1.269 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.346 | 0.415 |   1.684 |    1.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.249 | 0.249 |   1.933 |    1.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.128 | 0.092 |   2.025 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.239 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.496 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y ^     | MUX2X1   | 0.174 | 0.166 |   2.662 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.174 | 0.000 |   2.662 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.031 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.031 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.031 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

