#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 19 14:30:24 2018
# Process ID: 15456
# Current directory: E:/shu_zi_luo_ji/shiyan2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12040 E:\shu_zi_luo_ji\shiyan2_1\shiyan2.xpr
# Log file: E:/shu_zi_luo_ji/shiyan2_1/vivado.log
# Journal file: E:/shu_zi_luo_ji/shiyan2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shu_zi_luo_ji/shiyan2_1/shiyan2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 755.691 ; gain = 78.090
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe3b_test_behav xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe3b_test_behav -key {Behavioral:sim_1:Functional:pipe3b_test} -tclbatch {pipe3b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source pipe3b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe3b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 795.301 ; gain = 15.117
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1644.066 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1644.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1718.188 ; gain = 917.840
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pipe3b_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_time_impl

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/xsim.dir/pipe3b_test_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/xsim.dir/pipe3b_test_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 14:37:19 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 14:37:19 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe3b_test_time_impl -key {Post-Implementation:sim_1:Timing:pipe3b_test} -tclbatch {pipe3b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source pipe3b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe3b_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1728.184 ; gain = 927.836
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.395 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pipe3b_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.063 ; gain = 2.668
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe3b_test_behav xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/main.v" Line 15. Module pipe3b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Jun 19 14:40:12 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1/runme.log
[Tue Jun 19 14:40:12 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/runme.log
current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pipe3b_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1740.441 ; gain = 0.918
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pipe3b_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.254 ; gain = 0.813
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe3b_test_behav xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.254 ; gain = 0.000
current_sim simulation_2
close [ open E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/pipe3b_top.v w ]
add_files E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/pipe3b_top.v
update_compile_order -fileset sources_1
import_files -norecurse E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/divider.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Jun 19 14:49:55 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1/runme.log
[Tue Jun 19 14:49:55 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/runme.log
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe3b_test_behav xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/main.v" Line 1. Module pipe3b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.000 ; gain = 0.000
current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pipe3b_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.488 ; gain = 0.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1850.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1850.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pipe3b_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj pipe3b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim/pipe3b_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/pipe3b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pipe3b_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pipe3b_test_time_impl.sdf", for root module "pipe3b_test/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe3b_test_time_impl -key {Post-Implementation:sim_1:Timing:pipe3b_test} -tclbatch {pipe3b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source pipe3b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe3b_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.734 ; gain = 8.246
current_sim simulation_1
set_property top pipe3b_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 19 14:53:51 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1/runme.log
[Tue Jun 19 14:53:51 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 19 14:57:41 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/synth_1/runme.log
[Tue Jun 19 14:57:41 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532787A
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532787A
current_sim simulation_3
current_sim simulation_1
current_sim simulation_3
current_sim simulation_1
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532787A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210274532787A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532787A
close_hw
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532846A
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532846A
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532846A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532846A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532846A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532787A
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/shu_zi_luo_ji/shiyan2_1/shiyan2.runs/impl_1/pipe3b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 18:44:10 2018...
