{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663679662556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663679662562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 08:14:22 2022 " "Processing started: Tue Sep 20 08:14:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663679662562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679662562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4step1 -c lab4step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4step1 -c lab4step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679662562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663679662886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663679662886 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(19) " "Verilog HDL Expression warning at lab4step1.v(19): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667553 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(20) " "Verilog HDL Expression warning at lab4step1.v(20): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(21) " "Verilog HDL Expression warning at lab4step1.v(21): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(22) " "Verilog HDL Expression warning at lab4step1.v(22): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(23) " "Verilog HDL Expression warning at lab4step1.v(23): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(24) " "Verilog HDL Expression warning at lab4step1.v(24): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(25) " "Verilog HDL Expression warning at lab4step1.v(25): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(26) " "Verilog HDL Expression warning at lab4step1.v(26): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679667555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4step1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4step1 " "Found entity 1: lab4step1" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663679667570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(11) " "Verilog HDL Procedural Assignment error at lab4step1.v(11): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(11) " "Verilog HDL error at lab4step1.v(11): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 11 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(12) " "Verilog HDL Procedural Assignment error at lab4step1.v(12): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(12) " "Verilog HDL error at lab4step1.v(12): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 12 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(13) " "Verilog HDL Procedural Assignment error at lab4step1.v(13): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(13) " "Verilog HDL error at lab4step1.v(13): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 13 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(14) " "Verilog HDL Procedural Assignment error at lab4step1.v(14): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667570 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(14) " "Verilog HDL error at lab4step1.v(14): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667571 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(15) " "Verilog HDL Procedural Assignment error at lab4step1.v(15): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(15) " "Verilog HDL error at lab4step1.v(15): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 15 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(16) " "Verilog HDL Procedural Assignment error at lab4step1.v(16): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(16) " "Verilog HDL error at lab4step1.v(16): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 16 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(17) " "Verilog HDL Procedural Assignment error at lab4step1.v(17): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(17) " "Verilog HDL error at lab4step1.v(17): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 17 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(18) " "Verilog HDL Procedural Assignment error at lab4step1.v(18): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(18) " "Verilog HDL error at lab4step1.v(18): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(19) " "Verilog HDL Procedural Assignment error at lab4step1.v(19): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667572 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(19) " "Verilog HDL error at lab4step1.v(19): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 19 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(20) " "Verilog HDL Procedural Assignment error at lab4step1.v(20): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(20) " "Verilog HDL error at lab4step1.v(20): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 20 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(21) " "Verilog HDL Procedural Assignment error at lab4step1.v(21): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(21) " "Verilog HDL error at lab4step1.v(21): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(22) " "Verilog HDL Procedural Assignment error at lab4step1.v(22): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(22) " "Verilog HDL error at lab4step1.v(22): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(23) " "Verilog HDL Procedural Assignment error at lab4step1.v(23): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(23) " "Verilog HDL error at lab4step1.v(23): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 23 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(24) " "Verilog HDL Procedural Assignment error at lab4step1.v(24): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667575 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(24) " "Verilog HDL error at lab4step1.v(24): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 24 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667575 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(25) " "Verilog HDL Procedural Assignment error at lab4step1.v(25): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667575 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(25) " "Verilog HDL error at lab4step1.v(25): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 25 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667575 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "F lab4step1.v(26) " "Verilog HDL Procedural Assignment error at lab4step1.v(26): object \"F\" on left-hand side of assignment must have a variable data type" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1663679667575 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F lab4step1.v(26) " "Verilog HDL error at lab4step1.v(26): value cannot be assigned to input \"F\"" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 26 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679667575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663679667854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 20 08:14:27 2022 " "Processing ended: Tue Sep 20 08:14:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663679667854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663679667854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663679667854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679667854 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 34 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 34 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679668711 ""}
