{
  "module_name": "mtk_disp_rdma.c",
  "hash_id": "3fbbf74b2e8102de7244857fc31cb9df030bb8dd124199a676a947acf2c4f40f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mediatek/mtk_disp_rdma.c",
  "human_readable_source": "\n \n\n#include <drm/drm_fourcc.h>\n\n#include <linux/clk.h>\n#include <linux/component.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/soc/mediatek/mtk-cmdq.h>\n\n#include \"mtk_disp_drv.h\"\n#include \"mtk_drm_crtc.h\"\n#include \"mtk_drm_ddp_comp.h\"\n#include \"mtk_drm_drv.h\"\n\n#define DISP_REG_RDMA_INT_ENABLE\t\t0x0000\n#define DISP_REG_RDMA_INT_STATUS\t\t0x0004\n#define RDMA_TARGET_LINE_INT\t\t\t\tBIT(5)\n#define RDMA_FIFO_UNDERFLOW_INT\t\t\t\tBIT(4)\n#define RDMA_EOF_ABNORMAL_INT\t\t\t\tBIT(3)\n#define RDMA_FRAME_END_INT\t\t\t\tBIT(2)\n#define RDMA_FRAME_START_INT\t\t\t\tBIT(1)\n#define RDMA_REG_UPDATE_INT\t\t\t\tBIT(0)\n#define DISP_REG_RDMA_GLOBAL_CON\t\t0x0010\n#define RDMA_ENGINE_EN\t\t\t\t\tBIT(0)\n#define RDMA_MODE_MEMORY\t\t\t\tBIT(1)\n#define DISP_REG_RDMA_SIZE_CON_0\t\t0x0014\n#define RDMA_MATRIX_ENABLE\t\t\t\tBIT(17)\n#define RDMA_MATRIX_INT_MTX_SEL\t\t\t\tGENMASK(23, 20)\n#define RDMA_MATRIX_INT_MTX_BT601_to_RGB\t\t(6 << 20)\n#define DISP_REG_RDMA_SIZE_CON_1\t\t0x0018\n#define DISP_REG_RDMA_TARGET_LINE\t\t0x001c\n#define DISP_RDMA_MEM_CON\t\t\t0x0024\n#define MEM_MODE_INPUT_FORMAT_RGB565\t\t\t(0x000 << 4)\n#define MEM_MODE_INPUT_FORMAT_RGB888\t\t\t(0x001 << 4)\n#define MEM_MODE_INPUT_FORMAT_RGBA8888\t\t\t(0x002 << 4)\n#define MEM_MODE_INPUT_FORMAT_ARGB8888\t\t\t(0x003 << 4)\n#define MEM_MODE_INPUT_FORMAT_UYVY\t\t\t(0x004 << 4)\n#define MEM_MODE_INPUT_FORMAT_YUYV\t\t\t(0x005 << 4)\n#define MEM_MODE_INPUT_SWAP\t\t\t\tBIT(8)\n#define DISP_RDMA_MEM_SRC_PITCH\t\t\t0x002c\n#define DISP_RDMA_MEM_GMC_SETTING_0\t\t0x0030\n#define DISP_REG_RDMA_FIFO_CON\t\t\t0x0040\n#define RDMA_FIFO_UNDERFLOW_EN\t\t\t\tBIT(31)\n#define RDMA_FIFO_PSEUDO_SIZE(bytes)\t\t\t(((bytes) / 16) << 16)\n#define RDMA_OUTPUT_VALID_FIFO_THRESHOLD(bytes)\t\t((bytes) / 16)\n#define RDMA_FIFO_SIZE(rdma)\t\t\t((rdma)->data->fifo_size)\n#define DISP_RDMA_MEM_START_ADDR\t\t0x0f00\n\n#define RDMA_MEM_GMC\t\t\t\t0x40402020\n\nstatic const u32 mt8173_formats[] = {\n\tDRM_FORMAT_XRGB8888,\n\tDRM_FORMAT_ARGB8888,\n\tDRM_FORMAT_BGRX8888,\n\tDRM_FORMAT_BGRA8888,\n\tDRM_FORMAT_ABGR8888,\n\tDRM_FORMAT_XBGR8888,\n\tDRM_FORMAT_RGB888,\n\tDRM_FORMAT_BGR888,\n\tDRM_FORMAT_RGB565,\n\tDRM_FORMAT_UYVY,\n\tDRM_FORMAT_YUYV,\n};\n\nstruct mtk_disp_rdma_data {\n\tunsigned int fifo_size;\n\tconst u32 *formats;\n\tsize_t num_formats;\n};\n\n \nstruct mtk_disp_rdma {\n\tstruct clk\t\t\t*clk;\n\tvoid __iomem\t\t\t*regs;\n\tstruct cmdq_client_reg\t\tcmdq_reg;\n\tconst struct mtk_disp_rdma_data\t*data;\n\tvoid\t\t\t\t(*vblank_cb)(void *data);\n\tvoid\t\t\t\t*vblank_cb_data;\n\tu32\t\t\t\tfifo_size;\n};\n\nstatic irqreturn_t mtk_disp_rdma_irq_handler(int irq, void *dev_id)\n{\n\tstruct mtk_disp_rdma *priv = dev_id;\n\n\t \n\twritel(0x0, priv->regs + DISP_REG_RDMA_INT_STATUS);\n\n\tif (!priv->vblank_cb)\n\t\treturn IRQ_NONE;\n\n\tpriv->vblank_cb(priv->vblank_cb_data);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic void rdma_update_bits(struct device *dev, unsigned int reg,\n\t\t\t     unsigned int mask, unsigned int val)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\tunsigned int tmp = readl(rdma->regs + reg);\n\n\ttmp = (tmp & ~mask) | (val & mask);\n\twritel(tmp, rdma->regs + reg);\n}\n\nvoid mtk_rdma_register_vblank_cb(struct device *dev,\n\t\t\t\t void (*vblank_cb)(void *),\n\t\t\t\t void *vblank_cb_data)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\n\trdma->vblank_cb = vblank_cb;\n\trdma->vblank_cb_data = vblank_cb_data;\n}\n\nvoid mtk_rdma_unregister_vblank_cb(struct device *dev)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\n\trdma->vblank_cb = NULL;\n\trdma->vblank_cb_data = NULL;\n}\n\nvoid mtk_rdma_enable_vblank(struct device *dev)\n{\n\trdma_update_bits(dev, DISP_REG_RDMA_INT_ENABLE, RDMA_FRAME_END_INT,\n\t\t\t RDMA_FRAME_END_INT);\n}\n\nvoid mtk_rdma_disable_vblank(struct device *dev)\n{\n\trdma_update_bits(dev, DISP_REG_RDMA_INT_ENABLE, RDMA_FRAME_END_INT, 0);\n}\n\nconst u32 *mtk_rdma_get_formats(struct device *dev)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\n\treturn rdma->data->formats;\n}\n\nsize_t mtk_rdma_get_num_formats(struct device *dev)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\n\treturn rdma->data->num_formats;\n}\n\nint mtk_rdma_clk_enable(struct device *dev)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\n\treturn clk_prepare_enable(rdma->clk);\n}\n\nvoid mtk_rdma_clk_disable(struct device *dev)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\n\tclk_disable_unprepare(rdma->clk);\n}\n\nvoid mtk_rdma_start(struct device *dev)\n{\n\trdma_update_bits(dev, DISP_REG_RDMA_GLOBAL_CON, RDMA_ENGINE_EN,\n\t\t\t RDMA_ENGINE_EN);\n}\n\nvoid mtk_rdma_stop(struct device *dev)\n{\n\trdma_update_bits(dev, DISP_REG_RDMA_GLOBAL_CON, RDMA_ENGINE_EN, 0);\n}\n\nvoid mtk_rdma_config(struct device *dev, unsigned int width,\n\t\t     unsigned int height, unsigned int vrefresh,\n\t\t     unsigned int bpc, struct cmdq_pkt *cmdq_pkt)\n{\n\tunsigned int threshold;\n\tunsigned int reg;\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\tu32 rdma_fifo_size;\n\n\tmtk_ddp_write_mask(cmdq_pkt, width, &rdma->cmdq_reg, rdma->regs,\n\t\t\t   DISP_REG_RDMA_SIZE_CON_0, 0xfff);\n\tmtk_ddp_write_mask(cmdq_pkt, height, &rdma->cmdq_reg, rdma->regs,\n\t\t\t   DISP_REG_RDMA_SIZE_CON_1, 0xfffff);\n\n\tif (rdma->fifo_size)\n\t\trdma_fifo_size = rdma->fifo_size;\n\telse\n\t\trdma_fifo_size = RDMA_FIFO_SIZE(rdma);\n\n\t \n\tthreshold = rdma_fifo_size * 7 / 10;\n\treg = RDMA_FIFO_UNDERFLOW_EN |\n\t      RDMA_FIFO_PSEUDO_SIZE(rdma_fifo_size) |\n\t      RDMA_OUTPUT_VALID_FIFO_THRESHOLD(threshold);\n\tmtk_ddp_write(cmdq_pkt, reg, &rdma->cmdq_reg, rdma->regs, DISP_REG_RDMA_FIFO_CON);\n}\n\nstatic unsigned int rdma_fmt_convert(struct mtk_disp_rdma *rdma,\n\t\t\t\t     unsigned int fmt)\n{\n\t \n\tswitch (fmt) {\n\tdefault:\n\tcase DRM_FORMAT_RGB565:\n\t\treturn MEM_MODE_INPUT_FORMAT_RGB565;\n\tcase DRM_FORMAT_BGR565:\n\t\treturn MEM_MODE_INPUT_FORMAT_RGB565 | MEM_MODE_INPUT_SWAP;\n\tcase DRM_FORMAT_RGB888:\n\t\treturn MEM_MODE_INPUT_FORMAT_RGB888;\n\tcase DRM_FORMAT_BGR888:\n\t\treturn MEM_MODE_INPUT_FORMAT_RGB888 | MEM_MODE_INPUT_SWAP;\n\tcase DRM_FORMAT_RGBX8888:\n\tcase DRM_FORMAT_RGBA8888:\n\t\treturn MEM_MODE_INPUT_FORMAT_ARGB8888;\n\tcase DRM_FORMAT_BGRX8888:\n\tcase DRM_FORMAT_BGRA8888:\n\t\treturn MEM_MODE_INPUT_FORMAT_ARGB8888 | MEM_MODE_INPUT_SWAP;\n\tcase DRM_FORMAT_XRGB8888:\n\tcase DRM_FORMAT_ARGB8888:\n\t\treturn MEM_MODE_INPUT_FORMAT_RGBA8888;\n\tcase DRM_FORMAT_XBGR8888:\n\tcase DRM_FORMAT_ABGR8888:\n\t\treturn MEM_MODE_INPUT_FORMAT_RGBA8888 | MEM_MODE_INPUT_SWAP;\n\tcase DRM_FORMAT_UYVY:\n\t\treturn MEM_MODE_INPUT_FORMAT_UYVY;\n\tcase DRM_FORMAT_YUYV:\n\t\treturn MEM_MODE_INPUT_FORMAT_YUYV;\n\t}\n}\n\nunsigned int mtk_rdma_layer_nr(struct device *dev)\n{\n\treturn 1;\n}\n\nvoid mtk_rdma_layer_config(struct device *dev, unsigned int idx,\n\t\t\t   struct mtk_plane_state *state,\n\t\t\t   struct cmdq_pkt *cmdq_pkt)\n{\n\tstruct mtk_disp_rdma *rdma = dev_get_drvdata(dev);\n\tstruct mtk_plane_pending_state *pending = &state->pending;\n\tunsigned int addr = pending->addr;\n\tunsigned int pitch = pending->pitch & 0xffff;\n\tunsigned int fmt = pending->format;\n\tunsigned int con;\n\n\tcon = rdma_fmt_convert(rdma, fmt);\n\tmtk_ddp_write_relaxed(cmdq_pkt, con, &rdma->cmdq_reg, rdma->regs, DISP_RDMA_MEM_CON);\n\n\tif (fmt == DRM_FORMAT_UYVY || fmt == DRM_FORMAT_YUYV) {\n\t\tmtk_ddp_write_mask(cmdq_pkt, RDMA_MATRIX_ENABLE, &rdma->cmdq_reg, rdma->regs,\n\t\t\t\t   DISP_REG_RDMA_SIZE_CON_0,\n\t\t\t\t   RDMA_MATRIX_ENABLE);\n\t\tmtk_ddp_write_mask(cmdq_pkt, RDMA_MATRIX_INT_MTX_BT601_to_RGB,\n\t\t\t\t   &rdma->cmdq_reg, rdma->regs, DISP_REG_RDMA_SIZE_CON_0,\n\t\t\t\t   RDMA_MATRIX_INT_MTX_SEL);\n\t} else {\n\t\tmtk_ddp_write_mask(cmdq_pkt, 0, &rdma->cmdq_reg, rdma->regs,\n\t\t\t\t   DISP_REG_RDMA_SIZE_CON_0,\n\t\t\t\t   RDMA_MATRIX_ENABLE);\n\t}\n\tmtk_ddp_write_relaxed(cmdq_pkt, addr, &rdma->cmdq_reg, rdma->regs,\n\t\t\t      DISP_RDMA_MEM_START_ADDR);\n\tmtk_ddp_write_relaxed(cmdq_pkt, pitch, &rdma->cmdq_reg, rdma->regs,\n\t\t\t      DISP_RDMA_MEM_SRC_PITCH);\n\tmtk_ddp_write(cmdq_pkt, RDMA_MEM_GMC, &rdma->cmdq_reg, rdma->regs,\n\t\t      DISP_RDMA_MEM_GMC_SETTING_0);\n\tmtk_ddp_write_mask(cmdq_pkt, RDMA_MODE_MEMORY, &rdma->cmdq_reg, rdma->regs,\n\t\t\t   DISP_REG_RDMA_GLOBAL_CON, RDMA_MODE_MEMORY);\n\n}\n\nstatic int mtk_disp_rdma_bind(struct device *dev, struct device *master,\n\t\t\t      void *data)\n{\n\treturn 0;\n\n}\n\nstatic void mtk_disp_rdma_unbind(struct device *dev, struct device *master,\n\t\t\t\t void *data)\n{\n}\n\nstatic const struct component_ops mtk_disp_rdma_component_ops = {\n\t.bind\t= mtk_disp_rdma_bind,\n\t.unbind = mtk_disp_rdma_unbind,\n};\n\nstatic int mtk_disp_rdma_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct mtk_disp_rdma *priv;\n\tstruct resource *res;\n\tint irq;\n\tint ret;\n\n\tpriv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tirq = platform_get_irq(pdev, 0);\n\tif (irq < 0)\n\t\treturn irq;\n\n\tpriv->clk = devm_clk_get(dev, NULL);\n\tif (IS_ERR(priv->clk)) {\n\t\tdev_err(dev, \"failed to get rdma clk\\n\");\n\t\treturn PTR_ERR(priv->clk);\n\t}\n\n\tres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\n\tpriv->regs = devm_ioremap_resource(dev, res);\n\tif (IS_ERR(priv->regs)) {\n\t\tdev_err(dev, \"failed to ioremap rdma\\n\");\n\t\treturn PTR_ERR(priv->regs);\n\t}\n#if IS_REACHABLE(CONFIG_MTK_CMDQ)\n\tret = cmdq_dev_get_client_reg(dev, &priv->cmdq_reg, 0);\n\tif (ret)\n\t\tdev_dbg(dev, \"get mediatek,gce-client-reg fail!\\n\");\n#endif\n\n\tif (of_find_property(dev->of_node, \"mediatek,rdma-fifo-size\", &ret)) {\n\t\tret = of_property_read_u32(dev->of_node,\n\t\t\t\t\t   \"mediatek,rdma-fifo-size\",\n\t\t\t\t\t   &priv->fifo_size);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"Failed to get rdma fifo size\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\t \n\twritel(0x0, priv->regs + DISP_REG_RDMA_INT_ENABLE);\n\twritel(0x0, priv->regs + DISP_REG_RDMA_INT_STATUS);\n\n\tret = devm_request_irq(dev, irq, mtk_disp_rdma_irq_handler,\n\t\t\t       IRQF_TRIGGER_NONE, dev_name(dev), priv);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to request irq %d: %d\\n\", irq, ret);\n\t\treturn ret;\n\t}\n\n\tpriv->data = of_device_get_match_data(dev);\n\n\tplatform_set_drvdata(pdev, priv);\n\n\tpm_runtime_enable(dev);\n\n\tret = component_add(dev, &mtk_disp_rdma_component_ops);\n\tif (ret) {\n\t\tpm_runtime_disable(dev);\n\t\tdev_err(dev, \"Failed to add component: %d\\n\", ret);\n\t}\n\n\treturn ret;\n}\n\nstatic void mtk_disp_rdma_remove(struct platform_device *pdev)\n{\n\tcomponent_del(&pdev->dev, &mtk_disp_rdma_component_ops);\n\n\tpm_runtime_disable(&pdev->dev);\n}\n\nstatic const struct mtk_disp_rdma_data mt2701_rdma_driver_data = {\n\t.fifo_size = SZ_4K,\n\t.formats = mt8173_formats,\n\t.num_formats = ARRAY_SIZE(mt8173_formats),\n};\n\nstatic const struct mtk_disp_rdma_data mt8173_rdma_driver_data = {\n\t.fifo_size = SZ_8K,\n\t.formats = mt8173_formats,\n\t.num_formats = ARRAY_SIZE(mt8173_formats),\n};\n\nstatic const struct mtk_disp_rdma_data mt8183_rdma_driver_data = {\n\t.fifo_size = 5 * SZ_1K,\n\t.formats = mt8173_formats,\n\t.num_formats = ARRAY_SIZE(mt8173_formats),\n};\n\nstatic const struct mtk_disp_rdma_data mt8195_rdma_driver_data = {\n\t.fifo_size = 1920,\n\t.formats = mt8173_formats,\n\t.num_formats = ARRAY_SIZE(mt8173_formats),\n};\n\nstatic const struct of_device_id mtk_disp_rdma_driver_dt_match[] = {\n\t{ .compatible = \"mediatek,mt2701-disp-rdma\",\n\t  .data = &mt2701_rdma_driver_data},\n\t{ .compatible = \"mediatek,mt8173-disp-rdma\",\n\t  .data = &mt8173_rdma_driver_data},\n\t{ .compatible = \"mediatek,mt8183-disp-rdma\",\n\t  .data = &mt8183_rdma_driver_data},\n\t{ .compatible = \"mediatek,mt8195-disp-rdma\",\n\t  .data = &mt8195_rdma_driver_data},\n\t{},\n};\nMODULE_DEVICE_TABLE(of, mtk_disp_rdma_driver_dt_match);\n\nstruct platform_driver mtk_disp_rdma_driver = {\n\t.probe\t\t= mtk_disp_rdma_probe,\n\t.remove_new\t= mtk_disp_rdma_remove,\n\t.driver\t\t= {\n\t\t.name\t= \"mediatek-disp-rdma\",\n\t\t.owner\t= THIS_MODULE,\n\t\t.of_match_table = mtk_disp_rdma_driver_dt_match,\n\t},\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}