{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu9eg-ffvb1156-2-i",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "hier_dpu": {
        "hier_dpu_clk": {
          "dpu_clk_wiz": "",
          "rst_gen_clk": "",
          "rst_gen_clk_dsp": ""
        },
        "hier_dpu_ghp": {
          "dpu_intc_M_AXI_LPD": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "s02_couplers": {},
            "m00_couplers": {}
          },
          "dpu_intc_M_AXI_HPC1_FPD": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "m00_couplers": {}
          }
        },
        "hier_dpu_irq": {
          "dpu_concat_irq_inner": ""
        },
        "DPUCZDX8G": ""
      },
      "zynq_ultra_ps_e": "",
      "dpu_concat_irq": "",
      "rst_gen_reg": ""
    },
    "components": {
      "hier_dpu": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HPC0_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HPC1_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HP0_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HP1_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HP2_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HP3_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_LPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_RSTn": {
            "type": "rst",
            "direction": "I"
          },
          "GHP_CLK_O": {
            "type": "clk",
            "direction": "O"
          },
          "INTR": {
            "type": "intr",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "RSTn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "hier_dpu_clk": {
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "DSP_CLK": {
                "type": "clk",
                "direction": "O"
              },
              "DSP_CLK1": {
                "type": "clk",
                "direction": "O"
              },
              "DSP_CLK2": {
                "type": "clk",
                "direction": "O"
              },
              "RSTn_DSP": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "DPU_CLK": {
                "type": "clk",
                "direction": "O"
              },
              "LOCKED": {
                "type": "data",
                "direction": "O"
              },
              "RSTn_INTC": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RSTn_PERI": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_dsp_ce": {
                "type": "ce",
                "direction": "I"
              },
              "clk_dsp1_ce": {
                "type": "ce",
                "direction": "I"
              },
              "clk_dsp2_ce": {
                "type": "ce",
                "direction": "I"
              }
            },
            "components": {
              "dpu_clk_wiz": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "ip_revision": "13",
                "xci_name": "top_dpu_clk_wiz_0",
                "xci_path": "ip\\top_dpu_clk_wiz_0_1\\top_dpu_clk_wiz_0.xci",
                "inst_hier_path": "hier_dpu/hier_dpu_clk/dpu_clk_wiz",
                "parameters": {
                  "CLKOUT1_DRIVES": {
                    "value": "Buffer_with_CE"
                  },
                  "CLKOUT1_MATCHED_ROUTING": {
                    "value": "true"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "650"
                  },
                  "CLKOUT2_DRIVES": {
                    "value": "Buffer_with_CE"
                  },
                  "CLKOUT2_MATCHED_ROUTING": {
                    "value": "true"
                  },
                  "CLKOUT2_REQUESTED_OUT_FREQ": {
                    "value": "650"
                  },
                  "CLKOUT2_USED": {
                    "value": "true"
                  },
                  "CLKOUT3_DRIVES": {
                    "value": "Buffer_with_CE"
                  },
                  "CLKOUT3_MATCHED_ROUTING": {
                    "value": "true"
                  },
                  "CLKOUT3_REQUESTED_OUT_FREQ": {
                    "value": "650"
                  },
                  "CLKOUT3_USED": {
                    "value": "true"
                  },
                  "CLKOUT4_MATCHED_ROUTING": {
                    "value": "true"
                  },
                  "CLKOUT4_REQUESTED_OUT_FREQ": {
                    "value": "325"
                  },
                  "CLKOUT4_USED": {
                    "value": "true"
                  },
                  "CLK_OUT1_PORT": {
                    "value": "clk_dsp"
                  },
                  "CLK_OUT2_PORT": {
                    "value": "clk_dsp1"
                  },
                  "CLK_OUT3_PORT": {
                    "value": "clk_dsp2"
                  },
                  "CLK_OUT4_PORT": {
                    "value": "clk_dpu"
                  },
                  "PRIMITIVE": {
                    "value": "Auto"
                  },
                  "RESET_TYPE": {
                    "value": "ACTIVE_LOW"
                  },
                  "USE_LOCKED": {
                    "value": "true"
                  },
                  "USE_RESET": {
                    "value": "true"
                  }
                }
              },
              "rst_gen_clk": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "ip_revision": "14",
                "xci_name": "top_rst_gen_clk_0",
                "xci_path": "ip\\top_rst_gen_clk_0_1\\top_rst_gen_clk_0.xci",
                "inst_hier_path": "hier_dpu/hier_dpu_clk/rst_gen_clk"
              },
              "rst_gen_clk_dsp": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "ip_revision": "14",
                "xci_name": "top_rst_gen_clk_dsp_0",
                "xci_path": "ip\\top_rst_gen_clk_dsp_0_1\\top_rst_gen_clk_dsp_0.xci",
                "inst_hier_path": "hier_dpu/hier_dpu_clk/rst_gen_clk_dsp"
              }
            },
            "nets": {
              "CLK_1": {
                "ports": [
                  "CLK",
                  "dpu_clk_wiz/clk_in1"
                ]
              },
              "RSTn_1": {
                "ports": [
                  "RSTn",
                  "dpu_clk_wiz/resetn",
                  "rst_gen_clk/ext_reset_in",
                  "rst_gen_clk_dsp/ext_reset_in"
                ]
              },
              "clk_dsp1_ce_1": {
                "ports": [
                  "clk_dsp1_ce",
                  "dpu_clk_wiz/clk_dsp1_ce"
                ]
              },
              "clk_dsp2_ce_1": {
                "ports": [
                  "clk_dsp2_ce",
                  "dpu_clk_wiz/clk_dsp2_ce"
                ]
              },
              "clk_dsp_ce_1": {
                "ports": [
                  "clk_dsp_ce",
                  "dpu_clk_wiz/clk_dsp_ce"
                ]
              },
              "dpu_clk_wiz_clk_dpu": {
                "ports": [
                  "dpu_clk_wiz/clk_dpu",
                  "DPU_CLK",
                  "rst_gen_clk/slowest_sync_clk"
                ]
              },
              "dpu_clk_wiz_clk_dsp": {
                "ports": [
                  "dpu_clk_wiz/clk_dsp",
                  "DSP_CLK",
                  "rst_gen_clk_dsp/slowest_sync_clk"
                ]
              },
              "dpu_clk_wiz_clk_dsp1": {
                "ports": [
                  "dpu_clk_wiz/clk_dsp1",
                  "DSP_CLK1"
                ]
              },
              "dpu_clk_wiz_clk_dsp2": {
                "ports": [
                  "dpu_clk_wiz/clk_dsp2",
                  "DSP_CLK2"
                ]
              },
              "dpu_clk_wiz_locked": {
                "ports": [
                  "dpu_clk_wiz/locked",
                  "LOCKED",
                  "rst_gen_clk/dcm_locked",
                  "rst_gen_clk_dsp/dcm_locked"
                ]
              },
              "rst_gen_clk_dsp_peripheral_aresetn": {
                "ports": [
                  "rst_gen_clk_dsp/peripheral_aresetn",
                  "RSTn_DSP"
                ]
              },
              "rst_gen_clk_interconnect_aresetn": {
                "ports": [
                  "rst_gen_clk/interconnect_aresetn",
                  "RSTn_INTC"
                ]
              },
              "rst_gen_clk_peripheral_aresetn": {
                "ports": [
                  "rst_gen_clk/peripheral_aresetn",
                  "RSTn_PERI"
                ]
              }
            }
          },
          "hier_dpu_ghp": {
            "interface_ports": {
              "DPU0_M_AXI_DATA0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU0_M_AXI_DATA1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU0_M_AXI_INSTR": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU1_M_AXI_DATA0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU1_M_AXI_DATA1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU1_M_AXI_INSTR": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU2_M_AXI_DATA0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU2_M_AXI_DATA1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "DPU2_M_AXI_INSTR": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SFM_M_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_HPC0_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_HPC1_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_HP0_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_HP1_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_HP2_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_HP3_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_LPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "RSTn_INTC": {
                "type": "rst",
                "direction": "I"
              },
              "RSTn_PERI": {
                "type": "rst",
                "direction": "I"
              },
              "GHP_CLK_I": {
                "type": "clk",
                "direction": "I"
              },
              "GHP_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "GHP_CLK_O": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "dpu_intc_M_AXI_LPD": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\top_dpu_intc_M_AXI_LPD_0_1\\top_dpu_intc_M_AXI_LPD_0.xci",
                "inst_hier_path": "hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD",
                "xci_name": "top_dpu_intc_M_AXI_LPD_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "30",
                    "xci_name": "top_xbar_0",
                    "xci_path": "ip\\top_xbar_0_1\\top_xbar_0.xci",
                    "inst_hier_path": "hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "3"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s02_couplers_to_s02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "dpu_intc_M_AXI_LPD_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "dpu_intc_M_AXI_LPD_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "dpu_intc_M_AXI_LPD_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_dpu_intc_M_AXI_LPD": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "S01_ACLK_1": {
                    "ports": [
                      "S01_ACLK",
                      "s01_couplers/S_ACLK"
                    ]
                  },
                  "S01_ARESETN_1": {
                    "ports": [
                      "S01_ARESETN",
                      "s01_couplers/S_ARESETN"
                    ]
                  },
                  "S02_ACLK_1": {
                    "ports": [
                      "S02_ACLK",
                      "s02_couplers/S_ACLK"
                    ]
                  },
                  "S02_ARESETN_1": {
                    "ports": [
                      "S02_ARESETN",
                      "s02_couplers/S_ARESETN"
                    ]
                  },
                  "dpu_intc_M_AXI_LPD_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "dpu_intc_M_AXI_LPD_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "dpu_intc_M_AXI_HPC1_FPD": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\top_dpu_intc_M_AXI_HPC1_FPD_0_1\\top_dpu_intc_M_AXI_HPC1_FPD_0.xci",
                "inst_hier_path": "hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HPC1_FPD",
                "xci_name": "top_dpu_intc_M_AXI_HPC1_FPD_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "30",
                    "xci_name": "top_xbar_1",
                    "xci_path": "ip\\top_xbar_1_1\\top_xbar_1.xci",
                    "inst_hier_path": "hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HPC1_FPD/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "dpu_intc_M_AXI_HPC1_FPD_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "dpu_intc_M_AXI_HPC1_FPD_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_dpu_intc_M_AXI_HPC1_FPD": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "S01_ACLK_1": {
                    "ports": [
                      "S01_ACLK",
                      "s01_couplers/S_ACLK"
                    ]
                  },
                  "S01_ARESETN_1": {
                    "ports": [
                      "S01_ARESETN",
                      "s01_couplers/S_ARESETN"
                    ]
                  },
                  "dpu_intc_M_AXI_HPC1_FPD_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "dpu_intc_M_AXI_HPC1_FPD_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "DPU0_M_AXI_DATA0_1": {
                "interface_ports": [
                  "DPU0_M_AXI_DATA0",
                  "M_AXI_HP0_FPD"
                ]
              },
              "DPU0_M_AXI_DATA1_1": {
                "interface_ports": [
                  "DPU0_M_AXI_DATA1",
                  "M_AXI_HP1_FPD"
                ]
              },
              "DPU0_M_AXI_INSTR_1": {
                "interface_ports": [
                  "DPU0_M_AXI_INSTR",
                  "dpu_intc_M_AXI_LPD/S00_AXI"
                ]
              },
              "DPU1_M_AXI_DATA0_1": {
                "interface_ports": [
                  "DPU1_M_AXI_DATA0",
                  "M_AXI_HP2_FPD"
                ]
              },
              "DPU1_M_AXI_DATA1_1": {
                "interface_ports": [
                  "DPU1_M_AXI_DATA1",
                  "M_AXI_HP3_FPD"
                ]
              },
              "DPU1_M_AXI_INSTR_1": {
                "interface_ports": [
                  "DPU1_M_AXI_INSTR",
                  "dpu_intc_M_AXI_LPD/S01_AXI"
                ]
              },
              "DPU2_M_AXI_DATA0_1": {
                "interface_ports": [
                  "DPU2_M_AXI_DATA0",
                  "M_AXI_HPC0_FPD"
                ]
              },
              "DPU2_M_AXI_DATA1_1": {
                "interface_ports": [
                  "DPU2_M_AXI_DATA1",
                  "dpu_intc_M_AXI_HPC1_FPD/S00_AXI"
                ]
              },
              "DPU2_M_AXI_INSTR_1": {
                "interface_ports": [
                  "DPU2_M_AXI_INSTR",
                  "dpu_intc_M_AXI_LPD/S02_AXI"
                ]
              },
              "SFM_M_AXI_1": {
                "interface_ports": [
                  "SFM_M_AXI",
                  "dpu_intc_M_AXI_HPC1_FPD/S01_AXI"
                ]
              },
              "dpu_intc_M_AXI_HPC1_FPD_M00_AXI": {
                "interface_ports": [
                  "M_AXI_HPC1_FPD",
                  "dpu_intc_M_AXI_HPC1_FPD/M00_AXI"
                ]
              },
              "dpu_intc_M_AXI_LPD_M00_AXI": {
                "interface_ports": [
                  "M_AXI_LPD",
                  "dpu_intc_M_AXI_LPD/M00_AXI"
                ]
              }
            },
            "nets": {
              "CLK_1": {
                "ports": [
                  "CLK",
                  "dpu_intc_M_AXI_LPD/ACLK",
                  "dpu_intc_M_AXI_LPD/S00_ACLK",
                  "dpu_intc_M_AXI_LPD/S01_ACLK",
                  "dpu_intc_M_AXI_LPD/S02_ACLK",
                  "dpu_intc_M_AXI_HPC1_FPD/ACLK",
                  "dpu_intc_M_AXI_HPC1_FPD/S00_ACLK",
                  "dpu_intc_M_AXI_HPC1_FPD/S01_ACLK"
                ]
              },
              "GHP_CLK_I_1": {
                "ports": [
                  "GHP_CLK_I",
                  "GHP_CLK_O",
                  "dpu_intc_M_AXI_LPD/M00_ACLK",
                  "dpu_intc_M_AXI_HPC1_FPD/M00_ACLK"
                ]
              },
              "GHP_RSTn_1": {
                "ports": [
                  "GHP_RSTn",
                  "dpu_intc_M_AXI_LPD/M00_ARESETN",
                  "dpu_intc_M_AXI_HPC1_FPD/M00_ARESETN"
                ]
              },
              "RSTn_INTC_1": {
                "ports": [
                  "RSTn_INTC",
                  "dpu_intc_M_AXI_LPD/ARESETN",
                  "dpu_intc_M_AXI_HPC1_FPD/ARESETN"
                ]
              },
              "RSTn_PERI_1": {
                "ports": [
                  "RSTn_PERI",
                  "dpu_intc_M_AXI_LPD/S00_ARESETN",
                  "dpu_intc_M_AXI_LPD/S01_ARESETN",
                  "dpu_intc_M_AXI_LPD/S02_ARESETN",
                  "dpu_intc_M_AXI_HPC1_FPD/S00_ARESETN",
                  "dpu_intc_M_AXI_HPC1_FPD/S01_ARESETN"
                ]
              }
            }
          },
          "hier_dpu_irq": {
            "ports": {
              "INTR": {
                "type": "intr",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "In0": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dpu_concat_irq_inner": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "5",
                "xci_name": "top_dpu_concat_irq_inner_0",
                "xci_path": "ip\\top_dpu_concat_irq_inner_0_1\\top_dpu_concat_irq_inner_0.xci",
                "inst_hier_path": "hier_dpu/hier_dpu_irq/dpu_concat_irq_inner",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              }
            },
            "nets": {
              "In0_1": {
                "ports": [
                  "In0",
                  "dpu_concat_irq_inner/In0"
                ]
              },
              "In1_1": {
                "ports": [
                  "In1",
                  "dpu_concat_irq_inner/In1"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "dpu_concat_irq_inner/In2"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "dpu_concat_irq_inner/In3"
                ]
              },
              "dpu_concat_irq_inner_dout": {
                "ports": [
                  "dpu_concat_irq_inner/dout",
                  "INTR"
                ]
              }
            }
          },
          "DPUCZDX8G": {
            "vlnv": "xilinx.com:ip:dpuczdx8g:4.1",
            "ip_revision": "0",
            "xci_name": "top_DPUCZDX8G_0",
            "xci_path": "ip\\top_DPUCZDX8G_0_1\\top_DPUCZDX8G_0.xci",
            "inst_hier_path": "hier_dpu/DPUCZDX8G",
            "parameters": {
              "ALU_LEAKYRELU": {
                "value": "0"
              },
              "ALU_PARALLEL_USER": {
                "value": "4"
              },
              "ARCH": {
                "value": "4096"
              },
              "ARCH_IMG_BKGRP": {
                "value": "2"
              },
              "CLK_GATING_ENA": {
                "value": "1"
              },
              "CONV_DSP_ACCU_ENA": {
                "value": "1"
              },
              "CONV_DSP_CASC_MAX": {
                "value": "4"
              },
              "CONV_RELU_ADDON": {
                "value": "3"
              },
              "CONV_WR_PARALLEL": {
                "value": "1"
              },
              "LOAD_AUGM": {
                "value": "1"
              },
              "SAVE_ARGMAX_ENA": {
                "value": "1"
              },
              "SFM_ENA": {
                "value": "1"
              },
              "S_AXI_CLK_INDEPENDENT": {
                "value": "1"
              },
              "TIMESTAMP_ENA": {
                "value": "1"
              },
              "TIME_DAY": {
                "value": "17"
              },
              "TIME_HOUR": {
                "value": "23"
              },
              "TIME_MONTH": {
                "value": "11"
              },
              "TIME_QUARTER": {
                "value": "0"
              },
              "TIME_YEAR": {
                "value": "24"
              },
              "URAM_N_USER": {
                "value": "0"
              },
              "VER_DPU_NUM": {
                "value": "3"
              }
            },
            "interface_ports": {
              "DPU0_M_AXI_DATA0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU0_M_AXI_DATA0",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU0_M_AXI_DATA1": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU0_M_AXI_DATA1",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU0_M_AXI_INSTR": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU0_M_AXI_INSTR",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU1_M_AXI_DATA0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU1_M_AXI_DATA0",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU1_M_AXI_DATA1": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU1_M_AXI_DATA1",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU1_M_AXI_INSTR": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU1_M_AXI_INSTR",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU2_M_AXI_DATA0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU2_M_AXI_DATA0",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU2_M_AXI_DATA1": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU2_M_AXI_DATA1",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "DPU2_M_AXI_INSTR": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "DPU2_M_AXI_INSTR",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI"
              },
              "SFM_M_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "SFM_M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "DPU0_M_AXI_DATA0": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU0_M_AXI_DATA1": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU0_M_AXI_INSTR": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU1_M_AXI_DATA0": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU1_M_AXI_DATA1": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU1_M_AXI_INSTR": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU2_M_AXI_DATA0": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU2_M_AXI_DATA1": {
                  "range": "1T",
                  "width": "40"
                },
                "DPU2_M_AXI_INSTR": {
                  "range": "1T",
                  "width": "40"
                },
                "SFM_M_AXI": {
                  "range": "1T",
                  "width": "40"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_HPC0_FPD",
              "M_AXI_HPC0_FPD"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_HPC1_FPD",
              "M_AXI_HPC1_FPD"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_HP0_FPD",
              "M_AXI_HP0_FPD"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_HP1_FPD",
              "M_AXI_HP1_FPD"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_HP2_FPD",
              "M_AXI_HP2_FPD"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_HP3_FPD",
              "M_AXI_HP3_FPD"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "hier_dpu_ghp/M_AXI_LPD",
              "M_AXI_LPD"
            ]
          },
          "DPUCZDX8G_DPU0_M_AXI_DATA0": {
            "interface_ports": [
              "DPUCZDX8G/DPU0_M_AXI_DATA0",
              "hier_dpu_ghp/DPU0_M_AXI_DATA0"
            ]
          },
          "DPUCZDX8G_DPU0_M_AXI_DATA1": {
            "interface_ports": [
              "DPUCZDX8G/DPU0_M_AXI_DATA1",
              "hier_dpu_ghp/DPU0_M_AXI_DATA1"
            ]
          },
          "DPUCZDX8G_DPU0_M_AXI_INSTR": {
            "interface_ports": [
              "DPUCZDX8G/DPU0_M_AXI_INSTR",
              "hier_dpu_ghp/DPU0_M_AXI_INSTR"
            ]
          },
          "DPUCZDX8G_DPU1_M_AXI_DATA0": {
            "interface_ports": [
              "DPUCZDX8G/DPU1_M_AXI_DATA0",
              "hier_dpu_ghp/DPU1_M_AXI_DATA0"
            ]
          },
          "DPUCZDX8G_DPU1_M_AXI_DATA1": {
            "interface_ports": [
              "DPUCZDX8G/DPU1_M_AXI_DATA1",
              "hier_dpu_ghp/DPU1_M_AXI_DATA1"
            ]
          },
          "DPUCZDX8G_DPU1_M_AXI_INSTR": {
            "interface_ports": [
              "DPUCZDX8G/DPU1_M_AXI_INSTR",
              "hier_dpu_ghp/DPU1_M_AXI_INSTR"
            ]
          },
          "DPUCZDX8G_DPU2_M_AXI_DATA0": {
            "interface_ports": [
              "DPUCZDX8G/DPU2_M_AXI_DATA0",
              "hier_dpu_ghp/DPU2_M_AXI_DATA0"
            ]
          },
          "DPUCZDX8G_DPU2_M_AXI_DATA1": {
            "interface_ports": [
              "DPUCZDX8G/DPU2_M_AXI_DATA1",
              "hier_dpu_ghp/DPU2_M_AXI_DATA1"
            ]
          },
          "DPUCZDX8G_DPU2_M_AXI_INSTR": {
            "interface_ports": [
              "DPUCZDX8G/DPU2_M_AXI_INSTR",
              "hier_dpu_ghp/DPU2_M_AXI_INSTR"
            ]
          },
          "DPUCZDX8G_SFM_M_AXI": {
            "interface_ports": [
              "DPUCZDX8G/SFM_M_AXI",
              "hier_dpu_ghp/SFM_M_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "DPUCZDX8G/S_AXI"
            ]
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK",
              "hier_dpu_clk/CLK"
            ]
          },
          "DPUCZDX8G_dpu0_interrupt": {
            "ports": [
              "DPUCZDX8G/dpu0_interrupt",
              "hier_dpu_irq/In0"
            ]
          },
          "DPUCZDX8G_dpu1_2x_clk_ce": {
            "ports": [
              "DPUCZDX8G/dpu1_2x_clk_ce",
              "hier_dpu_clk/clk_dsp1_ce"
            ]
          },
          "DPUCZDX8G_dpu1_interrupt": {
            "ports": [
              "DPUCZDX8G/dpu1_interrupt",
              "hier_dpu_irq/In1"
            ]
          },
          "DPUCZDX8G_dpu2_2x_clk_ce": {
            "ports": [
              "DPUCZDX8G/dpu2_2x_clk_ce",
              "hier_dpu_clk/clk_dsp2_ce"
            ]
          },
          "DPUCZDX8G_dpu2_interrupt": {
            "ports": [
              "DPUCZDX8G/dpu2_interrupt",
              "hier_dpu_irq/In2"
            ]
          },
          "DPUCZDX8G_dpu_2x_clk_ce": {
            "ports": [
              "DPUCZDX8G/dpu_2x_clk_ce",
              "hier_dpu_clk/clk_dsp_ce"
            ]
          },
          "DPUCZDX8G_sfm_interrupt": {
            "ports": [
              "DPUCZDX8G/sfm_interrupt",
              "hier_dpu_irq/In3"
            ]
          },
          "RSTn_1": {
            "ports": [
              "RSTn",
              "hier_dpu_clk/RSTn"
            ]
          },
          "S_AXI_CLK_1": {
            "ports": [
              "S_AXI_CLK",
              "DPUCZDX8G/s_axi_aclk"
            ]
          },
          "S_AXI_RSTn_1": {
            "ports": [
              "S_AXI_RSTn",
              "DPUCZDX8G/s_axi_aresetn"
            ]
          },
          "hier_dpu_clk_DPU_CLK": {
            "ports": [
              "hier_dpu_clk/DPU_CLK",
              "DPUCZDX8G/m_axi_dpu_aclk",
              "hier_dpu_ghp/CLK",
              "hier_dpu_ghp/GHP_CLK_I"
            ]
          },
          "hier_dpu_clk_DSP_CLK": {
            "ports": [
              "hier_dpu_clk/DSP_CLK",
              "DPUCZDX8G/dpu_2x_clk"
            ]
          },
          "hier_dpu_clk_DSP_CLK1": {
            "ports": [
              "hier_dpu_clk/DSP_CLK1",
              "DPUCZDX8G/dpu1_2x_clk"
            ]
          },
          "hier_dpu_clk_DSP_CLK2": {
            "ports": [
              "hier_dpu_clk/DSP_CLK2",
              "DPUCZDX8G/dpu2_2x_clk"
            ]
          },
          "hier_dpu_clk_RSTn_DSP": {
            "ports": [
              "hier_dpu_clk/RSTn_DSP",
              "DPUCZDX8G/dpu_2x_resetn"
            ]
          },
          "hier_dpu_clk_RSTn_INTC": {
            "ports": [
              "hier_dpu_clk/RSTn_INTC",
              "hier_dpu_ghp/RSTn_INTC"
            ]
          },
          "hier_dpu_clk_RSTn_PERI": {
            "ports": [
              "hier_dpu_clk/RSTn_PERI",
              "DPUCZDX8G/m_axi_dpu_aresetn",
              "hier_dpu_ghp/RSTn_PERI",
              "hier_dpu_ghp/GHP_RSTn"
            ]
          },
          "hier_dpu_ghp_GHP_CLK_O": {
            "ports": [
              "hier_dpu_ghp/GHP_CLK_O",
              "GHP_CLK_O"
            ]
          },
          "hier_dpu_irq_INTR": {
            "ports": [
              "hier_dpu_irq/INTR",
              "INTR"
            ]
          }
        }
      },
      "zynq_ultra_ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "1",
        "xci_name": "top_zynq_ultra_ps_e_0",
        "xci_path": "ip\\top_zynq_ultra_ps_e_0_1\\top_zynq_ultra_ps_e_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0",
              "MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1",
              "MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem",
              "3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.560059"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.200073"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1334"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "666.600037"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.997501"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.313158"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "666.600037"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.850098"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "333.300018"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "334"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.998001"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x04"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD021"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "high"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.330"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP6__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          },
          "S_AXI_HP2_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP4"
          },
          "S_AXI_HP3_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          },
          "S_AXI_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP6"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "dpu_concat_irq": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "top_dpu_concat_irq_0",
        "xci_path": "ip\\top_dpu_concat_irq_0_1\\top_dpu_concat_irq_0.xci",
        "inst_hier_path": "dpu_concat_irq",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "rst_gen_reg": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "top_rst_gen_reg_0",
        "xci_path": "ip\\top_rst_gen_reg_0_1\\top_rst_gen_reg_0.xci",
        "inst_hier_path": "rst_gen_reg"
      }
    },
    "interface_nets": {
      "hier_dpu_M_AXI_HP0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_HP0_FPD",
          "hier_dpu/M_AXI_HP0_FPD"
        ]
      },
      "hier_dpu_M_AXI_HP1_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_HP1_FPD",
          "hier_dpu/M_AXI_HP1_FPD"
        ]
      },
      "hier_dpu_M_AXI_HP2_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_HP2_FPD",
          "hier_dpu/M_AXI_HP2_FPD"
        ]
      },
      "hier_dpu_M_AXI_HP3_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_HP3_FPD",
          "hier_dpu/M_AXI_HP3_FPD"
        ]
      },
      "hier_dpu_M_AXI_HPC0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_HPC0_FPD",
          "hier_dpu/M_AXI_HPC0_FPD"
        ]
      },
      "hier_dpu_M_AXI_HPC1_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_HPC1_FPD",
          "hier_dpu/M_AXI_HPC1_FPD"
        ]
      },
      "hier_dpu_M_AXI_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/S_AXI_LPD",
          "hier_dpu/M_AXI_LPD"
        ]
      },
      "zynq_ultra_ps_e_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/M_AXI_HPM0_LPD",
          "hier_dpu/S_AXI"
        ]
      }
    },
    "nets": {
      "dpu_concat_irq_dout": {
        "ports": [
          "dpu_concat_irq/dout",
          "zynq_ultra_ps_e/pl_ps_irq0"
        ]
      },
      "hier_dpu_GHP_CLK_O": {
        "ports": [
          "hier_dpu/GHP_CLK_O",
          "zynq_ultra_ps_e/saxihpc0_fpd_aclk",
          "zynq_ultra_ps_e/saxihpc1_fpd_aclk",
          "zynq_ultra_ps_e/saxihp0_fpd_aclk",
          "zynq_ultra_ps_e/saxihp1_fpd_aclk",
          "zynq_ultra_ps_e/saxihp2_fpd_aclk",
          "zynq_ultra_ps_e/saxihp3_fpd_aclk",
          "zynq_ultra_ps_e/saxi_lpd_aclk"
        ]
      },
      "hier_dpu_INTR": {
        "ports": [
          "hier_dpu/INTR",
          "dpu_concat_irq/In0"
        ]
      },
      "rst_gen_reg_peripheral_aresetn": {
        "ports": [
          "rst_gen_reg/peripheral_aresetn",
          "hier_dpu/RSTn",
          "hier_dpu/S_AXI_RSTn"
        ]
      },
      "zynq_ultra_ps_e_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e/pl_clk0",
          "zynq_ultra_ps_e/maxihpm0_lpd_aclk",
          "rst_gen_reg/slowest_sync_clk",
          "hier_dpu/CLK",
          "hier_dpu/S_AXI_CLK"
        ]
      },
      "zynq_ultra_ps_e_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e/pl_resetn0",
          "rst_gen_reg/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/hier_dpu/DPUCZDX8G": {
        "address_spaces": {
          "DPU0_M_AXI_DATA0": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HP0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU0_M_AXI_DATA1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HP1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP3/HP1_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP3/HP1_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU0_M_AXI_INSTR": {
            "segments": {
              "SEG_zynq_ultra_ps_e_LPD_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_LPD_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU1_M_AXI_DATA0": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HP2_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU1_M_AXI_DATA1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HP3_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HP3_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP5/HP3_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU1_M_AXI_INSTR": {
            "segments": {
              "SEG_zynq_ultra_ps_e_LPD_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_LPD_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU2_M_AXI_DATA0": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP0/HPC0_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU2_M_AXI_DATA1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "DPU2_M_AXI_INSTR": {
            "segments": {
              "SEG_zynq_ultra_ps_e_LPD_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_LPD_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP6/LPD_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "SFM_M_AXI": {
            "segments": {
              "SEG_zynq_ultra_ps_e_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x0800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP1/HPC1_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_DPUCZDX8G_reg0": {
                "address_block": "/hier_dpu/DPUCZDX8G/S_AXI/reg0",
                "offset": "0x008F000000",
                "range": "16M"
              }
            }
          }
        }
      }
    }
  }
}