v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 940 -940 1730 -690 {flags=graph
y1=-0.00073
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0
color=4
node=pre_scalar}
B 2 940 -620 1730 -370 {flags=graph
y1=-0.052
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=out1
color=4
dataset=-1
unitx=1
logx=0
logy=0
}
B 2 960 -300 1750 -50 {flags=graph
y1=-0.053
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
color=4
node=outB}
B 2 950 20 1740 270 {flags=graph
y1=-0.035
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0





color=4
node=out}
B 2 950 300 1740 550 {flags=graph
y1=-0.046
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0





color=4
node=div_out}
B 2 1830 -940 2620 -690 {flags=graph
y1=3.1
y2=3.6
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=dn_out
color=4
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0}
B 2 1830 -620 2620 -370 {flags=graph
y1=-0.026
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.54076e-09
x2=1.37348e-07
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=out
color=4
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0}
N -700 -80 -700 -50 {
lab=GND}
N -700 -170 -700 -140 {
lab=VSS}
N -760 -160 -760 -130 {
lab=VCTRL2}
N -760 -70 -760 -40 {
lab=VSS}
N -850 -160 -850 -130 {
lab=VCTRL_IN}
N -850 -70 -850 -40 {
lab=VSS}
N -850 -450 -850 -420 {
lab=F_IN}
N -850 -360 -850 -330 {
lab=VSS}
N -500 -340 -500 -320 {
lab=VDD}
N -520 -340 -520 -320 {
lab=VSS}
N -500 -260 -500 -240 {
lab=ITAIL1}
N -520 -260 -520 -250 {
lab=ITAIL}
N -500 -540 -500 -510 {
lab=S1}
N -500 -450 -500 -420 {
lab=VSS}
N -420 -540 -420 -510 {
lab=S2}
N -420 -450 -420 -420 {
lab=VSS}
N -350 -540 -350 -510 {
lab=S3}
N -350 -450 -350 -420 {
lab=VSS}
N -280 -540 -280 -510 {
lab=S4}
N -280 -450 -280 -420 {
lab=VSS}
N -210 -540 -210 -510 {
lab=S6}
N -210 -450 -210 -420 {
lab=VSS}
N -1170 -440 -1170 -410 {
lab=DN_INPUT}
N -1170 -350 -1170 -320 {
lab=VSS}
N -1180 -580 -1180 -550 {
lab=UP_INPUT}
N -1180 -490 -1180 -460 {
lab=VSS}
N 0 -1360 0 -1310 {
lab=VDD}
N 140 -1200 170 -1200 {
lab=UP_OUT}
N 140 -1180 190 -1180 {
lab=DN_OUT}
N -180 -1280 -160 -1280 {
lab=UP_INPUT}
N 140 -1220 190 -1220 {
lab=PRE_SCALAR}
N -220 -1240 -160 -1240 {
lab=F_IN}
N -240 -1220 -160 -1220 {
lab=ITAIL}
N -250 -1200 -160 -1200 {
lab=ITAIL1}
N -260 -1160 -160 -1160 {
lab=VCTRL_IN}
N -270 -1180 -160 -1180 {
lab=VCTRL2}
N -280 -1120 -160 -1120 {
lab=S1}
N -290 -1100 -160 -1100 {
lab=S2}
N -300 -1080 -160 -1080 {
lab=S3}
N -310 -1060 -160 -1060 {
lab=S4}
N -320 -1040 -160 -1040 {
lab=S5}
N -10 -620 -10 -600 {
lab=VSS}
N 140 -1140 360 -1140 {
lab=OUT}
N 140 -1120 360 -1120 {
lab=OUTB}
N -1390 -160 -1390 -130 {
lab=VDD_TEST}
N -1390 -70 -1390 -40 {
lab=GND}
N -10 -1360 0 -1360 {
lab=VDD}
N -360 -1020 -160 -1020 {
lab=S6}
N 390 -210 500 -210 {
lab=VSS}
N 500 -230 500 -210 {
lab=VSS}
N 390 -360 390 -270 {
lab=LF_OFFCHIP}
N 390 -360 500 -360 {
lab=LF_OFFCHIP}
N 500 -360 500 -350 {
lab=LF_OFFCHIP}
N -140 -540 -140 -510 {
lab=S5}
N -140 -450 -140 -420 {
lab=VSS}
N 140 -1160 380 -1160 {
lab=DIV_OUT}
N 140 -1100 360 -1100 {
lab=OUT1}
N -190 -1260 -160 -1260 {
lab=DN_INPUT}
N -260 -1140 -160 -1140 {
lab=LF_OFFCHIP}
N -400 -1000 -160 -1000 {
lab=S7}
N -460 -980 -160 -980 {
lab=D0}
N -480 -960 -160 -960 {
lab=D1}
N -520 -940 -160 -940 {
lab=D2}
N -570 -920 -160 -920 {
lab=D3}
N -610 -900 -160 -900 {
lab=D4}
N -660 -880 -160 -880 {
lab=D5}
N -710 -860 -160 -860 {
lab=D6}
N -770 -840 -160 -840 {
lab=D7}
N -820 -820 -160 -820 {
lab=D8}
N -860 -800 -160 -800 {
lab=D9}
N -890 -780 -160 -780 {
lab=D10}
N -920 -760 -160 -760 {
lab=D11}
N -950 -740 -160 -740 {
lab=D12}
N -960 -720 -160 -720 {
lab=D13}
N -1010 -700 -160 -700 {
lab=D14}
N -1040 -680 -160 -680 {
lab=D15}
N -1090 -660 -160 -660 {
lab=D16}
N -1600 300 -1600 330 {
lab=D0}
N -1600 390 -1600 420 {
lab=VSS}
N -1680 300 -1680 330 {
lab=D1}
N -1680 390 -1680 420 {
lab=VSS}
N -1750 300 -1750 330 {
lab=D2}
N -1750 390 -1750 420 {
lab=VSS}
N -1820 300 -1820 330 {
lab=D3}
N -1820 390 -1820 420 {
lab=VSS}
N -1890 300 -1890 330 {
lab=D4}
N -1890 390 -1890 420 {
lab=VSS}
N -1960 300 -1960 330 {
lab=D5}
N -1960 390 -1960 420 {
lab=VSS}
N -2060 310 -2060 340 {
lab=D6}
N -2060 400 -2060 430 {
lab=VSS}
N -590 240 -590 270 {
lab=D7}
N -590 330 -590 360 {
lab=VSS}
N -660 240 -660 270 {
lab=D8}
N -660 330 -660 360 {
lab=VSS}
N -730 240 -730 270 {
lab=D9}
N -730 330 -730 360 {
lab=VSS}
N -800 240 -800 270 {
lab=D10}
N -800 330 -800 360 {
lab=VSS}
N -870 240 -870 270 {
lab=D11}
N -870 330 -870 360 {
lab=VSS}
N -960 450 -960 480 {
lab=D12}
N -960 540 -960 570 {
lab=VSS}
N -1040 450 -1040 480 {
lab=D13}
N -1040 540 -1040 570 {
lab=VSS}
N -1110 450 -1110 480 {
lab=D14}
N -1110 540 -1110 570 {
lab=VSS}
N -1180 450 -1180 480 {
lab=D15}
N -1180 540 -1180 570 {
lab=VSS}
N -1250 450 -1250 480 {
lab=D16}
N -1250 540 -1250 570 {
lab=VSS}
N -0 -1310 0 -1300 {
lab=VDD}
N -20 -1350 -20 -1300 {
lab=VDD_TEST}
N -80 -1350 -20 -1350 {
lab=VDD_TEST}
N -1140 -180 -1140 -150 {
lab=VDD}
N -1140 -90 -1140 -60 {
lab=GND}
N -1140 -640 -160 -640 {
lab=DIV_OUT2}
N -1400 -400 -1400 -370 {
lab=DIV_OUT2}
N -1400 -310 -1400 -280 {
lab=VSS}
N -60 -540 -60 -510 {
lab=S7}
N -60 -450 -60 -420 {
lab=VSS}
C {devices/code_shown.sym} -1250 -760 0 1 {name=NGSPICE only_toplevel=true
value="
.include "pex_7b_divider_magic.spice"
*.include "pex_PLL_TOP_MUX_2.spice"
.include "Tappered-Buffer_1_pex.spice"
.control
save out1
+ pre_scalar
+ out
+ div_out
+ x1.x19.out.n12
+ x1.vctrl_obv
+ x1.out1_pre
+ x1.out1_div
+ x1.in_div
+ x1.dn
+ up_out
+ up_input
+ outb
+ f_in
+ dn_out

tran 500n 3u

write TB_TOP_MUX_1.raw
.endc
"}
C {devices/code_shown.sym} -2170 -340 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
"}
C {devices/vsource.sym} -700 -110 0 0 {name=V1 value=0}
C {devices/gnd.sym} -700 -50 0 0 {name=l1 lab=GND}
C {devices/lab_wire.sym} -700 -160 0 0 {name=p1 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -760 -100 0 0 {name=V3 value=3.3}
C {devices/lab_wire.sym} -760 -150 0 0 {name=p6 sig_type=std_logic lab=VCTRL2}
C {devices/lab_wire.sym} -760 -50 0 0 {name=p9 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -850 -100 0 0 {name=V4 value=3.3}
C {devices/lab_wire.sym} -850 -150 0 0 {name=p3 sig_type=std_logic lab=VCTRL_IN}
C {devices/lab_wire.sym} -850 -50 0 0 {name=p5 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -850 -390 0 0 {name=V6 value="pulse(0 3.3 200n 100p 100p 41.65n 83.33n)"}
C {devices/lab_wire.sym} -850 -340 0 0 {name=p40 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -850 -440 0 0 {name=p41 sig_type=std_logic lab=F_IN}
C {devices/isource.sym} -520 -290 2 0 {name=I1 value=20u}
C {devices/isource.sym} -500 -290 0 0 {name=I4 value=20u}
C {devices/lab_wire.sym} -500 -340 0 0 {name=p29 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -520 -330 0 0 {name=p30 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -520 -250 0 0 {name=p35 sig_type=std_logic lab=ITAIL}
C {devices/lab_wire.sym} -500 -250 2 0 {name=p36 sig_type=std_logic lab=ITAIL1}
C {devices/vsource.sym} -500 -480 0 0 {name=V8 value=0}
C {devices/lab_wire.sym} -500 -530 0 0 {name=p31 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} -500 -430 0 0 {name=p32 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -420 -480 0 0 {name=V9 value=0}
C {devices/lab_wire.sym} -420 -530 0 0 {name=p33 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} -420 -430 0 0 {name=p34 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -350 -480 0 0 {name=V10 value=0}
C {devices/lab_wire.sym} -350 -530 0 0 {name=p37 sig_type=std_logic lab=S3}
C {devices/lab_wire.sym} -350 -430 0 0 {name=p39 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -280 -480 0 0 {name=V11 value=0}
C {devices/lab_wire.sym} -280 -530 0 0 {name=p42 sig_type=std_logic lab=S4}
C {devices/lab_wire.sym} -280 -430 0 0 {name=p43 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -210 -480 0 0 {name=V12 value=0}
C {devices/lab_wire.sym} -210 -530 0 0 {name=p44 sig_type=std_logic lab=S6}
C {devices/lab_wire.sym} -210 -430 0 0 {name=p45 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1170 -380 0 0 {name=V13 value="pulse(0 3.3 10n 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -1170 -330 0 0 {name=p48 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1170 -430 0 0 {name=p49 sig_type=std_logic lab=DN_INPUT}
C {devices/vsource.sym} -1180 -520 0 0 {name=V14 value="pulse(0 3.3 0 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -1180 -470 0 0 {name=p50 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1180 -570 0 0 {name=p51 sig_type=std_logic lab=UP_INPUT}
C {devices/lab_wire.sym} -180 -1280 0 0 {name=p52 sig_type=std_logic lab=UP_INPUT}
C {devices/lab_wire.sym} -190 -1260 0 0 {name=p53 sig_type=std_logic lab=DN_INPUT}
C {devices/lab_wire.sym} 190 -1220 2 0 {name=p54 sig_type=std_logic lab=PRE_SCALAR
}
C {devices/lab_wire.sym} -220 -1240 0 0 {name=p55 sig_type=std_logic lab=F_IN}
C {devices/lab_wire.sym} -240 -1220 0 0 {name=p57 sig_type=std_logic lab=ITAIL
}
C {devices/lab_wire.sym} -250 -1200 0 0 {name=p58 sig_type=std_logic lab=ITAIL1}
C {devices/lab_wire.sym} -260 -1160 0 0 {name=p59 sig_type=std_logic lab=VCTRL_IN}
C {devices/lab_wire.sym} -270 -1180 0 0 {name=p60 sig_type=std_logic lab=VCTRL2}
C {devices/lab_wire.sym} -280 -1120 0 0 {name=p61 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} -290 -1100 0 0 {name=p62 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} -300 -1080 0 0 {name=p63 sig_type=std_logic lab=S3}
C {devices/lab_wire.sym} -310 -1060 0 0 {name=p64 sig_type=std_logic lab=S4}
C {devices/lab_wire.sym} -320 -1040 0 0 {name=p65 sig_type=std_logic lab=S5}
C {devices/lab_wire.sym} -10 -600 0 0 {name=p66 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -10 -1360 0 0 {name=p67 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 170 -1200 2 0 {name=p68 sig_type=std_logic lab=UP_OUT}
C {devices/lab_wire.sym} 190 -1180 2 0 {name=p69 sig_type=std_logic lab=DN_OUT}
C {devices/lab_wire.sym} 360 -1140 2 0 {name=p76 sig_type=std_logic lab=OUT}
C {devices/lab_wire.sym} 360 -1120 2 0 {name=p77 sig_type=std_logic lab=OUTB}
C {devices/vsource.sym} -1390 -100 0 0 {name=V15 value=3.3}
C {devices/lab_wire.sym} -1390 -150 0 0 {name=p78 sig_type=std_logic lab=VDD_TEST}
C {devices/lab_wire.sym} -360 -1020 0 0 {name=p82 sig_type=std_logic lab=S6}
C {devices/lab_wire.sym} -260 -1140 0 0 {name=p83 sig_type=std_logic lab=LF_OFFCHIP}
C {devices/capa.sym} 390 -240 0 0 {name=C1
m=1
value=11.27p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 500 -320 0 0 {name=R1
value=74k
footprint=1206
device=resistor
m=1}
C {devices/capa.sym} 500 -260 0 0 {name=C2
m=1
value=239p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 500 -210 2 0 {name=p84 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 390 -360 0 0 {name=p85 sig_type=std_logic lab=LF_OFFCHIP}
C {devices/vsource.sym} -140 -480 0 0 {name=V16 value=0}
C {devices/lab_wire.sym} -140 -530 0 0 {name=p86 sig_type=std_logic lab=S5}
C {devices/lab_wire.sym} -140 -430 0 0 {name=p87 sig_type=std_logic lab=VSS}
C {PLL_TOP1.sym} -10 -960 0 0 {name=x1}
C {devices/lab_wire.sym} 380 -1160 2 0 {name=p2 sig_type=std_logic lab=DIV_OUT}
C {devices/lab_wire.sym} 360 -1100 2 0 {name=p7 sig_type=std_logic lab=OUT1}
C {devices/lab_wire.sym} -400 -1000 0 0 {name=p10 sig_type=std_logic lab=S7}
C {devices/lab_wire.sym} -460 -980 0 0 {name=p11 sig_type=std_logic lab=D0}
C {devices/lab_wire.sym} -480 -960 0 0 {name=p12 sig_type=std_logic lab=D1}
C {devices/lab_wire.sym} -520 -940 0 0 {name=p13 sig_type=std_logic lab=D2}
C {devices/lab_wire.sym} -570 -920 0 0 {name=p14 sig_type=std_logic lab=D3}
C {devices/lab_wire.sym} -610 -900 0 0 {name=p15 sig_type=std_logic lab=D4}
C {devices/lab_wire.sym} -660 -880 0 0 {name=p16 sig_type=std_logic lab=D5}
C {devices/lab_wire.sym} -710 -860 0 0 {name=p17 sig_type=std_logic lab=D6}
C {devices/lab_wire.sym} -770 -840 0 0 {name=p18 sig_type=std_logic lab=D7}
C {devices/lab_wire.sym} -820 -820 0 0 {name=p19 sig_type=std_logic lab=D8}
C {devices/lab_wire.sym} -860 -800 0 0 {name=p20 sig_type=std_logic lab=D9}
C {devices/lab_wire.sym} -890 -780 0 0 {name=p21 sig_type=std_logic lab=D10}
C {devices/lab_wire.sym} -920 -760 0 0 {name=p22 sig_type=std_logic lab=D11}
C {devices/lab_wire.sym} -950 -740 0 0 {name=p24 sig_type=std_logic lab=D12}
C {devices/lab_wire.sym} -960 -720 0 0 {name=p25 sig_type=std_logic lab=D13}
C {devices/lab_wire.sym} -1010 -700 0 0 {name=p26 sig_type=std_logic lab=D14}
C {devices/lab_wire.sym} -1040 -680 0 0 {name=p27 sig_type=std_logic lab=D15}
C {devices/lab_wire.sym} -1090 -660 0 0 {name=p28 sig_type=std_logic lab=D16}
C {devices/vsource.sym} -1600 360 0 1 {name=V17 value=3.3}
C {devices/lab_wire.sym} -1600 310 0 1 {name=p56 sig_type=std_logic lab=D0}
C {devices/lab_wire.sym} -1600 410 0 1 {name=p70 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1680 360 0 1 {name=V18 value=0}
C {devices/lab_wire.sym} -1680 310 0 1 {name=p71 sig_type=std_logic lab=D1}
C {devices/lab_wire.sym} -1680 410 0 1 {name=p72 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1750 360 0 1 {name=V19 value=3.3}
C {devices/lab_wire.sym} -1750 310 0 1 {name=p73 sig_type=std_logic lab=D2}
C {devices/lab_wire.sym} -1750 410 0 1 {name=p74 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1820 360 0 1 {name=V20 value=3.3}
C {devices/lab_wire.sym} -1820 310 0 1 {name=p75 sig_type=std_logic lab=D3}
C {devices/lab_wire.sym} -1820 410 0 1 {name=p80 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1890 360 0 1 {name=V21 value=3.3}
C {devices/lab_wire.sym} -1890 310 0 1 {name=p81 sig_type=std_logic lab=D4}
C {devices/lab_wire.sym} -1890 410 0 1 {name=p91 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1960 360 0 1 {name=V22 value=0}
C {devices/lab_wire.sym} -1960 310 0 1 {name=p100 sig_type=std_logic lab=D5}
C {devices/lab_wire.sym} -1960 410 0 1 {name=p101 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -2060 370 0 1 {name=V23 value=3.3}
C {devices/lab_wire.sym} -2060 320 0 1 {name=p102 sig_type=std_logic lab=D6}
C {devices/lab_wire.sym} -2060 420 0 1 {name=p103 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -590 300 0 1 {name=V24 value=0}
C {devices/lab_wire.sym} -590 250 0 1 {name=p104 sig_type=std_logic lab=D7}
C {devices/lab_wire.sym} -590 350 0 1 {name=p105 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -660 300 0 1 {name=V25 value=0}
C {devices/lab_wire.sym} -660 250 0 1 {name=p106 sig_type=std_logic lab=D8}
C {devices/lab_wire.sym} -660 350 0 1 {name=p107 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -730 300 0 1 {name=V26 value=0}
C {devices/lab_wire.sym} -730 250 0 1 {name=p108 sig_type=std_logic lab=D9}
C {devices/lab_wire.sym} -730 350 0 1 {name=p109 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -800 300 0 1 {name=V27 value=3.3}
C {devices/lab_wire.sym} -800 250 0 1 {name=p110 sig_type=std_logic lab=D10}
C {devices/lab_wire.sym} -800 350 0 1 {name=p111 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -870 300 0 1 {name=V28 value=0}
C {devices/lab_wire.sym} -870 250 0 1 {name=p112 sig_type=std_logic lab=D11}
C {devices/lab_wire.sym} -870 350 0 1 {name=p113 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -960 510 0 1 {name=V29 value=3.3}
C {devices/lab_wire.sym} -960 460 0 1 {name=p114 sig_type=std_logic lab=D12}
C {devices/lab_wire.sym} -960 560 0 1 {name=p115 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1040 510 0 1 {name=V30 value=0}
C {devices/lab_wire.sym} -1040 460 0 1 {name=p116 sig_type=std_logic lab=D13}
C {devices/lab_wire.sym} -1040 560 0 1 {name=p117 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1110 510 0 1 {name=V31 value=3.3}
C {devices/lab_wire.sym} -1110 460 0 1 {name=p118 sig_type=std_logic lab=D14}
C {devices/lab_wire.sym} -1110 560 0 1 {name=p119 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1180 510 0 1 {name=V32 value=0}
C {devices/lab_wire.sym} -1180 460 0 1 {name=p120 sig_type=std_logic lab=D15}
C {devices/lab_wire.sym} -1180 560 0 1 {name=p121 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1250 510 0 1 {name=V33 value=0}
C {devices/lab_wire.sym} -1250 460 0 1 {name=p122 sig_type=std_logic lab=D16}
C {devices/lab_wire.sym} -1250 560 0 1 {name=p123 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -80 -1350 0 0 {name=p23 sig_type=std_logic lab=VDD_TEST}
C {devices/vsource.sym} -1140 -120 0 0 {name=V5 value="pwl(0 0 0.05US 0 0.050001US 3.3)"}
C {devices/lab_wire.sym} -1140 -170 0 0 {name=p38 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -1400 -340 0 0 {name=V2 value="pulse(0 3.3 0 100p 100p 41.65n 83.33n)"}
C {devices/lab_wire.sym} -1400 -290 0 0 {name=p4 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1400 -390 0 0 {name=p8 sig_type=std_logic lab=DIV_OUT2}
C {devices/lab_wire.sym} -1140 -640 0 0 {name=p47 sig_type=std_logic lab=DIV_OUT2}
C {devices/vsource.sym} -60 -480 0 0 {name=V7 value=0}
C {devices/lab_wire.sym} -60 -530 0 0 {name=p88 sig_type=std_logic lab=S7}
C {devices/lab_wire.sym} -60 -430 0 0 {name=p89 sig_type=std_logic lab=VSS}
C {devices/gnd.sym} -1140 -60 0 0 {name=l2 lab=GND}
C {devices/gnd.sym} -1390 -40 0 0 {name=l3 lab=GND}
