Flow report for CODECSystem
<<<<<<< Updated upstream
Wed Sep 02 13:14:34 2015
=======
Mon Aug 31 11:30:21 2015
>>>>>>> Stashed changes
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
<<<<<<< Updated upstream
; Flow Status                        ; Successful - Wed Sep 02 13:14:34 2015      ;
=======
; Flow Status                        ; Successful - Mon Aug 31 11:30:21 2015      ;
>>>>>>> Stashed changes
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; CODECSystem                                ;
; Top-level Entity Name              ; CodecConfig                                ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
<<<<<<< Updated upstream
; Total logic elements               ; 0 / 114,480 ( 0 % )                        ;
;     Total combinational functions  ; 0 / 114,480 ( 0 % )                        ;
;     Dedicated logic registers      ; 0 / 114,480 ( 0 % )                        ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 3 / 529 ( < 1 % )                          ;
=======
; Total logic elements               ; 65 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 56 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 14 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 14                                         ;
; Total pins                         ; 39 / 529 ( 7 % )                           ;
>>>>>>> Stashed changes
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< Updated upstream
; Start date & time ; 09/02/2015 13:13:52 ;
=======
; Start date & time ; 08/31/2015 11:26:48 ;
>>>>>>> Stashed changes
; Main task         ; Compilation         ;
; Revision Name     ; CODECSystem         ;
+-------------------+---------------------+


<<<<<<< Updated upstream
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                         ;
+-------------------------------------+---------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                               ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 172269393249806.144121043205184                                     ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                                  ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                         ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                           ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                  ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                   ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                            ; --            ; CodecConfig ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                               ; --            ; CodecConfig ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                              ; --            ; CodecConfig ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                 ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                               ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                        ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; CodecConfig                                                         ; CODECSystem   ; --          ; --             ;
+-------------------------------------+---------------------------------------------------------------------+---------------+-------------+----------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                        ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 172269393249806.144103120804936                              ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                           ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; C:/Users/Helder/Documents/PI-VI/FPGAProgram/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                    ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                       ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                          ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                        ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                 ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------------------------------------+---------------+-------------+----------------+
>>>>>>> Stashed changes


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< Updated upstream
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:13     ; 1.3                     ; 1076 MB             ; 00:00:15                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 508 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 603 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 439 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 451 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 467 MB              ; 00:00:01                           ;
; Total                     ; 00:00:24     ; --                      ; --                  ; 00:00:26                           ;
=======
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 584 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:19     ; 1.3                     ; 1136 MB             ; 00:00:24                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 504 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 609 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 444 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 456 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 456 MB              ; 00:00:01                           ;
; Total                     ; 00:00:32     ; --                      ; --                  ; 00:00:36                           ;
>>>>>>> Stashed changes
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem
quartus_fit --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem
quartus_asm --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem
quartus_sta CODECSystem -c CODECSystem
quartus_eda --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem
<<<<<<< Updated upstream
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog CODECSystem -c CODECSystem --vector_source=C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/Waveform.vwf --testbench_file=C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/simulation/qsim/Waveform.vwf.vt
=======
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog CODECSystem -c CODECSystem --vector_source=C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/output_files/Waveform.vwf --testbench_file=C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/simulation/qsim/Waveform.vwf.vt
>>>>>>> Stashed changes
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/simulation/qsim/ CODECSystem -c CODECSystem



