Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/xilinx-repo/END_SEM_4_REP_1/GATES_TB_isim_beh.exe -prj /home/ise/xilinx-repo/END_SEM_4_REP_1/GATES_TB_beh.prj work.GATES_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/xilinx-repo/END_SEM_4_REP_1/GATES_TB.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "/home/ise/xilinx-repo/END_SEM_4_REP_1/GATES_TB.vhd" Line 19: <gates_source> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 96592 KB
Fuse CPU Usage: 930 ms
WARNING:Simulator:648 - "/home/ise/xilinx-repo/END_SEM_4_REP_1/GATES_TB.vhd" Line 19. Instance gates_source is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture tb of entity gates_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/xilinx-repo/END_SEM_4_REP_1/GATES_TB_isim_beh.exe
Fuse Memory Usage: 111964 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 140 ms
