
*** Running vivado
    with args -log tor_wizyjny_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tor_wizyjny_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tor_wizyjny_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/konkurs/IP_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/ip_repo/dvi2rgb_v1_8'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/vivado-library/ip/dvi2rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'e:/vivado-library/ip/rgb2vga_v1_0' will take precedence over the same IP in location e:/ip_repo/rgb2vga_v1_0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'e:/vivado-library/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'e:/ip_repo/tmds_v1_0/tmds.xml'
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 303.906 ; gain = 55.445
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 342.793 ; gain = 38.887
Command: synth_design -top tor_wizyjny_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 440.227 ; gain = 95.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny_wrapper' [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/hdl/tor_wizyjny_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny' [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/synth/tor_wizyjny.v:13]
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny_clk_wiz_0_0' [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/.Xil/Vivado-6996-cjasny-PC/realtime/tor_wizyjny_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny_clk_wiz_0_0' (2#1) [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/.Xil/Vivado-6996-cjasny-PC/realtime/tor_wizyjny_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'tor_wizyjny_clk_wiz_0_0' requires 4 connections, but only 3 given [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/synth/tor_wizyjny.v:87]
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny_dvi2rgb_0_1' [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/.Xil/Vivado-6996-cjasny-PC/realtime/tor_wizyjny_dvi2rgb_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny_dvi2rgb_0_1' (3#1) [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/.Xil/Vivado-6996-cjasny-PC/realtime/tor_wizyjny_dvi2rgb_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'tor_wizyjny_dvi2rgb_0_1' requires 19 connections, but only 18 given [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/synth/tor_wizyjny.v:91]
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny_rgb2dvi_0_0' [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/.Xil/Vivado-6996-cjasny-PC/realtime/tor_wizyjny_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny_rgb2dvi_0_0' (4#1) [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/.Xil/Vivado-6996-cjasny-PC/realtime/tor_wizyjny_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny_xlconstant_0_0' [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_xlconstant_0_0/synth/tor_wizyjny_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (5#1) [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny_xlconstant_0_0' (6#1) [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_xlconstant_0_0/synth/tor_wizyjny_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'tor_wizyjny_xlconstant_0_1' [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_xlconstant_0_1/synth/tor_wizyjny_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (6#1) [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny_xlconstant_0_1' (7#1) [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_xlconstant_0_1/synth/tor_wizyjny_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny' (8#1) [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/synth/tor_wizyjny.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tor_wizyjny_wrapper' (9#1) [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/hdl/tor_wizyjny_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 490.992 ; gain = 146.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 490.992 ; gain = 146.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 490.992 ; gain = 146.469
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc] for cell 'tor_wizyjny_i/rgb2dvi_0'
Finished Parsing XDC File [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc] for cell 'tor_wizyjny_i/rgb2dvi_0'
Parsing XDC File [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0_in_context.xdc] for cell 'tor_wizyjny_i/clk_wiz_0'
Finished Parsing XDC File [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0_in_context.xdc] for cell 'tor_wizyjny_i/clk_wiz_0'
Parsing XDC File [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0'
Finished Parsing XDC File [e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0'
Parsing XDC File [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/constrs_1/imports/inne/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/constrs_1/imports/inne/Zybo-Z7-Master.xdc]
Parsing XDC File [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.625 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 768.625 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 768.625 ; gain = 424.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 768.625 ; gain = 424.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  e:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for tor_wizyjny_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tor_wizyjny_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tor_wizyjny_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tor_wizyjny_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tor_wizyjny_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tor_wizyjny_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 768.625 ; gain = 424.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 768.625 ; gain = 424.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 768.625 ; gain = 424.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tor_wizyjny_i/clk_wiz_0/clk_out1' to pin 'tor_wizyjny_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tor_wizyjny_i/dvi2rgb_0/PixelClk' to pin 'tor_wizyjny_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tor_wizyjny_i/dvi2rgb_0/RefClk' to pin 'tor_wizyjny_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.813 ; gain = 487.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.813 ; gain = 487.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |tor_wizyjny_clk_wiz_0_0 |         1|
|2     |tor_wizyjny_dvi2rgb_0_1 |         1|
|3     |tor_wizyjny_rgb2dvi_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |tor_wizyjny_clk_wiz_0_0 |     1|
|2     |tor_wizyjny_dvi2rgb_0_1 |     1|
|3     |tor_wizyjny_rgb2dvi_0_0 |     1|
|4     |IOBUF                   |     2|
|5     |OBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |    46|
|2     |  tor_wizyjny_i  |tor_wizyjny                |    43|
|3     |    xlconstant_0 |tor_wizyjny_xlconstant_0_0 |     0|
|4     |    xlconstant_1 |tor_wizyjny_xlconstant_0_1 |     0|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 841.395 ; gain = 219.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 841.395 ; gain = 496.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 854.672 ; gain = 511.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.runs/synth_1/tor_wizyjny_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tor_wizyjny_wrapper_utilization_synth.rpt -pb tor_wizyjny_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 03:51:25 2019...
