<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1519pt" height="685pt"
 viewBox="0.00 0.00 1519.00 685.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 681)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-681 1515,-681 1515,4 -4,4"/>
<!-- chisel -->
<g id="node1" class="node">
<title>chisel</title>
<polygon fill="#ffffff" stroke="#000000" points="471.5,-676 344.5,-676 344.5,-640 471.5,-640 471.5,-676"/>
<text text-anchor="middle" x="408" y="-654.3" font-family="Times,serif" font-size="14.00" fill="#000000">Our chisel code</text>
</g>
<!-- FIRRTL -->
<g id="node3" class="node">
<title>FIRRTL</title>
<polygon fill="#ffffff" stroke="#000000" points="373.5,-573 192.5,-573 192.5,-535 373.5,-535 373.5,-573"/>
<text text-anchor="middle" x="283" y="-557.8" font-family="Times,serif" font-size="14.00" fill="#000000">FIRRTL representation</text>
<text text-anchor="middle" x="283" y="-542.8" font-family="Times,serif" font-size="14.00" fill="#000000">( FPGATopLevel.fir )</text>
</g>
<!-- chisel&#45;&gt;FIRRTL -->
<g id="edge3" class="edge">
<title>chisel&#45;&gt;FIRRTL</title>
<path fill="none" stroke="#000000" d="M344.3677,-647.0038C316.5111,-640.7694 288.2713,-632.0009 280,-621 271.9941,-610.3521 271.7435,-595.8389 273.9154,-583.0423"/>
<polygon fill="#000000" stroke="#000000" points="277.3381,-583.7736 276.0745,-573.2544 270.5025,-582.2657 277.3381,-583.7736"/>
<text text-anchor="start" x="280" y="-609.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="280" y="-594.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ sbt run</text>
</g>
<!-- test -->
<g id="node9" class="node">
<title>test</title>
<ellipse fill="#ffffff" stroke="#000000" cx="532" cy="-554" rx="108.5808" ry="18"/>
<text text-anchor="middle" x="532" y="-550.3" font-family="Times,serif" font-size="14.00" fill="#000000">specific test in chisel</text>
</g>
<!-- chisel&#45;&gt;test -->
<g id="edge4" class="edge">
<title>chisel&#45;&gt;test</title>
<path fill="none" stroke="#000000" d="M471.7319,-644.8196C485.7873,-639.3926 499.5744,-631.7508 510,-621 520.0879,-610.5974 525.5504,-595.492 528.5081,-582.2561"/>
<polygon fill="#000000" stroke="#000000" points="531.9969,-582.6388 530.3837,-572.1675 525.1148,-581.3593 531.9969,-582.6388"/>
<text text-anchor="start" x="527" y="-609.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="527" y="-594.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ sbt testOnly mytest</text>
</g>
<!-- reference -->
<g id="node2" class="node">
<title>reference</title>
<polygon fill="#ffffff" stroke="#000000" points="967.5,-677 842.5,-677 842.5,-639 967.5,-639 967.5,-677"/>
<text text-anchor="middle" x="905" y="-661.8" font-family="Times,serif" font-size="14.00" fill="#000000">Our reference</text>
<text text-anchor="middle" x="905" y="-646.8" font-family="Times,serif" font-size="14.00" fill="#000000">implenentation</text>
</g>
<!-- test_data -->
<g id="node7" class="node">
<title>test_data</title>
<polygon fill="#ffffff" stroke="#000000" points="945,-573 865,-573 865,-535 945,-535 945,-573"/>
<text text-anchor="middle" x="905" y="-557.8" font-family="Times,serif" font-size="14.00" fill="#000000">FPGA</text>
<text text-anchor="middle" x="905" y="-542.8" font-family="Times,serif" font-size="14.00" fill="#000000">test data</text>
</g>
<!-- reference&#45;&gt;test_data -->
<g id="edge2" class="edge">
<title>reference&#45;&gt;test_data</title>
<path fill="none" stroke="#000000" d="M905,-638.9248C905,-623.4094 905,-601.2505 905,-583.4579"/>
<polygon fill="#000000" stroke="#000000" points="908.5001,-583.3064 905,-573.3065 901.5001,-583.3065 908.5001,-583.3064"/>
<text text-anchor="start" x="905" y="-609.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd planning/simulator</text>
<text text-anchor="start" x="905" y="-594.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ ./simulator.py my_midi_file.mid &#45;s &#45;o &#45;n &gt; events.txt</text>
</g>
<!-- Verilog -->
<g id="node4" class="node">
<title>Verilog</title>
<polygon fill="#ffffff" stroke="#000000" points="390,-469 176,-469 176,-431 390,-431 390,-469"/>
<text text-anchor="middle" x="283" y="-453.8" font-family="Times,serif" font-size="14.00" fill="#000000">Verilog HDL representation</text>
<text text-anchor="middle" x="283" y="-438.8" font-family="Times,serif" font-size="14.00" fill="#000000">( FPGATopLevel.v )</text>
</g>
<!-- FIRRTL&#45;&gt;Verilog -->
<g id="edge5" class="edge">
<title>FIRRTL&#45;&gt;Verilog</title>
<path fill="none" stroke="#000000" d="M283,-534.9248C283,-519.4094 283,-497.2505 283,-479.4579"/>
<polygon fill="#000000" stroke="#000000" points="286.5001,-479.3064 283,-469.3065 279.5001,-479.3065 286.5001,-479.3064"/>
<text text-anchor="start" x="283" y="-505.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="283" y="-490.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ firrtl &#45;i FPGATopLevel.fir &#45;o FPGATopLevel.v</text>
</g>
<!-- simulator -->
<g id="node5" class="node">
<title>simulator</title>
<polygon fill="#ffffff" stroke="#000000" points="168,-230 0,-230 0,-192 168,-192 168,-230"/>
<text text-anchor="middle" x="84" y="-214.8" font-family="Times,serif" font-size="14.00" fill="#000000">Cycle&#45;accurate</text>
<text text-anchor="middle" x="84" y="-199.8" font-family="Times,serif" font-size="14.00" fill="#000000">FGPA C++ simulator</text>
</g>
<!-- Verilog&#45;&gt;simulator -->
<g id="edge6" class="edge">
<title>Verilog&#45;&gt;simulator</title>
<path fill="none" stroke="#000000" d="M175.8215,-442.1046C135.9631,-436.7549 97.3803,-427.8333 85,-413 44.1202,-364.0205 60.8346,-282.6485 73.9321,-239.6538"/>
<polygon fill="#000000" stroke="#000000" points="77.2783,-240.6804 76.9809,-230.0897 70.609,-238.5544 77.2783,-240.6804"/>
<text text-anchor="start" x="85" y="-334.3" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="85" y="-319.3" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ verilator FPGATopLevel.v </text>
</g>
<!-- FPGABIT -->
<g id="node6" class="node">
<title>FPGABIT</title>
<polygon fill="#ffffff" stroke="#000000" points="534,-229 430,-229 430,-193 534,-193 534,-229"/>
<text text-anchor="middle" x="482" y="-207.3" font-family="Times,serif" font-size="14.00" fill="#000000">FPGA bitfile</text>
</g>
<!-- Verilog&#45;&gt;FPGABIT -->
<g id="edge7" class="edge">
<title>Verilog&#45;&gt;FPGABIT</title>
<path fill="none" stroke="#000000" d="M390.2346,-438.1368C421.3057,-432.4877 449.6662,-424.3948 460,-413 503.4576,-365.0802 495.9442,-282.1616 488.1845,-238.9743"/>
<polygon fill="#000000" stroke="#000000" points="491.619,-238.3 486.2885,-229.1439 484.7457,-239.6258 491.619,-238.3"/>
<text text-anchor="start" x="495" y="-401.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;open vivado:</text>
<text text-anchor="start" x="495" y="-386.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;1. Click the green play button at the top of the Vivado screen.</text>
<text text-anchor="start" x="495" y="-371.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;2. Select &quot;Run Synthesis&quot;.</text>
<text text-anchor="start" x="495" y="-356.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; If a &quot;Launch Runs&quot; dialog appears then select &quot;Don&#39;t show this dialog again&quot; and click &quot;OK&quot;.</text>
<text text-anchor="start" x="495" y="-341.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; In the top right of your Vivado window, you&#39;ll see a message &quot;Running synth_design&quot;.</text>
<text text-anchor="start" x="495" y="-326.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;3. A dialog will appear prompting you to &quot;Run Implementation&quot;.</text>
<text text-anchor="start" x="495" y="-311.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; Click &quot;OK&quot; to start implementation.</text>
<text text-anchor="start" x="495" y="-296.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;4. A dialog will appear saying &quot;Implementation successfully completed&quot;.</text>
<text text-anchor="start" x="495" y="-281.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; Select &quot;Generate Bitstream&quot; and click &quot;OK&quot;.</text>
<text text-anchor="start" x="495" y="-266.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;5. A dialog will appear saying &quot;Bitstream Generation successfully completed&quot;.</text>
<text text-anchor="start" x="495" y="-251.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; Select &quot;Open Hardware Manager&quot; and click &quot;OK&quot;.</text>
</g>
<!-- FPGA -->
<g id="node8" class="node">
<title>FPGA</title>
<ellipse fill="#ffffff" stroke="#000000" cx="482" cy="-18" rx="94.4839" ry="18"/>
<text text-anchor="middle" x="482" y="-14.3" font-family="Times,serif" font-size="14.00" fill="#000000">FPGA doing stuff!</text>
</g>
<!-- FPGABIT&#45;&gt;FPGA -->
<g id="edge8" class="edge">
<title>FPGABIT&#45;&gt;FPGA</title>
<path fill="none" stroke="#000000" d="M482,-192.843C482,-159.1481 482,-86.7177 482,-46.4572"/>
<polygon fill="#000000" stroke="#000000" points="485.5001,-46.2493 482,-36.2493 478.5001,-46.2494 485.5001,-46.2493"/>
<text text-anchor="start" x="482" y="-162.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;still in vivado:</text>
<text text-anchor="start" x="482" y="-147.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;6. Connect your Arty board to your PC using a micro USB cable.</text>
<text text-anchor="start" x="482" y="-132.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;7. At the bottom left of Vivado select &quot;Open Target&quot; under &quot;Open Hardware Manager&quot;.</text>
<text text-anchor="start" x="482" y="-117.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;8. Choose &quot;Auto Connect&quot; from the menu.</text>
<text text-anchor="start" x="482" y="-102.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;9. Select &quot;Program Device&quot; under &quot;Open Hardware Manager&quot;.</text>
<text text-anchor="start" x="482" y="-87.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;10. There should be one option &quot;xc7a35t_0&quot;; this is your Arty board.</text>
<text text-anchor="start" x="482" y="-72.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;11. Browse to your bitstream file FPGATopLevel.bit.</text>
<text text-anchor="start" x="482" y="-57.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;12. Click &quot;Program&quot;.</text>
</g>
<!-- test_data&#45;&gt;chisel -->
<g id="edge1" class="edge">
<title>test_data&#45;&gt;chisel</title>
<path fill="none" stroke="#000000" d="M896.6123,-573.1983C888.6189,-588.962 874.9819,-610.3606 856,-621 824.248,-638.7971 600.8465,-650.305 481.9916,-655.2384"/>
<polygon fill="#000000" stroke="#000000" points="481.7213,-651.7464 471.873,-655.653 482.0079,-658.7405 481.7213,-651.7464"/>
</g>
</g>
</svg>
