ALU
===

This is an academic project for architecture course

here we implement a 4bit ALU with VHDL using ISE
