\t (00:00:00) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:00)     Journal start - Fri Nov 03 21:59:13 2017
\t (00:00:00)         Host=DESKTOP-9H8V99M User=Dawn Pid=6952 CPUs=8
\t (00:00:00) CmdLine= H:\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe F:\IMLab_Git\AllegroLib\Packages\Chips\SOT223.dra
\t (00:00:00) 
   (00:00:00) Loading axlcore.cxt 
\t (00:00:02) Opening existing design...
\d (00:00:02) Design opened: F:/IMLab_Git/AllegroLib/Packages/Chips/SOT223.dra
\t (00:00:02) Grids are drawn 0.1016, 0.1016 apart for enhanced viewability.
\i (00:00:02) trapsize 810
\i (00:00:02) trapsize 770
\i (00:00:02) trapsize 814
\i (00:00:02) trapsize 772
\t (00:00:02) Grids are drawn 0.0508, 0.0508 apart for enhanced viewability.
\i (00:00:02) trapsize 622
\t (00:00:02) Grids are drawn 0.0508, 0.0508 apart for enhanced viewability.
\i (00:00:02) trapsize 622
\i (00:28:54) exit 
\t (00:28:54)     Journal end - Fri Nov 03 22:28:07 2017
