{"metadata":{"navigatorTitle":[{"text":"Entity","kind":"identifier"}],"modules":[{"name":"VHDLMemoryStructures","relatedModules":["VHDLParsing"]}],"extendedModule":"VHDLParsing","title":"Entity","symbolKind":"extension","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","kind":"identifier","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"role":"symbol","externalID":"s:e:s:11VHDLParsing6EntityV20VHDLMemoryStructuresE15ringletCacheFor14representationAC12VHDLMachines5StateV_xtcAG24MachineVHDLRepresentableRzlufc","roleHeading":"Extended Structure"},"kind":"symbol","sections":[],"schemaVersion":{"patch":0,"minor":3,"major":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmemorystructures\/vhdlparsing\/entity"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/Entity"},"abstract":[{"type":"text","text":"Add ringlet cache."}],"hierarchy":{"paths":[["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/Entity\/init(ringletCacheFor:representation:)"],"title":"Initializers"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"}]}]}],"references":{"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/Entity/init(ringletCacheFor:representation:)":{"type":"topic","title":"init(ringletCacheFor:representation:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/Entity\/init(ringletCacheFor:representation:)","kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"ringletCacheFor","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"representation"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/entity\/init(ringletcachefor:representation:)","role":"symbol","abstract":[{"text":"Create the entity declaration for a states ringlet cache.","type":"text"}]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/Entity":{"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","kind":"identifier","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"abstract":[{"text":"Add ringlet cache.","type":"text"}],"type":"topic","navigatorTitle":[{"text":"Entity","kind":"identifier"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/entity","title":"Entity","kind":"symbol","role":"symbol","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/Entity"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","title":"VHDLParsing","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","title":"VHDLMemoryStructures","kind":"symbol"}}}