vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_108M_0/sim/design_1_rst_clk_wiz_0_108M_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ip/design_1_extract_bit_0_0/sim/design_1_extract_bit_0_0.vhd" \

nosort
