#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1658-g74c52d6fa)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558665012df0 .scope module, "regfile_test" "regfile_test" 2 8;
 .timescale -9 -12;
P_0x558665012f80 .param/real "STEP" 0 2 20, Cr<m6400000000000000gfc8>; value=100.000
v0x55866506b160_0 .var "addr", 4 0;
v0x55866506b240_0 .var "clk", 0 0;
v0x55866506b310_0 .var "d_in", 31 0;
v0x55866506b410_0 .net "d_out", 31 0, L_0x55866506b980;  1 drivers
v0x55866506b4e0_0 .var/i "i", 31 0;
v0x55866506b580_0 .var "reset_", 0 0;
v0x55866506b620_0 .var "we_", 0 0;
S_0x558665013020 .scope module, "regfile" "regfile" 2 28, 3 3 0, S_0x558665012df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 5 "addr";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /INPUT 1 "we_";
    .port_info 5 /OUTPUT 32 "d_out";
L_0x55866506b980 .functor BUFZ 32, L_0x55866506b6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558665051af0_0 .net *"_ivl_0", 31 0, L_0x55866506b6f0;  1 drivers
v0x55866506a830_0 .net *"_ivl_2", 6 0, L_0x55866506b7f0;  1 drivers
L_0x7fea19c43018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55866506a910_0 .net *"_ivl_5", 1 0, L_0x7fea19c43018;  1 drivers
v0x55866506a9d0_0 .net "addr", 4 0, v0x55866506b160_0;  1 drivers
v0x55866506aab0_0 .net "clk", 0 0, v0x55866506b240_0;  1 drivers
v0x55866506abc0_0 .net "d_in", 31 0, v0x55866506b310_0;  1 drivers
v0x55866506aca0_0 .net "d_out", 31 0, L_0x55866506b980;  alias, 1 drivers
v0x55866506ad80 .array "ff", 0 31, 31 0;
v0x55866506ae40_0 .var/i "i", 31 0;
v0x55866506af20_0 .net "reset_", 0 0, v0x55866506b580_0;  1 drivers
v0x55866506afe0_0 .net "we_", 0 0, v0x55866506b620_0;  1 drivers
E_0x558665052320/0 .event negedge, v0x55866506af20_0;
E_0x558665052320/1 .event posedge, v0x55866506aab0_0;
E_0x558665052320 .event/or E_0x558665052320/0, E_0x558665052320/1;
L_0x55866506b6f0 .array/port v0x55866506ad80, L_0x55866506b7f0;
L_0x55866506b7f0 .concat [ 5 2 0 0], v0x55866506b160_0, L_0x7fea19c43018;
    .scope S_0x558665013020;
T_0 ;
    %wait E_0x558665052320;
    %load/vec4 v0x55866506af20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55866506ae40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55866506ae40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55866506ae40_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x55866506ad80, 0, 4;
    %load/vec4 v0x55866506ae40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55866506ae40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55866506afe0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x55866506abc0_0;
    %load/vec4 v0x55866506a9d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x55866506ad80, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558665012df0;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v0x55866506b240_0;
    %inv;
    %assign/vec4 v0x55866506b240_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558665012df0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55866506b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55866506b580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55866506b160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55866506b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55866506b620_0, 0;
    %delay 75000, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55866506b580_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55866506b4e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55866506b4e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 100000, 0;
    %load/vec4 v0x55866506b4e0_0;
    %pad/s 5;
    %assign/vec4 v0x55866506b160_0, 0;
    %load/vec4 v0x55866506b4e0_0;
    %assign/vec4 v0x55866506b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55866506b620_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55866506b160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55866506b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55866506b620_0, 0;
    %load/vec4 v0x55866506b410_0;
    %load/vec4 v0x55866506b4e0_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 64 "$display", $time, " ff[%d] Read/Write Check OK !", v0x55866506b4e0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 66 "$display", $time, " ff[%d] Read/Write Check NG !", v0x55866506b4e0_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x55866506b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55866506b4e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 100000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558665012df0;
T_3 ;
    %vpi_call 2 77 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558665013020 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_test.v";
    "regfile.v";
