###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Sat Mar 19 03:03:30 2022
#  Design:            mult_chip
#  Command:           report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/template_prj/mult_chip/apr/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                         0          0.000       0.000
Inverters                       8        125.280       0.164
Integrated Clock Gates          0          0.000       0.000
Non-Integrated Clock Gates      0          0.000       0.000
Clock Logic                     1      17290.000       2.557
All                             9      17415.280       2.721
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1213.200
Leaf       791.950
Total     2005.150
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1453.400
Leaf         701.030
Total       2154.430
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    2.721    0.153    2.874
Leaf     0.174    0.102    0.276
Total    2.896    0.255    3.150
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 16      0.174     0.011       0.033      0.002    0.135
--------------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.008       0.000      0.008    [0.008]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100       7       0.042       0.022      0.000    0.067    {6 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}                                      -
Leaf        0.100       3       0.086       0.019      0.074    0.108    {0 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------
Name           Type        Inst     Inst Area 
                           Count    (um^2)
----------------------------------------------
CLKINVX20TR    inverter      4         80.640
CLKINVX12TR    inverter      1         14.400
CLKINVX8TR     inverter      3         30.240
PICS           logic         1      17290.000
----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
i_clk         0     0     8      1       3        14    503.4     1259.41    17415.280  0.255  2.896  i_clk
---------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
i_clk            0             0             0            0           0          0        14        0       1       0         0         1
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     0     8      1       3      1.28571     14    5.33333  503.400    125.941    17415.280  0.255  2.896
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        14        0       1       0         0         1
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.000   191.295  503.400  184.965
Source-sink manhattan distance (um)   0.000   189.959  503.500  185.221
Source-sink resistance (Ohm)          0.000    68.221  125.941   39.088
-----------------------------------------------------------------------

Net length histogram across all clock trees:

-----------------------------
From (um)    To (um)    Count
-----------------------------
below         0.000       1
  0.000      10.000       9
-----------------------------

Source-sink distance histogram across all clock trees:

-----------------------------
From (um)    To (um)    Count
-----------------------------
below         0.000       1
  0.000      10.000       9
-----------------------------

Source-sink resistance histogram across all clock trees:

-------------------------------
From (Ohm)    To (Ohm)    Count
-------------------------------
below           0.000       1
   0.000       10.000       6
  10.000       20.000       3
-------------------------------

Transition distribution for half-corner worstDelay:setup.late:
==============================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100       7       0.042       0.022      0.000    0.067    {6 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}                                      -
Leaf        0.100       3       0.086       0.019      0.074    0.108    {0 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
i_clk               1                 0               0             0            1
---------------------------------------------------------------------------------------
Total               1                 0               0             0            1
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 2.557pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

------------------------------------------------------------------------------------
Half corner            Violation  Capacitance  Capacitance  Target             Pin
                       amount     target       achieved     source             
------------------------------------------------------------------------------------
worstDelay:setup.late    2.557       0.000        2.557     clock_root_forced  i_clk
------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 1 clock tree pin with a slew violation.

Slew violation summary across all clock trees - Top 1 violating pin:
====================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------
Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
                       amount     target  achieved  touch  net?   source    
                                                    net?                    
-------------------------------------------------------------------------------------------------
worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  u_core/u_SIGN_MEM/CLK
-------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Fanout histogram across all clock trees:

----------------------
Fanout  Non-leaf  Leaf
        nets      nets
----------------------
   1       6       2
   3       1       0
  14       0       1
----------------------

Report for clock tree: i_clk:
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   0
# Inverters           :   8
  Total               :   8
Minimum depth         :   7
Maximum depth         :   7
Buffering area (um^2) : 125.280

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      14        0       1       0         0         1
-----------------------------------------------------------------
Total    0      14        0       1       0         0         1
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------
Timing Corner           Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                        Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------
bestDelay:hold.early       0.108          0.093         0.067          0.056      ignored          -      ignored          -
bestDelay:hold.late        0.108          0.093         0.067          0.056      ignored          -      ignored          -
worstDelay:setup.early     0.108          0.093         0.067          0.056      ignored          -      ignored          -
worstDelay:setup.late      0.108          0.093         0.067          0.056      explicit     *0.100     explicit      0.100
---------------------------------------------------------------------------------------------------------------------------------

Fanout histogram for clock_tree i_clk:

----------------------
Fanout  Non-leaf  Leaf
        nets      nets
----------------------
   1       6       2
   3       1       0
  14       0       1
----------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

