
WEACT_743.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011920  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007224  08011bc0  08011bc0  00012bc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018de4  08018de4  00019de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018dec  08018dec  00019dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018df0  08018df0  00019df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000268  24000000  08018df4  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dcc  24000268  0801905c  0001a268  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001034  0801905c  0001b034  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001a268  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026b6f  00000000  00000000  0001a296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000055c1  00000000  00000000  00040e05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ff0  00000000  00000000  000463c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000185b  00000000  00000000  000483b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00040546  00000000  00000000  00049c13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002b888  00000000  00000000  0008a159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018b237  00000000  00000000  000b59e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00240c18  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000093e4  00000000  00000000  00240c5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  0024a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000268 	.word	0x24000268
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011ba8 	.word	0x08011ba8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400026c 	.word	0x2400026c
 80002dc:	08011ba8 	.word	0x08011ba8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <LCD_Test>:
NULL, 0, lcd_writereg, lcd_readreg, lcd_senddata, lcd_recvdata, lcd_gettick };

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void) {
 8000390:	b5b0      	push	{r4, r5, r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af02      	add	r7, sp, #8
   uint8_t text[20];
#ifdef TFT96
   ST7735Ctx.Orientation = ST7735_ORIENTATION_PORTRAIT;
 8000396:	4b62      	ldr	r3, [pc, #392]	@ (8000520 <LCD_Test+0x190>)
 8000398:	2200      	movs	r2, #0
 800039a:	609a      	str	r2, [r3, #8]
   ST7735Ctx.Panel = HannStar_Panel;
 800039c:	4b60      	ldr	r3, [pc, #384]	@ (8000520 <LCD_Test+0x190>)
 800039e:	2200      	movs	r2, #0
 80003a0:	731a      	strb	r2, [r3, #12]
   ST7735Ctx.Type = ST7735_0_9_inch_screen;
 80003a2:	4b5f      	ldr	r3, [pc, #380]	@ (8000520 <LCD_Test+0x190>)
 80003a4:	2201      	movs	r2, #1
 80003a6:	735a      	strb	r2, [r3, #13]
   #else
   error "Unknown Screen"

   #endif

   ST7735_RegisterBusIO(&st7735_pObj, &st7735_pIO);
 80003a8:	495e      	ldr	r1, [pc, #376]	@ (8000524 <LCD_Test+0x194>)
 80003aa:	485f      	ldr	r0, [pc, #380]	@ (8000528 <LCD_Test+0x198>)
 80003ac:	f000 fd30 	bl	8000e10 <ST7735_RegisterBusIO>
   ST7735_LCD_Driver.Init(&st7735_pObj, ST7735_FORMAT_RBG565, &ST7735Ctx);
 80003b0:	4b5e      	ldr	r3, [pc, #376]	@ (800052c <LCD_Test+0x19c>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a5a      	ldr	r2, [pc, #360]	@ (8000520 <LCD_Test+0x190>)
 80003b6:	2105      	movs	r1, #5
 80003b8:	485b      	ldr	r0, [pc, #364]	@ (8000528 <LCD_Test+0x198>)
 80003ba:	4798      	blx	r3
   ST7735_LCD_Driver.ReadID(&st7735_pObj, &st7735_id);
 80003bc:	4b5b      	ldr	r3, [pc, #364]	@ (800052c <LCD_Test+0x19c>)
 80003be:	689b      	ldr	r3, [r3, #8]
 80003c0:	495b      	ldr	r1, [pc, #364]	@ (8000530 <LCD_Test+0x1a0>)
 80003c2:	4859      	ldr	r0, [pc, #356]	@ (8000528 <LCD_Test+0x198>)
 80003c4:	4798      	blx	r3

   LCD_SetBrightness(0);
 80003c6:	2000      	movs	r0, #0
 80003c8:	f000 f8be 	bl	8000548 <LCD_SetBrightness>

#ifdef TFT96
   extern unsigned char WeActStudiologo_160_80[];
   ST7735_LCD_Driver.DrawBitmap(&st7735_pObj, 0, 0, WeActStudiologo_160_80);
 80003cc:	4b57      	ldr	r3, [pc, #348]	@ (800052c <LCD_Test+0x19c>)
 80003ce:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80003d0:	4b58      	ldr	r3, [pc, #352]	@ (8000534 <LCD_Test+0x1a4>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	2100      	movs	r1, #0
 80003d6:	4854      	ldr	r0, [pc, #336]	@ (8000528 <LCD_Test+0x198>)
 80003d8:	47a0      	blx	r4
#elif TFT18
   extern unsigned char WeActStudiologo_128_160[];
   ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);
   #endif

   uint32_t tick = get_tick();
 80003da:	f002 f8e5 	bl	80025a8 <HAL_GetTick>
 80003de:	6178      	str	r0, [r7, #20]
   while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET) {
 80003e0:	e06c      	b.n	80004bc <LCD_Test+0x12c>
      delay_ms(10);
 80003e2:	200a      	movs	r0, #10
 80003e4:	f002 f8ec 	bl	80025c0 <HAL_Delay>

      if (get_tick() - tick <= 1000)
 80003e8:	f002 f8de 	bl	80025a8 <HAL_GetTick>
 80003ec:	4602      	mov	r2, r0
 80003ee:	697b      	ldr	r3, [r7, #20]
 80003f0:	1ad3      	subs	r3, r2, r3
 80003f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80003f6:	d810      	bhi.n	800041a <LCD_Test+0x8a>
         LCD_SetBrightness((get_tick() - tick) * 300 / 1000);
 80003f8:	f002 f8d6 	bl	80025a8 <HAL_GetTick>
 80003fc:	4602      	mov	r2, r0
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	1ad3      	subs	r3, r2, r3
 8000402:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000406:	fb02 f303 	mul.w	r3, r2, r3
 800040a:	4a4b      	ldr	r2, [pc, #300]	@ (8000538 <LCD_Test+0x1a8>)
 800040c:	fba2 2303 	umull	r2, r3, r2, r3
 8000410:	099b      	lsrs	r3, r3, #6
 8000412:	4618      	mov	r0, r3
 8000414:	f000 f898 	bl	8000548 <LCD_SetBrightness>
 8000418:	e050      	b.n	80004bc <LCD_Test+0x12c>
      else if (get_tick() - tick <= 3000) {
 800041a:	f002 f8c5 	bl	80025a8 <HAL_GetTick>
 800041e:	4602      	mov	r2, r0
 8000420:	697b      	ldr	r3, [r7, #20]
 8000422:	1ad3      	subs	r3, r2, r3
 8000424:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000428:	4293      	cmp	r3, r2
 800042a:	d83e      	bhi.n	80004aa <LCD_Test+0x11a>
         sprintf((char*) &text, "%03d", (int)((get_tick() - tick - 1000) / 10));
 800042c:	f002 f8bc 	bl	80025a8 <HAL_GetTick>
 8000430:	4602      	mov	r2, r0
 8000432:	697b      	ldr	r3, [r7, #20]
 8000434:	1ad3      	subs	r3, r2, r3
 8000436:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800043a:	4a40      	ldr	r2, [pc, #256]	@ (800053c <LCD_Test+0x1ac>)
 800043c:	fba2 2303 	umull	r2, r3, r2, r3
 8000440:	08db      	lsrs	r3, r3, #3
 8000442:	461a      	mov	r2, r3
 8000444:	463b      	mov	r3, r7
 8000446:	493e      	ldr	r1, [pc, #248]	@ (8000540 <LCD_Test+0x1b0>)
 8000448:	4618      	mov	r0, r3
 800044a:	f00f fb81 	bl	800fb50 <siprintf>
         LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16,
 800044e:	4b34      	ldr	r3, [pc, #208]	@ (8000520 <LCD_Test+0x190>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	b29b      	uxth	r3, r3
 8000454:	3b1e      	subs	r3, #30
 8000456:	b298      	uxth	r0, r3
 8000458:	4b31      	ldr	r3, [pc, #196]	@ (8000520 <LCD_Test+0x190>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	b29a      	uxth	r2, r3
 800045e:	463b      	mov	r3, r7
 8000460:	9301      	str	r3, [sp, #4]
 8000462:	2310      	movs	r3, #16
 8000464:	9300      	str	r3, [sp, #0]
 8000466:	2310      	movs	r3, #16
 8000468:	2101      	movs	r1, #1
 800046a:	f000 fb15 	bl	8000a98 <LCD_ShowString>
               text);
         ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 800046e:	4b2f      	ldr	r3, [pc, #188]	@ (800052c <LCD_Test+0x19c>)
 8000470:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8000472:	4b2b      	ldr	r3, [pc, #172]	@ (8000520 <LCD_Test+0x190>)
 8000474:	685b      	ldr	r3, [r3, #4]
 8000476:	1edd      	subs	r5, r3, #3
               (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3,
 8000478:	f002 f896 	bl	80025a8 <HAL_GetTick>
 800047c:	4602      	mov	r2, r0
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	1ad3      	subs	r3, r2, r3
 8000482:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8000486:	4a26      	ldr	r2, [pc, #152]	@ (8000520 <LCD_Test+0x190>)
 8000488:	6812      	ldr	r2, [r2, #0]
 800048a:	fb02 f303 	mul.w	r3, r2, r3
         ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 800048e:	4a2a      	ldr	r2, [pc, #168]	@ (8000538 <LCD_Test+0x1a8>)
 8000490:	fba2 2303 	umull	r2, r3, r2, r3
 8000494:	09db      	lsrs	r3, r3, #7
 8000496:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800049a:	9201      	str	r2, [sp, #4]
 800049c:	2203      	movs	r2, #3
 800049e:	9200      	str	r2, [sp, #0]
 80004a0:	462a      	mov	r2, r5
 80004a2:	2100      	movs	r1, #0
 80004a4:	4820      	ldr	r0, [pc, #128]	@ (8000528 <LCD_Test+0x198>)
 80004a6:	47a0      	blx	r4
 80004a8:	e008      	b.n	80004bc <LCD_Test+0x12c>
               0xFFFF);
      } else if (get_tick() - tick > 3000)
 80004aa:	f002 f87d 	bl	80025a8 <HAL_GetTick>
 80004ae:	4602      	mov	r2, r0
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	1ad3      	subs	r3, r2, r3
 80004b4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d808      	bhi.n	80004ce <LCD_Test+0x13e>
   while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET) {
 80004bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004c0:	4820      	ldr	r0, [pc, #128]	@ (8000544 <LCD_Test+0x1b4>)
 80004c2:	f004 f8a9 	bl	8004618 <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d18a      	bne.n	80003e2 <LCD_Test+0x52>
 80004cc:	e004      	b.n	80004d8 <LCD_Test+0x148>
         break;
 80004ce:	bf00      	nop
   }
   while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET) {
 80004d0:	e002      	b.n	80004d8 <LCD_Test+0x148>
      delay_ms(10);
 80004d2:	200a      	movs	r0, #10
 80004d4:	f002 f874 	bl	80025c0 <HAL_Delay>
   while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET) {
 80004d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004dc:	4819      	ldr	r0, [pc, #100]	@ (8000544 <LCD_Test+0x1b4>)
 80004de:	f004 f89b 	bl	8004618 <HAL_GPIO_ReadPin>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d0f4      	beq.n	80004d2 <LCD_Test+0x142>
   }
   LCD_Light(0, 300);
 80004e8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80004ec:	2000      	movs	r0, #0
 80004ee:	f000 f847 	bl	8000580 <LCD_Light>

   ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 80004f2:	4b0e      	ldr	r3, [pc, #56]	@ (800052c <LCD_Test+0x19c>)
 80004f4:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80004f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000520 <LCD_Test+0x190>)
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	4b09      	ldr	r3, [pc, #36]	@ (8000520 <LCD_Test+0x190>)
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	2100      	movs	r1, #0
 8000500:	9101      	str	r1, [sp, #4]
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	4613      	mov	r3, r2
 8000506:	2200      	movs	r2, #0
 8000508:	2100      	movs	r1, #0
 800050a:	4807      	ldr	r0, [pc, #28]	@ (8000528 <LCD_Test+0x198>)
 800050c:	47a0      	blx	r4
//   sprintf((char *)&text, "STM32H7xx 0x%x", HAL_GetDEVID());
//   LCD_ShowString(4, 20, ST7735Ctx.Width, 16, 16, text);
//   sprintf((char *)&text, "LCD ID:0x%x", st7735_id);
//   LCD_ShowString(4, 36, ST7735Ctx.Width, 16, 16, text);

   LCD_Light(100, 300);
 800050e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000512:	2064      	movs	r0, #100	@ 0x64
 8000514:	f000 f834 	bl	8000580 <LCD_Light>
}
 8000518:	bf00      	nop
 800051a:	3718      	adds	r7, #24
 800051c:	46bd      	mov	sp, r7
 800051e:	bdb0      	pop	{r4, r5, r7, pc}
 8000520:	240002c4 	.word	0x240002c4
 8000524:	24000000 	.word	0x24000000
 8000528:	24000284 	.word	0x24000284
 800052c:	24000024 	.word	0x24000024
 8000530:	240002bc 	.word	0x240002bc
 8000534:	0801263c 	.word	0x0801263c
 8000538:	10624dd3 	.word	0x10624dd3
 800053c:	cccccccd 	.word	0xcccccccd
 8000540:	08011bc0 	.word	0x08011bc0
 8000544:	58020800 	.word	0x58020800

08000548 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness) {
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
   __HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8000550:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <LCD_SetBrightness+0x1c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	687a      	ldr	r2, [r7, #4]
 8000556:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	24000cc4 	.word	0x24000cc4

08000568 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void) {
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
   return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 800056c:	4b03      	ldr	r3, [pc, #12]	@ (800057c <LCD_GetBrightness+0x14>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8000572:	4618      	mov	r0, r3
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	24000cc4 	.word	0x24000cc4

08000580 <LCD_Light>:

//   Ļ 𽥱      ߱䰵
// Brightness_Dis: Ŀ  ֵ
// time:  ﵽĿ  ֵ  ʱ  ,  λ: ms
void LCD_Light(uint32_t Brightness_Dis, uint32_t time) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	@ 0x28
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6039      	str	r1, [r7, #0]
   uint32_t Brightness_Now;
   uint32_t time_now;
   float temp1, temp2;
   float k, set;

   Brightness_Now = LCD_GetBrightness();
 800058a:	f7ff ffed 	bl	8000568 <LCD_GetBrightness>
 800058e:	6278      	str	r0, [r7, #36]	@ 0x24
   time_now = 0;
 8000590:	2300      	movs	r3, #0
 8000592:	623b      	str	r3, [r7, #32]
   if (Brightness_Now == Brightness_Dis)
 8000594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	429a      	cmp	r2, r3
 800059a:	d05e      	beq.n	800065a <LCD_Light+0xda>
      return;

   if (time == time_now)
 800059c:	683a      	ldr	r2, [r7, #0]
 800059e:	6a3b      	ldr	r3, [r7, #32]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d05c      	beq.n	800065e <LCD_Light+0xde>
      return;

   temp1 = Brightness_Now;
 80005a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005a6:	ee07 3a90 	vmov	s15, r3
 80005aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005ae:	edc7 7a07 	vstr	s15, [r7, #28]
   temp1 = temp1 - Brightness_Dis;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	ee07 3a90 	vmov	s15, r3
 80005b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80005c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005c4:	edc7 7a07 	vstr	s15, [r7, #28]
   temp2 = time_now;
 80005c8:	6a3b      	ldr	r3, [r7, #32]
 80005ca:	ee07 3a90 	vmov	s15, r3
 80005ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005d2:	edc7 7a06 	vstr	s15, [r7, #24]
   temp2 = temp2 - time;
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	ee07 3a90 	vmov	s15, r3
 80005dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80005e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005e8:	edc7 7a06 	vstr	s15, [r7, #24]

   k = temp1 / temp2;
 80005ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80005f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80005f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005f8:	edc7 7a05 	vstr	s15, [r7, #20]

   uint32_t tick = get_tick();
 80005fc:	f001 ffd4 	bl	80025a8 <HAL_GetTick>
 8000600:	6138      	str	r0, [r7, #16]
   while (1) {
      delay_ms(1);
 8000602:	2001      	movs	r0, #1
 8000604:	f001 ffdc 	bl	80025c0 <HAL_Delay>

      time_now = get_tick() - tick;
 8000608:	f001 ffce 	bl	80025a8 <HAL_GetTick>
 800060c:	4602      	mov	r2, r0
 800060e:	693b      	ldr	r3, [r7, #16]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	623b      	str	r3, [r7, #32]

      temp2 = time_now - 0;
 8000614:	6a3b      	ldr	r3, [r7, #32]
 8000616:	ee07 3a90 	vmov	s15, r3
 800061a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800061e:	edc7 7a06 	vstr	s15, [r7, #24]

      set = Brightness_Now + temp2 * k;
 8000622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000624:	ee07 3a90 	vmov	s15, r3
 8000628:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800062c:	edd7 6a06 	vldr	s13, [r7, #24]
 8000630:	edd7 7a05 	vldr	s15, [r7, #20]
 8000634:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000638:	ee77 7a27 	vadd.f32	s15, s14, s15
 800063c:	edc7 7a03 	vstr	s15, [r7, #12]

      LCD_SetBrightness((uint32_t) set);
 8000640:	edd7 7a03 	vldr	s15, [r7, #12]
 8000644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000648:	ee17 0a90 	vmov	r0, s15
 800064c:	f7ff ff7c 	bl	8000548 <LCD_SetBrightness>

      if (time_now >= time)
 8000650:	6a3a      	ldr	r2, [r7, #32]
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	429a      	cmp	r2, r3
 8000656:	d204      	bcs.n	8000662 <LCD_Light+0xe2>
      delay_ms(1);
 8000658:	e7d3      	b.n	8000602 <LCD_Light+0x82>
      return;
 800065a:	bf00      	nop
 800065c:	e002      	b.n	8000664 <LCD_Light+0xe4>
      return;
 800065e:	bf00      	nop
 8000660:	e000      	b.n	8000664 <LCD_Light+0xe4>
         break;
 8000662:	bf00      	nop

   }
}
 8000664:	3728      	adds	r7, #40	@ 0x28
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <LCD_ShowChar>:
//num:Ҫ  ʾ   ַ :" "--->"~"
//size:     С 12/16
//mode:   ӷ ʽ(1)   Ƿǵ  ӷ ʽ(0)

void LCD_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint8_t size,
      uint8_t mode) {
 800066c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000670:	b097      	sub	sp, #92	@ 0x5c
 8000672:	af02      	add	r7, sp, #8
 8000674:	461e      	mov	r6, r3
 8000676:	4603      	mov	r3, r0
 8000678:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800067a:	460b      	mov	r3, r1
 800067c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800067e:	4613      	mov	r3, r2
 8000680:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000684:	4633      	mov	r3, r6
 8000686:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800068a:	466b      	mov	r3, sp
 800068c:	607b      	str	r3, [r7, #4]
   uint8_t temp, t1, t;
   uint16_t y0 = y;
 800068e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000690:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
   uint16_t x0 = x;
 8000694:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000696:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
   uint16_t colortemp = POINT_COLOR;
 800069a:	4bb0      	ldr	r3, [pc, #704]	@ (800095c <LCD_ShowChar+0x2f0>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
   uint32_t h, w;

   uint16_t write[size][size == 12 ? 6 : 8];
 80006a2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80006a6:	2b0c      	cmp	r3, #12
 80006a8:	d101      	bne.n	80006ae <LCD_ShowChar+0x42>
 80006aa:	2106      	movs	r1, #6
 80006ac:	e000      	b.n	80006b0 <LCD_ShowChar+0x44>
 80006ae:	2108      	movs	r1, #8
 80006b0:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 80006b4:	1e4b      	subs	r3, r1, #1
 80006b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80006b8:	460a      	mov	r2, r1
 80006ba:	2300      	movs	r3, #0
 80006bc:	4692      	mov	sl, r2
 80006be:	469b      	mov	fp, r3
 80006c0:	f04f 0200 	mov.w	r2, #0
 80006c4:	f04f 0300 	mov.w	r3, #0
 80006c8:	ea4f 130b 	mov.w	r3, fp, lsl #4
 80006cc:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 80006d0:	ea4f 120a 	mov.w	r2, sl, lsl #4
 80006d4:	460b      	mov	r3, r1
 80006d6:	005e      	lsls	r6, r3, #1
 80006d8:	4603      	mov	r3, r0
 80006da:	3b01      	subs	r3, #1
 80006dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80006de:	460a      	mov	r2, r1
 80006e0:	2300      	movs	r3, #0
 80006e2:	61ba      	str	r2, [r7, #24]
 80006e4:	61fb      	str	r3, [r7, #28]
 80006e6:	b2c3      	uxtb	r3, r0
 80006e8:	2200      	movs	r2, #0
 80006ea:	623b      	str	r3, [r7, #32]
 80006ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80006ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80006f2:	465b      	mov	r3, fp
 80006f4:	6a3a      	ldr	r2, [r7, #32]
 80006f6:	fb02 fc03 	mul.w	ip, r2, r3
 80006fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006fc:	4652      	mov	r2, sl
 80006fe:	fb02 f303 	mul.w	r3, r2, r3
 8000702:	449c      	add	ip, r3
 8000704:	4652      	mov	r2, sl
 8000706:	6a3b      	ldr	r3, [r7, #32]
 8000708:	fba2 8903 	umull	r8, r9, r2, r3
 800070c:	eb0c 0309 	add.w	r3, ip, r9
 8000710:	4699      	mov	r9, r3
 8000712:	f04f 0200 	mov.w	r2, #0
 8000716:	f04f 0300 	mov.w	r3, #0
 800071a:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800071e:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000722:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000726:	460a      	mov	r2, r1
 8000728:	2300      	movs	r3, #0
 800072a:	613a      	str	r2, [r7, #16]
 800072c:	617b      	str	r3, [r7, #20]
 800072e:	b2c3      	uxtb	r3, r0
 8000730:	2200      	movs	r2, #0
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	60fa      	str	r2, [r7, #12]
 8000736:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800073a:	464b      	mov	r3, r9
 800073c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8000740:	4652      	mov	r2, sl
 8000742:	fb02 fc03 	mul.w	ip, r2, r3
 8000746:	465b      	mov	r3, fp
 8000748:	4642      	mov	r2, r8
 800074a:	fb02 f303 	mul.w	r3, r2, r3
 800074e:	449c      	add	ip, r3
 8000750:	4642      	mov	r2, r8
 8000752:	4653      	mov	r3, sl
 8000754:	fba2 4503 	umull	r4, r5, r2, r3
 8000758:	eb0c 0305 	add.w	r3, ip, r5
 800075c:	461d      	mov	r5, r3
 800075e:	f04f 0200 	mov.w	r2, #0
 8000762:	f04f 0300 	mov.w	r3, #0
 8000766:	012b      	lsls	r3, r5, #4
 8000768:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800076c:	0122      	lsls	r2, r4, #4
 800076e:	460b      	mov	r3, r1
 8000770:	4602      	mov	r2, r0
 8000772:	fb02 f303 	mul.w	r3, r2, r3
 8000776:	005b      	lsls	r3, r3, #1
 8000778:	3307      	adds	r3, #7
 800077a:	08db      	lsrs	r3, r3, #3
 800077c:	00db      	lsls	r3, r3, #3
 800077e:	ebad 0d03 	sub.w	sp, sp, r3
 8000782:	ab02      	add	r3, sp, #8
 8000784:	3301      	adds	r3, #1
 8000786:	085b      	lsrs	r3, r3, #1
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	63bb      	str	r3, [r7, #56]	@ 0x38
   uint16_t count;

   ST7735_GetXSize(&st7735_pObj, &w);
 800078c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000790:	4619      	mov	r1, r3
 8000792:	4873      	ldr	r0, [pc, #460]	@ (8000960 <LCD_ShowChar+0x2f4>)
 8000794:	f001 fca6 	bl	80020e4 <ST7735_GetXSize>
   ST7735_GetYSize(&st7735_pObj, &h);
 8000798:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800079c:	4619      	mov	r1, r3
 800079e:	4870      	ldr	r0, [pc, #448]	@ (8000960 <LCD_ShowChar+0x2f4>)
 80007a0:	f001 fcb2 	bl	8002108 <ST7735_GetYSize>

   //   ô
   num = num - ' ';  // õ ƫ ƺ  ֵ
 80007a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80007a8:	3b20      	subs	r3, #32
 80007aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
   count = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

   if (!mode) // ǵ  ӷ ʽ
 80007b4:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	f040 80a8 	bne.w	800090e <LCD_ShowChar+0x2a2>
   {
      for (t = 0; t < size; t++) {
 80007be:	2300      	movs	r3, #0
 80007c0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80007c4:	e09b      	b.n	80008fe <LCD_ShowChar+0x292>
         if (size == 12)
 80007c6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80007ca:	2b0c      	cmp	r3, #12
 80007cc:	d10e      	bne.n	80007ec <LCD_ShowChar+0x180>
            temp = asc2_1206[num][t];  //    1206
 80007ce:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80007d2:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 80007d6:	4863      	ldr	r0, [pc, #396]	@ (8000964 <LCD_ShowChar+0x2f8>)
 80007d8:	4613      	mov	r3, r2
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	4413      	add	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	4403      	add	r3, r0
 80007e2:	440b      	add	r3, r1
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80007ea:	e00a      	b.n	8000802 <LCD_ShowChar+0x196>
         else
            temp = asc2_1608[num][t];       //    1608
 80007ec:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80007f0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80007f4:	495c      	ldr	r1, [pc, #368]	@ (8000968 <LCD_ShowChar+0x2fc>)
 80007f6:	0112      	lsls	r2, r2, #4
 80007f8:	440a      	add	r2, r1
 80007fa:	4413      	add	r3, r2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

         for (t1 = 0; t1 < 8; t1++) {
 8000802:	2300      	movs	r3, #0
 8000804:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000808:	e06e      	b.n	80008e8 <LCD_ShowChar+0x27c>
            if (temp & 0x80)
 800080a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800080e:	2b00      	cmp	r3, #0
 8000810:	da0e      	bge.n	8000830 <LCD_ShowChar+0x1c4>
               POINT_COLOR = (colortemp & 0xFF) << 8 | colortemp >> 8;
 8000812:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8000816:	021b      	lsls	r3, r3, #8
 8000818:	b21a      	sxth	r2, r3
 800081a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800081e:	0a1b      	lsrs	r3, r3, #8
 8000820:	b29b      	uxth	r3, r3
 8000822:	b21b      	sxth	r3, r3
 8000824:	4313      	orrs	r3, r2
 8000826:	b21b      	sxth	r3, r3
 8000828:	b29a      	uxth	r2, r3
 800082a:	4b4c      	ldr	r3, [pc, #304]	@ (800095c <LCD_ShowChar+0x2f0>)
 800082c:	801a      	strh	r2, [r3, #0]
 800082e:	e00e      	b.n	800084e <LCD_ShowChar+0x1e2>
            else
               POINT_COLOR = (BACK_COLOR & 0xFF) << 8 | BACK_COLOR >> 8;
 8000830:	4b4e      	ldr	r3, [pc, #312]	@ (800096c <LCD_ShowChar+0x300>)
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	b21b      	sxth	r3, r3
 8000836:	021b      	lsls	r3, r3, #8
 8000838:	b21a      	sxth	r2, r3
 800083a:	4b4c      	ldr	r3, [pc, #304]	@ (800096c <LCD_ShowChar+0x300>)
 800083c:	881b      	ldrh	r3, [r3, #0]
 800083e:	0a1b      	lsrs	r3, r3, #8
 8000840:	b29b      	uxth	r3, r3
 8000842:	b21b      	sxth	r3, r3
 8000844:	4313      	orrs	r3, r2
 8000846:	b21b      	sxth	r3, r3
 8000848:	b29a      	uxth	r2, r3
 800084a:	4b44      	ldr	r3, [pc, #272]	@ (800095c <LCD_ShowChar+0x2f0>)
 800084c:	801a      	strh	r2, [r3, #0]

            write[count][t / 2] = POINT_COLOR;
 800084e:	0872      	lsrs	r2, r6, #1
 8000850:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8000854:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	b2db      	uxtb	r3, r3
 800085c:	461c      	mov	r4, r3
 800085e:	4b3f      	ldr	r3, [pc, #252]	@ (800095c <LCD_ShowChar+0x2f0>)
 8000860:	8818      	ldrh	r0, [r3, #0]
 8000862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000864:	fb01 f202 	mul.w	r2, r1, r2
 8000868:	4422      	add	r2, r4
 800086a:	4601      	mov	r1, r0
 800086c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            count++;
 8000870:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000874:	3301      	adds	r3, #1
 8000876:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
            if (count >= size)
 800087a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800087e:	b29b      	uxth	r3, r3
 8000880:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000884:	429a      	cmp	r2, r3
 8000886:	d302      	bcc.n	800088e <LCD_ShowChar+0x222>
               count = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

            temp <<= 1;
 800088e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            y++;
 8000898:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800089a:	3301      	adds	r3, #1
 800089c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            if (y > h) {
 800089e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80008a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d904      	bls.n	80008b0 <LCD_ShowChar+0x244>
               POINT_COLOR = colortemp;
 80008a6:	4a2d      	ldr	r2, [pc, #180]	@ (800095c <LCD_ShowChar+0x2f0>)
 80008a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008ac:	8013      	strh	r3, [r2, #0]
               return;
 80008ae:	e0e8      	b.n	8000a82 <LCD_ShowChar+0x416>
            }       //
            if ((y - y0) == size) {
 80008b0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80008b2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80008b6:	1ad2      	subs	r2, r2, r3
 80008b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80008bc:	429a      	cmp	r2, r3
 80008be:	d10e      	bne.n	80008de <LCD_ShowChar+0x272>
               y = y0;
 80008c0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80008c4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               x++;
 80008c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80008c8:	3301      	adds	r3, #1
 80008ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
               if (x > w) {
 80008cc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80008ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d90e      	bls.n	80008f2 <LCD_ShowChar+0x286>
                  POINT_COLOR = colortemp;
 80008d4:	4a21      	ldr	r2, [pc, #132]	@ (800095c <LCD_ShowChar+0x2f0>)
 80008d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008da:	8013      	strh	r3, [r2, #0]
                  return;
 80008dc:	e0d1      	b.n	8000a82 <LCD_ShowChar+0x416>
         for (t1 = 0; t1 < 8; t1++) {
 80008de:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80008e2:	3301      	adds	r3, #1
 80008e4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80008e8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80008ec:	2b07      	cmp	r3, #7
 80008ee:	d98c      	bls.n	800080a <LCD_ShowChar+0x19e>
 80008f0:	e000      	b.n	80008f4 <LCD_ShowChar+0x288>
               }       //
               break;
 80008f2:	bf00      	nop
      for (t = 0; t < size; t++) {
 80008f4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80008f8:	3301      	adds	r3, #1
 80008fa:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80008fe:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000902:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000906:	429a      	cmp	r2, r3
 8000908:	f4ff af5d 	bcc.w	80007c6 <LCD_ShowChar+0x15a>
 800090c:	e09e      	b.n	8000a4c <LCD_ShowChar+0x3e0>
            }
         }
      }
   } else       //   ӷ ʽ
   {
      for (t = 0; t < size; t++) {
 800090e:	2300      	movs	r3, #0
 8000910:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000914:	e093      	b.n	8000a3e <LCD_ShowChar+0x3d2>
         if (size == 12)
 8000916:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800091a:	2b0c      	cmp	r3, #12
 800091c:	d10e      	bne.n	800093c <LCD_ShowChar+0x2d0>
            temp = asc2_1206[num][t];  //    1206
 800091e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000922:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8000926:	480f      	ldr	r0, [pc, #60]	@ (8000964 <LCD_ShowChar+0x2f8>)
 8000928:	4613      	mov	r3, r2
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4413      	add	r3, r2
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	4403      	add	r3, r0
 8000932:	440b      	add	r3, r1
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800093a:	e00a      	b.n	8000952 <LCD_ShowChar+0x2e6>
         else
            temp = asc2_1608[num][t];       //    1608
 800093c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000940:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000944:	4908      	ldr	r1, [pc, #32]	@ (8000968 <LCD_ShowChar+0x2fc>)
 8000946:	0112      	lsls	r2, r2, #4
 8000948:	440a      	add	r2, r1
 800094a:	4413      	add	r3, r2
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
         for (t1 = 0; t1 < 8; t1++) {
 8000952:	2300      	movs	r3, #0
 8000954:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000958:	e066      	b.n	8000a28 <LCD_ShowChar+0x3bc>
 800095a:	bf00      	nop
 800095c:	24000020 	.word	0x24000020
 8000960:	24000284 	.word	0x24000284
 8000964:	08011bd8 	.word	0x08011bd8
 8000968:	0801204c 	.word	0x0801204c
 800096c:	240002c0 	.word	0x240002c0
            if (temp & 0x80)
 8000970:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8000974:	2b00      	cmp	r3, #0
 8000976:	da1b      	bge.n	80009b0 <LCD_ShowChar+0x344>
               write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
                     | POINT_COLOR >> 8;
 8000978:	4b45      	ldr	r3, [pc, #276]	@ (8000a90 <LCD_ShowChar+0x424>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	b21b      	sxth	r3, r3
 800097e:	021b      	lsls	r3, r3, #8
 8000980:	b21a      	sxth	r2, r3
 8000982:	4b43      	ldr	r3, [pc, #268]	@ (8000a90 <LCD_ShowChar+0x424>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	0a1b      	lsrs	r3, r3, #8
 8000988:	b29b      	uxth	r3, r3
 800098a:	b21b      	sxth	r3, r3
 800098c:	4313      	orrs	r3, r2
 800098e:	b218      	sxth	r0, r3
               write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 8000990:	0872      	lsrs	r2, r6, #1
 8000992:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8000996:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800099a:	085b      	lsrs	r3, r3, #1
 800099c:	b2db      	uxtb	r3, r3
 800099e:	461c      	mov	r4, r3
                     | POINT_COLOR >> 8;
 80009a0:	b280      	uxth	r0, r0
               write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 80009a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009a4:	fb01 f202 	mul.w	r2, r1, r2
 80009a8:	4422      	add	r2, r4
 80009aa:	4601      	mov	r1, r0
 80009ac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            count++;
 80009b0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80009b4:	3301      	adds	r3, #1
 80009b6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
            if (count >= size)
 80009ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80009be:	b29b      	uxth	r3, r3
 80009c0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d302      	bcc.n	80009ce <LCD_ShowChar+0x362>
               count = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

            temp <<= 1;
 80009ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            y++;
 80009d8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80009da:	3301      	adds	r3, #1
 80009dc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            if (y >= h) {
 80009de:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80009e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d304      	bcc.n	80009f0 <LCD_ShowChar+0x384>
               POINT_COLOR = colortemp;
 80009e6:	4a2a      	ldr	r2, [pc, #168]	@ (8000a90 <LCD_ShowChar+0x424>)
 80009e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80009ec:	8013      	strh	r3, [r2, #0]
               return;
 80009ee:	e048      	b.n	8000a82 <LCD_ShowChar+0x416>
            }       //
            if ((y - y0) == size) {
 80009f0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80009f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80009f6:	1ad2      	subs	r2, r2, r3
 80009f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d10e      	bne.n	8000a1e <LCD_ShowChar+0x3b2>
               y = y0;
 8000a00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000a04:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               x++;
 8000a06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000a08:	3301      	adds	r3, #1
 8000a0a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
               if (x >= w) {
 8000a0c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d30e      	bcc.n	8000a32 <LCD_ShowChar+0x3c6>
                  POINT_COLOR = colortemp;
 8000a14:	4a1e      	ldr	r2, [pc, #120]	@ (8000a90 <LCD_ShowChar+0x424>)
 8000a16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000a1a:	8013      	strh	r3, [r2, #0]
                  return;
 8000a1c:	e031      	b.n	8000a82 <LCD_ShowChar+0x416>
         for (t1 = 0; t1 < 8; t1++) {
 8000a1e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000a22:	3301      	adds	r3, #1
 8000a24:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000a28:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000a2c:	2b07      	cmp	r3, #7
 8000a2e:	d99f      	bls.n	8000970 <LCD_ShowChar+0x304>
 8000a30:	e000      	b.n	8000a34 <LCD_ShowChar+0x3c8>
               }       //
               break;
 8000a32:	bf00      	nop
      for (t = 0; t < size; t++) {
 8000a34:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000a38:	3301      	adds	r3, #1
 8000a3a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000a3e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000a42:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a46:	429a      	cmp	r2, r3
 8000a48:	f4ff af65 	bcc.w	8000916 <LCD_ShowChar+0x2aa>
            }
         }
      }
   }
   ST7735_FillRGBRect(&st7735_pObj, x0, y0, (uint8_t*) &write,
 8000a4c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8000a50:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8000a54:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a58:	2b0c      	cmp	r3, #12
 8000a5a:	d101      	bne.n	8000a60 <LCD_ShowChar+0x3f4>
 8000a5c:	2306      	movs	r3, #6
 8000a5e:	e000      	b.n	8000a62 <LCD_ShowChar+0x3f6>
 8000a60:	2308      	movs	r3, #8
 8000a62:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8000a66:	9201      	str	r2, [sp, #4]
 8000a68:	9300      	str	r3, [sp, #0]
 8000a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a6c:	4602      	mov	r2, r0
 8000a6e:	4809      	ldr	r0, [pc, #36]	@ (8000a94 <LCD_ShowChar+0x428>)
 8000a70:	f001 f98a 	bl	8001d88 <ST7735_FillRGBRect>
         size == 12 ? 6 : 8, size);
   POINT_COLOR = colortemp;
 8000a74:	4a06      	ldr	r2, [pc, #24]	@ (8000a90 <LCD_ShowChar+0x424>)
 8000a76:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000a7a:	8013      	strh	r3, [r2, #0]
 8000a7c:	f8d7 d004 	ldr.w	sp, [r7, #4]
 8000a80:	e001      	b.n	8000a86 <LCD_ShowChar+0x41a>
               return;
 8000a82:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 8000a86:	3754      	adds	r7, #84	@ 0x54
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a8e:	bf00      	nop
 8000a90:	24000020 	.word	0x24000020
 8000a94:	24000284 	.word	0x24000284

08000a98 <LCD_ShowString>:
//x,y:
//width,height:     С
//size:     С
//*p: ַ     ʼ  ַ
void LCD_ShowString(uint16_t x, uint16_t y, uint16_t width, uint16_t height,
      uint8_t size, uint8_t *p) {
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b087      	sub	sp, #28
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	4604      	mov	r4, r0
 8000aa0:	4608      	mov	r0, r1
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4623      	mov	r3, r4
 8000aa8:	80fb      	strh	r3, [r7, #6]
 8000aaa:	4603      	mov	r3, r0
 8000aac:	80bb      	strh	r3, [r7, #4]
 8000aae:	460b      	mov	r3, r1
 8000ab0:	807b      	strh	r3, [r7, #2]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	803b      	strh	r3, [r7, #0]
   uint8_t x0 = x;
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	73fb      	strb	r3, [r7, #15]
   width += x;
 8000aba:	887a      	ldrh	r2, [r7, #2]
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	4413      	add	r3, r2
 8000ac0:	807b      	strh	r3, [r7, #2]
   height += y;
 8000ac2:	883a      	ldrh	r2, [r7, #0]
 8000ac4:	88bb      	ldrh	r3, [r7, #4]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	803b      	strh	r3, [r7, #0]
   while ((*p <= '~') && (*p >= ' '))       // ж  ǲ  ǷǷ  ַ !
 8000aca:	e024      	b.n	8000b16 <LCD_ShowString+0x7e>
   {
      if (x > width) {
 8000acc:	88fa      	ldrh	r2, [r7, #6]
 8000ace:	887b      	ldrh	r3, [r7, #2]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d907      	bls.n	8000ae4 <LCD_ShowString+0x4c>
         x = x0;
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	80fb      	strh	r3, [r7, #6]
         y += size;
 8000ad8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	88bb      	ldrh	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	80bb      	strh	r3, [r7, #4]
      }
      if (y > height)
 8000ae4:	88ba      	ldrh	r2, [r7, #4]
 8000ae6:	883b      	ldrh	r3, [r7, #0]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d81d      	bhi.n	8000b28 <LCD_ShowString+0x90>
         break;       // ˳
      LCD_ShowChar(x, y, *p, size, 0);
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	781a      	ldrb	r2, [r3, #0]
 8000af0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000af4:	88b9      	ldrh	r1, [r7, #4]
 8000af6:	88f8      	ldrh	r0, [r7, #6]
 8000af8:	2400      	movs	r4, #0
 8000afa:	9400      	str	r4, [sp, #0]
 8000afc:	f7ff fdb6 	bl	800066c <LCD_ShowChar>
      x += size / 2;
 8000b00:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b04:	085b      	lsrs	r3, r3, #1
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	461a      	mov	r2, r3
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	80fb      	strh	r3, [r7, #6]
      p++;
 8000b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b12:	3301      	adds	r3, #1
 8000b14:	627b      	str	r3, [r7, #36]	@ 0x24
   while ((*p <= '~') && (*p >= ' '))       // ж  ǲ  ǷǷ  ַ !
 8000b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000b1c:	d805      	bhi.n	8000b2a <LCD_ShowString+0x92>
 8000b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b1f      	cmp	r3, #31
 8000b24:	d8d2      	bhi.n	8000acc <LCD_ShowString+0x34>
   }
}
 8000b26:	e000      	b.n	8000b2a <LCD_ShowString+0x92>
         break;       // ˳
 8000b28:	bf00      	nop
}
 8000b2a:	bf00      	nop
 8000b2c:	3714      	adds	r7, #20
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd90      	pop	{r4, r7, pc}
	...

08000b34 <lcd_init>:

static int32_t lcd_init(void) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
   int32_t result = ST7735_OK;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	607b      	str	r3, [r7, #4]
   HAL_TIMEx_PWMN_Start(LCD_Brightness_timer, LCD_Brightness_channel);
 8000b3e:	2104      	movs	r1, #4
 8000b40:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <lcd_init+0x1c>)
 8000b42:	f00a ff7f 	bl	800ba44 <HAL_TIMEx_PWMN_Start>
   return result;
 8000b46:	687b      	ldr	r3, [r7, #4]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	24000cc4 	.word	0x24000cc4

08000b54 <lcd_gettick>:

static int32_t lcd_gettick(void) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
   return HAL_GetTick();
 8000b58:	f001 fd26 	bl	80025a8 <HAL_GetTick>
 8000b5c:	4603      	mov	r3, r0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg, uint8_t *pdata, uint32_t length) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
 8000b70:	73fb      	strb	r3, [r7, #15]
   int32_t result;
   LCD_CS_RESET;
 8000b72:	2200      	movs	r2, #0
 8000b74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b78:	481d      	ldr	r0, [pc, #116]	@ (8000bf0 <lcd_writereg+0x8c>)
 8000b7a:	f003 fd65 	bl	8004648 <HAL_GPIO_WritePin>
   LCD_RS_RESET;
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b84:	481a      	ldr	r0, [pc, #104]	@ (8000bf0 <lcd_writereg+0x8c>)
 8000b86:	f003 fd5f 	bl	8004648 <HAL_GPIO_WritePin>
   result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8000b8a:	f107 010f 	add.w	r1, r7, #15
 8000b8e:	2364      	movs	r3, #100	@ 0x64
 8000b90:	2201      	movs	r2, #1
 8000b92:	4818      	ldr	r0, [pc, #96]	@ (8000bf4 <lcd_writereg+0x90>)
 8000b94:	f009 f83a 	bl	8009c0c <HAL_SPI_Transmit>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	617b      	str	r3, [r7, #20]
   LCD_RS_SET;
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ba2:	4813      	ldr	r0, [pc, #76]	@ (8000bf0 <lcd_writereg+0x8c>)
 8000ba4:	f003 fd50 	bl	8004648 <HAL_GPIO_WritePin>
   if (length > 0)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d00c      	beq.n	8000bc8 <lcd_writereg+0x64>
      result += HAL_SPI_Transmit(SPI_Drv, pdata, length, 500);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	b29a      	uxth	r2, r3
 8000bb2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000bb6:	68b9      	ldr	r1, [r7, #8]
 8000bb8:	480e      	ldr	r0, [pc, #56]	@ (8000bf4 <lcd_writereg+0x90>)
 8000bba:	f009 f827 	bl	8009c0c <HAL_SPI_Transmit>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	617b      	str	r3, [r7, #20]
   LCD_CS_SET;
 8000bc8:	2201      	movs	r2, #1
 8000bca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bce:	4808      	ldr	r0, [pc, #32]	@ (8000bf0 <lcd_writereg+0x8c>)
 8000bd0:	f003 fd3a 	bl	8004648 <HAL_GPIO_WritePin>
   if (result > 0) {
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	dd03      	ble.n	8000be2 <lcd_writereg+0x7e>
      result = -1;
 8000bda:	f04f 33ff 	mov.w	r3, #4294967295
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	e001      	b.n	8000be6 <lcd_writereg+0x82>
   } else {
      result = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
   }
   return result;
 8000be6:	697b      	ldr	r3, [r7, #20]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	58021000 	.word	0x58021000
 8000bf4:	24000c38 	.word	0x24000c38

08000bf8 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg, uint8_t *pdata) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6039      	str	r1, [r7, #0]
 8000c02:	71fb      	strb	r3, [r7, #7]
   int32_t result;
   LCD_CS_RESET;
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c0a:	481b      	ldr	r0, [pc, #108]	@ (8000c78 <lcd_readreg+0x80>)
 8000c0c:	f003 fd1c 	bl	8004648 <HAL_GPIO_WritePin>
   LCD_RS_RESET;
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c16:	4818      	ldr	r0, [pc, #96]	@ (8000c78 <lcd_readreg+0x80>)
 8000c18:	f003 fd16 	bl	8004648 <HAL_GPIO_WritePin>

   result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8000c1c:	1df9      	adds	r1, r7, #7
 8000c1e:	2364      	movs	r3, #100	@ 0x64
 8000c20:	2201      	movs	r2, #1
 8000c22:	4816      	ldr	r0, [pc, #88]	@ (8000c7c <lcd_readreg+0x84>)
 8000c24:	f008 fff2 	bl	8009c0c <HAL_SPI_Transmit>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	60fb      	str	r3, [r7, #12]
   LCD_RS_SET;
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c32:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <lcd_readreg+0x80>)
 8000c34:	f003 fd08 	bl	8004648 <HAL_GPIO_WritePin>
   result += HAL_SPI_Receive(SPI_Drv, pdata, 1, 500);
 8000c38:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	6839      	ldr	r1, [r7, #0]
 8000c40:	480e      	ldr	r0, [pc, #56]	@ (8000c7c <lcd_readreg+0x84>)
 8000c42:	f009 f9d1 	bl	8009fe8 <HAL_SPI_Receive>
 8000c46:	4603      	mov	r3, r0
 8000c48:	461a      	mov	r2, r3
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	60fb      	str	r3, [r7, #12]
   LCD_CS_SET;
 8000c50:	2201      	movs	r2, #1
 8000c52:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c56:	4808      	ldr	r0, [pc, #32]	@ (8000c78 <lcd_readreg+0x80>)
 8000c58:	f003 fcf6 	bl	8004648 <HAL_GPIO_WritePin>
   if (result > 0) {
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	dd03      	ble.n	8000c6a <lcd_readreg+0x72>
      result = -1;
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	e001      	b.n	8000c6e <lcd_readreg+0x76>
   } else {
      result = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
   }
   return result;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	58021000 	.word	0x58021000
 8000c7c:	24000c38 	.word	0x24000c38

08000c80 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t *pdata, uint32_t length) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
   int32_t result;
   LCD_CS_RESET;
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c90:	480f      	ldr	r0, [pc, #60]	@ (8000cd0 <lcd_senddata+0x50>)
 8000c92:	f003 fcd9 	bl	8004648 <HAL_GPIO_WritePin>
   //LCD_RS_SET;
   result = HAL_SPI_Transmit(SPI_Drv, pdata, length, 100);
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	2364      	movs	r3, #100	@ 0x64
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	480d      	ldr	r0, [pc, #52]	@ (8000cd4 <lcd_senddata+0x54>)
 8000ca0:	f008 ffb4 	bl	8009c0c <HAL_SPI_Transmit>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	60fb      	str	r3, [r7, #12]
   LCD_CS_SET;
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cae:	4808      	ldr	r0, [pc, #32]	@ (8000cd0 <lcd_senddata+0x50>)
 8000cb0:	f003 fcca 	bl	8004648 <HAL_GPIO_WritePin>
   if (result > 0) {
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	dd03      	ble.n	8000cc2 <lcd_senddata+0x42>
      result = -1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	e001      	b.n	8000cc6 <lcd_senddata+0x46>
   } else {
      result = 0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]
   }
   return result;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	58021000 	.word	0x58021000
 8000cd4:	24000c38 	.word	0x24000c38

08000cd8 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t *pdata, uint32_t length) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
   int32_t result;
   LCD_CS_RESET;
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ce8:	4810      	ldr	r0, [pc, #64]	@ (8000d2c <lcd_recvdata+0x54>)
 8000cea:	f003 fcad 	bl	8004648 <HAL_GPIO_WritePin>
   //LCD_RS_SET;
   result = HAL_SPI_Receive(SPI_Drv, pdata, length, 500);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	b29a      	uxth	r2, r3
 8000cf2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	480d      	ldr	r0, [pc, #52]	@ (8000d30 <lcd_recvdata+0x58>)
 8000cfa:	f009 f975 	bl	8009fe8 <HAL_SPI_Receive>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	60fb      	str	r3, [r7, #12]
   LCD_CS_SET;
 8000d02:	2201      	movs	r2, #1
 8000d04:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d08:	4808      	ldr	r0, [pc, #32]	@ (8000d2c <lcd_recvdata+0x54>)
 8000d0a:	f003 fc9d 	bl	8004648 <HAL_GPIO_WritePin>
   if (result > 0) {
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	dd03      	ble.n	8000d1c <lcd_recvdata+0x44>
      result = -1;
 8000d14:	f04f 33ff 	mov.w	r3, #4294967295
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	e001      	b.n	8000d20 <lcd_recvdata+0x48>
   } else {
      result = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]
   }
   return result;
 8000d20:	68fb      	ldr	r3, [r7, #12]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3710      	adds	r7, #16
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	58021000 	.word	0x58021000
 8000d30:	24000c38 	.word	0x24000c38

08000d34 <Custom_LCD_Printf>:

void Custom_LCD_Printf(int x, int y, const char *text, ...) {
 8000d34:	b40c      	push	{r2, r3}
 8000d36:	b580      	push	{r7, lr}
 8000d38:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000d42:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000d46:	6018      	str	r0, [r3, #0]
 8000d48:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000d4c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000d50:	6019      	str	r1, [r3, #0]
   char txt[512] = { 0 };
 8000d52:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000d56:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d60:	461a      	mov	r2, r3
 8000d62:	2100      	movs	r1, #0
 8000d64:	f00e ff7a 	bl	800fc5c <memset>
   va_list args;
   va_start(args, text);
 8000d68:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8000d6c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000d70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d74:	601a      	str	r2, [r3, #0]
   vsprintf(txt, text, args);
 8000d76:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000d7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d7e:	f107 0010 	add.w	r0, r7, #16
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	f8d7 1218 	ldr.w	r1, [r7, #536]	@ 0x218
 8000d88:	f00e ff5e 	bl	800fc48 <vsiprintf>
   va_end(args);

   LCD_ShowString(8 * x, 16 * y, ST7735Ctx.Width, 8, 16, (uint8_t*) (txt));
 8000d8c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000d90:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	b298      	uxth	r0, r3
 8000d9c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000da0:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	011b      	lsls	r3, r3, #4
 8000daa:	b299      	uxth	r1, r3
 8000dac:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <Custom_LCD_Printf+0xa0>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	f107 0310 	add.w	r3, r7, #16
 8000db6:	9301      	str	r3, [sp, #4]
 8000db8:	2310      	movs	r3, #16
 8000dba:	9300      	str	r3, [sp, #0]
 8000dbc:	2308      	movs	r3, #8
 8000dbe:	f7ff fe6b 	bl	8000a98 <LCD_ShowString>
}
 8000dc2:	bf00      	nop
 8000dc4:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dce:	b002      	add	sp, #8
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	240002c4 	.word	0x240002c4

08000dd8 <Custom_LCD_Clear>:

void Custom_LCD_Clear() {
 8000dd8:	b590      	push	{r4, r7, lr}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af02      	add	r7, sp, #8
   ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <Custom_LCD_Clear+0x2c>)
 8000de0:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8000de2:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <Custom_LCD_Clear+0x30>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <Custom_LCD_Clear+0x30>)
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2100      	movs	r1, #0
 8000dec:	9101      	str	r1, [sp, #4]
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	4613      	mov	r3, r2
 8000df2:	2200      	movs	r2, #0
 8000df4:	2100      	movs	r1, #0
 8000df6:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <Custom_LCD_Clear+0x34>)
 8000df8:	47a0      	blx	r4
         ST7735Ctx.Height, BLACK);
}
 8000dfa:	bf00      	nop
 8000dfc:	3704      	adds	r7, #4
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd90      	pop	{r4, r7, pc}
 8000e02:	bf00      	nop
 8000e04:	24000024 	.word	0x24000024
 8000e08:	240002c4 	.word	0x240002c4
 8000e0c:	24000284 	.word	0x24000284

08000e10 <ST7735_RegisterBusIO>:
 * @brief  Register component IO bus
 * @param  pObj Component object pointer
 * @param  pIO  Component IO structure pointer
 * @retval Component status
 */
int32_t ST7735_RegisterBusIO(ST7735_Object_t *pObj, ST7735_IO_t *pIO) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (pObj == NULL) {
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d103      	bne.n	8000e28 <ST7735_RegisterBusIO+0x18>
		ret = ST7735_ERROR;
 8000e20:	f04f 33ff 	mov.w	r3, #4294967295
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	e03a      	b.n	8000e9e <ST7735_RegisterBusIO+0x8e>
	} else {
		pObj->IO.Init = pIO->Init;
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	601a      	str	r2, [r3, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	605a      	str	r2, [r3, #4]
		pObj->IO.Address = pIO->Address;
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	891a      	ldrh	r2, [r3, #8]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	811a      	strh	r2, [r3, #8]
		pObj->IO.WriteReg = pIO->WriteReg;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	68da      	ldr	r2, [r3, #12]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	60da      	str	r2, [r3, #12]
		pObj->IO.ReadReg = pIO->ReadReg;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	691a      	ldr	r2, [r3, #16]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	611a      	str	r2, [r3, #16]
		pObj->IO.SendData = pIO->SendData;
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	695a      	ldr	r2, [r3, #20]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	615a      	str	r2, [r3, #20]
		pObj->IO.RecvData = pIO->RecvData;
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	699a      	ldr	r2, [r3, #24]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	619a      	str	r2, [r3, #24]
		pObj->IO.GetTick = pIO->GetTick;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	69da      	ldr	r2, [r3, #28]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	61da      	str	r2, [r3, #28]

		pObj->Ctx.ReadReg = ST7735_ReadRegWrap;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ea8 <ST7735_RegisterBusIO+0x98>)
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24
		pObj->Ctx.WriteReg = ST7735_WriteRegWrap;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a0e      	ldr	r2, [pc, #56]	@ (8000eac <ST7735_RegisterBusIO+0x9c>)
 8000e72:	621a      	str	r2, [r3, #32]
		pObj->Ctx.SendData = ST7735_SendDataWrap;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb0 <ST7735_RegisterBusIO+0xa0>)
 8000e78:	629a      	str	r2, [r3, #40]	@ 0x28
		pObj->Ctx.RecvData = ST7735_RecvDataWrap;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb4 <ST7735_RegisterBusIO+0xa4>)
 8000e7e:	62da      	str	r2, [r3, #44]	@ 0x2c
		pObj->Ctx.handle = pObj;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	631a      	str	r2, [r3, #48]	@ 0x30

		if (pObj->IO.Init != NULL) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d004      	beq.n	8000e98 <ST7735_RegisterBusIO+0x88>
			ret = pObj->IO.Init();
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4798      	blx	r3
 8000e94:	60f8      	str	r0, [r7, #12]
 8000e96:	e002      	b.n	8000e9e <ST7735_RegisterBusIO+0x8e>
		} else {
			ret = ST7735_ERROR;
 8000e98:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9c:	60fb      	str	r3, [r7, #12]
		}
	}

	return ret;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	08002335 	.word	0x08002335
 8000eac:	0800235d 	.word	0x0800235d
 8000eb0:	08002387 	.word	0x08002387
 8000eb4:	080023ab 	.word	0x080023ab

08000eb8 <ST7735_Init>:
 * @param  ColorCoding RGB mode
 * @param  Orientation Display orientation
 * @retval Component status
 */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding,
		ST7735_Ctx_t *pDriver) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
	uint8_t tmp;
	int32_t ret;

	if (pObj == NULL) {
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d103      	bne.n	8000ed2 <ST7735_Init+0x1a>
		ret = ST7735_ERROR;
 8000eca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	e3a6      	b.n	8001620 <ST7735_Init+0x768>
	} else {
		/* Out of sleep mode, 0 args, delay 120ms */
		tmp = 0x00U;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	f103 0020 	add.w	r0, r3, #32
 8000edc:	f107 0213 	add.w	r2, r7, #19
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	f001 faa0 	bl	8002428 <st7735_write_reg>
 8000ee8:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8000eea:	2178      	movs	r1, #120	@ 0x78
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	f001 fa6e 	bl	80023ce <ST7735_IO_Delay>

		tmp = 0x00U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	f103 0020 	add.w	r0, r3, #32
 8000efc:	f107 0213 	add.w	r2, r7, #19
 8000f00:	2300      	movs	r3, #0
 8000f02:	2101      	movs	r1, #1
 8000f04:	f001 fa90 	bl	8002428 <st7735_write_reg>
 8000f08:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8000f0a:	2178      	movs	r1, #120	@ 0x78
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f001 fa5e 	bl	80023ce <ST7735_IO_Delay>

		/* Out of sleep mode, 0 args, no delay */
		tmp = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	f103 0020 	add.w	r0, r3, #32
 8000f1c:	f107 0213 	add.w	r2, r7, #19
 8000f20:	2301      	movs	r3, #1
 8000f22:	2111      	movs	r1, #17
 8000f24:	f001 fa80 	bl	8002428 <st7735_write_reg>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f103 0020 	add.w	r0, r3, #32
 8000f36:	f107 0213 	add.w	r2, r7, #19
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	21b1      	movs	r1, #177	@ 0xb1
 8000f3e:	f001 fa73 	bl	8002428 <st7735_write_reg>
 8000f42:	4602      	mov	r2, r0
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	4413      	add	r3, r2
 8000f48:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3320      	adds	r3, #32
 8000f52:	f107 0113 	add.w	r1, r7, #19
 8000f56:	2201      	movs	r2, #1
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f001 fa7a 	bl	8002452 <st7735_send_data>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	4413      	add	r3, r2
 8000f64:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8000f66:	232c      	movs	r3, #44	@ 0x2c
 8000f68:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	3320      	adds	r3, #32
 8000f6e:	f107 0113 	add.w	r1, r7, #19
 8000f72:	2201      	movs	r2, #1
 8000f74:	4618      	mov	r0, r3
 8000f76:	f001 fa6c 	bl	8002452 <st7735_send_data>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	4413      	add	r3, r2
 8000f80:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8000f82:	232d      	movs	r3, #45	@ 0x2d
 8000f84:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	3320      	adds	r3, #32
 8000f8a:	f107 0113 	add.w	r1, r7, #19
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 fa5e 	bl	8002452 <st7735_send_data>
 8000f96:	4602      	mov	r2, r0
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]

		/* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
		tmp = 0x01U;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f103 0020 	add.w	r0, r3, #32
 8000fa8:	f107 0213 	add.w	r2, r7, #19
 8000fac:	2301      	movs	r3, #1
 8000fae:	21b2      	movs	r1, #178	@ 0xb2
 8000fb0:	f001 fa3a 	bl	8002428 <st7735_write_reg>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	4413      	add	r3, r2
 8000fba:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8000fbc:	232c      	movs	r3, #44	@ 0x2c
 8000fbe:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	3320      	adds	r3, #32
 8000fc4:	f107 0113 	add.w	r1, r7, #19
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f001 fa41 	bl	8002452 <st7735_send_data>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8000fd8:	232d      	movs	r3, #45	@ 0x2d
 8000fda:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	3320      	adds	r3, #32
 8000fe0:	f107 0113 	add.w	r1, r7, #19
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f001 fa33 	bl	8002452 <st7735_send_data>
 8000fec:	4602      	mov	r2, r0
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
		tmp = 0x01U;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f103 0020 	add.w	r0, r3, #32
 8000ffe:	f107 0213 	add.w	r2, r7, #19
 8001002:	2301      	movs	r3, #1
 8001004:	21b3      	movs	r1, #179	@ 0xb3
 8001006:	f001 fa0f 	bl	8002428 <st7735_write_reg>
 800100a:	4602      	mov	r2, r0
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	4413      	add	r3, r2
 8001010:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8001012:	232c      	movs	r3, #44	@ 0x2c
 8001014:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	3320      	adds	r3, #32
 800101a:	f107 0113 	add.w	r1, r7, #19
 800101e:	2201      	movs	r2, #1
 8001020:	4618      	mov	r0, r3
 8001022:	f001 fa16 	bl	8002452 <st7735_send_data>
 8001026:	4602      	mov	r2, r0
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 800102e:	232d      	movs	r3, #45	@ 0x2d
 8001030:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	3320      	adds	r3, #32
 8001036:	f107 0113 	add.w	r1, r7, #19
 800103a:	2201      	movs	r2, #1
 800103c:	4618      	mov	r0, r3
 800103e:	f001 fa08 	bl	8002452 <st7735_send_data>
 8001042:	4602      	mov	r2, r0
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	4413      	add	r3, r2
 8001048:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 800104a:	2301      	movs	r3, #1
 800104c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	3320      	adds	r3, #32
 8001052:	f107 0113 	add.w	r1, r7, #19
 8001056:	2201      	movs	r2, #1
 8001058:	4618      	mov	r0, r3
 800105a:	f001 f9fa 	bl	8002452 <st7735_send_data>
 800105e:	4602      	mov	r2, r0
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	4413      	add	r3, r2
 8001064:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8001066:	232c      	movs	r3, #44	@ 0x2c
 8001068:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	3320      	adds	r3, #32
 800106e:	f107 0113 	add.w	r1, r7, #19
 8001072:	2201      	movs	r2, #1
 8001074:	4618      	mov	r0, r3
 8001076:	f001 f9ec 	bl	8002452 <st7735_send_data>
 800107a:	4602      	mov	r2, r0
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	4413      	add	r3, r2
 8001080:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8001082:	232d      	movs	r3, #45	@ 0x2d
 8001084:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	3320      	adds	r3, #32
 800108a:	f107 0113 	add.w	r1, r7, #19
 800108e:	2201      	movs	r2, #1
 8001090:	4618      	mov	r0, r3
 8001092:	f001 f9de 	bl	8002452 <st7735_send_data>
 8001096:	4602      	mov	r2, r0
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	4413      	add	r3, r2
 800109c:	617b      	str	r3, [r7, #20]

		/* Display inversion ctrl, 1 arg, no delay: No inversion */
		tmp = 0x07U;
 800109e:	2307      	movs	r3, #7
 80010a0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp,
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f103 0020 	add.w	r0, r3, #32
 80010a8:	f107 0213 	add.w	r2, r7, #19
 80010ac:	2301      	movs	r3, #1
 80010ae:	21b4      	movs	r1, #180	@ 0xb4
 80010b0:	f001 f9ba 	bl	8002428 <st7735_write_reg>
 80010b4:	4602      	mov	r2, r0
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	4413      	add	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
				1);

		/* Power control, 3 args, no delay: -4.6V , AUTO mode */
		tmp = 0xA2U;
 80010bc:	23a2      	movs	r3, #162	@ 0xa2
 80010be:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f103 0020 	add.w	r0, r3, #32
 80010c6:	f107 0213 	add.w	r2, r7, #19
 80010ca:	2301      	movs	r3, #1
 80010cc:	21c0      	movs	r1, #192	@ 0xc0
 80010ce:	f001 f9ab 	bl	8002428 <st7735_write_reg>
 80010d2:	4602      	mov	r2, r0
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	4413      	add	r3, r2
 80010d8:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 80010da:	2302      	movs	r3, #2
 80010dc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	3320      	adds	r3, #32
 80010e2:	f107 0113 	add.w	r1, r7, #19
 80010e6:	2201      	movs	r2, #1
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 f9b2 	bl	8002452 <st7735_send_data>
 80010ee:	4602      	mov	r2, r0
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	4413      	add	r3, r2
 80010f4:	617b      	str	r3, [r7, #20]
		tmp = 0x84U;
 80010f6:	2384      	movs	r3, #132	@ 0x84
 80010f8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3320      	adds	r3, #32
 80010fe:	f107 0113 	add.w	r1, r7, #19
 8001102:	2201      	movs	r2, #1
 8001104:	4618      	mov	r0, r3
 8001106:	f001 f9a4 	bl	8002452 <st7735_send_data>
 800110a:	4602      	mov	r2, r0
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	4413      	add	r3, r2
 8001110:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
		tmp = 0xC5U;
 8001112:	23c5      	movs	r3, #197	@ 0xc5
 8001114:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f103 0020 	add.w	r0, r3, #32
 800111c:	f107 0213 	add.w	r2, r7, #19
 8001120:	2301      	movs	r3, #1
 8001122:	21c1      	movs	r1, #193	@ 0xc1
 8001124:	f001 f980 	bl	8002428 <st7735_write_reg>
 8001128:	4602      	mov	r2, r0
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4413      	add	r3, r2
 800112e:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: Opamp current small, Boost frequency */
		tmp = 0x0AU;
 8001130:	230a      	movs	r3, #10
 8001132:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f103 0020 	add.w	r0, r3, #32
 800113a:	f107 0213 	add.w	r2, r7, #19
 800113e:	2301      	movs	r3, #1
 8001140:	21c2      	movs	r1, #194	@ 0xc2
 8001142:	f001 f971 	bl	8002428 <st7735_write_reg>
 8001146:	4602      	mov	r2, r0
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	4413      	add	r3, r2
 800114c:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	3320      	adds	r3, #32
 8001156:	f107 0113 	add.w	r1, r7, #19
 800115a:	2201      	movs	r2, #1
 800115c:	4618      	mov	r0, r3
 800115e:	f001 f978 	bl	8002452 <st7735_send_data>
 8001162:	4602      	mov	r2, r0
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	4413      	add	r3, r2
 8001168:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
		tmp = 0x8AU;
 800116a:	238a      	movs	r3, #138	@ 0x8a
 800116c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f103 0020 	add.w	r0, r3, #32
 8001174:	f107 0213 	add.w	r2, r7, #19
 8001178:	2301      	movs	r3, #1
 800117a:	21c3      	movs	r1, #195	@ 0xc3
 800117c:	f001 f954 	bl	8002428 <st7735_write_reg>
 8001180:	4602      	mov	r2, r0
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	4413      	add	r3, r2
 8001186:	617b      	str	r3, [r7, #20]
		tmp = 0x2AU;
 8001188:	232a      	movs	r3, #42	@ 0x2a
 800118a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	3320      	adds	r3, #32
 8001190:	f107 0113 	add.w	r1, r7, #19
 8001194:	2201      	movs	r2, #1
 8001196:	4618      	mov	r0, r3
 8001198:	f001 f95b 	bl	8002452 <st7735_send_data>
 800119c:	4602      	mov	r2, r0
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	4413      	add	r3, r2
 80011a2:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay */
		tmp = 0x8AU;
 80011a4:	238a      	movs	r3, #138	@ 0x8a
 80011a6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f103 0020 	add.w	r0, r3, #32
 80011ae:	f107 0213 	add.w	r2, r7, #19
 80011b2:	2301      	movs	r3, #1
 80011b4:	21c4      	movs	r1, #196	@ 0xc4
 80011b6:	f001 f937 	bl	8002428 <st7735_write_reg>
 80011ba:	4602      	mov	r2, r0
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	4413      	add	r3, r2
 80011c0:	617b      	str	r3, [r7, #20]
		tmp = 0xEEU;
 80011c2:	23ee      	movs	r3, #238	@ 0xee
 80011c4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3320      	adds	r3, #32
 80011ca:	f107 0113 	add.w	r1, r7, #19
 80011ce:	2201      	movs	r2, #1
 80011d0:	4618      	mov	r0, r3
 80011d2:	f001 f93e 	bl	8002452 <st7735_send_data>
 80011d6:	4602      	mov	r2, r0
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	4413      	add	r3, r2
 80011dc:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay */
		tmp = 0x0EU;
 80011de:	230e      	movs	r3, #14
 80011e0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	f103 0020 	add.w	r0, r3, #32
 80011e8:	f107 0213 	add.w	r2, r7, #19
 80011ec:	2301      	movs	r3, #1
 80011ee:	21c5      	movs	r1, #197	@ 0xc5
 80011f0:	f001 f91a 	bl	8002428 <st7735_write_reg>
 80011f4:	4602      	mov	r2, r0
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	4413      	add	r3, r2
 80011fa:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7b1b      	ldrb	r3, [r3, #12]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d10d      	bne.n	8001220 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON,
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f103 0020 	add.w	r0, r3, #32
 800120a:	f107 0213 	add.w	r2, r7, #19
 800120e:	2300      	movs	r3, #0
 8001210:	2121      	movs	r1, #33	@ 0x21
 8001212:	f001 f909 	bl	8002428 <st7735_write_reg>
 8001216:	4602      	mov	r2, r0
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	4413      	add	r3, r2
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	e00c      	b.n	800123a <ST7735_Init+0x382>
					&tmp, 0);
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF,
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f103 0020 	add.w	r0, r3, #32
 8001226:	f107 0213 	add.w	r2, r7, #19
 800122a:	2300      	movs	r3, #0
 800122c:	2120      	movs	r1, #32
 800122e:	f001 f8fb 	bl	8002428 <st7735_write_reg>
 8001232:	4602      	mov	r2, r0
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	4413      	add	r3, r2
 8001238:	617b      	str	r3, [r7, #20]
					&tmp, 0);
		}
		/* Set color mode, 1 arg, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE,
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f103 0020 	add.w	r0, r3, #32
 8001240:	f107 0208 	add.w	r2, r7, #8
 8001244:	2301      	movs	r3, #1
 8001246:	213a      	movs	r1, #58	@ 0x3a
 8001248:	f001 f8ee 	bl	8002428 <st7735_write_reg>
 800124c:	4602      	mov	r2, r0
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	4413      	add	r3, r2
 8001252:	617b      	str	r3, [r7, #20]
				(uint8_t*) &ColorCoding, 1);

		/* Magical unicorn dust, 16 args, no delay */
		tmp = 0x02U;
 8001254:	2302      	movs	r3, #2
 8001256:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f103 0020 	add.w	r0, r3, #32
 800125e:	f107 0213 	add.w	r2, r7, #19
 8001262:	2301      	movs	r3, #1
 8001264:	21e0      	movs	r1, #224	@ 0xe0
 8001266:	f001 f8df 	bl	8002428 <st7735_write_reg>
 800126a:	4602      	mov	r2, r0
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	4413      	add	r3, r2
 8001270:	617b      	str	r3, [r7, #20]
		tmp = 0x1CU;
 8001272:	231c      	movs	r3, #28
 8001274:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3320      	adds	r3, #32
 800127a:	f107 0113 	add.w	r1, r7, #19
 800127e:	2201      	movs	r2, #1
 8001280:	4618      	mov	r0, r3
 8001282:	f001 f8e6 	bl	8002452 <st7735_send_data>
 8001286:	4602      	mov	r2, r0
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	4413      	add	r3, r2
 800128c:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 800128e:	2307      	movs	r3, #7
 8001290:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	3320      	adds	r3, #32
 8001296:	f107 0113 	add.w	r1, r7, #19
 800129a:	2201      	movs	r2, #1
 800129c:	4618      	mov	r0, r3
 800129e:	f001 f8d8 	bl	8002452 <st7735_send_data>
 80012a2:	4602      	mov	r2, r0
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	4413      	add	r3, r2
 80012a8:	617b      	str	r3, [r7, #20]
		tmp = 0x12U;
 80012aa:	2312      	movs	r3, #18
 80012ac:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	3320      	adds	r3, #32
 80012b2:	f107 0113 	add.w	r1, r7, #19
 80012b6:	2201      	movs	r2, #1
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 f8ca 	bl	8002452 <st7735_send_data>
 80012be:	4602      	mov	r2, r0
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	4413      	add	r3, r2
 80012c4:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 80012c6:	2337      	movs	r3, #55	@ 0x37
 80012c8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3320      	adds	r3, #32
 80012ce:	f107 0113 	add.w	r1, r7, #19
 80012d2:	2201      	movs	r2, #1
 80012d4:	4618      	mov	r0, r3
 80012d6:	f001 f8bc 	bl	8002452 <st7735_send_data>
 80012da:	4602      	mov	r2, r0
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
		tmp = 0x32U;
 80012e2:	2332      	movs	r3, #50	@ 0x32
 80012e4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	3320      	adds	r3, #32
 80012ea:	f107 0113 	add.w	r1, r7, #19
 80012ee:	2201      	movs	r2, #1
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 f8ae 	bl	8002452 <st7735_send_data>
 80012f6:	4602      	mov	r2, r0
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	4413      	add	r3, r2
 80012fc:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 80012fe:	2329      	movs	r3, #41	@ 0x29
 8001300:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	3320      	adds	r3, #32
 8001306:	f107 0113 	add.w	r1, r7, #19
 800130a:	2201      	movs	r2, #1
 800130c:	4618      	mov	r0, r3
 800130e:	f001 f8a0 	bl	8002452 <st7735_send_data>
 8001312:	4602      	mov	r2, r0
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	4413      	add	r3, r2
 8001318:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 800131a:	232d      	movs	r3, #45	@ 0x2d
 800131c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	3320      	adds	r3, #32
 8001322:	f107 0113 	add.w	r1, r7, #19
 8001326:	2201      	movs	r2, #1
 8001328:	4618      	mov	r0, r3
 800132a:	f001 f892 	bl	8002452 <st7735_send_data>
 800132e:	4602      	mov	r2, r0
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	4413      	add	r3, r2
 8001334:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 8001336:	2329      	movs	r3, #41	@ 0x29
 8001338:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	3320      	adds	r3, #32
 800133e:	f107 0113 	add.w	r1, r7, #19
 8001342:	2201      	movs	r2, #1
 8001344:	4618      	mov	r0, r3
 8001346:	f001 f884 	bl	8002452 <st7735_send_data>
 800134a:	4602      	mov	r2, r0
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	4413      	add	r3, r2
 8001350:	617b      	str	r3, [r7, #20]
		tmp = 0x25U;
 8001352:	2325      	movs	r3, #37	@ 0x25
 8001354:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	3320      	adds	r3, #32
 800135a:	f107 0113 	add.w	r1, r7, #19
 800135e:	2201      	movs	r2, #1
 8001360:	4618      	mov	r0, r3
 8001362:	f001 f876 	bl	8002452 <st7735_send_data>
 8001366:	4602      	mov	r2, r0
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	4413      	add	r3, r2
 800136c:	617b      	str	r3, [r7, #20]
		tmp = 0x2BU;
 800136e:	232b      	movs	r3, #43	@ 0x2b
 8001370:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	3320      	adds	r3, #32
 8001376:	f107 0113 	add.w	r1, r7, #19
 800137a:	2201      	movs	r2, #1
 800137c:	4618      	mov	r0, r3
 800137e:	f001 f868 	bl	8002452 <st7735_send_data>
 8001382:	4602      	mov	r2, r0
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	4413      	add	r3, r2
 8001388:	617b      	str	r3, [r7, #20]
		tmp = 0x39U;
 800138a:	2339      	movs	r3, #57	@ 0x39
 800138c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	3320      	adds	r3, #32
 8001392:	f107 0113 	add.w	r1, r7, #19
 8001396:	2201      	movs	r2, #1
 8001398:	4618      	mov	r0, r3
 800139a:	f001 f85a 	bl	8002452 <st7735_send_data>
 800139e:	4602      	mov	r2, r0
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	4413      	add	r3, r2
 80013a4:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3320      	adds	r3, #32
 80013ae:	f107 0113 	add.w	r1, r7, #19
 80013b2:	2201      	movs	r2, #1
 80013b4:	4618      	mov	r0, r3
 80013b6:	f001 f84c 	bl	8002452 <st7735_send_data>
 80013ba:	4602      	mov	r2, r0
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	4413      	add	r3, r2
 80013c0:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 80013c2:	2301      	movs	r3, #1
 80013c4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3320      	adds	r3, #32
 80013ca:	f107 0113 	add.w	r1, r7, #19
 80013ce:	2201      	movs	r2, #1
 80013d0:	4618      	mov	r0, r3
 80013d2:	f001 f83e 	bl	8002452 <st7735_send_data>
 80013d6:	4602      	mov	r2, r0
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	4413      	add	r3, r2
 80013dc:	617b      	str	r3, [r7, #20]
		tmp = 0x03U;
 80013de:	2303      	movs	r3, #3
 80013e0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3320      	adds	r3, #32
 80013e6:	f107 0113 	add.w	r1, r7, #19
 80013ea:	2201      	movs	r2, #1
 80013ec:	4618      	mov	r0, r3
 80013ee:	f001 f830 	bl	8002452 <st7735_send_data>
 80013f2:	4602      	mov	r2, r0
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	4413      	add	r3, r2
 80013f8:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 80013fa:	2310      	movs	r3, #16
 80013fc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	3320      	adds	r3, #32
 8001402:	f107 0113 	add.w	r1, r7, #19
 8001406:	2201      	movs	r2, #1
 8001408:	4618      	mov	r0, r3
 800140a:	f001 f822 	bl	8002452 <st7735_send_data>
 800140e:	4602      	mov	r2, r0
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	4413      	add	r3, r2
 8001414:	617b      	str	r3, [r7, #20]

		/* Sparkles and rainbows, 16 args, no delay */
		tmp = 0x03U;
 8001416:	2303      	movs	r3, #3
 8001418:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f103 0020 	add.w	r0, r3, #32
 8001420:	f107 0213 	add.w	r2, r7, #19
 8001424:	2301      	movs	r3, #1
 8001426:	21e1      	movs	r1, #225	@ 0xe1
 8001428:	f000 fffe 	bl	8002428 <st7735_write_reg>
 800142c:	4602      	mov	r2, r0
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	4413      	add	r3, r2
 8001432:	617b      	str	r3, [r7, #20]
		tmp = 0x1DU;
 8001434:	231d      	movs	r3, #29
 8001436:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	3320      	adds	r3, #32
 800143c:	f107 0113 	add.w	r1, r7, #19
 8001440:	2201      	movs	r2, #1
 8001442:	4618      	mov	r0, r3
 8001444:	f001 f805 	bl	8002452 <st7735_send_data>
 8001448:	4602      	mov	r2, r0
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	4413      	add	r3, r2
 800144e:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 8001450:	2307      	movs	r3, #7
 8001452:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	3320      	adds	r3, #32
 8001458:	f107 0113 	add.w	r1, r7, #19
 800145c:	2201      	movs	r2, #1
 800145e:	4618      	mov	r0, r3
 8001460:	f000 fff7 	bl	8002452 <st7735_send_data>
 8001464:	4602      	mov	r2, r0
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	4413      	add	r3, r2
 800146a:	617b      	str	r3, [r7, #20]
		tmp = 0x06U;
 800146c:	2306      	movs	r3, #6
 800146e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3320      	adds	r3, #32
 8001474:	f107 0113 	add.w	r1, r7, #19
 8001478:	2201      	movs	r2, #1
 800147a:	4618      	mov	r0, r3
 800147c:	f000 ffe9 	bl	8002452 <st7735_send_data>
 8001480:	4602      	mov	r2, r0
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	4413      	add	r3, r2
 8001486:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8001488:	232e      	movs	r3, #46	@ 0x2e
 800148a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	3320      	adds	r3, #32
 8001490:	f107 0113 	add.w	r1, r7, #19
 8001494:	2201      	movs	r2, #1
 8001496:	4618      	mov	r0, r3
 8001498:	f000 ffdb 	bl	8002452 <st7735_send_data>
 800149c:	4602      	mov	r2, r0
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	4413      	add	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 80014a4:	232c      	movs	r3, #44	@ 0x2c
 80014a6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	3320      	adds	r3, #32
 80014ac:	f107 0113 	add.w	r1, r7, #19
 80014b0:	2201      	movs	r2, #1
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 ffcd 	bl	8002452 <st7735_send_data>
 80014b8:	4602      	mov	r2, r0
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	4413      	add	r3, r2
 80014be:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 80014c0:	2329      	movs	r3, #41	@ 0x29
 80014c2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3320      	adds	r3, #32
 80014c8:	f107 0113 	add.w	r1, r7, #19
 80014cc:	2201      	movs	r2, #1
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 ffbf 	bl	8002452 <st7735_send_data>
 80014d4:	4602      	mov	r2, r0
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	4413      	add	r3, r2
 80014da:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 80014dc:	232d      	movs	r3, #45	@ 0x2d
 80014de:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	3320      	adds	r3, #32
 80014e4:	f107 0113 	add.w	r1, r7, #19
 80014e8:	2201      	movs	r2, #1
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 ffb1 	bl	8002452 <st7735_send_data>
 80014f0:	4602      	mov	r2, r0
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	4413      	add	r3, r2
 80014f6:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 80014f8:	232e      	movs	r3, #46	@ 0x2e
 80014fa:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	3320      	adds	r3, #32
 8001500:	f107 0113 	add.w	r1, r7, #19
 8001504:	2201      	movs	r2, #1
 8001506:	4618      	mov	r0, r3
 8001508:	f000 ffa3 	bl	8002452 <st7735_send_data>
 800150c:	4602      	mov	r2, r0
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	4413      	add	r3, r2
 8001512:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8001514:	232e      	movs	r3, #46	@ 0x2e
 8001516:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	3320      	adds	r3, #32
 800151c:	f107 0113 	add.w	r1, r7, #19
 8001520:	2201      	movs	r2, #1
 8001522:	4618      	mov	r0, r3
 8001524:	f000 ff95 	bl	8002452 <st7735_send_data>
 8001528:	4602      	mov	r2, r0
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	4413      	add	r3, r2
 800152e:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 8001530:	2337      	movs	r3, #55	@ 0x37
 8001532:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3320      	adds	r3, #32
 8001538:	f107 0113 	add.w	r1, r7, #19
 800153c:	2201      	movs	r2, #1
 800153e:	4618      	mov	r0, r3
 8001540:	f000 ff87 	bl	8002452 <st7735_send_data>
 8001544:	4602      	mov	r2, r0
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	4413      	add	r3, r2
 800154a:	617b      	str	r3, [r7, #20]
		tmp = 0x3FU;
 800154c:	233f      	movs	r3, #63	@ 0x3f
 800154e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3320      	adds	r3, #32
 8001554:	f107 0113 	add.w	r1, r7, #19
 8001558:	2201      	movs	r2, #1
 800155a:	4618      	mov	r0, r3
 800155c:	f000 ff79 	bl	8002452 <st7735_send_data>
 8001560:	4602      	mov	r2, r0
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	4413      	add	r3, r2
 8001566:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8001568:	2300      	movs	r3, #0
 800156a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3320      	adds	r3, #32
 8001570:	f107 0113 	add.w	r1, r7, #19
 8001574:	2201      	movs	r2, #1
 8001576:	4618      	mov	r0, r3
 8001578:	f000 ff6b 	bl	8002452 <st7735_send_data>
 800157c:	4602      	mov	r2, r0
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	4413      	add	r3, r2
 8001582:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8001584:	2300      	movs	r3, #0
 8001586:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	3320      	adds	r3, #32
 800158c:	f107 0113 	add.w	r1, r7, #19
 8001590:	2201      	movs	r2, #1
 8001592:	4618      	mov	r0, r3
 8001594:	f000 ff5d 	bl	8002452 <st7735_send_data>
 8001598:	4602      	mov	r2, r0
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	4413      	add	r3, r2
 800159e:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 80015a0:	2302      	movs	r3, #2
 80015a2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	3320      	adds	r3, #32
 80015a8:	f107 0113 	add.w	r1, r7, #19
 80015ac:	2201      	movs	r2, #1
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 ff4f 	bl	8002452 <st7735_send_data>
 80015b4:	4602      	mov	r2, r0
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	4413      	add	r3, r2
 80015ba:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 80015bc:	2310      	movs	r3, #16
 80015be:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	3320      	adds	r3, #32
 80015c4:	f107 0113 	add.w	r1, r7, #19
 80015c8:	2201      	movs	r2, #1
 80015ca:	4618      	mov	r0, r3
 80015cc:	f000 ff41 	bl	8002452 <st7735_send_data>
 80015d0:	4602      	mov	r2, r0
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	4413      	add	r3, r2
 80015d6:	617b      	str	r3, [r7, #20]

		/* Normal display on, no args, no delay */
		tmp = 0x00U;
 80015d8:	2300      	movs	r3, #0
 80015da:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f103 0020 	add.w	r0, r3, #32
 80015e2:	f107 0213 	add.w	r2, r7, #19
 80015e6:	2301      	movs	r3, #1
 80015e8:	2113      	movs	r1, #19
 80015ea:	f000 ff1d 	bl	8002428 <st7735_write_reg>
 80015ee:	4602      	mov	r2, r0
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	4413      	add	r3, r2
 80015f4:	617b      	str	r3, [r7, #20]

		/* Main screen turn on, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f103 0020 	add.w	r0, r3, #32
 80015fc:	f107 0213 	add.w	r2, r7, #19
 8001600:	2301      	movs	r3, #1
 8001602:	2129      	movs	r1, #41	@ 0x29
 8001604:	f000 ff10 	bl	8002428 <st7735_write_reg>
 8001608:	4602      	mov	r2, r0
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	4413      	add	r3, r2
 800160e:	617b      	str	r3, [r7, #20]

		/* Set the display Orientation and the default display window */
		ret += ST7735_SetOrientation(pObj, pDriver);
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	68f8      	ldr	r0, [r7, #12]
 8001614:	f000 f944 	bl	80018a0 <ST7735_SetOrientation>
 8001618:	4602      	mov	r2, r0
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	4413      	add	r3, r2
 800161e:	617b      	str	r3, [r7, #20]
	}

	if (ret != ST7735_OK) {
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <ST7735_Init+0x774>
		ret = ST7735_ERROR;
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	617b      	str	r3, [r7, #20]
	}

	return ret;
 800162c:	697b      	ldr	r3, [r7, #20]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <ST7735_DeInit>:
/**
 * @brief  De-Initialize the st7735 LCD Component.
 * @param  pObj Component object
 * @retval Component status
 */
int32_t ST7735_DeInit(ST7735_Object_t *pObj) {
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
	(void) (pObj);

	return ST7735_OK;
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <ST7735_ReadID>:
 * @brief  Get the st7735 ID.
 * @param  pObj Component object
 * @param  Id Component ID
 * @retval The component status
 */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp[3];

	if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK) {
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	3320      	adds	r3, #32
 800165a:	f107 0208 	add.w	r2, r7, #8
 800165e:	21da      	movs	r1, #218	@ 0xda
 8001660:	4618      	mov	r0, r3
 8001662:	f000 fece 	bl	8002402 <st7735_read_reg>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <ST7735_ReadID+0x28>
		ret = ST7735_ERROR;
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	e02d      	b.n	80016d0 <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2,
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f103 0020 	add.w	r0, r3, #32
 800167a:	f107 0308 	add.w	r3, r7, #8
 800167e:	3301      	adds	r3, #1
 8001680:	461a      	mov	r2, r3
 8001682:	21db      	movs	r1, #219	@ 0xdb
 8001684:	f000 febd 	bl	8002402 <st7735_read_reg>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <ST7735_ReadID+0x4a>
			&tmp[1]) != ST7735_OK) {
		ret = ST7735_ERROR;
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	e01c      	b.n	80016d0 <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3,
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f103 0020 	add.w	r0, r3, #32
 800169c:	f107 0308 	add.w	r3, r7, #8
 80016a0:	3302      	adds	r3, #2
 80016a2:	461a      	mov	r2, r3
 80016a4:	21dc      	movs	r1, #220	@ 0xdc
 80016a6:	f000 feac 	bl	8002402 <st7735_read_reg>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d003      	beq.n	80016b8 <ST7735_ReadID+0x6c>
			&tmp[2]) != ST7735_OK) {
		ret = ST7735_ERROR;
 80016b0:	f04f 33ff 	mov.w	r3, #4294967295
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e00b      	b.n	80016d0 <ST7735_ReadID+0x84>
	} else {

		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 80016b8:	7abb      	ldrb	r3, [r7, #10]
 80016ba:	461a      	mov	r2, r3
 80016bc:	7a7b      	ldrb	r3, [r7, #9]
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	431a      	orrs	r2, r3
				| ((uint32_t) tmp[0]) << 16;
 80016c2:	7a3b      	ldrb	r3, [r7, #8]
 80016c4:	041b      	lsls	r3, r3, #16
 80016c6:	431a      	orrs	r2, r3
		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
		ret = ST7735_OK;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 80016d0:	68fb      	ldr	r3, [r7, #12]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <ST7735_DisplayOn>:
/**
 * @brief  Enables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f103 0020 	add.w	r0, r3, #32
 80016ee:	f107 020b 	add.w	r2, r7, #11
 80016f2:	2300      	movs	r3, #0
 80016f4:	2113      	movs	r1, #19
 80016f6:	f000 fe97 	bl	8002428 <st7735_write_reg>
 80016fa:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80016fc:	210a      	movs	r1, #10
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 fe65 	bl	80023ce <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f103 0020 	add.w	r0, r3, #32
 800170a:	f107 020b 	add.w	r2, r7, #11
 800170e:	2300      	movs	r3, #0
 8001710:	2129      	movs	r1, #41	@ 0x29
 8001712:	f000 fe89 	bl	8002428 <st7735_write_reg>
 8001716:	4602      	mov	r2, r0
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	4413      	add	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 800171e:	210a      	movs	r1, #10
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f000 fe54 	bl	80023ce <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f103 0020 	add.w	r0, r3, #32
 800172c:	f107 020b 	add.w	r2, r7, #11
 8001730:	2300      	movs	r3, #0
 8001732:	2136      	movs	r1, #54	@ 0x36
 8001734:	f000 fe78 	bl	8002428 <st7735_write_reg>
 8001738:	4602      	mov	r2, r0
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4413      	add	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001740:	4b16      	ldr	r3, [pc, #88]	@ (800179c <ST7735_DisplayOn+0xc0>)
 8001742:	7b1b      	ldrb	r3, [r3, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10a      	bne.n	800175e <ST7735_DisplayOn+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001748:	4b14      	ldr	r3, [pc, #80]	@ (800179c <ST7735_DisplayOn+0xc0>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <ST7735_DisplayOn+0xc4>)
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	4413      	add	r3, r2
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001756:	f043 0308 	orr.w	r3, r3, #8
 800175a:	b2db      	uxtb	r3, r3
 800175c:	e006      	b.n	800176c <ST7735_DisplayOn+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800175e:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <ST7735_DisplayOn+0xc0>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	4a0f      	ldr	r2, [pc, #60]	@ (80017a0 <ST7735_DisplayOn+0xc4>)
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	4413      	add	r3, r2
 8001768:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800176a:	b2db      	uxtb	r3, r3
 800176c:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3320      	adds	r3, #32
 8001772:	f107 010b 	add.w	r1, r7, #11
 8001776:	2201      	movs	r2, #1
 8001778:	4618      	mov	r0, r3
 800177a:	f000 fe6a 	bl	8002452 <st7735_send_data>
 800177e:	4602      	mov	r2, r0
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4413      	add	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d002      	beq.n	8001792 <ST7735_DisplayOn+0xb6>
		ret = ST7735_ERROR;
 800178c:	f04f 33ff 	mov.w	r3, #4294967295
 8001790:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8001792:	68fb      	ldr	r3, [r7, #12]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	240002c4 	.word	0x240002c4
 80017a0:	24000070 	.word	0x24000070

080017a4 <ST7735_DisplayOff>:
/**
 * @brief  Disables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f103 0020 	add.w	r0, r3, #32
 80017b6:	f107 020b 	add.w	r2, r7, #11
 80017ba:	2300      	movs	r3, #0
 80017bc:	2113      	movs	r1, #19
 80017be:	f000 fe33 	bl	8002428 <st7735_write_reg>
 80017c2:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80017c4:	210a      	movs	r1, #10
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 fe01 	bl	80023ce <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f103 0020 	add.w	r0, r3, #32
 80017d2:	f107 020b 	add.w	r2, r7, #11
 80017d6:	2300      	movs	r3, #0
 80017d8:	2128      	movs	r1, #40	@ 0x28
 80017da:	f000 fe25 	bl	8002428 <st7735_write_reg>
 80017de:	4602      	mov	r2, r0
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4413      	add	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80017e6:	210a      	movs	r1, #10
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f000 fdf0 	bl	80023ce <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f103 0020 	add.w	r0, r3, #32
 80017f4:	f107 020b 	add.w	r2, r7, #11
 80017f8:	2300      	movs	r3, #0
 80017fa:	2136      	movs	r1, #54	@ 0x36
 80017fc:	f000 fe14 	bl	8002428 <st7735_write_reg>
 8001800:	4602      	mov	r2, r0
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4413      	add	r3, r2
 8001806:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001808:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <ST7735_DisplayOff+0xc0>)
 800180a:	7b1b      	ldrb	r3, [r3, #12]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d10a      	bne.n	8001826 <ST7735_DisplayOff+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001810:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <ST7735_DisplayOff+0xc0>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	4a14      	ldr	r2, [pc, #80]	@ (8001868 <ST7735_DisplayOff+0xc4>)
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	4413      	add	r3, r2
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800181e:	f043 0308 	orr.w	r3, r3, #8
 8001822:	b2db      	uxtb	r3, r3
 8001824:	e006      	b.n	8001834 <ST7735_DisplayOff+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001826:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <ST7735_DisplayOff+0xc0>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	4a0f      	ldr	r2, [pc, #60]	@ (8001868 <ST7735_DisplayOff+0xc4>)
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	4413      	add	r3, r2
 8001830:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001832:	b2db      	uxtb	r3, r3
 8001834:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3320      	adds	r3, #32
 800183a:	f107 010b 	add.w	r1, r7, #11
 800183e:	2201      	movs	r2, #1
 8001840:	4618      	mov	r0, r3
 8001842:	f000 fe06 	bl	8002452 <st7735_send_data>
 8001846:	4602      	mov	r2, r0
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4413      	add	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d002      	beq.n	800185a <ST7735_DisplayOff+0xb6>
		ret = ST7735_ERROR;
 8001854:	f04f 33ff 	mov.w	r3, #4294967295
 8001858:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800185a:	68fb      	ldr	r3, [r7, #12]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	240002c4 	.word	0x240002c4
 8001868:	24000070 	.word	0x24000070

0800186c <ST7735_SetBrightness>:
 * @brief  Set the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be set
 * @retval Component status
 */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness) {
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <ST7735_GetBrightness>:
 * @brief  Get the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be returned
 * @retval Component status
 */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness) {
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
 800188e:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 8001890:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <ST7735_SetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
 *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af02      	add	r7, sp, #8
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	if ((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <ST7735_SetOrientation+0x1a>
			|| (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180)) {
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d119      	bne.n	80018ee <ST7735_SetOrientation+0x4e>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	7b5b      	ldrb	r3, [r3, #13]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d106      	bne.n	80018d0 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width = ST7735_0_9_WIDTH;
 80018c2:	4b43      	ldr	r3, [pc, #268]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 80018c4:	2250      	movs	r2, #80	@ 0x50
 80018c6:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 80018c8:	4b41      	ldr	r3, [pc, #260]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 80018ca:	22a0      	movs	r2, #160	@ 0xa0
 80018cc:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80018ce:	e028      	b.n	8001922 <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	7b5b      	ldrb	r3, [r3, #13]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <ST7735_SetOrientation+0x40>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	7b5b      	ldrb	r3, [r3, #13]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d120      	bne.n	8001922 <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width = ST7735_1_8_WIDTH;
 80018e0:	4b3b      	ldr	r3, [pc, #236]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 80018e2:	2280      	movs	r2, #128	@ 0x80
 80018e4:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 80018e6:	4b3a      	ldr	r3, [pc, #232]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 80018e8:	22a0      	movs	r2, #160	@ 0xa0
 80018ea:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80018ec:	e019      	b.n	8001922 <ST7735_SetOrientation+0x82>
		}
	} else {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	7b5b      	ldrb	r3, [r3, #13]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d106      	bne.n	8001904 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width = ST7735_0_9_HEIGHT;
 80018f6:	4b36      	ldr	r3, [pc, #216]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 80018f8:	22a0      	movs	r2, #160	@ 0xa0
 80018fa:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80018fc:	4b34      	ldr	r3, [pc, #208]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 80018fe:	2250      	movs	r2, #80	@ 0x50
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	e00f      	b.n	8001924 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	7b5b      	ldrb	r3, [r3, #13]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d003      	beq.n	8001914 <ST7735_SetOrientation+0x74>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	7b5b      	ldrb	r3, [r3, #13]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d107      	bne.n	8001924 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width = ST7735_1_8_HEIGHT;
 8001914:	4b2e      	ldr	r3, [pc, #184]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 8001916:	22a0      	movs	r2, #160	@ 0xa0
 8001918:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 800191a:	4b2d      	ldr	r3, [pc, #180]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 800191c:	2280      	movs	r2, #128	@ 0x80
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	e000      	b.n	8001924 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001922:	bf00      	nop
		}
	}

	ST7735Ctx.Orientation = pDriver->Orientation;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	4a29      	ldr	r2, [pc, #164]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 800192a:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	7b1a      	ldrb	r2, [r3, #12]
 8001930:	4b27      	ldr	r3, [pc, #156]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 8001932:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	7b5a      	ldrb	r2, [r3, #13]
 8001938:	4b25      	ldr	r3, [pc, #148]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 800193a:	735a      	strb	r2, [r3, #13]

	ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 800193c:	4b24      	ldr	r3, [pc, #144]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	4613      	mov	r3, r2
 8001948:	2200      	movs	r2, #0
 800194a:	2100      	movs	r1, #0
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 fbed 	bl	800212c <ST7735_SetDisplayWindow>
 8001952:	60f8      	str	r0, [r7, #12]
			ST7735Ctx.Height);
	uint8_t madctl_value = 0x60; // 가로 180도 회전에 대한 예상 값, 데이터시트 확인 필요
 8001954:	2360      	movs	r3, #96	@ 0x60
 8001956:	72bb      	strb	r3, [r7, #10]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &madctl_value, 1);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f103 0020 	add.w	r0, r3, #32
 800195e:	f107 020a 	add.w	r2, r7, #10
 8001962:	2301      	movs	r3, #1
 8001964:	2136      	movs	r1, #54	@ 0x36
 8001966:	f000 fd5f 	bl	8002428 <st7735_write_reg>
 800196a:	4602      	mov	r2, r0
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4413      	add	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001972:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 8001974:	7b1b      	ldrb	r3, [r3, #12]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10a      	bne.n	8001990 <ST7735_SetOrientation+0xf0>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	4a15      	ldr	r2, [pc, #84]	@ (80019d4 <ST7735_SetOrientation+0x134>)
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	4413      	add	r3, r2
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001988:	f043 0308 	orr.w	r3, r3, #8
 800198c:	b2db      	uxtb	r3, r3
 800198e:	e006      	b.n	800199e <ST7735_SetOrientation+0xfe>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001990:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <ST7735_SetOrientation+0x130>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	4a0f      	ldr	r2, [pc, #60]	@ (80019d4 <ST7735_SetOrientation+0x134>)
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	4413      	add	r3, r2
 800199a:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800199c:	b2db      	uxtb	r3, r3
 800199e:	72fb      	strb	r3, [r7, #11]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f103 0020 	add.w	r0, r3, #32
 80019a6:	f107 020b 	add.w	r2, r7, #11
 80019aa:	2301      	movs	r3, #1
 80019ac:	2136      	movs	r1, #54	@ 0x36
 80019ae:	f000 fd3b 	bl	8002428 <st7735_write_reg>
 80019b2:	4602      	mov	r2, r0
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	4413      	add	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]

	if (ret != ST7735_OK) {
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <ST7735_SetOrientation+0x126>
		ret = ST7735_ERROR;
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295
 80019c4:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	240002c4 	.word	0x240002c4
 80019d4:	24000070 	.word	0x24000070

080019d8 <ST7735_GetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
 *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation) {
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]

	*Orientation = ST7735Ctx.Orientation;
 80019e2:	4b05      	ldr	r3, [pc, #20]	@ (80019f8 <ST7735_GetOrientation+0x20>)
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	240002c4 	.word	0x240002c4

080019fc <ST7735_SetCursor>:
 * @param  pObj Component object
 * @param  Xpos specifies the X position.
 * @param  Ypos specifies the Y position.
 * @retval The component status
 */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8001a08:	4b59      	ldr	r3, [pc, #356]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d821      	bhi.n	8001a54 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8001a10:	4b57      	ldr	r3, [pc, #348]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a12:	7b5b      	ldrb	r3, [r3, #13]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d10e      	bne.n	8001a36 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8001a18:	4b55      	ldr	r3, [pc, #340]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a1a:	7b1b      	ldrb	r3, [r3, #12]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d106      	bne.n	8001a2e <ST7735_SetCursor+0x32>
				Xpos += 26;
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	331a      	adds	r3, #26
 8001a24:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	e033      	b.n	8001a96 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	3318      	adds	r3, #24
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	e02f      	b.n	8001a96 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8001a36:	4b4e      	ldr	r3, [pc, #312]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a38:	7b5b      	ldrb	r3, [r3, #13]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d12b      	bne.n	8001a96 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8001a3e:	4b4c      	ldr	r3, [pc, #304]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a40:	7b1b      	ldrb	r3, [r3, #12]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d127      	bne.n	8001a96 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	3302      	adds	r3, #2
 8001a4a:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	e020      	b.n	8001a96 <ST7735_SetCursor+0x9a>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8001a54:	4b46      	ldr	r3, [pc, #280]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a56:	7b5b      	ldrb	r3, [r3, #13]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d10e      	bne.n	8001a7a <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8001a5c:	4b44      	ldr	r3, [pc, #272]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a5e:	7b1b      	ldrb	r3, [r3, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d106      	bne.n	8001a72 <ST7735_SetCursor+0x76>
				Xpos += 1;
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	3301      	adds	r3, #1
 8001a68:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	331a      	adds	r3, #26
 8001a6e:	607b      	str	r3, [r7, #4]
 8001a70:	e011      	b.n	8001a96 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3318      	adds	r3, #24
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	e00d      	b.n	8001a96 <ST7735_SetCursor+0x9a>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a7c:	7b5b      	ldrb	r3, [r3, #13]
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d109      	bne.n	8001a96 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8001a82:	4b3b      	ldr	r3, [pc, #236]	@ (8001b70 <ST7735_SetCursor+0x174>)
 8001a84:	7b1b      	ldrb	r3, [r3, #12]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d105      	bne.n	8001a96 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3302      	adds	r3, #2
 8001a94:	607b      	str	r3, [r7, #4]
			}
		}
	}

	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f103 0020 	add.w	r0, r3, #32
 8001a9c:	f107 0213 	add.w	r2, r7, #19
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	212a      	movs	r1, #42	@ 0x2a
 8001aa4:	f000 fcc0 	bl	8002428 <st7735_write_reg>
 8001aa8:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	3320      	adds	r3, #32
 8001ab6:	f107 0113 	add.w	r1, r7, #19
 8001aba:	2201      	movs	r2, #1
 8001abc:	4618      	mov	r0, r3
 8001abe:	f000 fcc8 	bl	8002452 <st7735_send_data>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	3320      	adds	r3, #32
 8001ad4:	f107 0113 	add.w	r1, r7, #19
 8001ad8:	2201      	movs	r2, #1
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 fcb9 	bl	8002452 <st7735_send_data>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	617b      	str	r3, [r7, #20]

	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f103 0020 	add.w	r0, r3, #32
 8001aee:	f107 0213 	add.w	r2, r7, #19
 8001af2:	2300      	movs	r3, #0
 8001af4:	212b      	movs	r1, #43	@ 0x2b
 8001af6:	f000 fc97 	bl	8002428 <st7735_write_reg>
 8001afa:	4602      	mov	r2, r0
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	4413      	add	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	0a1b      	lsrs	r3, r3, #8
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	3320      	adds	r3, #32
 8001b0e:	f107 0113 	add.w	r1, r7, #19
 8001b12:	2201      	movs	r2, #1
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 fc9c 	bl	8002452 <st7735_send_data>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	4413      	add	r3, r2
 8001b20:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	3320      	adds	r3, #32
 8001b2c:	f107 0113 	add.w	r1, r7, #19
 8001b30:	2201      	movs	r2, #1
 8001b32:	4618      	mov	r0, r3
 8001b34:	f000 fc8d 	bl	8002452 <st7735_send_data>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	617b      	str	r3, [r7, #20]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f103 0020 	add.w	r0, r3, #32
 8001b46:	f107 0213 	add.w	r2, r7, #19
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	212c      	movs	r1, #44	@ 0x2c
 8001b4e:	f000 fc6b 	bl	8002428 <st7735_write_reg>
 8001b52:	4602      	mov	r2, r0
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	4413      	add	r3, r2
 8001b58:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d002      	beq.n	8001b66 <ST7735_SetCursor+0x16a>
		ret = ST7735_ERROR;
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8001b66:	697b      	ldr	r3, [r7, #20]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	240002c4 	.word	0x240002c4

08001b74 <ST7735_DrawBitmap>:
 * @param  Ypos Bmp Y position in the LCD
 * @param  pBmp Bmp picture address.
 * @retval The component status
 */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pBmp) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b090      	sub	sp, #64	@ 0x40
 8001b78:	af02      	add	r7, sp, #8
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
 8001b80:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t index, size, width, height, y_pos;
	uint8_t pixel_val[2], tmp;
	uint8_t *pbmp;
	uint32_t counter = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get bitmap data address offset */
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	330a      	adds	r3, #10
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	330b      	adds	r3, #11
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	021b      	lsls	r3, r3, #8
 8001b9a:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[12] << 16) + ((uint32_t) pBmp[13] << 24);
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	330c      	adds	r3, #12
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	041b      	lsls	r3, r3, #16
 8001ba4:	441a      	add	r2, r3
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	330d      	adds	r3, #13
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	061b      	lsls	r3, r3, #24
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8001bae:	4413      	add	r3, r2
 8001bb0:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Read bitmap width */
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	3312      	adds	r3, #18
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	3313      	adds	r3, #19
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[20] << 16) + ((uint32_t) pBmp[21] << 24);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	3314      	adds	r3, #20
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	041b      	lsls	r3, r3, #16
 8001bcc:	441a      	add	r2, r3
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	3315      	adds	r3, #21
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	061b      	lsls	r3, r3, #24
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8001bd6:	4413      	add	r3, r2
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Read bitmap height */
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	3316      	adds	r3, #22
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	461a      	mov	r2, r3
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	3317      	adds	r3, #23
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[24] << 16) + ((uint32_t) pBmp[25] << 24);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	3318      	adds	r3, #24
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	041b      	lsls	r3, r3, #16
 8001bf4:	441a      	add	r2, r3
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	3319      	adds	r3, #25
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	061b      	lsls	r3, r3, #24
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8001bfe:	4413      	add	r3, r2
 8001c00:	623b      	str	r3, [r7, #32]

	/* Read bitmap size */
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	3302      	adds	r3, #2
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	3303      	adds	r3, #3
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	021b      	lsls	r3, r3, #8
 8001c12:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[4] << 16) + ((uint32_t) pBmp[5] << 24);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	3304      	adds	r3, #4
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	041b      	lsls	r3, r3, #16
 8001c1c:	441a      	add	r2, r3
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	3305      	adds	r3, #5
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	061b      	lsls	r3, r3, #24
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 8001c26:	4413      	add	r3, r2
 8001c28:	61fb      	str	r3, [r7, #28]
	size = size - index;
 8001c2a:	69fa      	ldr	r2, [r7, #28]
 8001c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	61fb      	str	r3, [r7, #28]

	pbmp = pBmp + index;
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c36:	4413      	add	r3, r2
 8001c38:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Remap Ypos, st7735 works with inverted X in case of bitmap */
	/* X = 0, cursor is on Top corner */
	y_pos = ST7735Ctx.Height - Ypos - height;
 8001c3a:	4b51      	ldr	r3, [pc, #324]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001c3c:	685a      	ldr	r2, [r3, #4]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	1ad2      	subs	r2, r2, r3
 8001c42:	6a3b      	ldr	r3, [r7, #32]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	61bb      	str	r3, [r7, #24]

	if (ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK) {
 8001c48:	6a3b      	ldr	r3, [r7, #32]
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 fa6a 	bl	800212c <ST7735_SetDisplayWindow>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <ST7735_DrawBitmap+0xf2>
		ret = ST7735_ERROR;
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c64:	e087      	b.n	8001d76 <ST7735_DrawBitmap+0x202>
	} else {
		/* Set GRAM write direction and BGR = 0 */
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001c66:	4b46      	ldr	r3, [pc, #280]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001c68:	7b1b      	ldrb	r3, [r3, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <ST7735_DrawBitmap+0x10e>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8001c6e:	4b44      	ldr	r3, [pc, #272]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	4a44      	ldr	r2, [pc, #272]	@ (8001d84 <ST7735_DrawBitmap+0x210>)
 8001c74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001c78:	b2db      	uxtb	r3, r3
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001c7a:	f043 0308 	orr.w	r3, r3, #8
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	e005      	b.n	8001c8e <ST7735_DrawBitmap+0x11a>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 8001c82:	4b3f      	ldr	r3, [pc, #252]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	4a3f      	ldr	r2, [pc, #252]	@ (8001d84 <ST7735_DrawBitmap+0x210>)
 8001c88:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	74fb      	strb	r3, [r7, #19]

		if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK) {
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f103 0020 	add.w	r0, r3, #32
 8001c96:	f107 0213 	add.w	r2, r7, #19
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	2136      	movs	r1, #54	@ 0x36
 8001c9e:	f000 fbc3 	bl	8002428 <st7735_write_reg>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <ST7735_DrawBitmap+0x13c>
			ret = ST7735_ERROR;
 8001ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cae:	e062      	b.n	8001d76 <ST7735_DrawBitmap+0x202>
		}/* Set Cursor */
		else if (ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK) {
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	68b9      	ldr	r1, [r7, #8]
 8001cb4:	68f8      	ldr	r0, [r7, #12]
 8001cb6:	f7ff fea1 	bl	80019fc <ST7735_SetCursor>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <ST7735_DrawBitmap+0x154>
			ret = ST7735_ERROR;
 8001cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cc6:	e056      	b.n	8001d76 <ST7735_DrawBitmap+0x202>
		} else {
			do {
				pixel_val[0] = *(pbmp + 1);
 8001cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cca:	785b      	ldrb	r3, [r3, #1]
 8001ccc:	753b      	strb	r3, [r7, #20]
				pixel_val[1] = *(pbmp);
 8001cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	757b      	strb	r3, [r7, #21]
				if (st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK) {
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	3320      	adds	r3, #32
 8001cd8:	f107 0114 	add.w	r1, r7, #20
 8001cdc:	2202      	movs	r2, #2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 fbb7 	bl	8002452 <st7735_send_data>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <ST7735_DrawBitmap+0x17e>
					ret = ST7735_ERROR;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8001cf0:	e009      	b.n	8001d06 <ST7735_DrawBitmap+0x192>
				}
				counter += 2U;
 8001cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				pbmp += 2;
 8001cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	633b      	str	r3, [r7, #48]	@ 0x30
			} while (counter < size);
 8001cfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d3e0      	bcc.n	8001cc8 <ST7735_DrawBitmap+0x154>

			tmp =
					ST7735Ctx.Panel == HannStar_Panel ?
 8001d06:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001d08:	7b1b      	ldrb	r3, [r3, #12]
			tmp =
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d10a      	bne.n	8001d24 <ST7735_DrawBitmap+0x1b0>
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	4a1c      	ldr	r2, [pc, #112]	@ (8001d84 <ST7735_DrawBitmap+0x210>)
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4413      	add	r3, r2
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	b2db      	uxtb	r3, r3
			tmp =
 8001d1c:	f043 0308 	orr.w	r3, r3, #8
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	e006      	b.n	8001d32 <ST7735_DrawBitmap+0x1be>
									| LCD_BGR :
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 8001d24:	4b16      	ldr	r3, [pc, #88]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	4a16      	ldr	r2, [pc, #88]	@ (8001d84 <ST7735_DrawBitmap+0x210>)
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	685b      	ldr	r3, [r3, #4]
			tmp =
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	74fb      	strb	r3, [r7, #19]
									| LCD_RGB;
			if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp,
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f103 0020 	add.w	r0, r3, #32
 8001d3a:	f107 0213 	add.w	r2, r7, #19
 8001d3e:	2301      	movs	r3, #1
 8001d40:	2136      	movs	r1, #54	@ 0x36
 8001d42:	f000 fb71 	bl	8002428 <st7735_write_reg>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <ST7735_DrawBitmap+0x1e0>
					1) != ST7735_OK) {
				ret = ST7735_ERROR;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d52:	e010      	b.n	8001d76 <ST7735_DrawBitmap+0x202>
			} else {
				if (ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 8001d54:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <ST7735_DrawBitmap+0x20c>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	2100      	movs	r1, #0
 8001d64:	68f8      	ldr	r0, [r7, #12]
 8001d66:	f000 f9e1 	bl	800212c <ST7735_SetDisplayWindow>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d002      	beq.n	8001d76 <ST7735_DrawBitmap+0x202>
						ST7735Ctx.Height) != ST7735_OK) {
					ret = ST7735_ERROR;
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295
 8001d74:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
	}

	return ret;
 8001d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3738      	adds	r7, #56	@ 0x38
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	240002c4 	.word	0x240002c4
 8001d84:	24000070 	.word	0x24000070

08001d88 <ST7735_FillRGBRect>:
 * @param  Width  specifies the rectangle width.
 * @param  Height Specifies the rectangle height
 * @retval The component status
 */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pData, uint32_t Width, uint32_t Height) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
 8001d94:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
	static uint8_t pdata[640];
	uint8_t *rgb_data = pData;
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	61bb      	str	r3, [r7, #24]
	uint32_t i, j;

	if (((Xpos + Width) > ST7735Ctx.Width)
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001da2:	441a      	add	r2, r3
 8001da4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e54 <ST7735_FillRGBRect+0xcc>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d806      	bhi.n	8001dba <ST7735_FillRGBRect+0x32>
			|| ((Ypos + Height) > ST7735Ctx.Height)) {
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db0:	441a      	add	r2, r3
 8001db2:	4b28      	ldr	r3, [pc, #160]	@ (8001e54 <ST7735_FillRGBRect+0xcc>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d903      	bls.n	8001dc2 <ST7735_FillRGBRect+0x3a>
		ret = ST7735_ERROR;
 8001dba:	f04f 33ff 	mov.w	r3, #4294967295
 8001dbe:	61fb      	str	r3, [r7, #28]
 8001dc0:	e042      	b.n	8001e48 <ST7735_FillRGBRect+0xc0>
	}/* Set Cursor */
	else {
		for (j = 0; j < Height; j++) {
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	e03b      	b.n	8001e40 <ST7735_FillRGBRect+0xb8>
			if (ST7735_SetCursor(pObj, Xpos, Ypos + j) != ST7735_OK) {
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	4413      	add	r3, r2
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f7ff fe12 	bl	80019fc <ST7735_SetCursor>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d003      	beq.n	8001de6 <ST7735_FillRGBRect+0x5e>
				ret = ST7735_ERROR;
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	e029      	b.n	8001e3a <ST7735_FillRGBRect+0xb2>
			} else {
				for (i = 0; i < Width; i++) {
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	e013      	b.n	8001e14 <ST7735_FillRGBRect+0x8c>
					pdata[2U * i] = (uint8_t) (*(rgb_data));
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	7811      	ldrb	r1, [r2, #0]
 8001df4:	4a18      	ldr	r2, [pc, #96]	@ (8001e58 <ST7735_FillRGBRect+0xd0>)
 8001df6:	54d1      	strb	r1, [r2, r3]
					pdata[(2U * i) + 1U] = (uint8_t) (*(rgb_data + 1));
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	3301      	adds	r3, #1
 8001e02:	7811      	ldrb	r1, [r2, #0]
 8001e04:	4a14      	ldr	r2, [pc, #80]	@ (8001e58 <ST7735_FillRGBRect+0xd0>)
 8001e06:	54d1      	strb	r1, [r2, r3]
					rgb_data += 2;
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	3302      	adds	r3, #2
 8001e0c:	61bb      	str	r3, [r7, #24]
				for (i = 0; i < Width; i++) {
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	3301      	adds	r3, #1
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	697a      	ldr	r2, [r7, #20]
 8001e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d3e7      	bcc.n	8001dec <ST7735_FillRGBRect+0x64>
				}
				if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f103 0020 	add.w	r0, r3, #32
 8001e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	461a      	mov	r2, r3
 8001e28:	490b      	ldr	r1, [pc, #44]	@ (8001e58 <ST7735_FillRGBRect+0xd0>)
 8001e2a:	f000 fb12 	bl	8002452 <st7735_send_data>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <ST7735_FillRGBRect+0xb2>
						2U * Width) != ST7735_OK) {
					ret = ST7735_ERROR;
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295
 8001e38:	61fb      	str	r3, [r7, #28]
		for (j = 0; j < Height; j++) {
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d3bf      	bcc.n	8001dc8 <ST7735_FillRGBRect+0x40>
				}
			}
		}
	}

	return ret;
 8001e48:	69fb      	ldr	r3, [r7, #28]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3720      	adds	r7, #32
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	240002c4 	.word	0x240002c4
 8001e58:	240002d4 	.word	0x240002d4

08001e5c <ST7735_DrawHLine>:
 * @param  Length specifies the Line length.
 * @param  Color  Specifies the RGB color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
 8001e68:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
	uint32_t i;
	static uint8_t pdata[640];

	if ((Xpos + Length) > ST7735Ctx.Width) {
 8001e6e:	68ba      	ldr	r2, [r7, #8]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	441a      	add	r2, r3
 8001e74:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef4 <ST7735_DrawHLine+0x98>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d903      	bls.n	8001e84 <ST7735_DrawHLine+0x28>
		ret = ST7735_ERROR;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	e032      	b.n	8001eea <ST7735_DrawHLine+0x8e>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	68b9      	ldr	r1, [r7, #8]
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f7ff fdb7 	bl	80019fc <ST7735_SetCursor>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <ST7735_DrawHLine+0x40>
		ret = ST7735_ERROR;
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	e026      	b.n	8001eea <ST7735_DrawHLine+0x8e>
	} else {
		for (i = 0; i < Length; i++) {
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	e010      	b.n	8001ec4 <ST7735_DrawHLine+0x68>
			/* Exchange LSB and MSB to fit LCD specification */
			pdata[2U * i] = (uint8_t) (Color >> 8);
 8001ea2:	6a3b      	ldr	r3, [r7, #32]
 8001ea4:	0a1a      	lsrs	r2, r3, #8
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	b2d1      	uxtb	r1, r2
 8001eac:	4a12      	ldr	r2, [pc, #72]	@ (8001ef8 <ST7735_DrawHLine+0x9c>)
 8001eae:	54d1      	strb	r1, [r2, r3]
			pdata[(2U * i) + 1U] = (uint8_t) (Color);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	6a3a      	ldr	r2, [r7, #32]
 8001eb8:	b2d1      	uxtb	r1, r2
 8001eba:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef8 <ST7735_DrawHLine+0x9c>)
 8001ebc:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < Length; i++) {
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d3ea      	bcc.n	8001ea2 <ST7735_DrawHLine+0x46>

//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
		}
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f103 0020 	add.w	r0, r3, #32
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	4907      	ldr	r1, [pc, #28]	@ (8001ef8 <ST7735_DrawHLine+0x9c>)
 8001eda:	f000 faba 	bl	8002452 <st7735_send_data>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d002      	beq.n	8001eea <ST7735_DrawHLine+0x8e>
				2U * Length) != ST7735_OK) {
			ret = ST7735_ERROR;
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee8:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8001eea:	697b      	ldr	r3, [r7, #20]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	240002c4 	.word	0x240002c4
 8001ef8:	24000554 	.word	0x24000554

08001efc <ST7735_DrawVLine>:
 * @param  Ypos     specifies the Y position.
 * @param  Length   specifies the Line length.
 * @retval The component status
 */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
 8001f08:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
	uint32_t counter;

	if ((Ypos + Length) > ST7735Ctx.Height) {
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	441a      	add	r2, r3
 8001f14:	4b12      	ldr	r3, [pc, #72]	@ (8001f60 <ST7735_DrawVLine+0x64>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d903      	bls.n	8001f24 <ST7735_DrawVLine+0x28>
		ret = ST7735_ERROR;
 8001f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	e018      	b.n	8001f56 <ST7735_DrawVLine+0x5a>
	} else {
		for (counter = 0; counter < Length; counter++) {
 8001f24:	2300      	movs	r3, #0
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	e011      	b.n	8001f4e <ST7735_DrawVLine+0x52>
			if (ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK) {
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	441a      	add	r2, r3
 8001f30:	6a3b      	ldr	r3, [r7, #32]
 8001f32:	68b9      	ldr	r1, [r7, #8]
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 f841 	bl	8001fbc <ST7735_SetPixel>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <ST7735_DrawVLine+0x4c>
				ret = ST7735_ERROR;
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
 8001f44:	617b      	str	r3, [r7, #20]
				break;
 8001f46:	e006      	b.n	8001f56 <ST7735_DrawVLine+0x5a>
		for (counter = 0; counter < Length; counter++) {
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d3e9      	bcc.n	8001f2a <ST7735_DrawVLine+0x2e>
			}
		}
	}

	return ret;
 8001f56:	697b      	ldr	r3, [r7, #20]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	240002c4 	.word	0x240002c4

08001f64 <ST7735_FillRect>:
 * @param  Height Rectangle height
 * @param  Color Draw color
 * @retval Component status
 */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Width, uint32_t Height, uint32_t Color) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	@ 0x28
 8001f68:	af02      	add	r7, sp, #8
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
 8001f70:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
	uint32_t i, y_pos = Ypos;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	617b      	str	r3, [r7, #20]

	for (i = 0; i < Height; i++) {
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61bb      	str	r3, [r7, #24]
 8001f7e:	e014      	b.n	8001faa <ST7735_FillRect+0x46>
		if (ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK) {
 8001f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f7ff ff66 	bl	8001e5c <ST7735_DrawHLine>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <ST7735_FillRect+0x3a>
			ret = ST7735_ERROR;
 8001f96:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9a:	61fb      	str	r3, [r7, #28]
			break;
 8001f9c:	e009      	b.n	8001fb2 <ST7735_FillRect+0x4e>
		}
		y_pos++;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	617b      	str	r3, [r7, #20]
	for (i = 0; i < Height; i++) {
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d3e6      	bcc.n	8001f80 <ST7735_FillRect+0x1c>
	}

	return ret;
 8001fb2:	69fb      	ldr	r3, [r7, #28]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3720      	adds	r7, #32
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <ST7735_SetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Color) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
	uint16_t color;

	/* Exchange LSB and MSB to fit LCD specification */
	color = (uint16_t) ((uint16_t) Color << 8);
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	827b      	strh	r3, [r7, #18]
	color |= (uint16_t) ((uint16_t) (Color >> 8));
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	0a1b      	lsrs	r3, r3, #8
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	8a7b      	ldrh	r3, [r7, #18]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	827b      	strh	r3, [r7, #18]

	if ((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height)) {
 8001fe6:	4b16      	ldr	r3, [pc, #88]	@ (8002040 <ST7735_SetPixel+0x84>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d204      	bcs.n	8001ffa <ST7735_SetPixel+0x3e>
 8001ff0:	4b13      	ldr	r3, [pc, #76]	@ (8002040 <ST7735_SetPixel+0x84>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d303      	bcc.n	8002002 <ST7735_SetPixel+0x46>
		ret = ST7735_ERROR;
 8001ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	e019      	b.n	8002036 <ST7735_SetPixel+0x7a>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f7ff fcf8 	bl	80019fc <ST7735_SetCursor>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <ST7735_SetPixel+0x5e>
		ret = ST7735_ERROR;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	e00d      	b.n	8002036 <ST7735_SetPixel+0x7a>
	} else {
		/* Write RAM data */
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &color, 2) != ST7735_OK) {
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	3320      	adds	r3, #32
 800201e:	f107 0112 	add.w	r1, r7, #18
 8002022:	2202      	movs	r2, #2
 8002024:	4618      	mov	r0, r3
 8002026:	f000 fa14 	bl	8002452 <st7735_send_data>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <ST7735_SetPixel+0x7a>
			ret = ST7735_ERROR;
 8002030:	f04f 33ff 	mov.w	r3, #4294967295
 8002034:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8002036:	697b      	ldr	r3, [r7, #20]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	240002c4 	.word	0x240002c4

08002044 <ST7735_GetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t *Color) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t pixel_lsb, pixel_msb;
	uint8_t tmp;

	/* Set Cursor */
	ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	68b9      	ldr	r1, [r7, #8]
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f7ff fcd0 	bl	80019fc <ST7735_SetCursor>
 800205c:	6178      	str	r0, [r7, #20]

	/* Prepare to read LCD RAM */
	ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp); /* RAM read data command */
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	3320      	adds	r3, #32
 8002062:	f107 0211 	add.w	r2, r7, #17
 8002066:	212e      	movs	r1, #46	@ 0x2e
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f9ca 	bl	8002402 <st7735_read_reg>
 800206e:	4602      	mov	r2, r0
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	4413      	add	r3, r2
 8002074:	617b      	str	r3, [r7, #20]

	/* Dummy read */
	ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3320      	adds	r3, #32
 800207a:	f107 0111 	add.w	r1, r7, #17
 800207e:	2201      	movs	r2, #1
 8002080:	4618      	mov	r0, r3
 8002082:	f000 f9f8 	bl	8002476 <st7735_recv_data>
 8002086:	4602      	mov	r2, r0
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	4413      	add	r3, r2
 800208c:	617b      	str	r3, [r7, #20]

	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	3320      	adds	r3, #32
 8002092:	f107 0113 	add.w	r1, r7, #19
 8002096:	2201      	movs	r2, #1
 8002098:	4618      	mov	r0, r3
 800209a:	f000 f9ec 	bl	8002476 <st7735_recv_data>
 800209e:	4602      	mov	r2, r0
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	4413      	add	r3, r2
 80020a4:	617b      	str	r3, [r7, #20]
	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	3320      	adds	r3, #32
 80020aa:	f107 0112 	add.w	r1, r7, #18
 80020ae:	2201      	movs	r2, #1
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 f9e0 	bl	8002476 <st7735_recv_data>
 80020b6:	4602      	mov	r2, r0
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	4413      	add	r3, r2
 80020bc:	617b      	str	r3, [r7, #20]

	*Color = ((uint32_t) (pixel_lsb)) + ((uint32_t) (pixel_msb) << 8);
 80020be:	7cfb      	ldrb	r3, [r7, #19]
 80020c0:	461a      	mov	r2, r3
 80020c2:	7cbb      	ldrb	r3, [r7, #18]
 80020c4:	021b      	lsls	r3, r3, #8
 80020c6:	441a      	add	r2, r3
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	601a      	str	r2, [r3, #0]

	if (ret != ST7735_OK) {
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <ST7735_GetPixel+0x94>
		ret = ST7735_ERROR;
 80020d2:	f04f 33ff 	mov.w	r3, #4294967295
 80020d6:	617b      	str	r3, [r7, #20]
	}

	return ret;
 80020d8:	697b      	ldr	r3, [r7, #20]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
	...

080020e4 <ST7735_GetXSize>:
/**
 * @brief  Get the LCD pixel Width.
 * @param  pObj Component object
 * @retval The Lcd Pixel Width
 */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize) {
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*XSize = ST7735Ctx.Width;
 80020ee:	4b05      	ldr	r3, [pc, #20]	@ (8002104 <ST7735_GetXSize+0x20>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	240002c4 	.word	0x240002c4

08002108 <ST7735_GetYSize>:
/**
 * @brief  Get the LCD pixel Height.
 * @param  pObj Component object
 * @retval The Lcd Pixel Height
 */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize) {
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*YSize = ST7735Ctx.Height;
 8002112:	4b05      	ldr	r3, [pc, #20]	@ (8002128 <ST7735_GetYSize+0x20>)
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	240002c4 	.word	0x240002c4

0800212c <ST7735_SetDisplayWindow>:
 * @param  Height display window height.
 * @param  Width  display window width.
 * @retval Component status
 */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos,
		uint32_t Ypos, uint32_t Width, uint32_t Height) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 800213a:	4b7d      	ldr	r3, [pc, #500]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d821      	bhi.n	8002186 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002142:	4b7b      	ldr	r3, [pc, #492]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 8002144:	7b5b      	ldrb	r3, [r3, #13]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d10e      	bne.n	8002168 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 800214a:	4b79      	ldr	r3, [pc, #484]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 800214c:	7b1b      	ldrb	r3, [r3, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d106      	bne.n	8002160 <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	331a      	adds	r3, #26
 8002156:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3301      	adds	r3, #1
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	e036      	b.n	80021ce <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	3318      	adds	r3, #24
 8002164:	60bb      	str	r3, [r7, #8]
 8002166:	e032      	b.n	80021ce <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8002168:	4b71      	ldr	r3, [pc, #452]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 800216a:	7b5b      	ldrb	r3, [r3, #13]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d12e      	bne.n	80021ce <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8002170:	4b6f      	ldr	r3, [pc, #444]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 8002172:	7b1b      	ldrb	r3, [r3, #12]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d12a      	bne.n	80021ce <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	3302      	adds	r3, #2
 800217c:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3301      	adds	r3, #1
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	e023      	b.n	80021ce <ST7735_SetDisplayWindow+0xa2>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002186:	4b6a      	ldr	r3, [pc, #424]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 8002188:	7b5b      	ldrb	r3, [r3, #13]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d111      	bne.n	80021b2 <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 800218e:	4b68      	ldr	r3, [pc, #416]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 8002190:	7b1b      	ldrb	r3, [r3, #12]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d106      	bne.n	80021a4 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	3301      	adds	r3, #1
 800219a:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	331a      	adds	r3, #26
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	e014      	b.n	80021ce <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	3301      	adds	r3, #1
 80021a8:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3318      	adds	r3, #24
 80021ae:	607b      	str	r3, [r7, #4]
 80021b0:	e00d      	b.n	80021ce <ST7735_SetDisplayWindow+0xa2>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 80021b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 80021b4:	7b5b      	ldrb	r3, [r3, #13]
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d109      	bne.n	80021ce <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 80021ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002330 <ST7735_SetDisplayWindow+0x204>)
 80021bc:	7b1b      	ldrb	r3, [r3, #12]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d105      	bne.n	80021ce <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	3301      	adds	r3, #1
 80021c6:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3302      	adds	r3, #2
 80021cc:	607b      	str	r3, [r7, #4]
			}
		}
	}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f103 0020 	add.w	r0, r3, #32
 80021d4:	f107 0213 	add.w	r2, r7, #19
 80021d8:	2300      	movs	r3, #0
 80021da:	212a      	movs	r1, #42	@ 0x2a
 80021dc:	f000 f924 	bl	8002428 <st7735_write_reg>
 80021e0:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3320      	adds	r3, #32
 80021ee:	f107 0113 	add.w	r1, r7, #19
 80021f2:	2201      	movs	r2, #1
 80021f4:	4618      	mov	r0, r3
 80021f6:	f000 f92c 	bl	8002452 <st7735_send_data>
 80021fa:	4602      	mov	r2, r0
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	4413      	add	r3, r2
 8002200:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	3320      	adds	r3, #32
 800220c:	f107 0113 	add.w	r1, r7, #19
 8002210:	2201      	movs	r2, #1
 8002212:	4618      	mov	r0, r3
 8002214:	f000 f91d 	bl	8002452 <st7735_send_data>
 8002218:	4602      	mov	r2, r0
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	4413      	add	r3, r2
 800221e:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) >> 8U);
 8002220:	68ba      	ldr	r2, [r7, #8]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	4413      	add	r3, r2
 8002226:	3b01      	subs	r3, #1
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	b2db      	uxtb	r3, r3
 800222c:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3320      	adds	r3, #32
 8002232:	f107 0113 	add.w	r1, r7, #19
 8002236:	2201      	movs	r2, #1
 8002238:	4618      	mov	r0, r3
 800223a:	f000 f90a 	bl	8002452 <st7735_send_data>
 800223e:	4602      	mov	r2, r0
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	4413      	add	r3, r2
 8002244:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) & 0xFFU);
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	b2da      	uxtb	r2, r3
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	4413      	add	r3, r2
 8002250:	b2db      	uxtb	r3, r3
 8002252:	3b01      	subs	r3, #1
 8002254:	b2db      	uxtb	r3, r3
 8002256:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	3320      	adds	r3, #32
 800225c:	f107 0113 	add.w	r1, r7, #19
 8002260:	2201      	movs	r2, #1
 8002262:	4618      	mov	r0, r3
 8002264:	f000 f8f5 	bl	8002452 <st7735_send_data>
 8002268:	4602      	mov	r2, r0
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	4413      	add	r3, r2
 800226e:	617b      	str	r3, [r7, #20]

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f103 0020 	add.w	r0, r3, #32
 8002276:	f107 0213 	add.w	r2, r7, #19
 800227a:	2300      	movs	r3, #0
 800227c:	212b      	movs	r1, #43	@ 0x2b
 800227e:	f000 f8d3 	bl	8002428 <st7735_write_reg>
 8002282:	4602      	mov	r2, r0
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	4413      	add	r3, r2
 8002288:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	b2db      	uxtb	r3, r3
 8002290:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	3320      	adds	r3, #32
 8002296:	f107 0113 	add.w	r1, r7, #19
 800229a:	2201      	movs	r2, #1
 800229c:	4618      	mov	r0, r3
 800229e:	f000 f8d8 	bl	8002452 <st7735_send_data>
 80022a2:	4602      	mov	r2, r0
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	4413      	add	r3, r2
 80022a8:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	3320      	adds	r3, #32
 80022b4:	f107 0113 	add.w	r1, r7, #19
 80022b8:	2201      	movs	r2, #1
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 f8c9 	bl	8002452 <st7735_send_data>
 80022c0:	4602      	mov	r2, r0
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	4413      	add	r3, r2
 80022c6:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) >> 8U);
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	4413      	add	r3, r2
 80022ce:	3b01      	subs	r3, #1
 80022d0:	0a1b      	lsrs	r3, r3, #8
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	3320      	adds	r3, #32
 80022da:	f107 0113 	add.w	r1, r7, #19
 80022de:	2201      	movs	r2, #1
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 f8b6 	bl	8002452 <st7735_send_data>
 80022e6:	4602      	mov	r2, r0
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	4413      	add	r3, r2
 80022ec:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) & 0xFFU);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	4413      	add	r3, r2
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	3b01      	subs	r3, #1
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	3320      	adds	r3, #32
 8002304:	f107 0113 	add.w	r1, r7, #19
 8002308:	2201      	movs	r2, #1
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f8a1 	bl	8002452 <st7735_send_data>
 8002310:	4602      	mov	r2, r0
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	4413      	add	r3, r2
 8002316:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <ST7735_SetDisplayWindow+0x1f8>
		ret = ST7735_ERROR;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295
 8002322:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8002324:	697b      	ldr	r3, [r7, #20]
}
 8002326:	4618      	mov	r0, r3
 8002328:	3718      	adds	r7, #24
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	240002c4 	.word	0x240002c4

08002334 <ST7735_ReadRegWrap>:
 * @param  Handle  Component object handle
 * @param  Reg  The target register address to write
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	460b      	mov	r3, r1
 800233e:	607a      	str	r2, [r7, #4]
 8002340:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	617b      	str	r3, [r7, #20]

	return pObj->IO.ReadReg(Reg, pData);
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	7afa      	ldrb	r2, [r7, #11]
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	4610      	mov	r0, r2
 8002350:	4798      	blx	r3
 8002352:	4603      	mov	r3, r0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <ST7735_WriteRegWrap>:
 * @param  pData  The target register value to be written
 * @param  Length  buffer size to be written
 * @retval Component error status
 */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData,
		uint32_t Length) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	607a      	str	r2, [r7, #4]
 8002366:	603b      	str	r3, [r7, #0]
 8002368:	460b      	mov	r3, r1
 800236a:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	617b      	str	r3, [r7, #20]

	return pObj->IO.WriteReg(Reg, pData, Length);
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	7af8      	ldrb	r0, [r7, #11]
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	4798      	blx	r3
 800237c:	4603      	mov	r3, r0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3718      	adds	r7, #24
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <ST7735_SendDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 8002386:	b580      	push	{r7, lr}
 8002388:	b086      	sub	sp, #24
 800238a:	af00      	add	r7, sp, #0
 800238c:	60f8      	str	r0, [r7, #12]
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	617b      	str	r3, [r7, #20]

	return pObj->IO.SendData(pData, Length);
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	68b8      	ldr	r0, [r7, #8]
 800239e:	4798      	blx	r3
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <ST7735_RecvDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	617b      	str	r3, [r7, #20]

	return pObj->IO.RecvData(pData, Length);
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	68b8      	ldr	r0, [r7, #8]
 80023c2:	4798      	blx	r3
 80023c4:	4603      	mov	r3, r0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <ST7735_IO_Delay>:
/**
 * @brief  ST7735 delay
 * @param  Delay  Delay in ms
 * @retval Component error status
 */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay) {
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
 80023d6:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	tickstart = pObj->IO.GetTick();
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	4798      	blx	r3
 80023de:	4603      	mov	r3, r0
 80023e0:	60fb      	str	r3, [r7, #12]
	while ((pObj->IO.GetTick() - tickstart) < Delay) {
 80023e2:	bf00      	nop
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	4798      	blx	r3
 80023ea:	4603      	mov	r3, r0
 80023ec:	461a      	mov	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d8f5      	bhi.n	80023e4 <ST7735_IO_Delay+0x16>
	}
	return ST7735_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	460b      	mov	r3, r1
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	6910      	ldr	r0, [r2, #16]
 8002418:	7af9      	ldrb	r1, [r7, #11]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	4798      	blx	r3
 800241e:	4603      	mov	r3, r0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8002428:	b590      	push	{r4, r7, lr}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	607a      	str	r2, [r7, #4]
 8002432:	603b      	str	r3, [r7, #0]
 8002434:	460b      	mov	r3, r1
 8002436:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681c      	ldr	r4, [r3, #0]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6918      	ldr	r0, [r3, #16]
 8002440:	7af9      	ldrb	r1, [r7, #11]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	47a0      	blx	r4
 8002448:	4603      	mov	r3, r0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bd90      	pop	{r4, r7, pc}

08002452 <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b084      	sub	sp, #16
 8002456:	af00      	add	r7, sp, #0
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	6910      	ldr	r0, [r2, #16]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68b9      	ldr	r1, [r7, #8]
 800246a:	4798      	blx	r3
 800246c:	4603      	mov	r3, r0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b084      	sub	sp, #16
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	6910      	ldr	r0, [r2, #16]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	68b9      	ldr	r1, [r7, #8]
 800248e:	4798      	blx	r3
 8002490:	4603      	mov	r3, r0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a2:	2003      	movs	r0, #3
 80024a4:	f001 fe50 	bl	8004148 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024a8:	f003 f8d4 	bl	8005654 <HAL_RCC_GetSysClockFreq>
 80024ac:	4602      	mov	r2, r0
 80024ae:	4b15      	ldr	r3, [pc, #84]	@ (8002504 <HAL_Init+0x68>)
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	0a1b      	lsrs	r3, r3, #8
 80024b4:	f003 030f 	and.w	r3, r3, #15
 80024b8:	4913      	ldr	r1, [pc, #76]	@ (8002508 <HAL_Init+0x6c>)
 80024ba:	5ccb      	ldrb	r3, [r1, r3]
 80024bc:	f003 031f 	and.w	r3, r3, #31
 80024c0:	fa22 f303 	lsr.w	r3, r2, r3
 80024c4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002504 <HAL_Init+0x68>)
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002508 <HAL_Init+0x6c>)
 80024d0:	5cd3      	ldrb	r3, [r2, r3]
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	fa22 f303 	lsr.w	r3, r2, r3
 80024dc:	4a0b      	ldr	r2, [pc, #44]	@ (800250c <HAL_Init+0x70>)
 80024de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002510 <HAL_Init+0x74>)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024e6:	2000      	movs	r0, #0
 80024e8:	f000 f814 	bl	8002514 <HAL_InitTick>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e002      	b.n	80024fc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80024f6:	f00b fe61 	bl	800e1bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	58024400 	.word	0x58024400
 8002508:	08018a60 	.word	0x08018a60
 800250c:	2400009c 	.word	0x2400009c
 8002510:	24000098 	.word	0x24000098

08002514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800251c:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_InitTick+0x60>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e021      	b.n	800256c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002528:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <HAL_InitTick+0x64>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <HAL_InitTick+0x60>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002536:	fbb3 f3f1 	udiv	r3, r3, r1
 800253a:	fbb2 f3f3 	udiv	r3, r2, r3
 800253e:	4618      	mov	r0, r3
 8002540:	f001 fe35 	bl	80041ae <HAL_SYSTICK_Config>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e00e      	b.n	800256c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2b0f      	cmp	r3, #15
 8002552:	d80a      	bhi.n	800256a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002554:	2200      	movs	r2, #0
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	f04f 30ff 	mov.w	r0, #4294967295
 800255c:	f001 fdff 	bl	800415e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002560:	4a06      	ldr	r2, [pc, #24]	@ (800257c <HAL_InitTick+0x68>)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	e000      	b.n	800256c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
}
 800256c:	4618      	mov	r0, r3
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	24000094 	.word	0x24000094
 8002578:	24000098 	.word	0x24000098
 800257c:	24000090 	.word	0x24000090

08002580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002584:	4b06      	ldr	r3, [pc, #24]	@ (80025a0 <HAL_IncTick+0x20>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	461a      	mov	r2, r3
 800258a:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <HAL_IncTick+0x24>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4413      	add	r3, r2
 8002590:	4a04      	ldr	r2, [pc, #16]	@ (80025a4 <HAL_IncTick+0x24>)
 8002592:	6013      	str	r3, [r2, #0]
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	24000094 	.word	0x24000094
 80025a4:	240007d4 	.word	0x240007d4

080025a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  return uwTick;
 80025ac:	4b03      	ldr	r3, [pc, #12]	@ (80025bc <HAL_GetTick+0x14>)
 80025ae:	681b      	ldr	r3, [r3, #0]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	240007d4 	.word	0x240007d4

080025c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c8:	f7ff ffee 	bl	80025a8 <HAL_GetTick>
 80025cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d8:	d005      	beq.n	80025e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025da:	4b0a      	ldr	r3, [pc, #40]	@ (8002604 <HAL_Delay+0x44>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4413      	add	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025e6:	bf00      	nop
 80025e8:	f7ff ffde 	bl	80025a8 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d8f7      	bhi.n	80025e8 <HAL_Delay+0x28>
  {
  }
}
 80025f8:	bf00      	nop
 80025fa:	bf00      	nop
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	24000094 	.word	0x24000094

08002608 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800260c:	4b03      	ldr	r3, [pc, #12]	@ (800261c <HAL_GetREVID+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	0c1b      	lsrs	r3, r3, #16
}
 8002612:	4618      	mov	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	5c001000 	.word	0x5c001000

08002620 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800262a:	4b07      	ldr	r3, [pc, #28]	@ (8002648 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	43db      	mvns	r3, r3
 8002632:	401a      	ands	r2, r3
 8002634:	4904      	ldr	r1, [pc, #16]	@ (8002648 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	58000400 	.word	0x58000400

0800264c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	431a      	orrs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	609a      	str	r2, [r3, #8]
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002672:	b480      	push	{r7}
 8002674:	b083      	sub	sp, #12
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
 800267a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b087      	sub	sp, #28
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d107      	bne.n	80026d8 <LL_ADC_SetChannelPreselection+0x24>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	0e9b      	lsrs	r3, r3, #26
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	2201      	movs	r2, #1
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	e015      	b.n	8002704 <LL_ADC_SetChannelPreselection+0x50>
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	fa93 f3a3 	rbit	r3, r3
 80026e2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80026ee:	2320      	movs	r3, #32
 80026f0:	e003      	b.n	80026fa <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	fab3 f383 	clz	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	f003 031f 	and.w	r3, r3, #31
 80026fe:	2201      	movs	r2, #1
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	69d2      	ldr	r2, [r2, #28]
 8002708:	431a      	orrs	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800270e:	bf00      	nop
 8002710:	371c      	adds	r7, #28
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800271a:	b480      	push	{r7}
 800271c:	b087      	sub	sp, #28
 800271e:	af00      	add	r7, sp, #0
 8002720:	60f8      	str	r0, [r7, #12]
 8002722:	60b9      	str	r1, [r7, #8]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	3360      	adds	r3, #96	@ 0x60
 800272c:	461a      	mov	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	430b      	orrs	r3, r1
 8002748:	431a      	orrs	r2, r3
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800274e:	bf00      	nop
 8002750:	371c      	adds	r7, #28
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	60f8      	str	r0, [r7, #12]
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	f003 031f 	and.w	r3, r3, #31
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	fa01 f303 	lsl.w	r3, r1, r3
 800277a:	431a      	orrs	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	611a      	str	r2, [r3, #16]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3360      	adds	r3, #96	@ 0x60
 800279c:	461a      	mov	r2, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	431a      	orrs	r2, r3
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	601a      	str	r2, [r3, #0]
  }
}
 80027b6:	bf00      	nop
 80027b8:	371c      	adds	r7, #28
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	3330      	adds	r3, #48	@ 0x30
 80027f8:	461a      	mov	r2, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	0a1b      	lsrs	r3, r3, #8
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	f003 030c 	and.w	r3, r3, #12
 8002804:	4413      	add	r3, r2
 8002806:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	211f      	movs	r1, #31
 8002814:	fa01 f303 	lsl.w	r3, r1, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	401a      	ands	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	0e9b      	lsrs	r3, r3, #26
 8002820:	f003 011f 	and.w	r1, r3, #31
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 031f 	and.w	r3, r3, #31
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	431a      	orrs	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002834:	bf00      	nop
 8002836:	371c      	adds	r7, #28
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002840:	b480      	push	{r7}
 8002842:	b087      	sub	sp, #28
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	3314      	adds	r3, #20
 8002850:	461a      	mov	r2, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	0e5b      	lsrs	r3, r3, #25
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	4413      	add	r3, r2
 800285e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	0d1b      	lsrs	r3, r3, #20
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	2107      	movs	r1, #7
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	401a      	ands	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	0d1b      	lsrs	r3, r3, #20
 800287a:	f003 031f 	and.w	r3, r3, #31
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028b0:	43db      	mvns	r3, r3
 80028b2:	401a      	ands	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f003 0318 	and.w	r3, r3, #24
 80028ba:	4908      	ldr	r1, [pc, #32]	@ (80028dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80028bc:	40d9      	lsrs	r1, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	400b      	ands	r3, r1
 80028c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028c6:	431a      	orrs	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80028ce:	bf00      	nop
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	000fffff 	.word	0x000fffff

080028e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 031f 	and.w	r3, r3, #31
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800290c:	4618      	mov	r0, r3
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	4b04      	ldr	r3, [pc, #16]	@ (8002938 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002926:	4013      	ands	r3, r2
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6093      	str	r3, [r2, #8]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	5fffffc0 	.word	0x5fffffc0

0800293c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800294c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002950:	d101      	bne.n	8002956 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <LL_ADC_EnableInternalRegulator+0x24>)
 8002972:	4013      	ands	r3, r2
 8002974:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	6fffffc0 	.word	0x6fffffc0

0800298c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800299c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029a0:	d101      	bne.n	80029a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <LL_ADC_Enable+0x24>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	f043 0201 	orr.w	r2, r3, #1
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	7fffffc0 	.word	0x7fffffc0

080029dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	4b05      	ldr	r3, [pc, #20]	@ (8002a00 <LL_ADC_Disable+0x24>)
 80029ea:	4013      	ands	r3, r2
 80029ec:	f043 0202 	orr.w	r2, r3, #2
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	7fffffc0 	.word	0x7fffffc0

08002a04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d101      	bne.n	8002a1c <LL_ADC_IsEnabled+0x18>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e000      	b.n	8002a1e <LL_ADC_IsEnabled+0x1a>
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d101      	bne.n	8002a42 <LL_ADC_IsDisableOngoing+0x18>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <LL_ADC_IsDisableOngoing+0x1a>
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	4b05      	ldr	r3, [pc, #20]	@ (8002a74 <LL_ADC_REG_StartConversion+0x24>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	f043 0204 	orr.w	r2, r3, #4
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	7fffffc0 	.word	0x7fffffc0

08002a78 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	4b05      	ldr	r3, [pc, #20]	@ (8002a9c <LL_ADC_REG_StopConversion+0x24>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	f043 0210 	orr.w	r2, r3, #16
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	7fffffc0 	.word	0x7fffffc0

08002aa0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d101      	bne.n	8002ab8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	4b05      	ldr	r3, [pc, #20]	@ (8002aec <LL_ADC_INJ_StopConversion+0x24>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	f043 0220 	orr.w	r2, r3, #32
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	7fffffc0 	.word	0x7fffffc0

08002af0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 0308 	and.w	r3, r3, #8
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	d101      	bne.n	8002b08 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b04:	2301      	movs	r3, #1
 8002b06:	e000      	b.n	8002b0a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
	...

08002b18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b089      	sub	sp, #36	@ 0x24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e18f      	b.n	8002e52 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d109      	bne.n	8002b54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f009 ffcf 	bl	800cae4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff feef 	bl	800293c <LL_ADC_IsDeepPowerDownEnabled>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d004      	beq.n	8002b6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fed5 	bl	8002918 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff ff0a 	bl	800298c <LL_ADC_IsInternalRegulatorEnabled>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d114      	bne.n	8002ba8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff feee 	bl	8002964 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b88:	4b87      	ldr	r3, [pc, #540]	@ (8002da8 <HAL_ADC_Init+0x290>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	099b      	lsrs	r3, r3, #6
 8002b8e:	4a87      	ldr	r2, [pc, #540]	@ (8002dac <HAL_ADC_Init+0x294>)
 8002b90:	fba2 2303 	umull	r2, r3, r2, r3
 8002b94:	099b      	lsrs	r3, r3, #6
 8002b96:	3301      	adds	r3, #1
 8002b98:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b9a:	e002      	b.n	8002ba2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1f9      	bne.n	8002b9c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff feed 	bl	800298c <LL_ADC_IsInternalRegulatorEnabled>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bbc:	f043 0210 	orr.w	r2, r3, #16
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc8:	f043 0201 	orr.w	r2, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff ff61 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8002bde:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f003 0310 	and.w	r3, r3, #16
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f040 8129 	bne.w	8002e40 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f040 8125 	bne.w	8002e40 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002bfe:	f043 0202 	orr.w	r2, r3, #2
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff fefa 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d136      	bne.n	8002c84 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a65      	ldr	r2, [pc, #404]	@ (8002db0 <HAL_ADC_Init+0x298>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d004      	beq.n	8002c2a <HAL_ADC_Init+0x112>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a63      	ldr	r2, [pc, #396]	@ (8002db4 <HAL_ADC_Init+0x29c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d10e      	bne.n	8002c48 <HAL_ADC_Init+0x130>
 8002c2a:	4861      	ldr	r0, [pc, #388]	@ (8002db0 <HAL_ADC_Init+0x298>)
 8002c2c:	f7ff feea 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c30:	4604      	mov	r4, r0
 8002c32:	4860      	ldr	r0, [pc, #384]	@ (8002db4 <HAL_ADC_Init+0x29c>)
 8002c34:	f7ff fee6 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	4323      	orrs	r3, r4
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	bf0c      	ite	eq
 8002c40:	2301      	moveq	r3, #1
 8002c42:	2300      	movne	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e008      	b.n	8002c5a <HAL_ADC_Init+0x142>
 8002c48:	485b      	ldr	r0, [pc, #364]	@ (8002db8 <HAL_ADC_Init+0x2a0>)
 8002c4a:	f7ff fedb 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	bf0c      	ite	eq
 8002c54:	2301      	moveq	r3, #1
 8002c56:	2300      	movne	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d012      	beq.n	8002c84 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a53      	ldr	r2, [pc, #332]	@ (8002db0 <HAL_ADC_Init+0x298>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d004      	beq.n	8002c72 <HAL_ADC_Init+0x15a>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a51      	ldr	r2, [pc, #324]	@ (8002db4 <HAL_ADC_Init+0x29c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_ADC_Init+0x15e>
 8002c72:	4a52      	ldr	r2, [pc, #328]	@ (8002dbc <HAL_ADC_Init+0x2a4>)
 8002c74:	e000      	b.n	8002c78 <HAL_ADC_Init+0x160>
 8002c76:	4a52      	ldr	r2, [pc, #328]	@ (8002dc0 <HAL_ADC_Init+0x2a8>)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4610      	mov	r0, r2
 8002c80:	f7ff fce4 	bl	800264c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002c84:	f7ff fcc0 	bl	8002608 <HAL_GetREVID>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d914      	bls.n	8002cbc <HAL_ADC_Init+0x1a4>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	d110      	bne.n	8002cbc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	7d5b      	ldrb	r3, [r3, #21]
 8002c9e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002ca4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002caa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	7f1b      	ldrb	r3, [r3, #28]
 8002cb0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002cb2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cb4:	f043 030c 	orr.w	r3, r3, #12
 8002cb8:	61bb      	str	r3, [r7, #24]
 8002cba:	e00d      	b.n	8002cd8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	7d5b      	ldrb	r3, [r3, #21]
 8002cc0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cc6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002ccc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	7f1b      	ldrb	r3, [r3, #28]
 8002cd2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	7f1b      	ldrb	r3, [r3, #28]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d106      	bne.n	8002cee <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	045b      	lsls	r3, r3, #17
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d009      	beq.n	8002d0a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d02:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68da      	ldr	r2, [r3, #12]
 8002d10:	4b2c      	ldr	r3, [pc, #176]	@ (8002dc4 <HAL_ADC_Init+0x2ac>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6812      	ldr	r2, [r2, #0]
 8002d18:	69b9      	ldr	r1, [r7, #24]
 8002d1a:	430b      	orrs	r3, r1
 8002d1c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff febc 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8002d28:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff fede 	bl	8002af0 <LL_ADC_INJ_IsConversionOngoing>
 8002d34:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d15f      	bne.n	8002dfc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d15c      	bne.n	8002dfc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	7d1b      	ldrb	r3, [r3, #20]
 8002d46:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc8 <HAL_ADC_Init+0x2b0>)
 8002d58:	4013      	ands	r3, r2
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	69b9      	ldr	r1, [r7, #24]
 8002d60:	430b      	orrs	r3, r1
 8002d62:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d130      	bne.n	8002dd0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	691a      	ldr	r2, [r3, #16]
 8002d7a:	4b14      	ldr	r3, [pc, #80]	@ (8002dcc <HAL_ADC_Init+0x2b4>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d82:	3a01      	subs	r2, #1
 8002d84:	0411      	lsls	r1, r2, #16
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d8a:	4311      	orrs	r1, r2
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d90:	4311      	orrs	r1, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d96:	430a      	orrs	r2, r1
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0201 	orr.w	r2, r2, #1
 8002da2:	611a      	str	r2, [r3, #16]
 8002da4:	e01c      	b.n	8002de0 <HAL_ADC_Init+0x2c8>
 8002da6:	bf00      	nop
 8002da8:	24000098 	.word	0x24000098
 8002dac:	053e2d63 	.word	0x053e2d63
 8002db0:	40022000 	.word	0x40022000
 8002db4:	40022100 	.word	0x40022100
 8002db8:	58026000 	.word	0x58026000
 8002dbc:	40022300 	.word	0x40022300
 8002dc0:	58026300 	.word	0x58026300
 8002dc4:	fff0c003 	.word	0xfff0c003
 8002dc8:	ffffbffc 	.word	0xffffbffc
 8002dcc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	691a      	ldr	r2, [r3, #16]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0201 	bic.w	r2, r2, #1
 8002dde:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 fec6 	bl	8003b88 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d10c      	bne.n	8002e1e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	f023 010f 	bic.w	r1, r3, #15
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	1e5a      	subs	r2, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e1c:	e007      	b.n	8002e2e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 020f 	bic.w	r2, r2, #15
 8002e2c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e32:	f023 0303 	bic.w	r3, r3, #3
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e3e:	e007      	b.n	8002e50 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e44:	f043 0210 	orr.w	r2, r3, #16
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e50:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3724      	adds	r7, #36	@ 0x24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd90      	pop	{r4, r7, pc}
 8002e5a:	bf00      	nop

08002e5c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a5c      	ldr	r2, [pc, #368]	@ (8002fdc <HAL_ADC_Start+0x180>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d004      	beq.n	8002e78 <HAL_ADC_Start+0x1c>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a5b      	ldr	r2, [pc, #364]	@ (8002fe0 <HAL_ADC_Start+0x184>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d101      	bne.n	8002e7c <HAL_ADC_Start+0x20>
 8002e78:	4b5a      	ldr	r3, [pc, #360]	@ (8002fe4 <HAL_ADC_Start+0x188>)
 8002e7a:	e000      	b.n	8002e7e <HAL_ADC_Start+0x22>
 8002e7c:	4b5a      	ldr	r3, [pc, #360]	@ (8002fe8 <HAL_ADC_Start+0x18c>)
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff fd2e 	bl	80028e0 <LL_ADC_GetMultimode>
 8002e84:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fe08 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f040 809a 	bne.w	8002fcc <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d101      	bne.n	8002ea6 <HAL_ADC_Start+0x4a>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e095      	b.n	8002fd2 <HAL_ADC_Start+0x176>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 fd80 	bl	80039b4 <ADC_Enable>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f040 8081 	bne.w	8002fc2 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002ec4:	4b49      	ldr	r3, [pc, #292]	@ (8002fec <HAL_ADC_Start+0x190>)
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a42      	ldr	r2, [pc, #264]	@ (8002fe0 <HAL_ADC_Start+0x184>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d002      	beq.n	8002ee0 <HAL_ADC_Start+0x84>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	e000      	b.n	8002ee2 <HAL_ADC_Start+0x86>
 8002ee0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fdc <HAL_ADC_Start+0x180>)
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d002      	beq.n	8002ef0 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d105      	bne.n	8002efc <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f08:	d106      	bne.n	8002f18 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	f023 0206 	bic.w	r2, r3, #6
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f16:	e002      	b.n	8002f1e <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	221c      	movs	r2, #28
 8002f24:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a2b      	ldr	r2, [pc, #172]	@ (8002fe0 <HAL_ADC_Start+0x184>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d002      	beq.n	8002f3e <HAL_ADC_Start+0xe2>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	e000      	b.n	8002f40 <HAL_ADC_Start+0xe4>
 8002f3e:	4b27      	ldr	r3, [pc, #156]	@ (8002fdc <HAL_ADC_Start+0x180>)
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d008      	beq.n	8002f5a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	2b05      	cmp	r3, #5
 8002f52:	d002      	beq.n	8002f5a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	2b09      	cmp	r3, #9
 8002f58:	d114      	bne.n	8002f84 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d007      	beq.n	8002f78 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f70:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fd67 	bl	8002a50 <LL_ADC_REG_StartConversion>
 8002f82:	e025      	b.n	8002fd0 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f88:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a12      	ldr	r2, [pc, #72]	@ (8002fe0 <HAL_ADC_Start+0x184>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d002      	beq.n	8002fa0 <HAL_ADC_Start+0x144>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	e000      	b.n	8002fa2 <HAL_ADC_Start+0x146>
 8002fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8002fdc <HAL_ADC_Start+0x180>)
 8002fa2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00f      	beq.n	8002fd0 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fb8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	655a      	str	r2, [r3, #84]	@ 0x54
 8002fc0:	e006      	b.n	8002fd0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002fca:	e001      	b.n	8002fd0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40022000 	.word	0x40022000
 8002fe0:	40022100 	.word	0x40022100
 8002fe4:	40022300 	.word	0x40022300
 8002fe8:	58026300 	.word	0x58026300
 8002fec:	fffff0fe 	.word	0xfffff0fe

08002ff0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d101      	bne.n	8003006 <HAL_ADC_Stop+0x16>
 8003002:	2302      	movs	r3, #2
 8003004:	e021      	b.n	800304a <HAL_ADC_Stop+0x5a>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800300e:	2103      	movs	r1, #3
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fc13 	bl	800383c <ADC_ConversionStop>
 8003016:	4603      	mov	r3, r0
 8003018:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800301a:	7bfb      	ldrb	r3, [r7, #15]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10f      	bne.n	8003040 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 fd51 	bl	8003ac8 <ADC_Disable>
 8003026:	4603      	mov	r3, r0
 8003028:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d107      	bne.n	8003040 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003034:	4b07      	ldr	r3, [pc, #28]	@ (8003054 <HAL_ADC_Stop+0x64>)
 8003036:	4013      	ands	r3, r2
 8003038:	f043 0201 	orr.w	r2, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	ffffeefe 	.word	0xffffeefe

08003058 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a72      	ldr	r2, [pc, #456]	@ (8003230 <HAL_ADC_PollForConversion+0x1d8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d004      	beq.n	8003076 <HAL_ADC_PollForConversion+0x1e>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a70      	ldr	r2, [pc, #448]	@ (8003234 <HAL_ADC_PollForConversion+0x1dc>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d101      	bne.n	800307a <HAL_ADC_PollForConversion+0x22>
 8003076:	4b70      	ldr	r3, [pc, #448]	@ (8003238 <HAL_ADC_PollForConversion+0x1e0>)
 8003078:	e000      	b.n	800307c <HAL_ADC_PollForConversion+0x24>
 800307a:	4b70      	ldr	r3, [pc, #448]	@ (800323c <HAL_ADC_PollForConversion+0x1e4>)
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fc2f 	bl	80028e0 <LL_ADC_GetMultimode>
 8003082:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	2b08      	cmp	r3, #8
 800308a:	d102      	bne.n	8003092 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800308c:	2308      	movs	r3, #8
 800308e:	61fb      	str	r3, [r7, #28]
 8003090:	e037      	b.n	8003102 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d005      	beq.n	80030a4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2b05      	cmp	r3, #5
 800309c:	d002      	beq.n	80030a4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2b09      	cmp	r3, #9
 80030a2:	d111      	bne.n	80030c8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d007      	beq.n	80030c2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b6:	f043 0220 	orr.w	r2, r3, #32
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0b1      	b.n	8003226 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80030c2:	2304      	movs	r3, #4
 80030c4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80030c6:	e01c      	b.n	8003102 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a58      	ldr	r2, [pc, #352]	@ (8003230 <HAL_ADC_PollForConversion+0x1d8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d004      	beq.n	80030dc <HAL_ADC_PollForConversion+0x84>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a57      	ldr	r2, [pc, #348]	@ (8003234 <HAL_ADC_PollForConversion+0x1dc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d101      	bne.n	80030e0 <HAL_ADC_PollForConversion+0x88>
 80030dc:	4b56      	ldr	r3, [pc, #344]	@ (8003238 <HAL_ADC_PollForConversion+0x1e0>)
 80030de:	e000      	b.n	80030e2 <HAL_ADC_PollForConversion+0x8a>
 80030e0:	4b56      	ldr	r3, [pc, #344]	@ (800323c <HAL_ADC_PollForConversion+0x1e4>)
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fc0a 	bl	80028fc <LL_ADC_GetMultiDMATransfer>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d007      	beq.n	80030fe <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f2:	f043 0220 	orr.w	r2, r3, #32
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e093      	b.n	8003226 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80030fe:	2304      	movs	r3, #4
 8003100:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003102:	f7ff fa51 	bl	80025a8 <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003108:	e021      	b.n	800314e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d01d      	beq.n	800314e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003112:	f7ff fa49 	bl	80025a8 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d302      	bcc.n	8003128 <HAL_ADC_PollForConversion+0xd0>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d112      	bne.n	800314e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	4013      	ands	r3, r2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10b      	bne.n	800314e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800313a:	f043 0204 	orr.w	r2, r3, #4
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e06b      	b.n	8003226 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	4013      	ands	r3, r2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0d6      	beq.n	800310a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003160:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff fb28 	bl	80027c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01c      	beq.n	80031b2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	7d5b      	ldrb	r3, [r3, #21]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d118      	bne.n	80031b2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b08      	cmp	r3, #8
 800318c:	d111      	bne.n	80031b2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003192:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d105      	bne.n	80031b2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031aa:	f043 0201 	orr.w	r2, r3, #1
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003234 <HAL_ADC_PollForConversion+0x1dc>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d002      	beq.n	80031c2 <HAL_ADC_PollForConversion+0x16a>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	e000      	b.n	80031c4 <HAL_ADC_PollForConversion+0x16c>
 80031c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003230 <HAL_ADC_PollForConversion+0x1d8>)
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d008      	beq.n	80031de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2b05      	cmp	r3, #5
 80031d6:	d002      	beq.n	80031de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2b09      	cmp	r3, #9
 80031dc:	d104      	bne.n	80031e8 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e00c      	b.n	8003202 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a11      	ldr	r2, [pc, #68]	@ (8003234 <HAL_ADC_PollForConversion+0x1dc>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d002      	beq.n	80031f8 <HAL_ADC_PollForConversion+0x1a0>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	e000      	b.n	80031fa <HAL_ADC_PollForConversion+0x1a2>
 80031f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003230 <HAL_ADC_PollForConversion+0x1d8>)
 80031fa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	2b08      	cmp	r3, #8
 8003206:	d104      	bne.n	8003212 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2208      	movs	r2, #8
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	e008      	b.n	8003224 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d103      	bne.n	8003224 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	220c      	movs	r2, #12
 8003222:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3720      	adds	r7, #32
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40022000 	.word	0x40022000
 8003234:	40022100 	.word	0x40022100
 8003238:	40022300 	.word	0x40022300
 800323c:	58026300 	.word	0x58026300

08003240 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
	...

0800325c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b08d      	sub	sp, #52	@ 0x34
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a65      	ldr	r2, [pc, #404]	@ (800340c <HAL_ADC_ConfigChannel+0x1b0>)
 8003276:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x2a>
 8003282:	2302      	movs	r3, #2
 8003284:	e2c7      	b.n	8003816 <HAL_ADC_ConfigChannel+0x5ba>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fc04 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	f040 82ac 	bne.w	80037f8 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	db2c      	blt.n	8003302 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d108      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x6a>
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	0e9b      	lsrs	r3, r3, #26
 80032ba:	f003 031f 	and.w	r3, r3, #31
 80032be:	2201      	movs	r2, #1
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	e016      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x98>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	fa93 f3a3 	rbit	r3, r3
 80032d2:	613b      	str	r3, [r7, #16]
  return result;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80032de:	2320      	movs	r3, #32
 80032e0:	e003      	b.n	80032ea <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	fab3 f383 	clz	r3, r3
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	f003 031f 	and.w	r3, r3, #31
 80032ee:	2201      	movs	r2, #1
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	69d1      	ldr	r1, [r2, #28]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6812      	ldr	r2, [r2, #0]
 80032fe:	430b      	orrs	r3, r1
 8003300:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6818      	ldr	r0, [r3, #0]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	6859      	ldr	r1, [r3, #4]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	461a      	mov	r2, r3
 8003310:	f7ff fa6a 	bl	80027e8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff fbc1 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 800331e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff fbe3 	bl	8002af0 <LL_ADC_INJ_IsConversionOngoing>
 800332a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800332c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800332e:	2b00      	cmp	r3, #0
 8003330:	f040 80b8 	bne.w	80034a4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003336:	2b00      	cmp	r3, #0
 8003338:	f040 80b4 	bne.w	80034a4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	6819      	ldr	r1, [r3, #0]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	461a      	mov	r2, r3
 800334a:	f7ff fa79 	bl	8002840 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800334e:	4b30      	ldr	r3, [pc, #192]	@ (8003410 <HAL_ADC_ConfigChannel+0x1b4>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003356:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800335a:	d10b      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x118>
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	695a      	ldr	r2, [r3, #20]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	089b      	lsrs	r3, r3, #2
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	e01d      	b.n	80033b0 <HAL_ADC_ConfigChannel+0x154>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f003 0310 	and.w	r3, r3, #16
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10b      	bne.n	800339a <HAL_ADC_ConfigChannel+0x13e>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	695a      	ldr	r2, [r3, #20]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	089b      	lsrs	r3, r3, #2
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	e00a      	b.n	80033b0 <HAL_ADC_ConfigChannel+0x154>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	695a      	ldr	r2, [r3, #20]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	089b      	lsrs	r3, r3, #2
 80033a6:	f003 0304 	and.w	r3, r3, #4
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d02c      	beq.n	8003414 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	6919      	ldr	r1, [r3, #16]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	6a3b      	ldr	r3, [r7, #32]
 80033c8:	f7ff f9a7 	bl	800271a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6818      	ldr	r0, [r3, #0]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	6919      	ldr	r1, [r3, #16]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	7e5b      	ldrb	r3, [r3, #25]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d102      	bne.n	80033e2 <HAL_ADC_ConfigChannel+0x186>
 80033dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80033e0:	e000      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x188>
 80033e2:	2300      	movs	r3, #0
 80033e4:	461a      	mov	r2, r3
 80033e6:	f7ff f9d1 	bl	800278c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6818      	ldr	r0, [r3, #0]
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	6919      	ldr	r1, [r3, #16]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	7e1b      	ldrb	r3, [r3, #24]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d102      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x1a4>
 80033fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80033fe:	e000      	b.n	8003402 <HAL_ADC_ConfigChannel+0x1a6>
 8003400:	2300      	movs	r3, #0
 8003402:	461a      	mov	r2, r3
 8003404:	f7ff f9a9 	bl	800275a <LL_ADC_SetDataRightShift>
 8003408:	e04c      	b.n	80034a4 <HAL_ADC_ConfigChannel+0x248>
 800340a:	bf00      	nop
 800340c:	47ff0000 	.word	0x47ff0000
 8003410:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800341a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	069b      	lsls	r3, r3, #26
 8003424:	429a      	cmp	r2, r3
 8003426:	d107      	bne.n	8003438 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003436:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800343e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	069b      	lsls	r3, r3, #26
 8003448:	429a      	cmp	r2, r3
 800344a:	d107      	bne.n	800345c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800345a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003462:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	069b      	lsls	r3, r3, #26
 800346c:	429a      	cmp	r2, r3
 800346e:	d107      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800347e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003486:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	069b      	lsls	r3, r3, #26
 8003490:	429a      	cmp	r2, r3
 8003492:	d107      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034a2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff faab 	bl	8002a04 <LL_ADC_IsEnabled>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f040 81aa 	bne.w	800380a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6818      	ldr	r0, [r3, #0]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6819      	ldr	r1, [r3, #0]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	461a      	mov	r2, r3
 80034c4:	f7ff f9e8 	bl	8002898 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	4a87      	ldr	r2, [pc, #540]	@ (80036ec <HAL_ADC_ConfigChannel+0x490>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	f040 809a 	bne.w	8003608 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4984      	ldr	r1, [pc, #528]	@ (80036f0 <HAL_ADC_ConfigChannel+0x494>)
 80034de:	428b      	cmp	r3, r1
 80034e0:	d147      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x316>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4983      	ldr	r1, [pc, #524]	@ (80036f4 <HAL_ADC_ConfigChannel+0x498>)
 80034e8:	428b      	cmp	r3, r1
 80034ea:	d040      	beq.n	800356e <HAL_ADC_ConfigChannel+0x312>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4981      	ldr	r1, [pc, #516]	@ (80036f8 <HAL_ADC_ConfigChannel+0x49c>)
 80034f2:	428b      	cmp	r3, r1
 80034f4:	d039      	beq.n	800356a <HAL_ADC_ConfigChannel+0x30e>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4980      	ldr	r1, [pc, #512]	@ (80036fc <HAL_ADC_ConfigChannel+0x4a0>)
 80034fc:	428b      	cmp	r3, r1
 80034fe:	d032      	beq.n	8003566 <HAL_ADC_ConfigChannel+0x30a>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	497e      	ldr	r1, [pc, #504]	@ (8003700 <HAL_ADC_ConfigChannel+0x4a4>)
 8003506:	428b      	cmp	r3, r1
 8003508:	d02b      	beq.n	8003562 <HAL_ADC_ConfigChannel+0x306>
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	497d      	ldr	r1, [pc, #500]	@ (8003704 <HAL_ADC_ConfigChannel+0x4a8>)
 8003510:	428b      	cmp	r3, r1
 8003512:	d024      	beq.n	800355e <HAL_ADC_ConfigChannel+0x302>
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	497b      	ldr	r1, [pc, #492]	@ (8003708 <HAL_ADC_ConfigChannel+0x4ac>)
 800351a:	428b      	cmp	r3, r1
 800351c:	d01d      	beq.n	800355a <HAL_ADC_ConfigChannel+0x2fe>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	497a      	ldr	r1, [pc, #488]	@ (800370c <HAL_ADC_ConfigChannel+0x4b0>)
 8003524:	428b      	cmp	r3, r1
 8003526:	d016      	beq.n	8003556 <HAL_ADC_ConfigChannel+0x2fa>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4978      	ldr	r1, [pc, #480]	@ (8003710 <HAL_ADC_ConfigChannel+0x4b4>)
 800352e:	428b      	cmp	r3, r1
 8003530:	d00f      	beq.n	8003552 <HAL_ADC_ConfigChannel+0x2f6>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4977      	ldr	r1, [pc, #476]	@ (8003714 <HAL_ADC_ConfigChannel+0x4b8>)
 8003538:	428b      	cmp	r3, r1
 800353a:	d008      	beq.n	800354e <HAL_ADC_ConfigChannel+0x2f2>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4975      	ldr	r1, [pc, #468]	@ (8003718 <HAL_ADC_ConfigChannel+0x4bc>)
 8003542:	428b      	cmp	r3, r1
 8003544:	d101      	bne.n	800354a <HAL_ADC_ConfigChannel+0x2ee>
 8003546:	4b75      	ldr	r3, [pc, #468]	@ (800371c <HAL_ADC_ConfigChannel+0x4c0>)
 8003548:	e05a      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 800354a:	2300      	movs	r3, #0
 800354c:	e058      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 800354e:	4b74      	ldr	r3, [pc, #464]	@ (8003720 <HAL_ADC_ConfigChannel+0x4c4>)
 8003550:	e056      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 8003552:	4b74      	ldr	r3, [pc, #464]	@ (8003724 <HAL_ADC_ConfigChannel+0x4c8>)
 8003554:	e054      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 8003556:	4b6e      	ldr	r3, [pc, #440]	@ (8003710 <HAL_ADC_ConfigChannel+0x4b4>)
 8003558:	e052      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 800355a:	4b6c      	ldr	r3, [pc, #432]	@ (800370c <HAL_ADC_ConfigChannel+0x4b0>)
 800355c:	e050      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 800355e:	4b72      	ldr	r3, [pc, #456]	@ (8003728 <HAL_ADC_ConfigChannel+0x4cc>)
 8003560:	e04e      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 8003562:	4b72      	ldr	r3, [pc, #456]	@ (800372c <HAL_ADC_ConfigChannel+0x4d0>)
 8003564:	e04c      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 8003566:	4b72      	ldr	r3, [pc, #456]	@ (8003730 <HAL_ADC_ConfigChannel+0x4d4>)
 8003568:	e04a      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 800356a:	4b72      	ldr	r3, [pc, #456]	@ (8003734 <HAL_ADC_ConfigChannel+0x4d8>)
 800356c:	e048      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 800356e:	2301      	movs	r3, #1
 8003570:	e046      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4970      	ldr	r1, [pc, #448]	@ (8003738 <HAL_ADC_ConfigChannel+0x4dc>)
 8003578:	428b      	cmp	r3, r1
 800357a:	d140      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x3a2>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	495c      	ldr	r1, [pc, #368]	@ (80036f4 <HAL_ADC_ConfigChannel+0x498>)
 8003582:	428b      	cmp	r3, r1
 8003584:	d039      	beq.n	80035fa <HAL_ADC_ConfigChannel+0x39e>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	495b      	ldr	r1, [pc, #364]	@ (80036f8 <HAL_ADC_ConfigChannel+0x49c>)
 800358c:	428b      	cmp	r3, r1
 800358e:	d032      	beq.n	80035f6 <HAL_ADC_ConfigChannel+0x39a>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4959      	ldr	r1, [pc, #356]	@ (80036fc <HAL_ADC_ConfigChannel+0x4a0>)
 8003596:	428b      	cmp	r3, r1
 8003598:	d02b      	beq.n	80035f2 <HAL_ADC_ConfigChannel+0x396>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4958      	ldr	r1, [pc, #352]	@ (8003700 <HAL_ADC_ConfigChannel+0x4a4>)
 80035a0:	428b      	cmp	r3, r1
 80035a2:	d024      	beq.n	80035ee <HAL_ADC_ConfigChannel+0x392>
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4956      	ldr	r1, [pc, #344]	@ (8003704 <HAL_ADC_ConfigChannel+0x4a8>)
 80035aa:	428b      	cmp	r3, r1
 80035ac:	d01d      	beq.n	80035ea <HAL_ADC_ConfigChannel+0x38e>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4955      	ldr	r1, [pc, #340]	@ (8003708 <HAL_ADC_ConfigChannel+0x4ac>)
 80035b4:	428b      	cmp	r3, r1
 80035b6:	d016      	beq.n	80035e6 <HAL_ADC_ConfigChannel+0x38a>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4953      	ldr	r1, [pc, #332]	@ (800370c <HAL_ADC_ConfigChannel+0x4b0>)
 80035be:	428b      	cmp	r3, r1
 80035c0:	d00f      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0x386>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4952      	ldr	r1, [pc, #328]	@ (8003710 <HAL_ADC_ConfigChannel+0x4b4>)
 80035c8:	428b      	cmp	r3, r1
 80035ca:	d008      	beq.n	80035de <HAL_ADC_ConfigChannel+0x382>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4951      	ldr	r1, [pc, #324]	@ (8003718 <HAL_ADC_ConfigChannel+0x4bc>)
 80035d2:	428b      	cmp	r3, r1
 80035d4:	d101      	bne.n	80035da <HAL_ADC_ConfigChannel+0x37e>
 80035d6:	4b51      	ldr	r3, [pc, #324]	@ (800371c <HAL_ADC_ConfigChannel+0x4c0>)
 80035d8:	e012      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035da:	2300      	movs	r3, #0
 80035dc:	e010      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035de:	4b51      	ldr	r3, [pc, #324]	@ (8003724 <HAL_ADC_ConfigChannel+0x4c8>)
 80035e0:	e00e      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035e2:	4b4b      	ldr	r3, [pc, #300]	@ (8003710 <HAL_ADC_ConfigChannel+0x4b4>)
 80035e4:	e00c      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035e6:	4b49      	ldr	r3, [pc, #292]	@ (800370c <HAL_ADC_ConfigChannel+0x4b0>)
 80035e8:	e00a      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003728 <HAL_ADC_ConfigChannel+0x4cc>)
 80035ec:	e008      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035ee:	4b4f      	ldr	r3, [pc, #316]	@ (800372c <HAL_ADC_ConfigChannel+0x4d0>)
 80035f0:	e006      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035f2:	4b4f      	ldr	r3, [pc, #316]	@ (8003730 <HAL_ADC_ConfigChannel+0x4d4>)
 80035f4:	e004      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035f6:	4b4f      	ldr	r3, [pc, #316]	@ (8003734 <HAL_ADC_ConfigChannel+0x4d8>)
 80035f8:	e002      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035fa:	2301      	movs	r3, #1
 80035fc:	e000      	b.n	8003600 <HAL_ADC_ConfigChannel+0x3a4>
 80035fe:	2300      	movs	r3, #0
 8003600:	4619      	mov	r1, r3
 8003602:	4610      	mov	r0, r2
 8003604:	f7ff f856 	bl	80026b4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	f280 80fc 	bge.w	800380a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a36      	ldr	r2, [pc, #216]	@ (80036f0 <HAL_ADC_ConfigChannel+0x494>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d004      	beq.n	8003626 <HAL_ADC_ConfigChannel+0x3ca>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a45      	ldr	r2, [pc, #276]	@ (8003738 <HAL_ADC_ConfigChannel+0x4dc>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d101      	bne.n	800362a <HAL_ADC_ConfigChannel+0x3ce>
 8003626:	4b45      	ldr	r3, [pc, #276]	@ (800373c <HAL_ADC_ConfigChannel+0x4e0>)
 8003628:	e000      	b.n	800362c <HAL_ADC_ConfigChannel+0x3d0>
 800362a:	4b45      	ldr	r3, [pc, #276]	@ (8003740 <HAL_ADC_ConfigChannel+0x4e4>)
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff f833 	bl	8002698 <LL_ADC_GetCommonPathInternalCh>
 8003632:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a2d      	ldr	r2, [pc, #180]	@ (80036f0 <HAL_ADC_ConfigChannel+0x494>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d004      	beq.n	8003648 <HAL_ADC_ConfigChannel+0x3ec>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a3d      	ldr	r2, [pc, #244]	@ (8003738 <HAL_ADC_ConfigChannel+0x4dc>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d10e      	bne.n	8003666 <HAL_ADC_ConfigChannel+0x40a>
 8003648:	4829      	ldr	r0, [pc, #164]	@ (80036f0 <HAL_ADC_ConfigChannel+0x494>)
 800364a:	f7ff f9db 	bl	8002a04 <LL_ADC_IsEnabled>
 800364e:	4604      	mov	r4, r0
 8003650:	4839      	ldr	r0, [pc, #228]	@ (8003738 <HAL_ADC_ConfigChannel+0x4dc>)
 8003652:	f7ff f9d7 	bl	8002a04 <LL_ADC_IsEnabled>
 8003656:	4603      	mov	r3, r0
 8003658:	4323      	orrs	r3, r4
 800365a:	2b00      	cmp	r3, #0
 800365c:	bf0c      	ite	eq
 800365e:	2301      	moveq	r3, #1
 8003660:	2300      	movne	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	e008      	b.n	8003678 <HAL_ADC_ConfigChannel+0x41c>
 8003666:	4837      	ldr	r0, [pc, #220]	@ (8003744 <HAL_ADC_ConfigChannel+0x4e8>)
 8003668:	f7ff f9cc 	bl	8002a04 <LL_ADC_IsEnabled>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf0c      	ite	eq
 8003672:	2301      	moveq	r3, #1
 8003674:	2300      	movne	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 80b3 	beq.w	80037e4 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a31      	ldr	r2, [pc, #196]	@ (8003748 <HAL_ADC_ConfigChannel+0x4ec>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d165      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x4f8>
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d160      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a2b      	ldr	r2, [pc, #172]	@ (8003744 <HAL_ADC_ConfigChannel+0x4e8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	f040 80b6 	bne.w	800380a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a13      	ldr	r2, [pc, #76]	@ (80036f0 <HAL_ADC_ConfigChannel+0x494>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d004      	beq.n	80036b2 <HAL_ADC_ConfigChannel+0x456>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a22      	ldr	r2, [pc, #136]	@ (8003738 <HAL_ADC_ConfigChannel+0x4dc>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d101      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x45a>
 80036b2:	4a22      	ldr	r2, [pc, #136]	@ (800373c <HAL_ADC_ConfigChannel+0x4e0>)
 80036b4:	e000      	b.n	80036b8 <HAL_ADC_ConfigChannel+0x45c>
 80036b6:	4a22      	ldr	r2, [pc, #136]	@ (8003740 <HAL_ADC_ConfigChannel+0x4e4>)
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036be:	4619      	mov	r1, r3
 80036c0:	4610      	mov	r0, r2
 80036c2:	f7fe ffd6 	bl	8002672 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036c6:	4b21      	ldr	r3, [pc, #132]	@ (800374c <HAL_ADC_ConfigChannel+0x4f0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	099b      	lsrs	r3, r3, #6
 80036cc:	4a20      	ldr	r2, [pc, #128]	@ (8003750 <HAL_ADC_ConfigChannel+0x4f4>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	099b      	lsrs	r3, r3, #6
 80036d4:	3301      	adds	r3, #1
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80036da:	e002      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	3b01      	subs	r3, #1
 80036e0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1f9      	bne.n	80036dc <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036e8:	e08f      	b.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
 80036ea:	bf00      	nop
 80036ec:	47ff0000 	.word	0x47ff0000
 80036f0:	40022000 	.word	0x40022000
 80036f4:	04300002 	.word	0x04300002
 80036f8:	08600004 	.word	0x08600004
 80036fc:	0c900008 	.word	0x0c900008
 8003700:	10c00010 	.word	0x10c00010
 8003704:	14f00020 	.word	0x14f00020
 8003708:	2a000400 	.word	0x2a000400
 800370c:	2e300800 	.word	0x2e300800
 8003710:	32601000 	.word	0x32601000
 8003714:	43210000 	.word	0x43210000
 8003718:	4b840000 	.word	0x4b840000
 800371c:	4fb80000 	.word	0x4fb80000
 8003720:	47520000 	.word	0x47520000
 8003724:	36902000 	.word	0x36902000
 8003728:	25b00200 	.word	0x25b00200
 800372c:	21800100 	.word	0x21800100
 8003730:	1d500080 	.word	0x1d500080
 8003734:	19200040 	.word	0x19200040
 8003738:	40022100 	.word	0x40022100
 800373c:	40022300 	.word	0x40022300
 8003740:	58026300 	.word	0x58026300
 8003744:	58026000 	.word	0x58026000
 8003748:	cb840000 	.word	0xcb840000
 800374c:	24000098 	.word	0x24000098
 8003750:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a31      	ldr	r2, [pc, #196]	@ (8003820 <HAL_ADC_ConfigChannel+0x5c4>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d11e      	bne.n	800379c <HAL_ADC_ConfigChannel+0x540>
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d119      	bne.n	800379c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a2d      	ldr	r2, [pc, #180]	@ (8003824 <HAL_ADC_ConfigChannel+0x5c8>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d14b      	bne.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a2c      	ldr	r2, [pc, #176]	@ (8003828 <HAL_ADC_ConfigChannel+0x5cc>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d004      	beq.n	8003786 <HAL_ADC_ConfigChannel+0x52a>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a2a      	ldr	r2, [pc, #168]	@ (800382c <HAL_ADC_ConfigChannel+0x5d0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d101      	bne.n	800378a <HAL_ADC_ConfigChannel+0x52e>
 8003786:	4a2a      	ldr	r2, [pc, #168]	@ (8003830 <HAL_ADC_ConfigChannel+0x5d4>)
 8003788:	e000      	b.n	800378c <HAL_ADC_ConfigChannel+0x530>
 800378a:	4a2a      	ldr	r2, [pc, #168]	@ (8003834 <HAL_ADC_ConfigChannel+0x5d8>)
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003792:	4619      	mov	r1, r3
 8003794:	4610      	mov	r0, r2
 8003796:	f7fe ff6c 	bl	8002672 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800379a:	e036      	b.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a25      	ldr	r2, [pc, #148]	@ (8003838 <HAL_ADC_ConfigChannel+0x5dc>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d131      	bne.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d12c      	bne.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003824 <HAL_ADC_ConfigChannel+0x5c8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d127      	bne.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a1a      	ldr	r2, [pc, #104]	@ (8003828 <HAL_ADC_ConfigChannel+0x5cc>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d004      	beq.n	80037ce <HAL_ADC_ConfigChannel+0x572>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a18      	ldr	r2, [pc, #96]	@ (800382c <HAL_ADC_ConfigChannel+0x5d0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d101      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x576>
 80037ce:	4a18      	ldr	r2, [pc, #96]	@ (8003830 <HAL_ADC_ConfigChannel+0x5d4>)
 80037d0:	e000      	b.n	80037d4 <HAL_ADC_ConfigChannel+0x578>
 80037d2:	4a18      	ldr	r2, [pc, #96]	@ (8003834 <HAL_ADC_ConfigChannel+0x5d8>)
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037da:	4619      	mov	r1, r3
 80037dc:	4610      	mov	r0, r2
 80037de:	f7fe ff48 	bl	8002672 <LL_ADC_SetCommonPathInternalCh>
 80037e2:	e012      	b.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80037f6:	e008      	b.n	800380a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fc:	f043 0220 	orr.w	r2, r3, #32
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003812:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003816:	4618      	mov	r0, r3
 8003818:	3734      	adds	r7, #52	@ 0x34
 800381a:	46bd      	mov	sp, r7
 800381c:	bd90      	pop	{r4, r7, pc}
 800381e:	bf00      	nop
 8003820:	c7520000 	.word	0xc7520000
 8003824:	58026000 	.word	0x58026000
 8003828:	40022000 	.word	0x40022000
 800382c:	40022100 	.word	0x40022100
 8003830:	40022300 	.word	0x40022300
 8003834:	58026300 	.word	0x58026300
 8003838:	cfb80000 	.word	0xcfb80000

0800383c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003846:	2300      	movs	r3, #0
 8003848:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7ff f924 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8003858:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff f946 	bl	8002af0 <LL_ADC_INJ_IsConversionOngoing>
 8003864:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d103      	bne.n	8003874 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 8098 	beq.w	80039a4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d02a      	beq.n	80038d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	7d5b      	ldrb	r3, [r3, #21]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d126      	bne.n	80038d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	7d1b      	ldrb	r3, [r3, #20]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d122      	bne.n	80038d8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003892:	2301      	movs	r3, #1
 8003894:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003896:	e014      	b.n	80038c2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	4a45      	ldr	r2, [pc, #276]	@ (80039b0 <ADC_ConversionStop+0x174>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d90d      	bls.n	80038bc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a4:	f043 0210 	orr.w	r2, r3, #16
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	f043 0201 	orr.w	r2, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e074      	b.n	80039a6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	3301      	adds	r3, #1
 80038c0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038cc:	2b40      	cmp	r3, #64	@ 0x40
 80038ce:	d1e3      	bne.n	8003898 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2240      	movs	r2, #64	@ 0x40
 80038d6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d014      	beq.n	8003908 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff f8dc 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00c      	beq.n	8003908 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff f899 	bl	8002a2a <LL_ADC_IsDisableOngoing>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d104      	bne.n	8003908 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff f8b8 	bl	8002a78 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d014      	beq.n	8003938 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff f8ec 	bl	8002af0 <LL_ADC_INJ_IsConversionOngoing>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00c      	beq.n	8003938 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff f881 	bl	8002a2a <LL_ADC_IsDisableOngoing>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d104      	bne.n	8003938 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff f8c8 	bl	8002ac8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	2b02      	cmp	r3, #2
 800393c:	d005      	beq.n	800394a <ADC_ConversionStop+0x10e>
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	2b03      	cmp	r3, #3
 8003942:	d105      	bne.n	8003950 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003944:	230c      	movs	r3, #12
 8003946:	617b      	str	r3, [r7, #20]
        break;
 8003948:	e005      	b.n	8003956 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800394a:	2308      	movs	r3, #8
 800394c:	617b      	str	r3, [r7, #20]
        break;
 800394e:	e002      	b.n	8003956 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003950:	2304      	movs	r3, #4
 8003952:	617b      	str	r3, [r7, #20]
        break;
 8003954:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003956:	f7fe fe27 	bl	80025a8 <HAL_GetTick>
 800395a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800395c:	e01b      	b.n	8003996 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800395e:	f7fe fe23 	bl	80025a8 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b05      	cmp	r3, #5
 800396a:	d914      	bls.n	8003996 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	4013      	ands	r3, r2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00d      	beq.n	8003996 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800397e:	f043 0210 	orr.w	r2, r3, #16
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e007      	b.n	80039a6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1dc      	bne.n	800395e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3720      	adds	r7, #32
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	000cdbff 	.word	0x000cdbff

080039b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7ff f81f 	bl	8002a04 <LL_ADC_IsEnabled>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d16e      	bne.n	8003aaa <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	4b38      	ldr	r3, [pc, #224]	@ (8003ab4 <ADC_Enable+0x100>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00d      	beq.n	80039f6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039de:	f043 0210 	orr.w	r2, r3, #16
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ea:	f043 0201 	orr.w	r2, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e05a      	b.n	8003aac <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7fe ffda 	bl	80029b4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a00:	f7fe fdd2 	bl	80025a8 <HAL_GetTick>
 8003a04:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ab8 <ADC_Enable+0x104>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d004      	beq.n	8003a1a <ADC_Enable+0x66>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a29      	ldr	r2, [pc, #164]	@ (8003abc <ADC_Enable+0x108>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d101      	bne.n	8003a1e <ADC_Enable+0x6a>
 8003a1a:	4b29      	ldr	r3, [pc, #164]	@ (8003ac0 <ADC_Enable+0x10c>)
 8003a1c:	e000      	b.n	8003a20 <ADC_Enable+0x6c>
 8003a1e:	4b29      	ldr	r3, [pc, #164]	@ (8003ac4 <ADC_Enable+0x110>)
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe ff5d 	bl	80028e0 <LL_ADC_GetMultimode>
 8003a26:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a23      	ldr	r2, [pc, #140]	@ (8003abc <ADC_Enable+0x108>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d002      	beq.n	8003a38 <ADC_Enable+0x84>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	e000      	b.n	8003a3a <ADC_Enable+0x86>
 8003a38:	4b1f      	ldr	r3, [pc, #124]	@ (8003ab8 <ADC_Enable+0x104>)
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d02c      	beq.n	8003a9c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d130      	bne.n	8003aaa <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a48:	e028      	b.n	8003a9c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fe ffd8 	bl	8002a04 <LL_ADC_IsEnabled>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d104      	bne.n	8003a64 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe ffa8 	bl	80029b4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a64:	f7fe fda0 	bl	80025a8 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d914      	bls.n	8003a9c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d00d      	beq.n	8003a9c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a84:	f043 0210 	orr.w	r2, r3, #16
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a90:	f043 0201 	orr.w	r2, r3, #1
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e007      	b.n	8003aac <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d1cf      	bne.n	8003a4a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	8000003f 	.word	0x8000003f
 8003ab8:	40022000 	.word	0x40022000
 8003abc:	40022100 	.word	0x40022100
 8003ac0:	40022300 	.word	0x40022300
 8003ac4:	58026300 	.word	0x58026300

08003ac8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fe ffa8 	bl	8002a2a <LL_ADC_IsDisableOngoing>
 8003ada:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fe ff8f 	bl	8002a04 <LL_ADC_IsEnabled>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d047      	beq.n	8003b7c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d144      	bne.n	8003b7c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 030d 	and.w	r3, r3, #13
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d10c      	bne.n	8003b1a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7fe ff69 	bl	80029dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2203      	movs	r2, #3
 8003b10:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b12:	f7fe fd49 	bl	80025a8 <HAL_GetTick>
 8003b16:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b18:	e029      	b.n	8003b6e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1e:	f043 0210 	orr.w	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e023      	b.n	8003b7e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b36:	f7fe fd37 	bl	80025a8 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d914      	bls.n	8003b6e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f043 0210 	orr.w	r2, r3, #16
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	f043 0201 	orr.w	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e007      	b.n	8003b7e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1dc      	bne.n	8003b36 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a7a      	ldr	r2, [pc, #488]	@ (8003d80 <ADC_ConfigureBoostMode+0x1f8>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d004      	beq.n	8003ba4 <ADC_ConfigureBoostMode+0x1c>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a79      	ldr	r2, [pc, #484]	@ (8003d84 <ADC_ConfigureBoostMode+0x1fc>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d109      	bne.n	8003bb8 <ADC_ConfigureBoostMode+0x30>
 8003ba4:	4b78      	ldr	r3, [pc, #480]	@ (8003d88 <ADC_ConfigureBoostMode+0x200>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf14      	ite	ne
 8003bb0:	2301      	movne	r3, #1
 8003bb2:	2300      	moveq	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	e008      	b.n	8003bca <ADC_ConfigureBoostMode+0x42>
 8003bb8:	4b74      	ldr	r3, [pc, #464]	@ (8003d8c <ADC_ConfigureBoostMode+0x204>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf14      	ite	ne
 8003bc4:	2301      	movne	r3, #1
 8003bc6:	2300      	moveq	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01c      	beq.n	8003c08 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003bce:	f001 febb 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 8003bd2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bdc:	d010      	beq.n	8003c00 <ADC_ConfigureBoostMode+0x78>
 8003bde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003be2:	d873      	bhi.n	8003ccc <ADC_ConfigureBoostMode+0x144>
 8003be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be8:	d002      	beq.n	8003bf0 <ADC_ConfigureBoostMode+0x68>
 8003bea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bee:	d16d      	bne.n	8003ccc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	0c1b      	lsrs	r3, r3, #16
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	60fb      	str	r3, [r7, #12]
        break;
 8003bfe:	e068      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	089b      	lsrs	r3, r3, #2
 8003c04:	60fb      	str	r3, [r7, #12]
        break;
 8003c06:	e064      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003c08:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003c0c:	f04f 0100 	mov.w	r1, #0
 8003c10:	f003 f8ea 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003c14:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003c1e:	d051      	beq.n	8003cc4 <ADC_ConfigureBoostMode+0x13c>
 8003c20:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003c24:	d854      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c26:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003c2a:	d047      	beq.n	8003cbc <ADC_ConfigureBoostMode+0x134>
 8003c2c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003c30:	d84e      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c32:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003c36:	d03d      	beq.n	8003cb4 <ADC_ConfigureBoostMode+0x12c>
 8003c38:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003c3c:	d848      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c42:	d033      	beq.n	8003cac <ADC_ConfigureBoostMode+0x124>
 8003c44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c48:	d842      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c4a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003c4e:	d029      	beq.n	8003ca4 <ADC_ConfigureBoostMode+0x11c>
 8003c50:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003c54:	d83c      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c56:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003c5a:	d01a      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c5c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003c60:	d836      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c62:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003c66:	d014      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c68:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003c6c:	d830      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c72:	d00e      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c78:	d82a      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c7e:	d008      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c80:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c84:	d824      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c8a:	d002      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c8c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c90:	d11e      	bne.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	0c9b      	lsrs	r3, r3, #18
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca0:	60fb      	str	r3, [r7, #12]
        break;
 8003ca2:	e016      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	091b      	lsrs	r3, r3, #4
 8003ca8:	60fb      	str	r3, [r7, #12]
        break;
 8003caa:	e012      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	60fb      	str	r3, [r7, #12]
        break;
 8003cb2:	e00e      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	099b      	lsrs	r3, r3, #6
 8003cb8:	60fb      	str	r3, [r7, #12]
        break;
 8003cba:	e00a      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	09db      	lsrs	r3, r3, #7
 8003cc0:	60fb      	str	r3, [r7, #12]
        break;
 8003cc2:	e006      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	60fb      	str	r3, [r7, #12]
        break;
 8003cca:	e002      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003ccc:	bf00      	nop
 8003cce:	e000      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003cd0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003cd2:	f7fe fc99 	bl	8002608 <HAL_GetREVID>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d815      	bhi.n	8003d0c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4a2b      	ldr	r2, [pc, #172]	@ (8003d90 <ADC_ConfigureBoostMode+0x208>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d908      	bls.n	8003cfa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689a      	ldr	r2, [r3, #8]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cf6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003cf8:	e03e      	b.n	8003d78 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d08:	609a      	str	r2, [r3, #8]
}
 8003d0a:	e035      	b.n	8003d78 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	085b      	lsrs	r3, r3, #1
 8003d10:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	4a1f      	ldr	r2, [pc, #124]	@ (8003d94 <ADC_ConfigureBoostMode+0x20c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d808      	bhi.n	8003d2c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003d28:	609a      	str	r2, [r3, #8]
}
 8003d2a:	e025      	b.n	8003d78 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003d98 <ADC_ConfigureBoostMode+0x210>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d80a      	bhi.n	8003d4a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d46:	609a      	str	r2, [r3, #8]
}
 8003d48:	e016      	b.n	8003d78 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	4a13      	ldr	r2, [pc, #76]	@ (8003d9c <ADC_ConfigureBoostMode+0x214>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d80a      	bhi.n	8003d68 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d64:	609a      	str	r2, [r3, #8]
}
 8003d66:	e007      	b.n	8003d78 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003d76:	609a      	str	r2, [r3, #8]
}
 8003d78:	bf00      	nop
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40022000 	.word	0x40022000
 8003d84:	40022100 	.word	0x40022100
 8003d88:	40022300 	.word	0x40022300
 8003d8c:	58026300 	.word	0x58026300
 8003d90:	01312d00 	.word	0x01312d00
 8003d94:	005f5e10 	.word	0x005f5e10
 8003d98:	00bebc20 	.word	0x00bebc20
 8003d9c:	017d7840 	.word	0x017d7840

08003da0 <LL_ADC_IsEnabled>:
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <LL_ADC_IsEnabled+0x18>
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <LL_ADC_IsEnabled+0x1a>
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <LL_ADC_REG_IsConversionOngoing>:
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d101      	bne.n	8003dde <LL_ADC_REG_IsConversionOngoing+0x18>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e000      	b.n	8003de0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003dec:	b590      	push	{r4, r7, lr}
 8003dee:	b09f      	sub	sp, #124	@ 0x7c
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003df6:	2300      	movs	r3, #0
 8003df8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e0be      	b.n	8003f88 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003e12:	2300      	movs	r3, #0
 8003e14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003e16:	2300      	movs	r3, #0
 8003e18:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a5c      	ldr	r2, [pc, #368]	@ (8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d102      	bne.n	8003e2a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003e24:	4b5b      	ldr	r3, [pc, #364]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	e001      	b.n	8003e2e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10b      	bne.n	8003e4c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e38:	f043 0220 	orr.w	r2, r3, #32
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e09d      	b.n	8003f88 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7ff ffb9 	bl	8003dc6 <LL_ADC_REG_IsConversionOngoing>
 8003e54:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff ffb3 	bl	8003dc6 <LL_ADC_REG_IsConversionOngoing>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d17f      	bne.n	8003f66 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003e66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d17c      	bne.n	8003f66 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a47      	ldr	r2, [pc, #284]	@ (8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d004      	beq.n	8003e80 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a46      	ldr	r2, [pc, #280]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d101      	bne.n	8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003e80:	4b45      	ldr	r3, [pc, #276]	@ (8003f98 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003e82:	e000      	b.n	8003e86 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003e84:	4b45      	ldr	r3, [pc, #276]	@ (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003e86:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d039      	beq.n	8003f04 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003e90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ea0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a3a      	ldr	r2, [pc, #232]	@ (8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d004      	beq.n	8003eb6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a38      	ldr	r2, [pc, #224]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d10e      	bne.n	8003ed4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003eb6:	4836      	ldr	r0, [pc, #216]	@ (8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003eb8:	f7ff ff72 	bl	8003da0 <LL_ADC_IsEnabled>
 8003ebc:	4604      	mov	r4, r0
 8003ebe:	4835      	ldr	r0, [pc, #212]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003ec0:	f7ff ff6e 	bl	8003da0 <LL_ADC_IsEnabled>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4323      	orrs	r3, r4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	e008      	b.n	8003ee6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003ed4:	4832      	ldr	r0, [pc, #200]	@ (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003ed6:	f7ff ff63 	bl	8003da0 <LL_ADC_IsEnabled>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	bf0c      	ite	eq
 8003ee0:	2301      	moveq	r3, #1
 8003ee2:	2300      	movne	r3, #0
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d047      	beq.n	8003f7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003eec:	689a      	ldr	r2, [r3, #8]
 8003eee:	4b2d      	ldr	r3, [pc, #180]	@ (8003fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	6811      	ldr	r1, [r2, #0]
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	6892      	ldr	r2, [r2, #8]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	431a      	orrs	r2, r3
 8003efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f00:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f02:	e03a      	b.n	8003f7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f0e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a1e      	ldr	r2, [pc, #120]	@ (8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d004      	beq.n	8003f24 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1d      	ldr	r2, [pc, #116]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d10e      	bne.n	8003f42 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003f24:	481a      	ldr	r0, [pc, #104]	@ (8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003f26:	f7ff ff3b 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f2a:	4604      	mov	r4, r0
 8003f2c:	4819      	ldr	r0, [pc, #100]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003f2e:	f7ff ff37 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f32:	4603      	mov	r3, r0
 8003f34:	4323      	orrs	r3, r4
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	bf0c      	ite	eq
 8003f3a:	2301      	moveq	r3, #1
 8003f3c:	2300      	movne	r3, #0
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	e008      	b.n	8003f54 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003f42:	4817      	ldr	r0, [pc, #92]	@ (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003f44:	f7ff ff2c 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	bf0c      	ite	eq
 8003f4e:	2301      	moveq	r3, #1
 8003f50:	2300      	movne	r3, #0
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d010      	beq.n	8003f7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003f58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f5a:	689a      	ldr	r2, [r3, #8]
 8003f5c:	4b11      	ldr	r3, [pc, #68]	@ (8003fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003f5e:	4013      	ands	r3, r2
 8003f60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f62:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f64:	e009      	b.n	8003f7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6a:	f043 0220 	orr.w	r2, r3, #32
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003f78:	e000      	b.n	8003f7c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f7a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f84:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	377c      	adds	r7, #124	@ 0x7c
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd90      	pop	{r4, r7, pc}
 8003f90:	40022000 	.word	0x40022000
 8003f94:	40022100 	.word	0x40022100
 8003f98:	40022300 	.word	0x40022300
 8003f9c:	58026300 	.word	0x58026300
 8003fa0:	58026000 	.word	0x58026000
 8003fa4:	fffff0e0 	.word	0xfffff0e0

08003fa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe8 <__NVIC_SetPriorityGrouping+0x40>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003fd0:	4b06      	ldr	r3, [pc, #24]	@ (8003fec <__NVIC_SetPriorityGrouping+0x44>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fd6:	4a04      	ldr	r2, [pc, #16]	@ (8003fe8 <__NVIC_SetPriorityGrouping+0x40>)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	60d3      	str	r3, [r2, #12]
}
 8003fdc:	bf00      	nop
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	e000ed00 	.word	0xe000ed00
 8003fec:	05fa0000 	.word	0x05fa0000

08003ff0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ff4:	4b04      	ldr	r3, [pc, #16]	@ (8004008 <__NVIC_GetPriorityGrouping+0x18>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	0a1b      	lsrs	r3, r3, #8
 8003ffa:	f003 0307 	and.w	r3, r3, #7
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	e000ed00 	.word	0xe000ed00

0800400c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004016:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800401a:	2b00      	cmp	r3, #0
 800401c:	db0b      	blt.n	8004036 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800401e:	88fb      	ldrh	r3, [r7, #6]
 8004020:	f003 021f 	and.w	r2, r3, #31
 8004024:	4907      	ldr	r1, [pc, #28]	@ (8004044 <__NVIC_EnableIRQ+0x38>)
 8004026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800402a:	095b      	lsrs	r3, r3, #5
 800402c:	2001      	movs	r0, #1
 800402e:	fa00 f202 	lsl.w	r2, r0, r2
 8004032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004036:	bf00      	nop
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	e000e100 	.word	0xe000e100

08004048 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	6039      	str	r1, [r7, #0]
 8004052:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004054:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004058:	2b00      	cmp	r3, #0
 800405a:	db0a      	blt.n	8004072 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	b2da      	uxtb	r2, r3
 8004060:	490c      	ldr	r1, [pc, #48]	@ (8004094 <__NVIC_SetPriority+0x4c>)
 8004062:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004066:	0112      	lsls	r2, r2, #4
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	440b      	add	r3, r1
 800406c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004070:	e00a      	b.n	8004088 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	b2da      	uxtb	r2, r3
 8004076:	4908      	ldr	r1, [pc, #32]	@ (8004098 <__NVIC_SetPriority+0x50>)
 8004078:	88fb      	ldrh	r3, [r7, #6]
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	3b04      	subs	r3, #4
 8004080:	0112      	lsls	r2, r2, #4
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	440b      	add	r3, r1
 8004086:	761a      	strb	r2, [r3, #24]
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	e000e100 	.word	0xe000e100
 8004098:	e000ed00 	.word	0xe000ed00

0800409c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800409c:	b480      	push	{r7}
 800409e:	b089      	sub	sp, #36	@ 0x24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f1c3 0307 	rsb	r3, r3, #7
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	bf28      	it	cs
 80040ba:	2304      	movcs	r3, #4
 80040bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	3304      	adds	r3, #4
 80040c2:	2b06      	cmp	r3, #6
 80040c4:	d902      	bls.n	80040cc <NVIC_EncodePriority+0x30>
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	3b03      	subs	r3, #3
 80040ca:	e000      	b.n	80040ce <NVIC_EncodePriority+0x32>
 80040cc:	2300      	movs	r3, #0
 80040ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040d0:	f04f 32ff 	mov.w	r2, #4294967295
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	43da      	mvns	r2, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	401a      	ands	r2, r3
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040e4:	f04f 31ff 	mov.w	r1, #4294967295
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	fa01 f303 	lsl.w	r3, r1, r3
 80040ee:	43d9      	mvns	r1, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f4:	4313      	orrs	r3, r2
         );
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3724      	adds	r7, #36	@ 0x24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
	...

08004104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3b01      	subs	r3, #1
 8004110:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004114:	d301      	bcc.n	800411a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004116:	2301      	movs	r3, #1
 8004118:	e00f      	b.n	800413a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800411a:	4a0a      	ldr	r2, [pc, #40]	@ (8004144 <SysTick_Config+0x40>)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3b01      	subs	r3, #1
 8004120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004122:	210f      	movs	r1, #15
 8004124:	f04f 30ff 	mov.w	r0, #4294967295
 8004128:	f7ff ff8e 	bl	8004048 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800412c:	4b05      	ldr	r3, [pc, #20]	@ (8004144 <SysTick_Config+0x40>)
 800412e:	2200      	movs	r2, #0
 8004130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004132:	4b04      	ldr	r3, [pc, #16]	@ (8004144 <SysTick_Config+0x40>)
 8004134:	2207      	movs	r2, #7
 8004136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	e000e010 	.word	0xe000e010

08004148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff ff29 	bl	8003fa8 <__NVIC_SetPriorityGrouping>
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b086      	sub	sp, #24
 8004162:	af00      	add	r7, sp, #0
 8004164:	4603      	mov	r3, r0
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	607a      	str	r2, [r7, #4]
 800416a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800416c:	f7ff ff40 	bl	8003ff0 <__NVIC_GetPriorityGrouping>
 8004170:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	68b9      	ldr	r1, [r7, #8]
 8004176:	6978      	ldr	r0, [r7, #20]
 8004178:	f7ff ff90 	bl	800409c <NVIC_EncodePriority>
 800417c:	4602      	mov	r2, r0
 800417e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004182:	4611      	mov	r1, r2
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff ff5f 	bl	8004048 <__NVIC_SetPriority>
}
 800418a:	bf00      	nop
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b082      	sub	sp, #8
 8004196:	af00      	add	r7, sp, #0
 8004198:	4603      	mov	r3, r0
 800419a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800419c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7ff ff33 	bl	800400c <__NVIC_EnableIRQ>
}
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b082      	sub	sp, #8
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7ff ffa4 	bl	8004104 <SysTick_Config>
 80041bc:	4603      	mov	r3, r0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80041cc:	f3bf 8f5f 	dmb	sy
}
 80041d0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80041d2:	4b07      	ldr	r3, [pc, #28]	@ (80041f0 <HAL_MPU_Disable+0x28>)
 80041d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d6:	4a06      	ldr	r2, [pc, #24]	@ (80041f0 <HAL_MPU_Disable+0x28>)
 80041d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041dc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80041de:	4b05      	ldr	r3, [pc, #20]	@ (80041f4 <HAL_MPU_Disable+0x2c>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	605a      	str	r2, [r3, #4]
}
 80041e4:	bf00      	nop
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	e000ed00 	.word	0xe000ed00
 80041f4:	e000ed90 	.word	0xe000ed90

080041f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004200:	4a0b      	ldr	r2, [pc, #44]	@ (8004230 <HAL_MPU_Enable+0x38>)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f043 0301 	orr.w	r3, r3, #1
 8004208:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800420a:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <HAL_MPU_Enable+0x3c>)
 800420c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420e:	4a09      	ldr	r2, [pc, #36]	@ (8004234 <HAL_MPU_Enable+0x3c>)
 8004210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004214:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004216:	f3bf 8f4f 	dsb	sy
}
 800421a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800421c:	f3bf 8f6f 	isb	sy
}
 8004220:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	e000ed90 	.word	0xe000ed90
 8004234:	e000ed00 	.word	0xe000ed00

08004238 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	785a      	ldrb	r2, [r3, #1]
 8004244:	4b1b      	ldr	r3, [pc, #108]	@ (80042b4 <HAL_MPU_ConfigRegion+0x7c>)
 8004246:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004248:	4b1a      	ldr	r3, [pc, #104]	@ (80042b4 <HAL_MPU_ConfigRegion+0x7c>)
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	4a19      	ldr	r2, [pc, #100]	@ (80042b4 <HAL_MPU_ConfigRegion+0x7c>)
 800424e:	f023 0301 	bic.w	r3, r3, #1
 8004252:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004254:	4a17      	ldr	r2, [pc, #92]	@ (80042b4 <HAL_MPU_ConfigRegion+0x7c>)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	7b1b      	ldrb	r3, [r3, #12]
 8004260:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	7adb      	ldrb	r3, [r3, #11]
 8004266:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004268:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	7a9b      	ldrb	r3, [r3, #10]
 800426e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004270:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	7b5b      	ldrb	r3, [r3, #13]
 8004276:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004278:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	7b9b      	ldrb	r3, [r3, #14]
 800427e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004280:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	7bdb      	ldrb	r3, [r3, #15]
 8004286:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004288:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	7a5b      	ldrb	r3, [r3, #9]
 800428e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004290:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	7a1b      	ldrb	r3, [r3, #8]
 8004296:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004298:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	7812      	ldrb	r2, [r2, #0]
 800429e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80042a0:	4a04      	ldr	r2, [pc, #16]	@ (80042b4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80042a2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80042a4:	6113      	str	r3, [r2, #16]
}
 80042a6:	bf00      	nop
 80042a8:	370c      	adds	r7, #12
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	e000ed90 	.word	0xe000ed90

080042b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b089      	sub	sp, #36	@ 0x24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80042c6:	4b89      	ldr	r3, [pc, #548]	@ (80044ec <HAL_GPIO_Init+0x234>)
 80042c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80042ca:	e194      	b.n	80045f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	2101      	movs	r1, #1
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	fa01 f303 	lsl.w	r3, r1, r3
 80042d8:	4013      	ands	r3, r2
 80042da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8186 	beq.w	80045f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f003 0303 	and.w	r3, r3, #3
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d005      	beq.n	80042fc <HAL_GPIO_Init+0x44>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f003 0303 	and.w	r3, r3, #3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d130      	bne.n	800435e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	2203      	movs	r2, #3
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	4013      	ands	r3, r2
 8004312:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	005b      	lsls	r3, r3, #1
 800431c:	fa02 f303 	lsl.w	r3, r2, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	4313      	orrs	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004332:	2201      	movs	r2, #1
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	43db      	mvns	r3, r3
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	4013      	ands	r3, r2
 8004340:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	091b      	lsrs	r3, r3, #4
 8004348:	f003 0201 	and.w	r2, r3, #1
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	fa02 f303 	lsl.w	r3, r2, r3
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	4313      	orrs	r3, r2
 8004356:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b03      	cmp	r3, #3
 8004368:	d017      	beq.n	800439a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	2203      	movs	r2, #3
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	43db      	mvns	r3, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d123      	bne.n	80043ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	08da      	lsrs	r2, r3, #3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	3208      	adds	r2, #8
 80043ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	220f      	movs	r2, #15
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4013      	ands	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	691a      	ldr	r2, [r3, #16]
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	fa02 f303 	lsl.w	r3, r2, r3
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	4313      	orrs	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	08da      	lsrs	r2, r3, #3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3208      	adds	r2, #8
 80043e8:	69b9      	ldr	r1, [r7, #24]
 80043ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	2203      	movs	r2, #3
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f003 0203 	and.w	r2, r3, #3
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4313      	orrs	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80e0 	beq.w	80045f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004430:	4b2f      	ldr	r3, [pc, #188]	@ (80044f0 <HAL_GPIO_Init+0x238>)
 8004432:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004436:	4a2e      	ldr	r2, [pc, #184]	@ (80044f0 <HAL_GPIO_Init+0x238>)
 8004438:	f043 0302 	orr.w	r3, r3, #2
 800443c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004440:	4b2b      	ldr	r3, [pc, #172]	@ (80044f0 <HAL_GPIO_Init+0x238>)
 8004442:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	60fb      	str	r3, [r7, #12]
 800444c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800444e:	4a29      	ldr	r2, [pc, #164]	@ (80044f4 <HAL_GPIO_Init+0x23c>)
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	089b      	lsrs	r3, r3, #2
 8004454:	3302      	adds	r3, #2
 8004456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	f003 0303 	and.w	r3, r3, #3
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	220f      	movs	r2, #15
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	43db      	mvns	r3, r3
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	4013      	ands	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a20      	ldr	r2, [pc, #128]	@ (80044f8 <HAL_GPIO_Init+0x240>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d052      	beq.n	8004520 <HAL_GPIO_Init+0x268>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1f      	ldr	r2, [pc, #124]	@ (80044fc <HAL_GPIO_Init+0x244>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d031      	beq.n	80044e6 <HAL_GPIO_Init+0x22e>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a1e      	ldr	r2, [pc, #120]	@ (8004500 <HAL_GPIO_Init+0x248>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d02b      	beq.n	80044e2 <HAL_GPIO_Init+0x22a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a1d      	ldr	r2, [pc, #116]	@ (8004504 <HAL_GPIO_Init+0x24c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d025      	beq.n	80044de <HAL_GPIO_Init+0x226>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a1c      	ldr	r2, [pc, #112]	@ (8004508 <HAL_GPIO_Init+0x250>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d01f      	beq.n	80044da <HAL_GPIO_Init+0x222>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a1b      	ldr	r2, [pc, #108]	@ (800450c <HAL_GPIO_Init+0x254>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d019      	beq.n	80044d6 <HAL_GPIO_Init+0x21e>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004510 <HAL_GPIO_Init+0x258>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <HAL_GPIO_Init+0x21a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a19      	ldr	r2, [pc, #100]	@ (8004514 <HAL_GPIO_Init+0x25c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d00d      	beq.n	80044ce <HAL_GPIO_Init+0x216>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a18      	ldr	r2, [pc, #96]	@ (8004518 <HAL_GPIO_Init+0x260>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d007      	beq.n	80044ca <HAL_GPIO_Init+0x212>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a17      	ldr	r2, [pc, #92]	@ (800451c <HAL_GPIO_Init+0x264>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d101      	bne.n	80044c6 <HAL_GPIO_Init+0x20e>
 80044c2:	2309      	movs	r3, #9
 80044c4:	e02d      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044c6:	230a      	movs	r3, #10
 80044c8:	e02b      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044ca:	2308      	movs	r3, #8
 80044cc:	e029      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044ce:	2307      	movs	r3, #7
 80044d0:	e027      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044d2:	2306      	movs	r3, #6
 80044d4:	e025      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044d6:	2305      	movs	r3, #5
 80044d8:	e023      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044da:	2304      	movs	r3, #4
 80044dc:	e021      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044de:	2303      	movs	r3, #3
 80044e0:	e01f      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044e2:	2302      	movs	r3, #2
 80044e4:	e01d      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044e6:	2301      	movs	r3, #1
 80044e8:	e01b      	b.n	8004522 <HAL_GPIO_Init+0x26a>
 80044ea:	bf00      	nop
 80044ec:	58000080 	.word	0x58000080
 80044f0:	58024400 	.word	0x58024400
 80044f4:	58000400 	.word	0x58000400
 80044f8:	58020000 	.word	0x58020000
 80044fc:	58020400 	.word	0x58020400
 8004500:	58020800 	.word	0x58020800
 8004504:	58020c00 	.word	0x58020c00
 8004508:	58021000 	.word	0x58021000
 800450c:	58021400 	.word	0x58021400
 8004510:	58021800 	.word	0x58021800
 8004514:	58021c00 	.word	0x58021c00
 8004518:	58022000 	.word	0x58022000
 800451c:	58022400 	.word	0x58022400
 8004520:	2300      	movs	r3, #0
 8004522:	69fa      	ldr	r2, [r7, #28]
 8004524:	f002 0203 	and.w	r2, r2, #3
 8004528:	0092      	lsls	r2, r2, #2
 800452a:	4093      	lsls	r3, r2
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	4313      	orrs	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004532:	4938      	ldr	r1, [pc, #224]	@ (8004614 <HAL_GPIO_Init+0x35c>)
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	089b      	lsrs	r3, r3, #2
 8004538:	3302      	adds	r3, #2
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	43db      	mvns	r3, r3
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	4013      	ands	r3, r2
 8004550:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004566:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800456e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	43db      	mvns	r3, r3
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	4013      	ands	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004594:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	43db      	mvns	r3, r3
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	4013      	ands	r3, r2
 80045aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	69ba      	ldr	r2, [r7, #24]
 80045c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	43db      	mvns	r3, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4013      	ands	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80045e2:	69ba      	ldr	r2, [r7, #24]
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	3301      	adds	r3, #1
 80045f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	f47f ae63 	bne.w	80042cc <HAL_GPIO_Init+0x14>
  }
}
 8004606:	bf00      	nop
 8004608:	bf00      	nop
 800460a:	3724      	adds	r7, #36	@ 0x24
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	58000400 	.word	0x58000400

08004618 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	691a      	ldr	r2, [r3, #16]
 8004628:	887b      	ldrh	r3, [r7, #2]
 800462a:	4013      	ands	r3, r2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004630:	2301      	movs	r3, #1
 8004632:	73fb      	strb	r3, [r7, #15]
 8004634:	e001      	b.n	800463a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004636:	2300      	movs	r3, #0
 8004638:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800463a:	7bfb      	ldrb	r3, [r7, #15]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	807b      	strh	r3, [r7, #2]
 8004654:	4613      	mov	r3, r2
 8004656:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004658:	787b      	ldrb	r3, [r7, #1]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800465e:	887a      	ldrh	r2, [r7, #2]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004664:	e003      	b.n	800466e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004666:	887b      	ldrh	r3, [r7, #2]
 8004668:	041a      	lsls	r2, r3, #16
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	619a      	str	r2, [r3, #24]
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
	...

0800467c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e097      	b.n	80047be <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d106      	bne.n	80046ae <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f008 fe29 	bl	800d300 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2202      	movs	r2, #2
 80046b2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d004      	beq.n	80046d0 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046ce:	d103      	bne.n	80046d8 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 031e 	bic.w	r3, r3, #30
 80046d6:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d003      	beq.n	80046ec <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	4b38      	ldr	r3, [pc, #224]	@ (80047c8 <HAL_LPTIM_Init+0x14c>)
 80046e8:	4013      	ands	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	4b37      	ldr	r3, [pc, #220]	@ (80047cc <HAL_LPTIM_Init+0x150>)
 80046f0:	4013      	ands	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80046fc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004702:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8004708:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800470e:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d107      	bne.n	800472e <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004726:	4313      	orrs	r3, r2
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d004      	beq.n	8004740 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800473e:	d107      	bne.n	8004750 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004748:	4313      	orrs	r3, r2
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004758:	4293      	cmp	r3, r2
 800475a:	d00a      	beq.n	8004772 <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004764:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800476a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a14      	ldr	r2, [pc, #80]	@ (80047d0 <HAL_LPTIM_Init+0x154>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d004      	beq.n	800478e <HAL_LPTIM_Init+0x112>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a12      	ldr	r2, [pc, #72]	@ (80047d4 <HAL_LPTIM_Init+0x158>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d108      	bne.n	80047a0 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	625a      	str	r2, [r3, #36]	@ 0x24
 800479e:	e009      	b.n	80047b4 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a0c      	ldr	r2, [pc, #48]	@ (80047d8 <HAL_LPTIM_Init+0x15c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d104      	bne.n	80047b4 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80047b2:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	ffff1f3f 	.word	0xffff1f3f
 80047cc:	ff19f1fe 	.word	0xff19f1fe
 80047d0:	40002400 	.word	0x40002400
 80047d4:	58002400 	.word	0x58002400
 80047d8:	58002800 	.word	0x58002800

080047dc <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d10d      	bne.n	800480e <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d106      	bne.n	800480e <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2201      	movs	r2, #1
 8004806:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f882 	bl	8004912 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b02      	cmp	r3, #2
 800481a:	d10d      	bne.n	8004838 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b02      	cmp	r3, #2
 8004828:	d106      	bne.n	8004838 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2202      	movs	r2, #2
 8004830:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f877 	bl	8004926 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0304 	and.w	r3, r3, #4
 8004842:	2b04      	cmp	r3, #4
 8004844:	d10d      	bne.n	8004862 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b04      	cmp	r3, #4
 8004852:	d106      	bne.n	8004862 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2204      	movs	r2, #4
 800485a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f86c 	bl	800493a <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b08      	cmp	r3, #8
 800486e:	d10d      	bne.n	800488c <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 0308 	and.w	r3, r3, #8
 800487a:	2b08      	cmp	r3, #8
 800487c:	d106      	bne.n	800488c <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2208      	movs	r2, #8
 8004884:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f861 	bl	800494e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0310 	and.w	r3, r3, #16
 8004896:	2b10      	cmp	r3, #16
 8004898:	d10d      	bne.n	80048b6 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b10      	cmp	r3, #16
 80048a6:	d106      	bne.n	80048b6 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2210      	movs	r2, #16
 80048ae:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f856 	bl	8004962 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b20      	cmp	r3, #32
 80048c2:	d10d      	bne.n	80048e0 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b20      	cmp	r3, #32
 80048d0:	d106      	bne.n	80048e0 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2220      	movs	r2, #32
 80048d8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f84b 	bl	8004976 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ea:	2b40      	cmp	r3, #64	@ 0x40
 80048ec:	d10d      	bne.n	800490a <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f8:	2b40      	cmp	r3, #64	@ 0x40
 80048fa:	d106      	bne.n	800490a <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2240      	movs	r2, #64	@ 0x40
 8004902:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f840 	bl	800498a <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 800490a:	bf00      	nop
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004956:	bf00      	nop
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 80049a4:	4b05      	ldr	r3, [pc, #20]	@ (80049bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a04      	ldr	r2, [pc, #16]	@ (80049bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ae:	6013      	str	r3, [r2, #0]
}
 80049b0:	bf00      	nop
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	58024800 	.word	0x58024800

080049c0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80049c8:	4b19      	ldr	r3, [pc, #100]	@ (8004a30 <HAL_PWREx_ConfigSupply+0x70>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d00a      	beq.n	80049ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80049d4:	4b16      	ldr	r3, [pc, #88]	@ (8004a30 <HAL_PWREx_ConfigSupply+0x70>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d001      	beq.n	80049e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e01f      	b.n	8004a26 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e01d      	b.n	8004a26 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80049ea:	4b11      	ldr	r3, [pc, #68]	@ (8004a30 <HAL_PWREx_ConfigSupply+0x70>)
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f023 0207 	bic.w	r2, r3, #7
 80049f2:	490f      	ldr	r1, [pc, #60]	@ (8004a30 <HAL_PWREx_ConfigSupply+0x70>)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80049fa:	f7fd fdd5 	bl	80025a8 <HAL_GetTick>
 80049fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004a00:	e009      	b.n	8004a16 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004a02:	f7fd fdd1 	bl	80025a8 <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a10:	d901      	bls.n	8004a16 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e007      	b.n	8004a26 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004a16:	4b06      	ldr	r3, [pc, #24]	@ (8004a30 <HAL_PWREx_ConfigSupply+0x70>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a22:	d1ee      	bne.n	8004a02 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	58024800 	.word	0x58024800

08004a34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b08c      	sub	sp, #48	@ 0x30
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d102      	bne.n	8004a48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	f000 bc48 	b.w	80052d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 8088 	beq.w	8004b66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a56:	4b99      	ldr	r3, [pc, #612]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a60:	4b96      	ldr	r3, [pc, #600]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a64:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a68:	2b10      	cmp	r3, #16
 8004a6a:	d007      	beq.n	8004a7c <HAL_RCC_OscConfig+0x48>
 8004a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a6e:	2b18      	cmp	r3, #24
 8004a70:	d111      	bne.n	8004a96 <HAL_RCC_OscConfig+0x62>
 8004a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d10c      	bne.n	8004a96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a7c:	4b8f      	ldr	r3, [pc, #572]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d06d      	beq.n	8004b64 <HAL_RCC_OscConfig+0x130>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d169      	bne.n	8004b64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	f000 bc21 	b.w	80052d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a9e:	d106      	bne.n	8004aae <HAL_RCC_OscConfig+0x7a>
 8004aa0:	4b86      	ldr	r3, [pc, #536]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a85      	ldr	r2, [pc, #532]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004aa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	e02e      	b.n	8004b0c <HAL_RCC_OscConfig+0xd8>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10c      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x9c>
 8004ab6:	4b81      	ldr	r3, [pc, #516]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a80      	ldr	r2, [pc, #512]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004abc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	4b7e      	ldr	r3, [pc, #504]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a7d      	ldr	r2, [pc, #500]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004ac8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	e01d      	b.n	8004b0c <HAL_RCC_OscConfig+0xd8>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ad8:	d10c      	bne.n	8004af4 <HAL_RCC_OscConfig+0xc0>
 8004ada:	4b78      	ldr	r3, [pc, #480]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a77      	ldr	r2, [pc, #476]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004ae0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	4b75      	ldr	r3, [pc, #468]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a74      	ldr	r2, [pc, #464]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	e00b      	b.n	8004b0c <HAL_RCC_OscConfig+0xd8>
 8004af4:	4b71      	ldr	r3, [pc, #452]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a70      	ldr	r2, [pc, #448]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004afa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004afe:	6013      	str	r3, [r2, #0]
 8004b00:	4b6e      	ldr	r3, [pc, #440]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a6d      	ldr	r2, [pc, #436]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d013      	beq.n	8004b3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b14:	f7fd fd48 	bl	80025a8 <HAL_GetTick>
 8004b18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b1a:	e008      	b.n	8004b2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b1c:	f7fd fd44 	bl	80025a8 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b64      	cmp	r3, #100	@ 0x64
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e3d4      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b2e:	4b63      	ldr	r3, [pc, #396]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0f0      	beq.n	8004b1c <HAL_RCC_OscConfig+0xe8>
 8004b3a:	e014      	b.n	8004b66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3c:	f7fd fd34 	bl	80025a8 <HAL_GetTick>
 8004b40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b44:	f7fd fd30 	bl	80025a8 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b64      	cmp	r3, #100	@ 0x64
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e3c0      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b56:	4b59      	ldr	r3, [pc, #356]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1f0      	bne.n	8004b44 <HAL_RCC_OscConfig+0x110>
 8004b62:	e000      	b.n	8004b66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 80ca 	beq.w	8004d08 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b74:	4b51      	ldr	r3, [pc, #324]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b7c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b7e:	4b4f      	ldr	r3, [pc, #316]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b82:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d007      	beq.n	8004b9a <HAL_RCC_OscConfig+0x166>
 8004b8a:	6a3b      	ldr	r3, [r7, #32]
 8004b8c:	2b18      	cmp	r3, #24
 8004b8e:	d156      	bne.n	8004c3e <HAL_RCC_OscConfig+0x20a>
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d151      	bne.n	8004c3e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b9a:	4b48      	ldr	r3, [pc, #288]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0304 	and.w	r3, r3, #4
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d005      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x17e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e392      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bb2:	4b42      	ldr	r3, [pc, #264]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 0219 	bic.w	r2, r3, #25
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	493f      	ldr	r1, [pc, #252]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc4:	f7fd fcf0 	bl	80025a8 <HAL_GetTick>
 8004bc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bcc:	f7fd fcec 	bl	80025a8 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e37c      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bde:	4b37      	ldr	r3, [pc, #220]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0304 	and.w	r3, r3, #4
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0f0      	beq.n	8004bcc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bea:	f7fd fd0d 	bl	8002608 <HAL_GetREVID>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d817      	bhi.n	8004c28 <HAL_RCC_OscConfig+0x1f4>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	2b40      	cmp	r3, #64	@ 0x40
 8004bfe:	d108      	bne.n	8004c12 <HAL_RCC_OscConfig+0x1de>
 8004c00:	4b2e      	ldr	r3, [pc, #184]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004c08:	4a2c      	ldr	r2, [pc, #176]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c0e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c10:	e07a      	b.n	8004d08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c12:	4b2a      	ldr	r3, [pc, #168]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	031b      	lsls	r3, r3, #12
 8004c20:	4926      	ldr	r1, [pc, #152]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c26:	e06f      	b.n	8004d08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c28:	4b24      	ldr	r3, [pc, #144]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	061b      	lsls	r3, r3, #24
 8004c36:	4921      	ldr	r1, [pc, #132]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c3c:	e064      	b.n	8004d08 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d047      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c46:	4b1d      	ldr	r3, [pc, #116]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f023 0219 	bic.w	r2, r3, #25
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	491a      	ldr	r1, [pc, #104]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c58:	f7fd fca6 	bl	80025a8 <HAL_GetTick>
 8004c5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c60:	f7fd fca2 	bl	80025a8 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e332      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c72:	4b12      	ldr	r3, [pc, #72]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c7e:	f7fd fcc3 	bl	8002608 <HAL_GetREVID>
 8004c82:	4603      	mov	r3, r0
 8004c84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d819      	bhi.n	8004cc0 <HAL_RCC_OscConfig+0x28c>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	2b40      	cmp	r3, #64	@ 0x40
 8004c92:	d108      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x272>
 8004c94:	4b09      	ldr	r3, [pc, #36]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004c9c:	4a07      	ldr	r2, [pc, #28]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004c9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ca2:	6053      	str	r3, [r2, #4]
 8004ca4:	e030      	b.n	8004d08 <HAL_RCC_OscConfig+0x2d4>
 8004ca6:	4b05      	ldr	r3, [pc, #20]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	031b      	lsls	r3, r3, #12
 8004cb4:	4901      	ldr	r1, [pc, #4]	@ (8004cbc <HAL_RCC_OscConfig+0x288>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	604b      	str	r3, [r1, #4]
 8004cba:	e025      	b.n	8004d08 <HAL_RCC_OscConfig+0x2d4>
 8004cbc:	58024400 	.word	0x58024400
 8004cc0:	4b9a      	ldr	r3, [pc, #616]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	061b      	lsls	r3, r3, #24
 8004cce:	4997      	ldr	r1, [pc, #604]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	604b      	str	r3, [r1, #4]
 8004cd4:	e018      	b.n	8004d08 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cd6:	4b95      	ldr	r3, [pc, #596]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a94      	ldr	r2, [pc, #592]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004cdc:	f023 0301 	bic.w	r3, r3, #1
 8004ce0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce2:	f7fd fc61 	bl	80025a8 <HAL_GetTick>
 8004ce6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cea:	f7fd fc5d 	bl	80025a8 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e2ed      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004cfc:	4b8b      	ldr	r3, [pc, #556]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1f0      	bne.n	8004cea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0310 	and.w	r3, r3, #16
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 80a9 	beq.w	8004e68 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d16:	4b85      	ldr	r3, [pc, #532]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d20:	4b82      	ldr	r3, [pc, #520]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d24:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	2b08      	cmp	r3, #8
 8004d2a:	d007      	beq.n	8004d3c <HAL_RCC_OscConfig+0x308>
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	2b18      	cmp	r3, #24
 8004d30:	d13a      	bne.n	8004da8 <HAL_RCC_OscConfig+0x374>
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f003 0303 	and.w	r3, r3, #3
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d135      	bne.n	8004da8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d3c:	4b7b      	ldr	r3, [pc, #492]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d005      	beq.n	8004d54 <HAL_RCC_OscConfig+0x320>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	2b80      	cmp	r3, #128	@ 0x80
 8004d4e:	d001      	beq.n	8004d54 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e2c1      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d54:	f7fd fc58 	bl	8002608 <HAL_GetREVID>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d817      	bhi.n	8004d92 <HAL_RCC_OscConfig+0x35e>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	2b20      	cmp	r3, #32
 8004d68:	d108      	bne.n	8004d7c <HAL_RCC_OscConfig+0x348>
 8004d6a:	4b70      	ldr	r3, [pc, #448]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004d72:	4a6e      	ldr	r2, [pc, #440]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d78:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d7a:	e075      	b.n	8004e68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d7c:	4b6b      	ldr	r3, [pc, #428]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	069b      	lsls	r3, r3, #26
 8004d8a:	4968      	ldr	r1, [pc, #416]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d90:	e06a      	b.n	8004e68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d92:	4b66      	ldr	r3, [pc, #408]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	061b      	lsls	r3, r3, #24
 8004da0:	4962      	ldr	r1, [pc, #392]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004da6:	e05f      	b.n	8004e68 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	69db      	ldr	r3, [r3, #28]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d042      	beq.n	8004e36 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004db0:	4b5e      	ldr	r3, [pc, #376]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a5d      	ldr	r2, [pc, #372]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dbc:	f7fd fbf4 	bl	80025a8 <HAL_GetTick>
 8004dc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004dc4:	f7fd fbf0 	bl	80025a8 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e280      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004dd6:	4b55      	ldr	r3, [pc, #340]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d0f0      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004de2:	f7fd fc11 	bl	8002608 <HAL_GetREVID>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d817      	bhi.n	8004e20 <HAL_RCC_OscConfig+0x3ec>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d108      	bne.n	8004e0a <HAL_RCC_OscConfig+0x3d6>
 8004df8:	4b4c      	ldr	r3, [pc, #304]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004e00:	4a4a      	ldr	r2, [pc, #296]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e06:	6053      	str	r3, [r2, #4]
 8004e08:	e02e      	b.n	8004e68 <HAL_RCC_OscConfig+0x434>
 8004e0a:	4b48      	ldr	r3, [pc, #288]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	069b      	lsls	r3, r3, #26
 8004e18:	4944      	ldr	r1, [pc, #272]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	604b      	str	r3, [r1, #4]
 8004e1e:	e023      	b.n	8004e68 <HAL_RCC_OscConfig+0x434>
 8004e20:	4b42      	ldr	r3, [pc, #264]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	061b      	lsls	r3, r3, #24
 8004e2e:	493f      	ldr	r1, [pc, #252]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	60cb      	str	r3, [r1, #12]
 8004e34:	e018      	b.n	8004e68 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004e36:	4b3d      	ldr	r3, [pc, #244]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a3c      	ldr	r2, [pc, #240]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e42:	f7fd fbb1 	bl	80025a8 <HAL_GetTick>
 8004e46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e4a:	f7fd fbad 	bl	80025a8 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e23d      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e5c:	4b33      	ldr	r3, [pc, #204]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1f0      	bne.n	8004e4a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d036      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d019      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e80:	4a2a      	ldr	r2, [pc, #168]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e88:	f7fd fb8e 	bl	80025a8 <HAL_GetTick>
 8004e8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e90:	f7fd fb8a 	bl	80025a8 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e21a      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ea2:	4b22      	ldr	r3, [pc, #136]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f0      	beq.n	8004e90 <HAL_RCC_OscConfig+0x45c>
 8004eae:	e018      	b.n	8004ee2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004eb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004eb6:	f023 0301 	bic.w	r3, r3, #1
 8004eba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ebc:	f7fd fb74 	bl	80025a8 <HAL_GetTick>
 8004ec0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec4:	f7fd fb70 	bl	80025a8 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e200      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ed6:	4b15      	ldr	r3, [pc, #84]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0320 	and.w	r3, r3, #32
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d039      	beq.n	8004f62 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01c      	beq.n	8004f30 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a0c      	ldr	r2, [pc, #48]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004efc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f00:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f02:	f7fd fb51 	bl	80025a8 <HAL_GetTick>
 8004f06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f08:	e008      	b.n	8004f1c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f0a:	f7fd fb4d 	bl	80025a8 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e1dd      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f1c:	4b03      	ldr	r3, [pc, #12]	@ (8004f2c <HAL_RCC_OscConfig+0x4f8>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0f0      	beq.n	8004f0a <HAL_RCC_OscConfig+0x4d6>
 8004f28:	e01b      	b.n	8004f62 <HAL_RCC_OscConfig+0x52e>
 8004f2a:	bf00      	nop
 8004f2c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f30:	4b9b      	ldr	r3, [pc, #620]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a9a      	ldr	r2, [pc, #616]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f3c:	f7fd fb34 	bl	80025a8 <HAL_GetTick>
 8004f40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f44:	f7fd fb30 	bl	80025a8 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e1c0      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f56:	4b92      	ldr	r3, [pc, #584]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0304 	and.w	r3, r3, #4
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 8081 	beq.w	8005072 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f70:	4b8c      	ldr	r3, [pc, #560]	@ (80051a4 <HAL_RCC_OscConfig+0x770>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a8b      	ldr	r2, [pc, #556]	@ (80051a4 <HAL_RCC_OscConfig+0x770>)
 8004f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f7c:	f7fd fb14 	bl	80025a8 <HAL_GetTick>
 8004f80:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f84:	f7fd fb10 	bl	80025a8 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b64      	cmp	r3, #100	@ 0x64
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e1a0      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f96:	4b83      	ldr	r3, [pc, #524]	@ (80051a4 <HAL_RCC_OscConfig+0x770>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0f0      	beq.n	8004f84 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d106      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x584>
 8004faa:	4b7d      	ldr	r3, [pc, #500]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fae:	4a7c      	ldr	r2, [pc, #496]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fb0:	f043 0301 	orr.w	r3, r3, #1
 8004fb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fb6:	e02d      	b.n	8005014 <HAL_RCC_OscConfig+0x5e0>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10c      	bne.n	8004fda <HAL_RCC_OscConfig+0x5a6>
 8004fc0:	4b77      	ldr	r3, [pc, #476]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc4:	4a76      	ldr	r2, [pc, #472]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fc6:	f023 0301 	bic.w	r3, r3, #1
 8004fca:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fcc:	4b74      	ldr	r3, [pc, #464]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd0:	4a73      	ldr	r2, [pc, #460]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fd2:	f023 0304 	bic.w	r3, r3, #4
 8004fd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fd8:	e01c      	b.n	8005014 <HAL_RCC_OscConfig+0x5e0>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	2b05      	cmp	r3, #5
 8004fe0:	d10c      	bne.n	8004ffc <HAL_RCC_OscConfig+0x5c8>
 8004fe2:	4b6f      	ldr	r3, [pc, #444]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe6:	4a6e      	ldr	r2, [pc, #440]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004fe8:	f043 0304 	orr.w	r3, r3, #4
 8004fec:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fee:	4b6c      	ldr	r3, [pc, #432]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff2:	4a6b      	ldr	r2, [pc, #428]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004ff4:	f043 0301 	orr.w	r3, r3, #1
 8004ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ffa:	e00b      	b.n	8005014 <HAL_RCC_OscConfig+0x5e0>
 8004ffc:	4b68      	ldr	r3, [pc, #416]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8004ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005000:	4a67      	ldr	r2, [pc, #412]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	6713      	str	r3, [r2, #112]	@ 0x70
 8005008:	4b65      	ldr	r3, [pc, #404]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500c:	4a64      	ldr	r2, [pc, #400]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800500e:	f023 0304 	bic.w	r3, r3, #4
 8005012:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d015      	beq.n	8005048 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501c:	f7fd fac4 	bl	80025a8 <HAL_GetTick>
 8005020:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005022:	e00a      	b.n	800503a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005024:	f7fd fac0 	bl	80025a8 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005032:	4293      	cmp	r3, r2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e14e      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800503a:	4b59      	ldr	r3, [pc, #356]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800503c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d0ee      	beq.n	8005024 <HAL_RCC_OscConfig+0x5f0>
 8005046:	e014      	b.n	8005072 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005048:	f7fd faae 	bl	80025a8 <HAL_GetTick>
 800504c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800504e:	e00a      	b.n	8005066 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005050:	f7fd faaa 	bl	80025a8 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800505e:	4293      	cmp	r3, r2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e138      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005066:	4b4e      	ldr	r3, [pc, #312]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1ee      	bne.n	8005050 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005076:	2b00      	cmp	r3, #0
 8005078:	f000 812d 	beq.w	80052d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800507c:	4b48      	ldr	r3, [pc, #288]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005084:	2b18      	cmp	r3, #24
 8005086:	f000 80bd 	beq.w	8005204 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508e:	2b02      	cmp	r3, #2
 8005090:	f040 809e 	bne.w	80051d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005094:	4b42      	ldr	r3, [pc, #264]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a41      	ldr	r2, [pc, #260]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800509a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800509e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fd fa82 	bl	80025a8 <HAL_GetTick>
 80050a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a8:	f7fd fa7e 	bl	80025a8 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e10e      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050ba:	4b39      	ldr	r3, [pc, #228]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050c6:	4b36      	ldr	r3, [pc, #216]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 80050c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050ca:	4b37      	ldr	r3, [pc, #220]	@ (80051a8 <HAL_RCC_OscConfig+0x774>)
 80050cc:	4013      	ands	r3, r2
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80050d6:	0112      	lsls	r2, r2, #4
 80050d8:	430a      	orrs	r2, r1
 80050da:	4931      	ldr	r1, [pc, #196]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	628b      	str	r3, [r1, #40]	@ 0x28
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e4:	3b01      	subs	r3, #1
 80050e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ee:	3b01      	subs	r3, #1
 80050f0:	025b      	lsls	r3, r3, #9
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fa:	3b01      	subs	r3, #1
 80050fc:	041b      	lsls	r3, r3, #16
 80050fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005108:	3b01      	subs	r3, #1
 800510a:	061b      	lsls	r3, r3, #24
 800510c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005110:	4923      	ldr	r1, [pc, #140]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005112:	4313      	orrs	r3, r2
 8005114:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005116:	4b22      	ldr	r3, [pc, #136]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511a:	4a21      	ldr	r2, [pc, #132]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800511c:	f023 0301 	bic.w	r3, r3, #1
 8005120:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005122:	4b1f      	ldr	r3, [pc, #124]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005126:	4b21      	ldr	r3, [pc, #132]	@ (80051ac <HAL_RCC_OscConfig+0x778>)
 8005128:	4013      	ands	r3, r2
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800512e:	00d2      	lsls	r2, r2, #3
 8005130:	491b      	ldr	r1, [pc, #108]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005132:	4313      	orrs	r3, r2
 8005134:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005136:	4b1a      	ldr	r3, [pc, #104]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513a:	f023 020c 	bic.w	r2, r3, #12
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005142:	4917      	ldr	r1, [pc, #92]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005144:	4313      	orrs	r3, r2
 8005146:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005148:	4b15      	ldr	r3, [pc, #84]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800514a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514c:	f023 0202 	bic.w	r2, r3, #2
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005154:	4912      	ldr	r1, [pc, #72]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005156:	4313      	orrs	r3, r2
 8005158:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800515a:	4b11      	ldr	r3, [pc, #68]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800515c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515e:	4a10      	ldr	r2, [pc, #64]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005164:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005166:	4b0e      	ldr	r3, [pc, #56]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	4a0d      	ldr	r2, [pc, #52]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800516c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005170:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005172:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	4a0a      	ldr	r2, [pc, #40]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005178:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800517c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800517e:	4b08      	ldr	r3, [pc, #32]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	4a07      	ldr	r2, [pc, #28]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005184:	f043 0301 	orr.w	r3, r3, #1
 8005188:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800518a:	4b05      	ldr	r3, [pc, #20]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a04      	ldr	r2, [pc, #16]	@ (80051a0 <HAL_RCC_OscConfig+0x76c>)
 8005190:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005194:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005196:	f7fd fa07 	bl	80025a8 <HAL_GetTick>
 800519a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800519c:	e011      	b.n	80051c2 <HAL_RCC_OscConfig+0x78e>
 800519e:	bf00      	nop
 80051a0:	58024400 	.word	0x58024400
 80051a4:	58024800 	.word	0x58024800
 80051a8:	fffffc0c 	.word	0xfffffc0c
 80051ac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b0:	f7fd f9fa 	bl	80025a8 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e08a      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051c2:	4b47      	ldr	r3, [pc, #284]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d0f0      	beq.n	80051b0 <HAL_RCC_OscConfig+0x77c>
 80051ce:	e082      	b.n	80052d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d0:	4b43      	ldr	r3, [pc, #268]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a42      	ldr	r2, [pc, #264]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80051d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd f9e4 	bl	80025a8 <HAL_GetTick>
 80051e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e4:	f7fd f9e0 	bl	80025a8 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e070      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051f6:	4b3a      	ldr	r3, [pc, #232]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x7b0>
 8005202:	e068      	b.n	80052d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005204:	4b36      	ldr	r3, [pc, #216]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 8005206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005208:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800520a:	4b35      	ldr	r3, [pc, #212]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 800520c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005214:	2b01      	cmp	r3, #1
 8005216:	d031      	beq.n	800527c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	f003 0203 	and.w	r2, r3, #3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005222:	429a      	cmp	r2, r3
 8005224:	d12a      	bne.n	800527c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	091b      	lsrs	r3, r3, #4
 800522a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005232:	429a      	cmp	r2, r3
 8005234:	d122      	bne.n	800527c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005240:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005242:	429a      	cmp	r2, r3
 8005244:	d11a      	bne.n	800527c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	0a5b      	lsrs	r3, r3, #9
 800524a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005252:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005254:	429a      	cmp	r2, r3
 8005256:	d111      	bne.n	800527c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	0c1b      	lsrs	r3, r3, #16
 800525c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005264:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005266:	429a      	cmp	r2, r3
 8005268:	d108      	bne.n	800527c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	0e1b      	lsrs	r3, r3, #24
 800526e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005276:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005278:	429a      	cmp	r2, r3
 800527a:	d001      	beq.n	8005280 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e02b      	b.n	80052d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005280:	4b17      	ldr	r3, [pc, #92]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 8005282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005284:	08db      	lsrs	r3, r3, #3
 8005286:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800528a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	429a      	cmp	r2, r3
 8005294:	d01f      	beq.n	80052d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005296:	4b12      	ldr	r3, [pc, #72]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 8005298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529a:	4a11      	ldr	r2, [pc, #68]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 800529c:	f023 0301 	bic.w	r3, r3, #1
 80052a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052a2:	f7fd f981 	bl	80025a8 <HAL_GetTick>
 80052a6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80052a8:	bf00      	nop
 80052aa:	f7fd f97d 	bl	80025a8 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d0f9      	beq.n	80052aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80052b6:	4b0a      	ldr	r3, [pc, #40]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80052b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052ba:	4b0a      	ldr	r3, [pc, #40]	@ (80052e4 <HAL_RCC_OscConfig+0x8b0>)
 80052bc:	4013      	ands	r3, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80052c2:	00d2      	lsls	r2, r2, #3
 80052c4:	4906      	ldr	r1, [pc, #24]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80052ca:	4b05      	ldr	r3, [pc, #20]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80052cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ce:	4a04      	ldr	r2, [pc, #16]	@ (80052e0 <HAL_RCC_OscConfig+0x8ac>)
 80052d0:	f043 0301 	orr.w	r3, r3, #1
 80052d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3730      	adds	r7, #48	@ 0x30
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	58024400 	.word	0x58024400
 80052e4:	ffff0007 	.word	0xffff0007

080052e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d101      	bne.n	80052fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e19c      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052fc:	4b8a      	ldr	r3, [pc, #552]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 030f 	and.w	r3, r3, #15
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	429a      	cmp	r2, r3
 8005308:	d910      	bls.n	800532c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800530a:	4b87      	ldr	r3, [pc, #540]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f023 020f 	bic.w	r2, r3, #15
 8005312:	4985      	ldr	r1, [pc, #532]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	4313      	orrs	r3, r2
 8005318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800531a:	4b83      	ldr	r3, [pc, #524]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	429a      	cmp	r2, r3
 8005326:	d001      	beq.n	800532c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e184      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0304 	and.w	r3, r3, #4
 8005334:	2b00      	cmp	r3, #0
 8005336:	d010      	beq.n	800535a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	691a      	ldr	r2, [r3, #16]
 800533c:	4b7b      	ldr	r3, [pc, #492]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005344:	429a      	cmp	r2, r3
 8005346:	d908      	bls.n	800535a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005348:	4b78      	ldr	r3, [pc, #480]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	4975      	ldr	r1, [pc, #468]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005356:	4313      	orrs	r3, r2
 8005358:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d010      	beq.n	8005388 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	695a      	ldr	r2, [r3, #20]
 800536a:	4b70      	ldr	r3, [pc, #448]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005372:	429a      	cmp	r2, r3
 8005374:	d908      	bls.n	8005388 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005376:	4b6d      	ldr	r3, [pc, #436]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	496a      	ldr	r1, [pc, #424]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005384:	4313      	orrs	r3, r2
 8005386:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0310 	and.w	r3, r3, #16
 8005390:	2b00      	cmp	r3, #0
 8005392:	d010      	beq.n	80053b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	699a      	ldr	r2, [r3, #24]
 8005398:	4b64      	ldr	r3, [pc, #400]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d908      	bls.n	80053b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053a4:	4b61      	ldr	r3, [pc, #388]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80053a6:	69db      	ldr	r3, [r3, #28]
 80053a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	495e      	ldr	r1, [pc, #376]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0320 	and.w	r3, r3, #32
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d010      	beq.n	80053e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	69da      	ldr	r2, [r3, #28]
 80053c6:	4b59      	ldr	r3, [pc, #356]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d908      	bls.n	80053e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80053d2:	4b56      	ldr	r3, [pc, #344]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	4953      	ldr	r1, [pc, #332]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0302 	and.w	r3, r3, #2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d010      	beq.n	8005412 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	4b4d      	ldr	r3, [pc, #308]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	f003 030f 	and.w	r3, r3, #15
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d908      	bls.n	8005412 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005400:	4b4a      	ldr	r3, [pc, #296]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	f023 020f 	bic.w	r2, r3, #15
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	4947      	ldr	r1, [pc, #284]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800540e:	4313      	orrs	r3, r2
 8005410:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d055      	beq.n	80054ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800541e:	4b43      	ldr	r3, [pc, #268]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	4940      	ldr	r1, [pc, #256]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800542c:	4313      	orrs	r3, r2
 800542e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	2b02      	cmp	r3, #2
 8005436:	d107      	bne.n	8005448 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005438:	4b3c      	ldr	r3, [pc, #240]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d121      	bne.n	8005488 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e0f6      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	2b03      	cmp	r3, #3
 800544e:	d107      	bne.n	8005460 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005450:	4b36      	ldr	r3, [pc, #216]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d115      	bne.n	8005488 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e0ea      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d107      	bne.n	8005478 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005468:	4b30      	ldr	r3, [pc, #192]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005470:	2b00      	cmp	r3, #0
 8005472:	d109      	bne.n	8005488 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e0de      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005478:	4b2c      	ldr	r3, [pc, #176]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e0d6      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005488:	4b28      	ldr	r3, [pc, #160]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	f023 0207 	bic.w	r2, r3, #7
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	4925      	ldr	r1, [pc, #148]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 8005496:	4313      	orrs	r3, r2
 8005498:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800549a:	f7fd f885 	bl	80025a8 <HAL_GetTick>
 800549e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054a0:	e00a      	b.n	80054b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a2:	f7fd f881 	bl	80025a8 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e0be      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054b8:	4b1c      	ldr	r3, [pc, #112]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d1eb      	bne.n	80054a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d010      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	4b14      	ldr	r3, [pc, #80]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	f003 030f 	and.w	r3, r3, #15
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d208      	bcs.n	80054f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e6:	4b11      	ldr	r3, [pc, #68]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	f023 020f 	bic.w	r2, r3, #15
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	490e      	ldr	r1, [pc, #56]	@ (800552c <HAL_RCC_ClockConfig+0x244>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 030f 	and.w	r3, r3, #15
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	429a      	cmp	r2, r3
 8005504:	d214      	bcs.n	8005530 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005506:	4b08      	ldr	r3, [pc, #32]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f023 020f 	bic.w	r2, r3, #15
 800550e:	4906      	ldr	r1, [pc, #24]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	4313      	orrs	r3, r2
 8005514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005516:	4b04      	ldr	r3, [pc, #16]	@ (8005528 <HAL_RCC_ClockConfig+0x240>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	429a      	cmp	r2, r3
 8005522:	d005      	beq.n	8005530 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e086      	b.n	8005636 <HAL_RCC_ClockConfig+0x34e>
 8005528:	52002000 	.word	0x52002000
 800552c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0304 	and.w	r3, r3, #4
 8005538:	2b00      	cmp	r3, #0
 800553a:	d010      	beq.n	800555e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	4b3f      	ldr	r3, [pc, #252]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005548:	429a      	cmp	r2, r3
 800554a:	d208      	bcs.n	800555e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800554c:	4b3c      	ldr	r3, [pc, #240]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	4939      	ldr	r1, [pc, #228]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 800555a:	4313      	orrs	r3, r2
 800555c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0308 	and.w	r3, r3, #8
 8005566:	2b00      	cmp	r3, #0
 8005568:	d010      	beq.n	800558c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	695a      	ldr	r2, [r3, #20]
 800556e:	4b34      	ldr	r3, [pc, #208]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 8005570:	69db      	ldr	r3, [r3, #28]
 8005572:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005576:	429a      	cmp	r2, r3
 8005578:	d208      	bcs.n	800558c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800557a:	4b31      	ldr	r3, [pc, #196]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	492e      	ldr	r1, [pc, #184]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 8005588:	4313      	orrs	r3, r2
 800558a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0310 	and.w	r3, r3, #16
 8005594:	2b00      	cmp	r3, #0
 8005596:	d010      	beq.n	80055ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	699a      	ldr	r2, [r3, #24]
 800559c:	4b28      	ldr	r3, [pc, #160]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 800559e:	69db      	ldr	r3, [r3, #28]
 80055a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d208      	bcs.n	80055ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80055a8:	4b25      	ldr	r3, [pc, #148]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 80055aa:	69db      	ldr	r3, [r3, #28]
 80055ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	4922      	ldr	r1, [pc, #136]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0320 	and.w	r3, r3, #32
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d010      	beq.n	80055e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69da      	ldr	r2, [r3, #28]
 80055ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d208      	bcs.n	80055e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80055d6:	4b1a      	ldr	r3, [pc, #104]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	4917      	ldr	r1, [pc, #92]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80055e8:	f000 f834 	bl	8005654 <HAL_RCC_GetSysClockFreq>
 80055ec:	4602      	mov	r2, r0
 80055ee:	4b14      	ldr	r3, [pc, #80]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	0a1b      	lsrs	r3, r3, #8
 80055f4:	f003 030f 	and.w	r3, r3, #15
 80055f8:	4912      	ldr	r1, [pc, #72]	@ (8005644 <HAL_RCC_ClockConfig+0x35c>)
 80055fa:	5ccb      	ldrb	r3, [r1, r3]
 80055fc:	f003 031f 	and.w	r3, r3, #31
 8005600:	fa22 f303 	lsr.w	r3, r2, r3
 8005604:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005606:	4b0e      	ldr	r3, [pc, #56]	@ (8005640 <HAL_RCC_ClockConfig+0x358>)
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	4a0d      	ldr	r2, [pc, #52]	@ (8005644 <HAL_RCC_ClockConfig+0x35c>)
 8005610:	5cd3      	ldrb	r3, [r2, r3]
 8005612:	f003 031f 	and.w	r3, r3, #31
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	fa22 f303 	lsr.w	r3, r2, r3
 800561c:	4a0a      	ldr	r2, [pc, #40]	@ (8005648 <HAL_RCC_ClockConfig+0x360>)
 800561e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005620:	4a0a      	ldr	r2, [pc, #40]	@ (800564c <HAL_RCC_ClockConfig+0x364>)
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005626:	4b0a      	ldr	r3, [pc, #40]	@ (8005650 <HAL_RCC_ClockConfig+0x368>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f7fc ff72 	bl	8002514 <HAL_InitTick>
 8005630:	4603      	mov	r3, r0
 8005632:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005634:	7bfb      	ldrb	r3, [r7, #15]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3718      	adds	r7, #24
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	58024400 	.word	0x58024400
 8005644:	08018a60 	.word	0x08018a60
 8005648:	2400009c 	.word	0x2400009c
 800564c:	24000098 	.word	0x24000098
 8005650:	24000090 	.word	0x24000090

08005654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005654:	b480      	push	{r7}
 8005656:	b089      	sub	sp, #36	@ 0x24
 8005658:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800565a:	4bb3      	ldr	r3, [pc, #716]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005662:	2b18      	cmp	r3, #24
 8005664:	f200 8155 	bhi.w	8005912 <HAL_RCC_GetSysClockFreq+0x2be>
 8005668:	a201      	add	r2, pc, #4	@ (adr r2, 8005670 <HAL_RCC_GetSysClockFreq+0x1c>)
 800566a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566e:	bf00      	nop
 8005670:	080056d5 	.word	0x080056d5
 8005674:	08005913 	.word	0x08005913
 8005678:	08005913 	.word	0x08005913
 800567c:	08005913 	.word	0x08005913
 8005680:	08005913 	.word	0x08005913
 8005684:	08005913 	.word	0x08005913
 8005688:	08005913 	.word	0x08005913
 800568c:	08005913 	.word	0x08005913
 8005690:	080056fb 	.word	0x080056fb
 8005694:	08005913 	.word	0x08005913
 8005698:	08005913 	.word	0x08005913
 800569c:	08005913 	.word	0x08005913
 80056a0:	08005913 	.word	0x08005913
 80056a4:	08005913 	.word	0x08005913
 80056a8:	08005913 	.word	0x08005913
 80056ac:	08005913 	.word	0x08005913
 80056b0:	08005701 	.word	0x08005701
 80056b4:	08005913 	.word	0x08005913
 80056b8:	08005913 	.word	0x08005913
 80056bc:	08005913 	.word	0x08005913
 80056c0:	08005913 	.word	0x08005913
 80056c4:	08005913 	.word	0x08005913
 80056c8:	08005913 	.word	0x08005913
 80056cc:	08005913 	.word	0x08005913
 80056d0:	08005707 	.word	0x08005707
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056d4:	4b94      	ldr	r3, [pc, #592]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0320 	and.w	r3, r3, #32
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d009      	beq.n	80056f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056e0:	4b91      	ldr	r3, [pc, #580]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	08db      	lsrs	r3, r3, #3
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	4a90      	ldr	r2, [pc, #576]	@ (800592c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80056ec:	fa22 f303 	lsr.w	r3, r2, r3
 80056f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80056f2:	e111      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80056f4:	4b8d      	ldr	r3, [pc, #564]	@ (800592c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80056f6:	61bb      	str	r3, [r7, #24]
      break;
 80056f8:	e10e      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80056fa:	4b8d      	ldr	r3, [pc, #564]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80056fc:	61bb      	str	r3, [r7, #24]
      break;
 80056fe:	e10b      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005700:	4b8c      	ldr	r3, [pc, #560]	@ (8005934 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005702:	61bb      	str	r3, [r7, #24]
      break;
 8005704:	e108      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005706:	4b88      	ldr	r3, [pc, #544]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005710:	4b85      	ldr	r3, [pc, #532]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	091b      	lsrs	r3, r3, #4
 8005716:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800571a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800571c:	4b82      	ldr	r3, [pc, #520]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005726:	4b80      	ldr	r3, [pc, #512]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800572a:	08db      	lsrs	r3, r3, #3
 800572c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	fb02 f303 	mul.w	r3, r2, r3
 8005736:	ee07 3a90 	vmov	s15, r3
 800573a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800573e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	f000 80e1 	beq.w	800590c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2b02      	cmp	r3, #2
 800574e:	f000 8083 	beq.w	8005858 <HAL_RCC_GetSysClockFreq+0x204>
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2b02      	cmp	r3, #2
 8005756:	f200 80a1 	bhi.w	800589c <HAL_RCC_GetSysClockFreq+0x248>
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_RCC_GetSysClockFreq+0x114>
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d056      	beq.n	8005814 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005766:	e099      	b.n	800589c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005768:	4b6f      	ldr	r3, [pc, #444]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d02d      	beq.n	80057d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005774:	4b6c      	ldr	r3, [pc, #432]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	08db      	lsrs	r3, r3, #3
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	4a6b      	ldr	r2, [pc, #428]	@ (800592c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005780:	fa22 f303 	lsr.w	r3, r2, r3
 8005784:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	ee07 3a90 	vmov	s15, r3
 800578c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800579a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800579e:	4b62      	ldr	r3, [pc, #392]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a6:	ee07 3a90 	vmov	s15, r3
 80057aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80057b2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005938 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80057ce:	e087      	b.n	80058e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	ee07 3a90 	vmov	s15, r3
 80057d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057da:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800593c <HAL_RCC_GetSysClockFreq+0x2e8>
 80057de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057e2:	4b51      	ldr	r3, [pc, #324]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ea:	ee07 3a90 	vmov	s15, r3
 80057ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80057f6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005938 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800580a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800580e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005812:	e065      	b.n	80058e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	ee07 3a90 	vmov	s15, r3
 800581a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005940 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005826:	4b40      	ldr	r3, [pc, #256]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800582e:	ee07 3a90 	vmov	s15, r3
 8005832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005836:	ed97 6a02 	vldr	s12, [r7, #8]
 800583a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005938 <HAL_RCC_GetSysClockFreq+0x2e4>
 800583e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800584a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800584e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005852:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005856:	e043      	b.n	80058e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	ee07 3a90 	vmov	s15, r3
 800585e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005862:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005944 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800586a:	4b2f      	ldr	r3, [pc, #188]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800586c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005872:	ee07 3a90 	vmov	s15, r3
 8005876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800587a:	ed97 6a02 	vldr	s12, [r7, #8]
 800587e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005938 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800588a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800588e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005896:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800589a:	e021      	b.n	80058e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	ee07 3a90 	vmov	s15, r3
 80058a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005940 <HAL_RCC_GetSysClockFreq+0x2ec>
 80058aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058b6:	ee07 3a90 	vmov	s15, r3
 80058ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058be:	ed97 6a02 	vldr	s12, [r7, #8]
 80058c2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005938 <HAL_RCC_GetSysClockFreq+0x2e4>
 80058c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80058de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80058e0:	4b11      	ldr	r3, [pc, #68]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e4:	0a5b      	lsrs	r3, r3, #9
 80058e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058ea:	3301      	adds	r3, #1
 80058ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	ee07 3a90 	vmov	s15, r3
 80058f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80058f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80058fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005900:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005904:	ee17 3a90 	vmov	r3, s15
 8005908:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800590a:	e005      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	61bb      	str	r3, [r7, #24]
      break;
 8005910:	e002      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005912:	4b07      	ldr	r3, [pc, #28]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005914:	61bb      	str	r3, [r7, #24]
      break;
 8005916:	bf00      	nop
  }

  return sysclockfreq;
 8005918:	69bb      	ldr	r3, [r7, #24]
}
 800591a:	4618      	mov	r0, r3
 800591c:	3724      	adds	r7, #36	@ 0x24
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	58024400 	.word	0x58024400
 800592c:	03d09000 	.word	0x03d09000
 8005930:	003d0900 	.word	0x003d0900
 8005934:	017d7840 	.word	0x017d7840
 8005938:	46000000 	.word	0x46000000
 800593c:	4c742400 	.word	0x4c742400
 8005940:	4a742400 	.word	0x4a742400
 8005944:	4bbebc20 	.word	0x4bbebc20

08005948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800594e:	f7ff fe81 	bl	8005654 <HAL_RCC_GetSysClockFreq>
 8005952:	4602      	mov	r2, r0
 8005954:	4b10      	ldr	r3, [pc, #64]	@ (8005998 <HAL_RCC_GetHCLKFreq+0x50>)
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	0a1b      	lsrs	r3, r3, #8
 800595a:	f003 030f 	and.w	r3, r3, #15
 800595e:	490f      	ldr	r1, [pc, #60]	@ (800599c <HAL_RCC_GetHCLKFreq+0x54>)
 8005960:	5ccb      	ldrb	r3, [r1, r3]
 8005962:	f003 031f 	and.w	r3, r3, #31
 8005966:	fa22 f303 	lsr.w	r3, r2, r3
 800596a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800596c:	4b0a      	ldr	r3, [pc, #40]	@ (8005998 <HAL_RCC_GetHCLKFreq+0x50>)
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	f003 030f 	and.w	r3, r3, #15
 8005974:	4a09      	ldr	r2, [pc, #36]	@ (800599c <HAL_RCC_GetHCLKFreq+0x54>)
 8005976:	5cd3      	ldrb	r3, [r2, r3]
 8005978:	f003 031f 	and.w	r3, r3, #31
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	fa22 f303 	lsr.w	r3, r2, r3
 8005982:	4a07      	ldr	r2, [pc, #28]	@ (80059a0 <HAL_RCC_GetHCLKFreq+0x58>)
 8005984:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005986:	4a07      	ldr	r2, [pc, #28]	@ (80059a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800598c:	4b04      	ldr	r3, [pc, #16]	@ (80059a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800598e:	681b      	ldr	r3, [r3, #0]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3708      	adds	r7, #8
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	58024400 	.word	0x58024400
 800599c:	08018a60 	.word	0x08018a60
 80059a0:	2400009c 	.word	0x2400009c
 80059a4:	24000098 	.word	0x24000098

080059a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80059ac:	f7ff ffcc 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 80059b0:	4602      	mov	r2, r0
 80059b2:	4b06      	ldr	r3, [pc, #24]	@ (80059cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	091b      	lsrs	r3, r3, #4
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	4904      	ldr	r1, [pc, #16]	@ (80059d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80059be:	5ccb      	ldrb	r3, [r1, r3]
 80059c0:	f003 031f 	and.w	r3, r3, #31
 80059c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	58024400 	.word	0x58024400
 80059d0:	08018a60 	.word	0x08018a60

080059d4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059d8:	b0ca      	sub	sp, #296	@ 0x128
 80059da:	af00      	add	r7, sp, #0
 80059dc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80059e0:	2300      	movs	r3, #0
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80059e6:	2300      	movs	r3, #0
 80059e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80059f8:	2500      	movs	r5, #0
 80059fa:	ea54 0305 	orrs.w	r3, r4, r5
 80059fe:	d049      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a0a:	d02f      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005a0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a10:	d828      	bhi.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a16:	d01a      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005a18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a1c:	d822      	bhi.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005a22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a26:	d007      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005a28:	e01c      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a2a:	4bb8      	ldr	r3, [pc, #736]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2e:	4ab7      	ldr	r2, [pc, #732]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a36:	e01a      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3c:	3308      	adds	r3, #8
 8005a3e:	2102      	movs	r1, #2
 8005a40:	4618      	mov	r0, r3
 8005a42:	f002 fb61 	bl	8008108 <RCCEx_PLL2_Config>
 8005a46:	4603      	mov	r3, r0
 8005a48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a4c:	e00f      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a52:	3328      	adds	r3, #40	@ 0x28
 8005a54:	2102      	movs	r1, #2
 8005a56:	4618      	mov	r0, r3
 8005a58:	f002 fc08 	bl	800826c <RCCEx_PLL3_Config>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a62:	e004      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a6a:	e000      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005a6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10a      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005a76:	4ba5      	ldr	r3, [pc, #660]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a7a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a84:	4aa1      	ldr	r2, [pc, #644]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a86:	430b      	orrs	r3, r1
 8005a88:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a8a:	e003      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005aa0:	f04f 0900 	mov.w	r9, #0
 8005aa4:	ea58 0309 	orrs.w	r3, r8, r9
 8005aa8:	d047      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab0:	2b04      	cmp	r3, #4
 8005ab2:	d82a      	bhi.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8005abc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aba:	bf00      	nop
 8005abc:	08005ad1 	.word	0x08005ad1
 8005ac0:	08005adf 	.word	0x08005adf
 8005ac4:	08005af5 	.word	0x08005af5
 8005ac8:	08005b13 	.word	0x08005b13
 8005acc:	08005b13 	.word	0x08005b13
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ad0:	4b8e      	ldr	r3, [pc, #568]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad4:	4a8d      	ldr	r2, [pc, #564]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ada:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005adc:	e01a      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae2:	3308      	adds	r3, #8
 8005ae4:	2100      	movs	r1, #0
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f002 fb0e 	bl	8008108 <RCCEx_PLL2_Config>
 8005aec:	4603      	mov	r3, r0
 8005aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005af2:	e00f      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af8:	3328      	adds	r3, #40	@ 0x28
 8005afa:	2100      	movs	r1, #0
 8005afc:	4618      	mov	r0, r3
 8005afe:	f002 fbb5 	bl	800826c <RCCEx_PLL3_Config>
 8005b02:	4603      	mov	r3, r0
 8005b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b08:	e004      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b10:	e000      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005b12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d10a      	bne.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b1c:	4b7b      	ldr	r3, [pc, #492]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b20:	f023 0107 	bic.w	r1, r3, #7
 8005b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b2a:	4a78      	ldr	r2, [pc, #480]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b2c:	430b      	orrs	r3, r1
 8005b2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b30:	e003      	b.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b42:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005b46:	f04f 0b00 	mov.w	fp, #0
 8005b4a:	ea5a 030b 	orrs.w	r3, sl, fp
 8005b4e:	d04c      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b5a:	d030      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b60:	d829      	bhi.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005b62:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b64:	d02d      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005b66:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b68:	d825      	bhi.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005b6a:	2b80      	cmp	r3, #128	@ 0x80
 8005b6c:	d018      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005b6e:	2b80      	cmp	r3, #128	@ 0x80
 8005b70:	d821      	bhi.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d002      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005b76:	2b40      	cmp	r3, #64	@ 0x40
 8005b78:	d007      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005b7a:	e01c      	b.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b7c:	4b63      	ldr	r3, [pc, #396]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b80:	4a62      	ldr	r2, [pc, #392]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005b88:	e01c      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8e:	3308      	adds	r3, #8
 8005b90:	2100      	movs	r1, #0
 8005b92:	4618      	mov	r0, r3
 8005b94:	f002 fab8 	bl	8008108 <RCCEx_PLL2_Config>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005b9e:	e011      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba4:	3328      	adds	r3, #40	@ 0x28
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f002 fb5f 	bl	800826c <RCCEx_PLL3_Config>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005bb4:	e006      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bbc:	e002      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005bbe:	bf00      	nop
 8005bc0:	e000      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005bc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10a      	bne.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005bcc:	4b4f      	ldr	r3, [pc, #316]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005bce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bda:	4a4c      	ldr	r2, [pc, #304]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005bdc:	430b      	orrs	r3, r1
 8005bde:	6513      	str	r3, [r2, #80]	@ 0x50
 8005be0:	e003      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005bf6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005c00:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005c04:	460b      	mov	r3, r1
 8005c06:	4313      	orrs	r3, r2
 8005c08:	d053      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c16:	d035      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005c18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c1c:	d82e      	bhi.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c1e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c22:	d031      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005c24:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c28:	d828      	bhi.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c2e:	d01a      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005c30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c34:	d822      	bhi.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005c3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c3e:	d007      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005c40:	e01c      	b.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c42:	4b32      	ldr	r3, [pc, #200]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c46:	4a31      	ldr	r2, [pc, #196]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005c4e:	e01c      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	3308      	adds	r3, #8
 8005c56:	2100      	movs	r1, #0
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f002 fa55 	bl	8008108 <RCCEx_PLL2_Config>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005c64:	e011      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6a:	3328      	adds	r3, #40	@ 0x28
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f002 fafc 	bl	800826c <RCCEx_PLL3_Config>
 8005c74:	4603      	mov	r3, r0
 8005c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005c7a:	e006      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c82:	e002      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005c84:	bf00      	nop
 8005c86:	e000      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005c88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10b      	bne.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005c92:	4b1e      	ldr	r3, [pc, #120]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c96:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005ca2:	4a1a      	ldr	r2, [pc, #104]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ca4:	430b      	orrs	r3, r1
 8005ca6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ca8:	e003      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005caa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005cbe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005cc8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	d056      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005cda:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cde:	d038      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005ce0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ce4:	d831      	bhi.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005ce6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cea:	d034      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005cec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cf0:	d82b      	bhi.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005cf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cf6:	d01d      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005cf8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cfc:	d825      	bhi.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d006      	beq.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005d02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d06:	d00a      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005d08:	e01f      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d0a:	bf00      	nop
 8005d0c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d10:	4ba2      	ldr	r3, [pc, #648]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d14:	4aa1      	ldr	r2, [pc, #644]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005d1c:	e01c      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d22:	3308      	adds	r3, #8
 8005d24:	2100      	movs	r1, #0
 8005d26:	4618      	mov	r0, r3
 8005d28:	f002 f9ee 	bl	8008108 <RCCEx_PLL2_Config>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005d32:	e011      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d38:	3328      	adds	r3, #40	@ 0x28
 8005d3a:	2100      	movs	r1, #0
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f002 fa95 	bl	800826c <RCCEx_PLL3_Config>
 8005d42:	4603      	mov	r3, r0
 8005d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005d48:	e006      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d50:	e002      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005d52:	bf00      	nop
 8005d54:	e000      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005d56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10b      	bne.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005d60:	4b8e      	ldr	r3, [pc, #568]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d64:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d70:	4a8a      	ldr	r2, [pc, #552]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d72:	430b      	orrs	r3, r1
 8005d74:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d76:	e003      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d88:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005d8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005d90:	2300      	movs	r3, #0
 8005d92:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d96:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	d03a      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da6:	2b30      	cmp	r3, #48	@ 0x30
 8005da8:	d01f      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005daa:	2b30      	cmp	r3, #48	@ 0x30
 8005dac:	d819      	bhi.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005dae:	2b20      	cmp	r3, #32
 8005db0:	d00c      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005db2:	2b20      	cmp	r3, #32
 8005db4:	d815      	bhi.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d019      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005dba:	2b10      	cmp	r3, #16
 8005dbc:	d111      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dbe:	4b77      	ldr	r3, [pc, #476]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc2:	4a76      	ldr	r2, [pc, #472]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005dca:	e011      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd0:	3308      	adds	r3, #8
 8005dd2:	2102      	movs	r1, #2
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f002 f997 	bl	8008108 <RCCEx_PLL2_Config>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005de0:	e006      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005de8:	e002      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005dea:	bf00      	nop
 8005dec:	e000      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005dee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10a      	bne.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005df8:	4b68      	ldr	r3, [pc, #416]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e06:	4a65      	ldr	r2, [pc, #404]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e0c:	e003      	b.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005e22:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e26:	2300      	movs	r3, #0
 8005e28:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005e2c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005e30:	460b      	mov	r3, r1
 8005e32:	4313      	orrs	r3, r2
 8005e34:	d051      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e40:	d035      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005e42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e46:	d82e      	bhi.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005e48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e4c:	d031      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005e4e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e52:	d828      	bhi.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005e54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e58:	d01a      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005e5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e5e:	d822      	bhi.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d003      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e68:	d007      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005e6a:	e01c      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e6c:	4b4b      	ldr	r3, [pc, #300]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	4a4a      	ldr	r2, [pc, #296]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005e78:	e01c      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e7e:	3308      	adds	r3, #8
 8005e80:	2100      	movs	r1, #0
 8005e82:	4618      	mov	r0, r3
 8005e84:	f002 f940 	bl	8008108 <RCCEx_PLL2_Config>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005e8e:	e011      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e94:	3328      	adds	r3, #40	@ 0x28
 8005e96:	2100      	movs	r1, #0
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f002 f9e7 	bl	800826c <RCCEx_PLL3_Config>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ea4:	e006      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005eac:	e002      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005eae:	bf00      	nop
 8005eb0:	e000      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005eb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10a      	bne.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005ebc:	4b37      	ldr	r3, [pc, #220]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ec0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eca:	4a34      	ldr	r2, [pc, #208]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ecc:	430b      	orrs	r3, r1
 8005ece:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ed0:	e003      	b.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005ee6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005eea:	2300      	movs	r3, #0
 8005eec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005ef0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	d056      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f04:	d033      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005f06:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f0a:	d82c      	bhi.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f10:	d02f      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005f12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f16:	d826      	bhi.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f1c:	d02b      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005f1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f22:	d820      	bhi.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f28:	d012      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005f2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f2e:	d81a      	bhi.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d022      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f38:	d115      	bne.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3e:	3308      	adds	r3, #8
 8005f40:	2101      	movs	r1, #1
 8005f42:	4618      	mov	r0, r3
 8005f44:	f002 f8e0 	bl	8008108 <RCCEx_PLL2_Config>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005f4e:	e015      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f54:	3328      	adds	r3, #40	@ 0x28
 8005f56:	2101      	movs	r1, #1
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f002 f987 	bl	800826c <RCCEx_PLL3_Config>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005f64:	e00a      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f6c:	e006      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005f6e:	bf00      	nop
 8005f70:	e004      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005f72:	bf00      	nop
 8005f74:	e002      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005f76:	bf00      	nop
 8005f78:	e000      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005f7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d10d      	bne.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005f84:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005f86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f88:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f92:	4a02      	ldr	r2, [pc, #8]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005f94:	430b      	orrs	r3, r1
 8005f96:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f98:	e006      	b.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005f9a:	bf00      	nop
 8005f9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005fb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005fbe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	d055      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fcc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005fd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fd4:	d033      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fda:	d82c      	bhi.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe0:	d02f      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe6:	d826      	bhi.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005fe8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005fec:	d02b      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005fee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ff2:	d820      	bhi.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ff4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ff8:	d012      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005ffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ffe:	d81a      	bhi.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006000:	2b00      	cmp	r3, #0
 8006002:	d022      	beq.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006004:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006008:	d115      	bne.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800600a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600e:	3308      	adds	r3, #8
 8006010:	2101      	movs	r1, #1
 8006012:	4618      	mov	r0, r3
 8006014:	f002 f878 	bl	8008108 <RCCEx_PLL2_Config>
 8006018:	4603      	mov	r3, r0
 800601a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800601e:	e015      	b.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006024:	3328      	adds	r3, #40	@ 0x28
 8006026:	2101      	movs	r1, #1
 8006028:	4618      	mov	r0, r3
 800602a:	f002 f91f 	bl	800826c <RCCEx_PLL3_Config>
 800602e:	4603      	mov	r3, r0
 8006030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006034:	e00a      	b.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800603c:	e006      	b.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800603e:	bf00      	nop
 8006040:	e004      	b.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006042:	bf00      	nop
 8006044:	e002      	b.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006046:	bf00      	nop
 8006048:	e000      	b.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800604a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800604c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10b      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006054:	4ba3      	ldr	r3, [pc, #652]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006058:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800605c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006060:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006064:	4a9f      	ldr	r2, [pc, #636]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006066:	430b      	orrs	r3, r1
 8006068:	6593      	str	r3, [r2, #88]	@ 0x58
 800606a:	e003      	b.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800606c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006070:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006080:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006084:	2300      	movs	r3, #0
 8006086:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800608a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800608e:	460b      	mov	r3, r1
 8006090:	4313      	orrs	r3, r2
 8006092:	d037      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800609e:	d00e      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80060a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060a4:	d816      	bhi.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d018      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80060aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060ae:	d111      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060b0:	4b8c      	ldr	r3, [pc, #560]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b4:	4a8b      	ldr	r2, [pc, #556]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80060bc:	e00f      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80060be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c2:	3308      	adds	r3, #8
 80060c4:	2101      	movs	r1, #1
 80060c6:	4618      	mov	r0, r3
 80060c8:	f002 f81e 	bl	8008108 <RCCEx_PLL2_Config>
 80060cc:	4603      	mov	r3, r0
 80060ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80060d2:	e004      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060da:	e000      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80060dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10a      	bne.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060e6:	4b7f      	ldr	r3, [pc, #508]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80060ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f4:	4a7b      	ldr	r2, [pc, #492]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060f6:	430b      	orrs	r3, r1
 80060f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80060fa:	e003      	b.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006100:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006110:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006114:	2300      	movs	r3, #0
 8006116:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800611a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800611e:	460b      	mov	r3, r1
 8006120:	4313      	orrs	r3, r2
 8006122:	d039      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800612a:	2b03      	cmp	r3, #3
 800612c:	d81c      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800612e:	a201      	add	r2, pc, #4	@ (adr r2, 8006134 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006134:	08006171 	.word	0x08006171
 8006138:	08006145 	.word	0x08006145
 800613c:	08006153 	.word	0x08006153
 8006140:	08006171 	.word	0x08006171
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006144:	4b67      	ldr	r3, [pc, #412]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006148:	4a66      	ldr	r2, [pc, #408]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800614a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800614e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006150:	e00f      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006156:	3308      	adds	r3, #8
 8006158:	2102      	movs	r1, #2
 800615a:	4618      	mov	r0, r3
 800615c:	f001 ffd4 	bl	8008108 <RCCEx_PLL2_Config>
 8006160:	4603      	mov	r3, r0
 8006162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006166:	e004      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800616e:	e000      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006170:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10a      	bne.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800617a:	4b5a      	ldr	r3, [pc, #360]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800617c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800617e:	f023 0103 	bic.w	r1, r3, #3
 8006182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006188:	4a56      	ldr	r2, [pc, #344]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800618a:	430b      	orrs	r3, r1
 800618c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800618e:	e003      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80061a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061a8:	2300      	movs	r3, #0
 80061aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80061ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80061b2:	460b      	mov	r3, r1
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f000 809f 	beq.w	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061ba:	4b4b      	ldr	r3, [pc, #300]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a4a      	ldr	r2, [pc, #296]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80061c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061c6:	f7fc f9ef 	bl	80025a8 <HAL_GetTick>
 80061ca:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061ce:	e00b      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061d0:	f7fc f9ea 	bl	80025a8 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b64      	cmp	r3, #100	@ 0x64
 80061de:	d903      	bls.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061e6:	e005      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061e8:	4b3f      	ldr	r3, [pc, #252]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0ed      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80061f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d179      	bne.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80061fc:	4b39      	ldr	r3, [pc, #228]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006204:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006208:	4053      	eors	r3, r2
 800620a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800620e:	2b00      	cmp	r3, #0
 8006210:	d015      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006212:	4b34      	ldr	r3, [pc, #208]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006216:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800621a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800621e:	4b31      	ldr	r3, [pc, #196]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006222:	4a30      	ldr	r2, [pc, #192]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006228:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800622a:	4b2e      	ldr	r3, [pc, #184]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800622c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800622e:	4a2d      	ldr	r2, [pc, #180]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006230:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006234:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006236:	4a2b      	ldr	r2, [pc, #172]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006238:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800623c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800623e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006242:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006246:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800624a:	d118      	bne.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624c:	f7fc f9ac 	bl	80025a8 <HAL_GetTick>
 8006250:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006254:	e00d      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006256:	f7fc f9a7 	bl	80025a8 <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006260:	1ad2      	subs	r2, r2, r3
 8006262:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006266:	429a      	cmp	r2, r3
 8006268:	d903      	bls.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006270:	e005      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006272:	4b1c      	ldr	r3, [pc, #112]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006276:	f003 0302 	and.w	r3, r3, #2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d0eb      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800627e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006282:	2b00      	cmp	r3, #0
 8006284:	d129      	bne.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800628a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800628e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006292:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006296:	d10e      	bne.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006298:	4b12      	ldr	r3, [pc, #72]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80062a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80062a8:	091a      	lsrs	r2, r3, #4
 80062aa:	4b10      	ldr	r3, [pc, #64]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80062ac:	4013      	ands	r3, r2
 80062ae:	4a0d      	ldr	r2, [pc, #52]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062b0:	430b      	orrs	r3, r1
 80062b2:	6113      	str	r3, [r2, #16]
 80062b4:	e005      	b.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80062b6:	4b0b      	ldr	r3, [pc, #44]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	4a0a      	ldr	r2, [pc, #40]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80062c0:	6113      	str	r3, [r2, #16]
 80062c2:	4b08      	ldr	r3, [pc, #32]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062c4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80062c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80062ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062d2:	4a04      	ldr	r2, [pc, #16]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062d4:	430b      	orrs	r3, r1
 80062d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80062d8:	e00e      	b.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80062e2:	e009      	b.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80062e4:	58024400 	.word	0x58024400
 80062e8:	58024800 	.word	0x58024800
 80062ec:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80062f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006300:	f002 0301 	and.w	r3, r2, #1
 8006304:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006308:	2300      	movs	r3, #0
 800630a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800630e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006312:	460b      	mov	r3, r1
 8006314:	4313      	orrs	r3, r2
 8006316:	f000 8089 	beq.w	800642c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800631a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006320:	2b28      	cmp	r3, #40	@ 0x28
 8006322:	d86b      	bhi.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006324:	a201      	add	r2, pc, #4	@ (adr r2, 800632c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632a:	bf00      	nop
 800632c:	08006405 	.word	0x08006405
 8006330:	080063fd 	.word	0x080063fd
 8006334:	080063fd 	.word	0x080063fd
 8006338:	080063fd 	.word	0x080063fd
 800633c:	080063fd 	.word	0x080063fd
 8006340:	080063fd 	.word	0x080063fd
 8006344:	080063fd 	.word	0x080063fd
 8006348:	080063fd 	.word	0x080063fd
 800634c:	080063d1 	.word	0x080063d1
 8006350:	080063fd 	.word	0x080063fd
 8006354:	080063fd 	.word	0x080063fd
 8006358:	080063fd 	.word	0x080063fd
 800635c:	080063fd 	.word	0x080063fd
 8006360:	080063fd 	.word	0x080063fd
 8006364:	080063fd 	.word	0x080063fd
 8006368:	080063fd 	.word	0x080063fd
 800636c:	080063e7 	.word	0x080063e7
 8006370:	080063fd 	.word	0x080063fd
 8006374:	080063fd 	.word	0x080063fd
 8006378:	080063fd 	.word	0x080063fd
 800637c:	080063fd 	.word	0x080063fd
 8006380:	080063fd 	.word	0x080063fd
 8006384:	080063fd 	.word	0x080063fd
 8006388:	080063fd 	.word	0x080063fd
 800638c:	08006405 	.word	0x08006405
 8006390:	080063fd 	.word	0x080063fd
 8006394:	080063fd 	.word	0x080063fd
 8006398:	080063fd 	.word	0x080063fd
 800639c:	080063fd 	.word	0x080063fd
 80063a0:	080063fd 	.word	0x080063fd
 80063a4:	080063fd 	.word	0x080063fd
 80063a8:	080063fd 	.word	0x080063fd
 80063ac:	08006405 	.word	0x08006405
 80063b0:	080063fd 	.word	0x080063fd
 80063b4:	080063fd 	.word	0x080063fd
 80063b8:	080063fd 	.word	0x080063fd
 80063bc:	080063fd 	.word	0x080063fd
 80063c0:	080063fd 	.word	0x080063fd
 80063c4:	080063fd 	.word	0x080063fd
 80063c8:	080063fd 	.word	0x080063fd
 80063cc:	08006405 	.word	0x08006405
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d4:	3308      	adds	r3, #8
 80063d6:	2101      	movs	r1, #1
 80063d8:	4618      	mov	r0, r3
 80063da:	f001 fe95 	bl	8008108 <RCCEx_PLL2_Config>
 80063de:	4603      	mov	r3, r0
 80063e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80063e4:	e00f      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ea:	3328      	adds	r3, #40	@ 0x28
 80063ec:	2101      	movs	r1, #1
 80063ee:	4618      	mov	r0, r3
 80063f0:	f001 ff3c 	bl	800826c <RCCEx_PLL3_Config>
 80063f4:	4603      	mov	r3, r0
 80063f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80063fa:	e004      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006402:	e000      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006404:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006406:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800640a:	2b00      	cmp	r3, #0
 800640c:	d10a      	bne.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800640e:	4bbf      	ldr	r3, [pc, #764]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006412:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800641c:	4abb      	ldr	r2, [pc, #748]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800641e:	430b      	orrs	r3, r1
 8006420:	6553      	str	r3, [r2, #84]	@ 0x54
 8006422:	e003      	b.n	800642c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800642c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006434:	f002 0302 	and.w	r3, r2, #2
 8006438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800643c:	2300      	movs	r3, #0
 800643e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006442:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006446:	460b      	mov	r3, r1
 8006448:	4313      	orrs	r3, r2
 800644a:	d041      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800644c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006450:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006452:	2b05      	cmp	r3, #5
 8006454:	d824      	bhi.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006456:	a201      	add	r2, pc, #4	@ (adr r2, 800645c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800645c:	080064a9 	.word	0x080064a9
 8006460:	08006475 	.word	0x08006475
 8006464:	0800648b 	.word	0x0800648b
 8006468:	080064a9 	.word	0x080064a9
 800646c:	080064a9 	.word	0x080064a9
 8006470:	080064a9 	.word	0x080064a9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006478:	3308      	adds	r3, #8
 800647a:	2101      	movs	r1, #1
 800647c:	4618      	mov	r0, r3
 800647e:	f001 fe43 	bl	8008108 <RCCEx_PLL2_Config>
 8006482:	4603      	mov	r3, r0
 8006484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006488:	e00f      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800648a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800648e:	3328      	adds	r3, #40	@ 0x28
 8006490:	2101      	movs	r1, #1
 8006492:	4618      	mov	r0, r3
 8006494:	f001 feea 	bl	800826c <RCCEx_PLL3_Config>
 8006498:	4603      	mov	r3, r0
 800649a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800649e:	e004      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064a6:	e000      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80064a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d10a      	bne.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80064b2:	4b96      	ldr	r3, [pc, #600]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b6:	f023 0107 	bic.w	r1, r3, #7
 80064ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064c0:	4a92      	ldr	r2, [pc, #584]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064c2:	430b      	orrs	r3, r1
 80064c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80064c6:	e003      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d8:	f002 0304 	and.w	r3, r2, #4
 80064dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064e0:	2300      	movs	r3, #0
 80064e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064e6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80064ea:	460b      	mov	r3, r1
 80064ec:	4313      	orrs	r3, r2
 80064ee:	d044      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80064f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064f8:	2b05      	cmp	r3, #5
 80064fa:	d825      	bhi.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80064fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006504 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80064fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006502:	bf00      	nop
 8006504:	08006551 	.word	0x08006551
 8006508:	0800651d 	.word	0x0800651d
 800650c:	08006533 	.word	0x08006533
 8006510:	08006551 	.word	0x08006551
 8006514:	08006551 	.word	0x08006551
 8006518:	08006551 	.word	0x08006551
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800651c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006520:	3308      	adds	r3, #8
 8006522:	2101      	movs	r1, #1
 8006524:	4618      	mov	r0, r3
 8006526:	f001 fdef 	bl	8008108 <RCCEx_PLL2_Config>
 800652a:	4603      	mov	r3, r0
 800652c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006530:	e00f      	b.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006536:	3328      	adds	r3, #40	@ 0x28
 8006538:	2101      	movs	r1, #1
 800653a:	4618      	mov	r0, r3
 800653c:	f001 fe96 	bl	800826c <RCCEx_PLL3_Config>
 8006540:	4603      	mov	r3, r0
 8006542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006546:	e004      	b.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800654e:	e000      	b.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006550:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006552:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10b      	bne.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800655a:	4b6c      	ldr	r3, [pc, #432]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800655c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800655e:	f023 0107 	bic.w	r1, r3, #7
 8006562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006566:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800656a:	4a68      	ldr	r2, [pc, #416]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800656c:	430b      	orrs	r3, r1
 800656e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006570:	e003      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800657a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	f002 0320 	and.w	r3, r2, #32
 8006586:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800658a:	2300      	movs	r3, #0
 800658c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006590:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006594:	460b      	mov	r3, r1
 8006596:	4313      	orrs	r3, r2
 8006598:	d055      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800659a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800659e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80065a6:	d033      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80065a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80065ac:	d82c      	bhi.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80065ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b2:	d02f      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80065b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b8:	d826      	bhi.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80065ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80065be:	d02b      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80065c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80065c4:	d820      	bhi.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80065c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065ca:	d012      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80065cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065d0:	d81a      	bhi.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d022      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80065d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065da:	d115      	bne.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e0:	3308      	adds	r3, #8
 80065e2:	2100      	movs	r1, #0
 80065e4:	4618      	mov	r0, r3
 80065e6:	f001 fd8f 	bl	8008108 <RCCEx_PLL2_Config>
 80065ea:	4603      	mov	r3, r0
 80065ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80065f0:	e015      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065f6:	3328      	adds	r3, #40	@ 0x28
 80065f8:	2102      	movs	r1, #2
 80065fa:	4618      	mov	r0, r3
 80065fc:	f001 fe36 	bl	800826c <RCCEx_PLL3_Config>
 8006600:	4603      	mov	r3, r0
 8006602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006606:	e00a      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800660e:	e006      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006610:	bf00      	nop
 8006612:	e004      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006614:	bf00      	nop
 8006616:	e002      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006618:	bf00      	nop
 800661a:	e000      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800661c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800661e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006622:	2b00      	cmp	r3, #0
 8006624:	d10b      	bne.n	800663e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006626:	4b39      	ldr	r3, [pc, #228]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800662a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800662e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006636:	4a35      	ldr	r2, [pc, #212]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006638:	430b      	orrs	r3, r1
 800663a:	6553      	str	r3, [r2, #84]	@ 0x54
 800663c:	e003      	b.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800664a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006652:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006656:	2300      	movs	r3, #0
 8006658:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800665c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006660:	460b      	mov	r3, r1
 8006662:	4313      	orrs	r3, r2
 8006664:	d058      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800666a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800666e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006672:	d033      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006674:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006678:	d82c      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800667a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667e:	d02f      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006680:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006684:	d826      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006686:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800668a:	d02b      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800668c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006690:	d820      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006696:	d012      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006698:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800669c:	d81a      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d022      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80066a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066a6:	d115      	bne.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ac:	3308      	adds	r3, #8
 80066ae:	2100      	movs	r1, #0
 80066b0:	4618      	mov	r0, r3
 80066b2:	f001 fd29 	bl	8008108 <RCCEx_PLL2_Config>
 80066b6:	4603      	mov	r3, r0
 80066b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80066bc:	e015      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80066be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c2:	3328      	adds	r3, #40	@ 0x28
 80066c4:	2102      	movs	r1, #2
 80066c6:	4618      	mov	r0, r3
 80066c8:	f001 fdd0 	bl	800826c <RCCEx_PLL3_Config>
 80066cc:	4603      	mov	r3, r0
 80066ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80066d2:	e00a      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066da:	e006      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80066dc:	bf00      	nop
 80066de:	e004      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80066e0:	bf00      	nop
 80066e2:	e002      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80066e4:	bf00      	nop
 80066e6:	e000      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80066e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10e      	bne.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066f2:	4b06      	ldr	r3, [pc, #24]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80066f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80066fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006702:	4a02      	ldr	r2, [pc, #8]	@ (800670c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006704:	430b      	orrs	r3, r1
 8006706:	6593      	str	r3, [r2, #88]	@ 0x58
 8006708:	e006      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800670a:	bf00      	nop
 800670c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006710:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006714:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800671c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006720:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006724:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006728:	2300      	movs	r3, #0
 800672a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800672e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006732:	460b      	mov	r3, r1
 8006734:	4313      	orrs	r3, r2
 8006736:	d055      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800673c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006740:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006744:	d033      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006746:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800674a:	d82c      	bhi.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800674c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006750:	d02f      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006752:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006756:	d826      	bhi.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006758:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800675c:	d02b      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800675e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006762:	d820      	bhi.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006764:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006768:	d012      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800676a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800676e:	d81a      	bhi.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006770:	2b00      	cmp	r3, #0
 8006772:	d022      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006778:	d115      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800677a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800677e:	3308      	adds	r3, #8
 8006780:	2100      	movs	r1, #0
 8006782:	4618      	mov	r0, r3
 8006784:	f001 fcc0 	bl	8008108 <RCCEx_PLL2_Config>
 8006788:	4603      	mov	r3, r0
 800678a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800678e:	e015      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006794:	3328      	adds	r3, #40	@ 0x28
 8006796:	2102      	movs	r1, #2
 8006798:	4618      	mov	r0, r3
 800679a:	f001 fd67 	bl	800826c <RCCEx_PLL3_Config>
 800679e:	4603      	mov	r3, r0
 80067a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80067a4:	e00a      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067ac:	e006      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80067ae:	bf00      	nop
 80067b0:	e004      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80067b2:	bf00      	nop
 80067b4:	e002      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80067b6:	bf00      	nop
 80067b8:	e000      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80067ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10b      	bne.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80067c4:	4ba1      	ldr	r3, [pc, #644]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80067cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80067d4:	4a9d      	ldr	r2, [pc, #628]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067d6:	430b      	orrs	r3, r1
 80067d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80067da:	e003      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80067e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ec:	f002 0308 	and.w	r3, r2, #8
 80067f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80067f4:	2300      	movs	r3, #0
 80067f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067fa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80067fe:	460b      	mov	r3, r1
 8006800:	4313      	orrs	r3, r2
 8006802:	d01e      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006808:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800680c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006810:	d10c      	bne.n	800682c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006816:	3328      	adds	r3, #40	@ 0x28
 8006818:	2102      	movs	r1, #2
 800681a:	4618      	mov	r0, r3
 800681c:	f001 fd26 	bl	800826c <RCCEx_PLL3_Config>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800682c:	4b87      	ldr	r3, [pc, #540]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800682e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006830:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006838:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800683c:	4a83      	ldr	r2, [pc, #524]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800683e:	430b      	orrs	r3, r1
 8006840:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684a:	f002 0310 	and.w	r3, r2, #16
 800684e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006852:	2300      	movs	r3, #0
 8006854:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006858:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800685c:	460b      	mov	r3, r1
 800685e:	4313      	orrs	r3, r2
 8006860:	d01e      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800686a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800686e:	d10c      	bne.n	800688a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006874:	3328      	adds	r3, #40	@ 0x28
 8006876:	2102      	movs	r1, #2
 8006878:	4618      	mov	r0, r3
 800687a:	f001 fcf7 	bl	800826c <RCCEx_PLL3_Config>
 800687e:	4603      	mov	r3, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	d002      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800688a:	4b70      	ldr	r3, [pc, #448]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800688c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006896:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800689a:	4a6c      	ldr	r2, [pc, #432]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800689c:	430b      	orrs	r3, r1
 800689e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80068ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068b0:	2300      	movs	r3, #0
 80068b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068b6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80068ba:	460b      	mov	r3, r1
 80068bc:	4313      	orrs	r3, r2
 80068be:	d03e      	beq.n	800693e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80068c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80068c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068cc:	d022      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80068ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068d2:	d81b      	bhi.n	800690c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d003      	beq.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80068d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068dc:	d00b      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80068de:	e015      	b.n	800690c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e4:	3308      	adds	r3, #8
 80068e6:	2100      	movs	r1, #0
 80068e8:	4618      	mov	r0, r3
 80068ea:	f001 fc0d 	bl	8008108 <RCCEx_PLL2_Config>
 80068ee:	4603      	mov	r3, r0
 80068f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80068f4:	e00f      	b.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80068f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fa:	3328      	adds	r3, #40	@ 0x28
 80068fc:	2102      	movs	r1, #2
 80068fe:	4618      	mov	r0, r3
 8006900:	f001 fcb4 	bl	800826c <RCCEx_PLL3_Config>
 8006904:	4603      	mov	r3, r0
 8006906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800690a:	e004      	b.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006912:	e000      	b.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006916:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800691a:	2b00      	cmp	r3, #0
 800691c:	d10b      	bne.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800691e:	4b4b      	ldr	r3, [pc, #300]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006922:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800692a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800692e:	4a47      	ldr	r2, [pc, #284]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006930:	430b      	orrs	r3, r1
 8006932:	6593      	str	r3, [r2, #88]	@ 0x58
 8006934:	e003      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800693a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800693e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006946:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800694a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800694c:	2300      	movs	r3, #0
 800694e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006950:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006954:	460b      	mov	r3, r1
 8006956:	4313      	orrs	r3, r2
 8006958:	d03b      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800695a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006962:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006966:	d01f      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006968:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800696c:	d818      	bhi.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800696e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006972:	d003      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006974:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006978:	d007      	beq.n	800698a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800697a:	e011      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800697c:	4b33      	ldr	r3, [pc, #204]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800697e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006980:	4a32      	ldr	r2, [pc, #200]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006986:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006988:	e00f      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800698a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800698e:	3328      	adds	r3, #40	@ 0x28
 8006990:	2101      	movs	r1, #1
 8006992:	4618      	mov	r0, r3
 8006994:	f001 fc6a 	bl	800826c <RCCEx_PLL3_Config>
 8006998:	4603      	mov	r3, r0
 800699a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800699e:	e004      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069a6:	e000      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80069a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10b      	bne.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80069b2:	4b26      	ldr	r3, [pc, #152]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c2:	4a22      	ldr	r2, [pc, #136]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069c4:	430b      	orrs	r3, r1
 80069c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80069c8:	e003      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80069d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069da:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80069de:	673b      	str	r3, [r7, #112]	@ 0x70
 80069e0:	2300      	movs	r3, #0
 80069e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80069e4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80069e8:	460b      	mov	r3, r1
 80069ea:	4313      	orrs	r3, r2
 80069ec:	d034      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80069ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d003      	beq.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80069f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069fc:	d007      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80069fe:	e011      	b.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a00:	4b12      	ldr	r3, [pc, #72]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a04:	4a11      	ldr	r2, [pc, #68]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006a0c:	e00e      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a12:	3308      	adds	r3, #8
 8006a14:	2102      	movs	r1, #2
 8006a16:	4618      	mov	r0, r3
 8006a18:	f001 fb76 	bl	8008108 <RCCEx_PLL2_Config>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006a22:	e003      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10d      	bne.n	8006a50 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006a34:	4b05      	ldr	r3, [pc, #20]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a38:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a42:	4a02      	ldr	r2, [pc, #8]	@ (8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a44:	430b      	orrs	r3, r1
 8006a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a48:	e006      	b.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006a4a:	bf00      	nop
 8006a4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a60:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006a64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a66:	2300      	movs	r3, #0
 8006a68:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a6a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4313      	orrs	r3, r2
 8006a72:	d00c      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a78:	3328      	adds	r3, #40	@ 0x28
 8006a7a:	2102      	movs	r1, #2
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f001 fbf5 	bl	800826c <RCCEx_PLL3_Config>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d002      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a96:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006a9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006aa0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	d038      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ab6:	d018      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006ab8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006abc:	d811      	bhi.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ac2:	d014      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ac8:	d80b      	bhi.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d011      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006ace:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ad2:	d106      	bne.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ad4:	4bc3      	ldr	r3, [pc, #780]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad8:	4ac2      	ldr	r2, [pc, #776]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ade:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006ae0:	e008      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ae8:	e004      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006aea:	bf00      	nop
 8006aec:	e002      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006aee:	bf00      	nop
 8006af0:	e000      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006af2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006af4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10b      	bne.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006afc:	4bb9      	ldr	r3, [pc, #740]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b00:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b0c:	4ab5      	ldr	r2, [pc, #724]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b0e:	430b      	orrs	r3, r1
 8006b10:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b12:	e003      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b24:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006b28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b2e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006b32:	460b      	mov	r3, r1
 8006b34:	4313      	orrs	r3, r2
 8006b36:	d009      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006b38:	4baa      	ldr	r3, [pc, #680]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b3c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b46:	4aa7      	ldr	r2, [pc, #668]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b48:	430b      	orrs	r3, r1
 8006b4a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b54:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006b58:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b5e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006b62:	460b      	mov	r3, r1
 8006b64:	4313      	orrs	r3, r2
 8006b66:	d00a      	beq.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006b68:	4b9e      	ldr	r3, [pc, #632]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b74:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006b78:	4a9a      	ldr	r2, [pc, #616]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b7a:	430b      	orrs	r3, r1
 8006b7c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b86:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b90:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006b94:	460b      	mov	r3, r1
 8006b96:	4313      	orrs	r3, r2
 8006b98:	d009      	beq.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006b9a:	4b92      	ldr	r3, [pc, #584]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b9e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ba8:	4a8e      	ldr	r2, [pc, #568]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006baa:	430b      	orrs	r3, r1
 8006bac:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006bba:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bc0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	d00e      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006bca:	4b86      	ldr	r3, [pc, #536]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	4a85      	ldr	r2, [pc, #532]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bd0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006bd4:	6113      	str	r3, [r2, #16]
 8006bd6:	4b83      	ldr	r3, [pc, #524]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bd8:	6919      	ldr	r1, [r3, #16]
 8006bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006be2:	4a80      	ldr	r2, [pc, #512]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006be4:	430b      	orrs	r3, r1
 8006be6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bfa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006bfe:	460b      	mov	r3, r1
 8006c00:	4313      	orrs	r3, r2
 8006c02:	d009      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006c04:	4b77      	ldr	r3, [pc, #476]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c08:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c12:	4a74      	ldr	r2, [pc, #464]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c14:	430b      	orrs	r3, r1
 8006c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c20:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c26:	2300      	movs	r3, #0
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c2a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006c2e:	460b      	mov	r3, r1
 8006c30:	4313      	orrs	r3, r2
 8006c32:	d00a      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006c34:	4b6b      	ldr	r3, [pc, #428]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c38:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c44:	4a67      	ldr	r2, [pc, #412]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c46:	430b      	orrs	r3, r1
 8006c48:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c52:	2100      	movs	r1, #0
 8006c54:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c5c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006c60:	460b      	mov	r3, r1
 8006c62:	4313      	orrs	r3, r2
 8006c64:	d011      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6a:	3308      	adds	r3, #8
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f001 fa4a 	bl	8008108 <RCCEx_PLL2_Config>
 8006c74:	4603      	mov	r3, r0
 8006c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c92:	2100      	movs	r1, #0
 8006c94:	6239      	str	r1, [r7, #32]
 8006c96:	f003 0302 	and.w	r3, r3, #2
 8006c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c9c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	d011      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006caa:	3308      	adds	r3, #8
 8006cac:	2101      	movs	r1, #1
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f001 fa2a 	bl	8008108 <RCCEx_PLL2_Config>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006cba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d003      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	61b9      	str	r1, [r7, #24]
 8006cd6:	f003 0304 	and.w	r3, r3, #4
 8006cda:	61fb      	str	r3, [r7, #28]
 8006cdc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	d011      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cea:	3308      	adds	r3, #8
 8006cec:	2102      	movs	r1, #2
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f001 fa0a 	bl	8008108 <RCCEx_PLL2_Config>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d12:	2100      	movs	r1, #0
 8006d14:	6139      	str	r1, [r7, #16]
 8006d16:	f003 0308 	and.w	r3, r3, #8
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006d20:	460b      	mov	r3, r1
 8006d22:	4313      	orrs	r3, r2
 8006d24:	d011      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d2a:	3328      	adds	r3, #40	@ 0x28
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f001 fa9c 	bl	800826c <RCCEx_PLL3_Config>
 8006d34:	4603      	mov	r3, r0
 8006d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d52:	2100      	movs	r1, #0
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	f003 0310 	and.w	r3, r3, #16
 8006d5a:	60fb      	str	r3, [r7, #12]
 8006d5c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006d60:	460b      	mov	r3, r1
 8006d62:	4313      	orrs	r3, r2
 8006d64:	d011      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d6a:	3328      	adds	r3, #40	@ 0x28
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f001 fa7c 	bl	800826c <RCCEx_PLL3_Config>
 8006d74:	4603      	mov	r3, r0
 8006d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d003      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d92:	2100      	movs	r1, #0
 8006d94:	6039      	str	r1, [r7, #0]
 8006d96:	f003 0320 	and.w	r3, r3, #32
 8006d9a:	607b      	str	r3, [r7, #4]
 8006d9c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006da0:	460b      	mov	r3, r1
 8006da2:	4313      	orrs	r3, r2
 8006da4:	d011      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006daa:	3328      	adds	r3, #40	@ 0x28
 8006dac:	2102      	movs	r1, #2
 8006dae:	4618      	mov	r0, r3
 8006db0:	f001 fa5c 	bl	800826c <RCCEx_PLL3_Config>
 8006db4:	4603      	mov	r3, r0
 8006db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d003      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006dca:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	e000      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006dde:	46bd      	mov	sp, r7
 8006de0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006de4:	58024400 	.word	0x58024400

08006de8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b090      	sub	sp, #64	@ 0x40
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006df2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006dfa:	430b      	orrs	r3, r1
 8006dfc:	f040 8094 	bne.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006e00:	4b9e      	ldr	r3, [pc, #632]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e04:	f003 0307 	and.w	r3, r3, #7
 8006e08:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0c:	2b04      	cmp	r3, #4
 8006e0e:	f200 8087 	bhi.w	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006e12:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e18:	08006e2d 	.word	0x08006e2d
 8006e1c:	08006e55 	.word	0x08006e55
 8006e20:	08006e7d 	.word	0x08006e7d
 8006e24:	08006f19 	.word	0x08006f19
 8006e28:	08006ea5 	.word	0x08006ea5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e2c:	4b93      	ldr	r3, [pc, #588]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e38:	d108      	bne.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f001 f810 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e48:	f000 bd45 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e50:	f000 bd41 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e54:	4b89      	ldr	r3, [pc, #548]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e60:	d108      	bne.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e62:	f107 0318 	add.w	r3, r7, #24
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 fd54 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e70:	f000 bd31 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e74:	2300      	movs	r3, #0
 8006e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e78:	f000 bd2d 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e7c:	4b7f      	ldr	r3, [pc, #508]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e88:	d108      	bne.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e8a:	f107 030c 	add.w	r3, r7, #12
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 fe94 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e98:	f000 bd1d 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ea0:	f000 bd19 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ea4:	4b75      	ldr	r3, [pc, #468]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ea8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006eac:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006eae:	4b73      	ldr	r3, [pc, #460]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0304 	and.w	r3, r3, #4
 8006eb6:	2b04      	cmp	r3, #4
 8006eb8:	d10c      	bne.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d109      	bne.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ec0:	4b6e      	ldr	r3, [pc, #440]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	08db      	lsrs	r3, r3, #3
 8006ec6:	f003 0303 	and.w	r3, r3, #3
 8006eca:	4a6d      	ldr	r2, [pc, #436]	@ (8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8006ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ed2:	e01f      	b.n	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ed4:	4b69      	ldr	r3, [pc, #420]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006edc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ee0:	d106      	bne.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ee4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ee8:	d102      	bne.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006eea:	4b66      	ldr	r3, [pc, #408]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006eec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006eee:	e011      	b.n	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ef0:	4b62      	ldr	r3, [pc, #392]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006efc:	d106      	bne.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f04:	d102      	bne.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006f06:	4b60      	ldr	r3, [pc, #384]	@ (8007088 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f0a:	e003      	b.n	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006f10:	f000 bce1 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f14:	f000 bcdf 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006f18:	4b5c      	ldr	r3, [pc, #368]	@ (800708c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f1c:	f000 bcdb 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006f20:	2300      	movs	r3, #0
 8006f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f24:	f000 bcd7 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006f28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f2c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006f30:	430b      	orrs	r3, r1
 8006f32:	f040 80ad 	bne.w	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006f36:	4b51      	ldr	r3, [pc, #324]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f3a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006f3e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f46:	d056      	beq.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f4e:	f200 8090 	bhi.w	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f54:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f56:	f000 8088 	beq.w	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5c:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f5e:	f200 8088 	bhi.w	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f64:	2b80      	cmp	r3, #128	@ 0x80
 8006f66:	d032      	beq.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6a:	2b80      	cmp	r3, #128	@ 0x80
 8006f6c:	f200 8081 	bhi.w	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	2b40      	cmp	r3, #64	@ 0x40
 8006f7a:	d014      	beq.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006f7c:	e079      	b.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f7e:	4b3f      	ldr	r3, [pc, #252]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f8a:	d108      	bne.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f90:	4618      	mov	r0, r3
 8006f92:	f000 ff67 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f9a:	f000 bc9c 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fa2:	f000 bc98 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006fa6:	4b35      	ldr	r3, [pc, #212]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fb2:	d108      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fb4:	f107 0318 	add.w	r3, r7, #24
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fcab 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fc2:	f000 bc88 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fca:	f000 bc84 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fce:	4b2b      	ldr	r3, [pc, #172]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fda:	d108      	bne.n	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fdc:	f107 030c 	add.w	r3, r7, #12
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f000 fdeb 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fea:	f000 bc74 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ff2:	f000 bc70 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ff6:	4b21      	ldr	r3, [pc, #132]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ffa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006ffe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007000:	4b1e      	ldr	r3, [pc, #120]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b04      	cmp	r3, #4
 800700a:	d10c      	bne.n	8007026 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800700c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700e:	2b00      	cmp	r3, #0
 8007010:	d109      	bne.n	8007026 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007012:	4b1a      	ldr	r3, [pc, #104]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	08db      	lsrs	r3, r3, #3
 8007018:	f003 0303 	and.w	r3, r3, #3
 800701c:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800701e:	fa22 f303 	lsr.w	r3, r2, r3
 8007022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007024:	e01f      	b.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007026:	4b15      	ldr	r3, [pc, #84]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800702e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007032:	d106      	bne.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007036:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800703a:	d102      	bne.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800703c:	4b11      	ldr	r3, [pc, #68]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800703e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007040:	e011      	b.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007042:	4b0e      	ldr	r3, [pc, #56]	@ (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800704a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800704e:	d106      	bne.n	800705e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007052:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007056:	d102      	bne.n	800705e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007058:	4b0b      	ldr	r3, [pc, #44]	@ (8007088 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800705a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800705c:	e003      	b.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800705e:	2300      	movs	r3, #0
 8007060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007062:	f000 bc38 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007066:	f000 bc36 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800706a:	4b08      	ldr	r3, [pc, #32]	@ (800708c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800706c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800706e:	f000 bc32 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007076:	f000 bc2e 	b.w	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800707a:	bf00      	nop
 800707c:	58024400 	.word	0x58024400
 8007080:	03d09000 	.word	0x03d09000
 8007084:	003d0900 	.word	0x003d0900
 8007088:	017d7840 	.word	0x017d7840
 800708c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007094:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007098:	430b      	orrs	r3, r1
 800709a:	f040 809c 	bne.w	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800709e:	4b9e      	ldr	r3, [pc, #632]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80070a6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80070a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80070ae:	d054      	beq.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80070b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80070b6:	f200 808b 	bhi.w	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80070ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80070c0:	f000 8083 	beq.w	80071ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80070c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80070ca:	f200 8081 	bhi.w	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80070ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070d4:	d02f      	beq.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070dc:	d878      	bhi.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80070de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d004      	beq.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80070e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070ea:	d012      	beq.n	8007112 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80070ec:	e070      	b.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070ee:	4b8a      	ldr	r3, [pc, #552]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070fa:	d107      	bne.n	800710c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007100:	4618      	mov	r0, r3
 8007102:	f000 feaf 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007108:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800710a:	e3e4      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800710c:	2300      	movs	r3, #0
 800710e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007110:	e3e1      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007112:	4b81      	ldr	r3, [pc, #516]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800711a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800711e:	d107      	bne.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007120:	f107 0318 	add.w	r3, r7, #24
 8007124:	4618      	mov	r0, r3
 8007126:	f000 fbf5 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800712e:	e3d2      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007130:	2300      	movs	r3, #0
 8007132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007134:	e3cf      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007136:	4b78      	ldr	r3, [pc, #480]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800713e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007142:	d107      	bne.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007144:	f107 030c 	add.w	r3, r7, #12
 8007148:	4618      	mov	r0, r3
 800714a:	f000 fd37 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007152:	e3c0      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007154:	2300      	movs	r3, #0
 8007156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007158:	e3bd      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800715a:	4b6f      	ldr	r3, [pc, #444]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800715c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800715e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007162:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007164:	4b6c      	ldr	r3, [pc, #432]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0304 	and.w	r3, r3, #4
 800716c:	2b04      	cmp	r3, #4
 800716e:	d10c      	bne.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007172:	2b00      	cmp	r3, #0
 8007174:	d109      	bne.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007176:	4b68      	ldr	r3, [pc, #416]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	08db      	lsrs	r3, r3, #3
 800717c:	f003 0303 	and.w	r3, r3, #3
 8007180:	4a66      	ldr	r2, [pc, #408]	@ (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007182:	fa22 f303 	lsr.w	r3, r2, r3
 8007186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007188:	e01e      	b.n	80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800718a:	4b63      	ldr	r3, [pc, #396]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007192:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007196:	d106      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800719a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800719e:	d102      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80071a0:	4b5f      	ldr	r3, [pc, #380]	@ (8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80071a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071a4:	e010      	b.n	80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071a6:	4b5c      	ldr	r3, [pc, #368]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071b2:	d106      	bne.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80071b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071ba:	d102      	bne.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80071bc:	4b59      	ldr	r3, [pc, #356]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80071be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071c0:	e002      	b.n	80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80071c2:	2300      	movs	r3, #0
 80071c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80071c6:	e386      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80071c8:	e385      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80071ca:	4b57      	ldr	r3, [pc, #348]	@ (8007328 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80071cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071ce:	e382      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80071d0:	2300      	movs	r3, #0
 80071d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071d4:	e37f      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80071d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071da:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80071de:	430b      	orrs	r3, r1
 80071e0:	f040 80a7 	bne.w	8007332 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80071e4:	4b4c      	ldr	r3, [pc, #304]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80071ec:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80071ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071f4:	d055      	beq.n	80072a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80071f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071fc:	f200 8096 	bhi.w	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007202:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007206:	f000 8084 	beq.w	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800720a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007210:	f200 808c 	bhi.w	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007216:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800721a:	d030      	beq.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007222:	f200 8083 	bhi.w	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007228:	2b00      	cmp	r3, #0
 800722a:	d004      	beq.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800722c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007232:	d012      	beq.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007234:	e07a      	b.n	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007236:	4b38      	ldr	r3, [pc, #224]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800723e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007242:	d107      	bne.n	8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007244:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007248:	4618      	mov	r0, r3
 800724a:	f000 fe0b 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800724e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007252:	e340      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007254:	2300      	movs	r3, #0
 8007256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007258:	e33d      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800725a:	4b2f      	ldr	r3, [pc, #188]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007262:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007266:	d107      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007268:	f107 0318 	add.w	r3, r7, #24
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fb51 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007276:	e32e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007278:	2300      	movs	r3, #0
 800727a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800727c:	e32b      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800727e:	4b26      	ldr	r3, [pc, #152]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800728a:	d107      	bne.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800728c:	f107 030c 	add.w	r3, r7, #12
 8007290:	4618      	mov	r0, r3
 8007292:	f000 fc93 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800729a:	e31c      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800729c:	2300      	movs	r3, #0
 800729e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072a0:	e319      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80072a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80072ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0304 	and.w	r3, r3, #4
 80072b4:	2b04      	cmp	r3, #4
 80072b6:	d10c      	bne.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80072b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d109      	bne.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072be:	4b16      	ldr	r3, [pc, #88]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	08db      	lsrs	r3, r3, #3
 80072c4:	f003 0303 	and.w	r3, r3, #3
 80072c8:	4a14      	ldr	r2, [pc, #80]	@ (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80072ca:	fa22 f303 	lsr.w	r3, r2, r3
 80072ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072d0:	e01e      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80072d2:	4b11      	ldr	r3, [pc, #68]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072de:	d106      	bne.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80072e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072e6:	d102      	bne.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80072e8:	4b0d      	ldr	r3, [pc, #52]	@ (8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80072ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072ec:	e010      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072fa:	d106      	bne.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80072fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007302:	d102      	bne.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007304:	4b07      	ldr	r3, [pc, #28]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007308:	e002      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800730a:	2300      	movs	r3, #0
 800730c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800730e:	e2e2      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007310:	e2e1      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007312:	4b05      	ldr	r3, [pc, #20]	@ (8007328 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007316:	e2de      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007318:	58024400 	.word	0x58024400
 800731c:	03d09000 	.word	0x03d09000
 8007320:	003d0900 	.word	0x003d0900
 8007324:	017d7840 	.word	0x017d7840
 8007328:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800732c:	2300      	movs	r3, #0
 800732e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007330:	e2d1      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007332:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007336:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800733a:	430b      	orrs	r3, r1
 800733c:	f040 809c 	bne.w	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8007340:	4b93      	ldr	r3, [pc, #588]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007344:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007348:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800734a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007350:	d054      	beq.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8007352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007354:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007358:	f200 808b 	bhi.w	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800735c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800735e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007362:	f000 8083 	beq.w	800746c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007368:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800736c:	f200 8081 	bhi.w	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007376:	d02f      	beq.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800737a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800737e:	d878      	bhi.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007382:	2b00      	cmp	r3, #0
 8007384:	d004      	beq.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800738c:	d012      	beq.n	80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800738e:	e070      	b.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007390:	4b7f      	ldr	r3, [pc, #508]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007398:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800739c:	d107      	bne.n	80073ae <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800739e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 fd5e 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80073a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073ac:	e293      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073ae:	2300      	movs	r3, #0
 80073b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073b2:	e290      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80073b4:	4b76      	ldr	r3, [pc, #472]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073c0:	d107      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073c2:	f107 0318 	add.w	r3, r7, #24
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 faa4 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073d0:	e281      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073d6:	e27e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80073d8:	4b6d      	ldr	r3, [pc, #436]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073e4:	d107      	bne.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073e6:	f107 030c 	add.w	r3, r7, #12
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fbe6 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073f4:	e26f      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073f6:	2300      	movs	r3, #0
 80073f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073fa:	e26c      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80073fc:	4b64      	ldr	r3, [pc, #400]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007400:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007404:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007406:	4b62      	ldr	r3, [pc, #392]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0304 	and.w	r3, r3, #4
 800740e:	2b04      	cmp	r3, #4
 8007410:	d10c      	bne.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8007412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007414:	2b00      	cmp	r3, #0
 8007416:	d109      	bne.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007418:	4b5d      	ldr	r3, [pc, #372]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	08db      	lsrs	r3, r3, #3
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	4a5c      	ldr	r2, [pc, #368]	@ (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007424:	fa22 f303 	lsr.w	r3, r2, r3
 8007428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800742a:	e01e      	b.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800742c:	4b58      	ldr	r3, [pc, #352]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007434:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007438:	d106      	bne.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800743a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800743c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007440:	d102      	bne.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007442:	4b55      	ldr	r3, [pc, #340]	@ (8007598 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007444:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007446:	e010      	b.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007448:	4b51      	ldr	r3, [pc, #324]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007450:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007454:	d106      	bne.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8007456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800745c:	d102      	bne.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800745e:	4b4f      	ldr	r3, [pc, #316]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007462:	e002      	b.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007464:	2300      	movs	r3, #0
 8007466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007468:	e235      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800746a:	e234      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800746c:	4b4c      	ldr	r3, [pc, #304]	@ (80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007470:	e231      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007472:	2300      	movs	r3, #0
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007476:	e22e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800747c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007480:	430b      	orrs	r3, r1
 8007482:	f040 808f 	bne.w	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007486:	4b42      	ldr	r3, [pc, #264]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800748a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800748e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007492:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007496:	d06b      	beq.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800749e:	d874      	bhi.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80074a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074a6:	d056      	beq.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80074a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074ae:	d86c      	bhi.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80074b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074b6:	d03b      	beq.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80074b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074be:	d864      	bhi.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80074c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074c6:	d021      	beq.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80074c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074ce:	d85c      	bhi.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80074d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d004      	beq.n	80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80074d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074dc:	d004      	beq.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80074de:	e054      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80074e0:	f7fe fa62 	bl	80059a8 <HAL_RCC_GetPCLK1Freq>
 80074e4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80074e6:	e1f6      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80074e8:	4b29      	ldr	r3, [pc, #164]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074f4:	d107      	bne.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074f6:	f107 0318 	add.w	r3, r7, #24
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 fa0a 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007504:	e1e7      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007506:	2300      	movs	r3, #0
 8007508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800750a:	e1e4      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800750c:	4b20      	ldr	r3, [pc, #128]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007518:	d107      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800751a:	f107 030c 	add.w	r3, r7, #12
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fb4c 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007528:	e1d5      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800752a:	2300      	movs	r3, #0
 800752c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800752e:	e1d2      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007530:	4b17      	ldr	r3, [pc, #92]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0304 	and.w	r3, r3, #4
 8007538:	2b04      	cmp	r3, #4
 800753a:	d109      	bne.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800753c:	4b14      	ldr	r3, [pc, #80]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	08db      	lsrs	r3, r3, #3
 8007542:	f003 0303 	and.w	r3, r3, #3
 8007546:	4a13      	ldr	r2, [pc, #76]	@ (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007548:	fa22 f303 	lsr.w	r3, r2, r3
 800754c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800754e:	e1c2      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007550:	2300      	movs	r3, #0
 8007552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007554:	e1bf      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007556:	4b0e      	ldr	r3, [pc, #56]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800755e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007562:	d102      	bne.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007564:	4b0c      	ldr	r3, [pc, #48]	@ (8007598 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007568:	e1b5      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800756a:	2300      	movs	r3, #0
 800756c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800756e:	e1b2      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007570:	4b07      	ldr	r3, [pc, #28]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007578:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800757c:	d102      	bne.n	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800757e:	4b07      	ldr	r3, [pc, #28]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007582:	e1a8      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007584:	2300      	movs	r3, #0
 8007586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007588:	e1a5      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800758a:	2300      	movs	r3, #0
 800758c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800758e:	e1a2      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007590:	58024400 	.word	0x58024400
 8007594:	03d09000 	.word	0x03d09000
 8007598:	003d0900 	.word	0x003d0900
 800759c:	017d7840 	.word	0x017d7840
 80075a0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80075a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075a8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80075ac:	430b      	orrs	r3, r1
 80075ae:	d173      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80075b0:	4b9c      	ldr	r3, [pc, #624]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075b8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80075ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075c0:	d02f      	beq.n	8007622 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80075c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075c8:	d863      	bhi.n	8007692 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80075ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d004      	beq.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80075d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075d6:	d012      	beq.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80075d8:	e05b      	b.n	8007692 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80075da:	4b92      	ldr	r3, [pc, #584]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075e6:	d107      	bne.n	80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075e8:	f107 0318 	add.w	r3, r7, #24
 80075ec:	4618      	mov	r0, r3
 80075ee:	f000 f991 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075f6:	e16e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075f8:	2300      	movs	r3, #0
 80075fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075fc:	e16b      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80075fe:	4b89      	ldr	r3, [pc, #548]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800760a:	d107      	bne.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800760c:	f107 030c 	add.w	r3, r7, #12
 8007610:	4618      	mov	r0, r3
 8007612:	f000 fad3 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800761a:	e15c      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800761c:	2300      	movs	r3, #0
 800761e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007620:	e159      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007622:	4b80      	ldr	r3, [pc, #512]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007626:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800762a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800762c:	4b7d      	ldr	r3, [pc, #500]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 0304 	and.w	r3, r3, #4
 8007634:	2b04      	cmp	r3, #4
 8007636:	d10c      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800763a:	2b00      	cmp	r3, #0
 800763c:	d109      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800763e:	4b79      	ldr	r3, [pc, #484]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	08db      	lsrs	r3, r3, #3
 8007644:	f003 0303 	and.w	r3, r3, #3
 8007648:	4a77      	ldr	r2, [pc, #476]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800764a:	fa22 f303 	lsr.w	r3, r2, r3
 800764e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007650:	e01e      	b.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007652:	4b74      	ldr	r3, [pc, #464]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800765a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800765e:	d106      	bne.n	800766e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8007660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007662:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007666:	d102      	bne.n	800766e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007668:	4b70      	ldr	r3, [pc, #448]	@ (800782c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800766a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800766c:	e010      	b.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800766e:	4b6d      	ldr	r3, [pc, #436]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007676:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800767a:	d106      	bne.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800767c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800767e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007682:	d102      	bne.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007684:	4b6a      	ldr	r3, [pc, #424]	@ (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007688:	e002      	b.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800768e:	e122      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007690:	e121      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007692:	2300      	movs	r3, #0
 8007694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007696:	e11e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800769c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80076a0:	430b      	orrs	r3, r1
 80076a2:	d133      	bne.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80076a4:	4b5f      	ldr	r3, [pc, #380]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80076ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d004      	beq.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80076b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076ba:	d012      	beq.n	80076e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80076bc:	e023      	b.n	8007706 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076be:	4b59      	ldr	r3, [pc, #356]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076ca:	d107      	bne.n	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 fbc7 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80076d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076da:	e0fc      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076dc:	2300      	movs	r3, #0
 80076de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076e0:	e0f9      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80076e2:	4b50      	ldr	r3, [pc, #320]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076ee:	d107      	bne.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076f0:	f107 0318 	add.w	r3, r7, #24
 80076f4:	4618      	mov	r0, r3
 80076f6:	f000 f90d 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80076fa:	6a3b      	ldr	r3, [r7, #32]
 80076fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076fe:	e0ea      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007700:	2300      	movs	r3, #0
 8007702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007704:	e0e7      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007706:	2300      	movs	r3, #0
 8007708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800770a:	e0e4      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800770c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007710:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007714:	430b      	orrs	r3, r1
 8007716:	f040 808d 	bne.w	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800771a:	4b42      	ldr	r3, [pc, #264]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800771c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800771e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007722:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007726:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800772a:	d06b      	beq.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800772c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007732:	d874      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800773a:	d056      	beq.n	80077ea <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800773c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800773e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007742:	d86c      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007746:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800774a:	d03b      	beq.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800774c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800774e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007752:	d864      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800775a:	d021      	beq.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800775c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007762:	d85c      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007766:	2b00      	cmp	r3, #0
 8007768:	d004      	beq.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800776a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007770:	d004      	beq.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007772:	e054      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007774:	f000 f8b8 	bl	80078e8 <HAL_RCCEx_GetD3PCLK1Freq>
 8007778:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800777a:	e0ac      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800777c:	4b29      	ldr	r3, [pc, #164]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007784:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007788:	d107      	bne.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800778a:	f107 0318 	add.w	r3, r7, #24
 800778e:	4618      	mov	r0, r3
 8007790:	f000 f8c0 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007798:	e09d      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800779a:	2300      	movs	r3, #0
 800779c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800779e:	e09a      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80077a0:	4b20      	ldr	r3, [pc, #128]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077ac:	d107      	bne.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077ae:	f107 030c 	add.w	r3, r7, #12
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 fa02 	bl	8007bbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077bc:	e08b      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077be:	2300      	movs	r3, #0
 80077c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077c2:	e088      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80077c4:	4b17      	ldr	r3, [pc, #92]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b04      	cmp	r3, #4
 80077ce:	d109      	bne.n	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077d0:	4b14      	ldr	r3, [pc, #80]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	08db      	lsrs	r3, r3, #3
 80077d6:	f003 0303 	and.w	r3, r3, #3
 80077da:	4a13      	ldr	r2, [pc, #76]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80077dc:	fa22 f303 	lsr.w	r3, r2, r3
 80077e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077e2:	e078      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077e4:	2300      	movs	r3, #0
 80077e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077e8:	e075      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80077ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077f6:	d102      	bne.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80077f8:	4b0c      	ldr	r3, [pc, #48]	@ (800782c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80077fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077fc:	e06b      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077fe:	2300      	movs	r3, #0
 8007800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007802:	e068      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007804:	4b07      	ldr	r3, [pc, #28]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800780c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007810:	d102      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8007812:	4b07      	ldr	r3, [pc, #28]	@ (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007816:	e05e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007818:	2300      	movs	r3, #0
 800781a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800781c:	e05b      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800781e:	2300      	movs	r3, #0
 8007820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007822:	e058      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007824:	58024400 	.word	0x58024400
 8007828:	03d09000 	.word	0x03d09000
 800782c:	003d0900 	.word	0x003d0900
 8007830:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007838:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800783c:	430b      	orrs	r3, r1
 800783e:	d148      	bne.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007840:	4b27      	ldr	r3, [pc, #156]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007844:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007848:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800784a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800784c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007850:	d02a      	beq.n	80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8007852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007858:	d838      	bhi.n	80078cc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800785a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785c:	2b00      	cmp	r3, #0
 800785e:	d004      	beq.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007862:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007866:	d00d      	beq.n	8007884 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007868:	e030      	b.n	80078cc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800786a:	4b1d      	ldr	r3, [pc, #116]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007872:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007876:	d102      	bne.n	800787e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007878:	4b1a      	ldr	r3, [pc, #104]	@ (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800787a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800787c:	e02b      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800787e:	2300      	movs	r3, #0
 8007880:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007882:	e028      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007884:	4b16      	ldr	r3, [pc, #88]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800788c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007890:	d107      	bne.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007896:	4618      	mov	r0, r3
 8007898:	f000 fae4 	bl	8007e64 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800789c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078a0:	e019      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078a2:	2300      	movs	r3, #0
 80078a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078a6:	e016      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80078a8:	4b0d      	ldr	r3, [pc, #52]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078b4:	d107      	bne.n	80078c6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078b6:	f107 0318 	add.w	r3, r7, #24
 80078ba:	4618      	mov	r0, r3
 80078bc:	f000 f82a 	bl	8007914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078c4:	e007      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078c6:	2300      	movs	r3, #0
 80078c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078ca:	e004      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80078cc:	2300      	movs	r3, #0
 80078ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078d0:	e001      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80078d2:	2300      	movs	r3, #0
 80078d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80078d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3740      	adds	r7, #64	@ 0x40
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	58024400 	.word	0x58024400
 80078e4:	017d7840 	.word	0x017d7840

080078e8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80078ec:	f7fe f82c 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 80078f0:	4602      	mov	r2, r0
 80078f2:	4b06      	ldr	r3, [pc, #24]	@ (800790c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	091b      	lsrs	r3, r3, #4
 80078f8:	f003 0307 	and.w	r3, r3, #7
 80078fc:	4904      	ldr	r1, [pc, #16]	@ (8007910 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80078fe:	5ccb      	ldrb	r3, [r1, r3]
 8007900:	f003 031f 	and.w	r3, r3, #31
 8007904:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007908:	4618      	mov	r0, r3
 800790a:	bd80      	pop	{r7, pc}
 800790c:	58024400 	.word	0x58024400
 8007910:	08018a60 	.word	0x08018a60

08007914 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007914:	b480      	push	{r7}
 8007916:	b089      	sub	sp, #36	@ 0x24
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800791c:	4ba1      	ldr	r3, [pc, #644]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800791e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007920:	f003 0303 	and.w	r3, r3, #3
 8007924:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007926:	4b9f      	ldr	r3, [pc, #636]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792a:	0b1b      	lsrs	r3, r3, #12
 800792c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007930:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007932:	4b9c      	ldr	r3, [pc, #624]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007936:	091b      	lsrs	r3, r3, #4
 8007938:	f003 0301 	and.w	r3, r3, #1
 800793c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800793e:	4b99      	ldr	r3, [pc, #612]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007942:	08db      	lsrs	r3, r3, #3
 8007944:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007948:	693a      	ldr	r2, [r7, #16]
 800794a:	fb02 f303 	mul.w	r3, r2, r3
 800794e:	ee07 3a90 	vmov	s15, r3
 8007952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007956:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 8111 	beq.w	8007b84 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	2b02      	cmp	r3, #2
 8007966:	f000 8083 	beq.w	8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	2b02      	cmp	r3, #2
 800796e:	f200 80a1 	bhi.w	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d003      	beq.n	8007980 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d056      	beq.n	8007a2c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800797e:	e099      	b.n	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007980:	4b88      	ldr	r3, [pc, #544]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f003 0320 	and.w	r3, r3, #32
 8007988:	2b00      	cmp	r3, #0
 800798a:	d02d      	beq.n	80079e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800798c:	4b85      	ldr	r3, [pc, #532]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	08db      	lsrs	r3, r3, #3
 8007992:	f003 0303 	and.w	r3, r3, #3
 8007996:	4a84      	ldr	r2, [pc, #528]	@ (8007ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007998:	fa22 f303 	lsr.w	r3, r2, r3
 800799c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	ee07 3a90 	vmov	s15, r3
 80079a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	ee07 3a90 	vmov	s15, r3
 80079ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079b6:	4b7b      	ldr	r3, [pc, #492]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079be:	ee07 3a90 	vmov	s15, r3
 80079c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007bac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80079e6:	e087      	b.n	8007af8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	ee07 3a90 	vmov	s15, r3
 80079ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80079f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079fa:	4b6a      	ldr	r3, [pc, #424]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a02:	ee07 3a90 	vmov	s15, r3
 8007a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a0e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007bac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a2a:	e065      	b.n	8007af8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	ee07 3a90 	vmov	s15, r3
 8007a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a36:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a3e:	4b59      	ldr	r3, [pc, #356]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a46:	ee07 3a90 	vmov	s15, r3
 8007a4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a52:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007bac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a6e:	e043      	b.n	8007af8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	ee07 3a90 	vmov	s15, r3
 8007a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a7a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007a7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a82:	4b48      	ldr	r3, [pc, #288]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a8a:	ee07 3a90 	vmov	s15, r3
 8007a8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a92:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a96:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007bac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aa2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ab2:	e021      	b.n	8007af8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	ee07 3a90 	vmov	s15, r3
 8007aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007abe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ac6:	4b37      	ldr	r3, [pc, #220]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ace:	ee07 3a90 	vmov	s15, r3
 8007ad2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ad6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ada:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007bac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ade:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ae6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007af2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007af6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007af8:	4b2a      	ldr	r3, [pc, #168]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007afc:	0a5b      	lsrs	r3, r3, #9
 8007afe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b02:	ee07 3a90 	vmov	s15, r3
 8007b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b12:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b1e:	ee17 2a90 	vmov	r2, s15
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007b26:	4b1f      	ldr	r3, [pc, #124]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b2a:	0c1b      	lsrs	r3, r3, #16
 8007b2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b30:	ee07 3a90 	vmov	s15, r3
 8007b34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b40:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b4c:	ee17 2a90 	vmov	r2, s15
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007b54:	4b13      	ldr	r3, [pc, #76]	@ (8007ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b58:	0e1b      	lsrs	r3, r3, #24
 8007b5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b5e:	ee07 3a90 	vmov	s15, r3
 8007b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b7a:	ee17 2a90 	vmov	r2, s15
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007b82:	e008      	b.n	8007b96 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	609a      	str	r2, [r3, #8]
}
 8007b96:	bf00      	nop
 8007b98:	3724      	adds	r7, #36	@ 0x24
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	58024400 	.word	0x58024400
 8007ba8:	03d09000 	.word	0x03d09000
 8007bac:	46000000 	.word	0x46000000
 8007bb0:	4c742400 	.word	0x4c742400
 8007bb4:	4a742400 	.word	0x4a742400
 8007bb8:	4bbebc20 	.word	0x4bbebc20

08007bbc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b089      	sub	sp, #36	@ 0x24
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007bc4:	4ba1      	ldr	r3, [pc, #644]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc8:	f003 0303 	and.w	r3, r3, #3
 8007bcc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007bce:	4b9f      	ldr	r3, [pc, #636]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bd2:	0d1b      	lsrs	r3, r3, #20
 8007bd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bd8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007bda:	4b9c      	ldr	r3, [pc, #624]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	0a1b      	lsrs	r3, r3, #8
 8007be0:	f003 0301 	and.w	r3, r3, #1
 8007be4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007be6:	4b99      	ldr	r3, [pc, #612]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bea:	08db      	lsrs	r3, r3, #3
 8007bec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	fb02 f303 	mul.w	r3, r2, r3
 8007bf6:	ee07 3a90 	vmov	s15, r3
 8007bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f000 8111 	beq.w	8007e2c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	f000 8083 	beq.w	8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	f200 80a1 	bhi.w	8007d5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d003      	beq.n	8007c28 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d056      	beq.n	8007cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007c26:	e099      	b.n	8007d5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c28:	4b88      	ldr	r3, [pc, #544]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 0320 	and.w	r3, r3, #32
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d02d      	beq.n	8007c90 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c34:	4b85      	ldr	r3, [pc, #532]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	08db      	lsrs	r3, r3, #3
 8007c3a:	f003 0303 	and.w	r3, r3, #3
 8007c3e:	4a84      	ldr	r2, [pc, #528]	@ (8007e50 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007c40:	fa22 f303 	lsr.w	r3, r2, r3
 8007c44:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	ee07 3a90 	vmov	s15, r3
 8007c4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	ee07 3a90 	vmov	s15, r3
 8007c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c5e:	4b7b      	ldr	r3, [pc, #492]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c66:	ee07 3a90 	vmov	s15, r3
 8007c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007e54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c8a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007c8e:	e087      	b.n	8007da0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	ee07 3a90 	vmov	s15, r3
 8007c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c9a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007e58 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007caa:	ee07 3a90 	vmov	s15, r3
 8007cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cb6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007e54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cd2:	e065      	b.n	8007da0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	ee07 3a90 	vmov	s15, r3
 8007cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cde:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ce6:	4b59      	ldr	r3, [pc, #356]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cee:	ee07 3a90 	vmov	s15, r3
 8007cf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cfa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007e54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d16:	e043      	b.n	8007da0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	ee07 3a90 	vmov	s15, r3
 8007d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d22:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007e60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d2a:	4b48      	ldr	r3, [pc, #288]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d32:	ee07 3a90 	vmov	s15, r3
 8007d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d3e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007e54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d5a:	e021      	b.n	8007da0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	ee07 3a90 	vmov	s15, r3
 8007d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007d6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d6e:	4b37      	ldr	r3, [pc, #220]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d76:	ee07 3a90 	vmov	s15, r3
 8007d7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d82:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007e54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d9e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007da0:	4b2a      	ldr	r3, [pc, #168]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da4:	0a5b      	lsrs	r3, r3, #9
 8007da6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007daa:	ee07 3a90 	vmov	s15, r3
 8007dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007db2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007db6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dba:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dc6:	ee17 2a90 	vmov	r2, s15
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007dce:	4b1f      	ldr	r3, [pc, #124]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd2:	0c1b      	lsrs	r3, r3, #16
 8007dd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dd8:	ee07 3a90 	vmov	s15, r3
 8007ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007de0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007de4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007de8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007df4:	ee17 2a90 	vmov	r2, s15
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007dfc:	4b13      	ldr	r3, [pc, #76]	@ (8007e4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e00:	0e1b      	lsrs	r3, r3, #24
 8007e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e06:	ee07 3a90 	vmov	s15, r3
 8007e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e16:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e22:	ee17 2a90 	vmov	r2, s15
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007e2a:	e008      	b.n	8007e3e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	609a      	str	r2, [r3, #8]
}
 8007e3e:	bf00      	nop
 8007e40:	3724      	adds	r7, #36	@ 0x24
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	58024400 	.word	0x58024400
 8007e50:	03d09000 	.word	0x03d09000
 8007e54:	46000000 	.word	0x46000000
 8007e58:	4c742400 	.word	0x4c742400
 8007e5c:	4a742400 	.word	0x4a742400
 8007e60:	4bbebc20 	.word	0x4bbebc20

08007e64 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b089      	sub	sp, #36	@ 0x24
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e6c:	4ba0      	ldr	r3, [pc, #640]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e70:	f003 0303 	and.w	r3, r3, #3
 8007e74:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007e76:	4b9e      	ldr	r3, [pc, #632]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7a:	091b      	lsrs	r3, r3, #4
 8007e7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e80:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007e82:	4b9b      	ldr	r3, [pc, #620]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e86:	f003 0301 	and.w	r3, r3, #1
 8007e8a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007e8c:	4b98      	ldr	r3, [pc, #608]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e90:	08db      	lsrs	r3, r3, #3
 8007e92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e96:	693a      	ldr	r2, [r7, #16]
 8007e98:	fb02 f303 	mul.w	r3, r2, r3
 8007e9c:	ee07 3a90 	vmov	s15, r3
 8007ea0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f000 8111 	beq.w	80080d2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007eb0:	69bb      	ldr	r3, [r7, #24]
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	f000 8083 	beq.w	8007fbe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	f200 80a1 	bhi.w	8008002 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007ec0:	69bb      	ldr	r3, [r7, #24]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d003      	beq.n	8007ece <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d056      	beq.n	8007f7a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007ecc:	e099      	b.n	8008002 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ece:	4b88      	ldr	r3, [pc, #544]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0320 	and.w	r3, r3, #32
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d02d      	beq.n	8007f36 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007eda:	4b85      	ldr	r3, [pc, #532]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	08db      	lsrs	r3, r3, #3
 8007ee0:	f003 0303 	and.w	r3, r3, #3
 8007ee4:	4a83      	ldr	r2, [pc, #524]	@ (80080f4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eea:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	ee07 3a90 	vmov	s15, r3
 8007ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	ee07 3a90 	vmov	s15, r3
 8007efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f04:	4b7a      	ldr	r3, [pc, #488]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f0c:	ee07 3a90 	vmov	s15, r3
 8007f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f14:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f18:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80080f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f30:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007f34:	e087      	b.n	8008046 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	ee07 3a90 	vmov	s15, r3
 8007f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f40:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80080fc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007f44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f48:	4b69      	ldr	r3, [pc, #420]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f50:	ee07 3a90 	vmov	s15, r3
 8007f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f58:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f5c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80080f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f78:	e065      	b.n	8008046 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	ee07 3a90 	vmov	s15, r3
 8007f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f84:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008100 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007f88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f8c:	4b58      	ldr	r3, [pc, #352]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f94:	ee07 3a90 	vmov	s15, r3
 8007f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fa0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80080f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fb8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fbc:	e043      	b.n	8008046 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	ee07 3a90 	vmov	s15, r3
 8007fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fc8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008104 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007fcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fd0:	4b47      	ldr	r3, [pc, #284]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd8:	ee07 3a90 	vmov	s15, r3
 8007fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fe0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fe4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80080f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007fe8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ff0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008000:	e021      	b.n	8008046 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	ee07 3a90 	vmov	s15, r3
 8008008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80080fc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008010:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008014:	4b36      	ldr	r3, [pc, #216]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800801c:	ee07 3a90 	vmov	s15, r3
 8008020:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008024:	ed97 6a03 	vldr	s12, [r7, #12]
 8008028:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80080f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800802c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008030:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008034:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008038:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800803c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008040:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008044:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008046:	4b2a      	ldr	r3, [pc, #168]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800804a:	0a5b      	lsrs	r3, r3, #9
 800804c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008050:	ee07 3a90 	vmov	s15, r3
 8008054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008058:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800805c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008060:	edd7 6a07 	vldr	s13, [r7, #28]
 8008064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800806c:	ee17 2a90 	vmov	r2, s15
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008074:	4b1e      	ldr	r3, [pc, #120]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008078:	0c1b      	lsrs	r3, r3, #16
 800807a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800807e:	ee07 3a90 	vmov	s15, r3
 8008082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800808a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800808e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800809a:	ee17 2a90 	vmov	r2, s15
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80080a2:	4b13      	ldr	r3, [pc, #76]	@ (80080f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080a6:	0e1b      	lsrs	r3, r3, #24
 80080a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080ac:	ee07 3a90 	vmov	s15, r3
 80080b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80080b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80080c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080c8:	ee17 2a90 	vmov	r2, s15
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80080d0:	e008      	b.n	80080e4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	609a      	str	r2, [r3, #8]
}
 80080e4:	bf00      	nop
 80080e6:	3724      	adds	r7, #36	@ 0x24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr
 80080f0:	58024400 	.word	0x58024400
 80080f4:	03d09000 	.word	0x03d09000
 80080f8:	46000000 	.word	0x46000000
 80080fc:	4c742400 	.word	0x4c742400
 8008100:	4a742400 	.word	0x4a742400
 8008104:	4bbebc20 	.word	0x4bbebc20

08008108 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008112:	2300      	movs	r3, #0
 8008114:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008116:	4b53      	ldr	r3, [pc, #332]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 8008118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811a:	f003 0303 	and.w	r3, r3, #3
 800811e:	2b03      	cmp	r3, #3
 8008120:	d101      	bne.n	8008126 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008122:	2301      	movs	r3, #1
 8008124:	e099      	b.n	800825a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008126:	4b4f      	ldr	r3, [pc, #316]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a4e      	ldr	r2, [pc, #312]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800812c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008130:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008132:	f7fa fa39 	bl	80025a8 <HAL_GetTick>
 8008136:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008138:	e008      	b.n	800814c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800813a:	f7fa fa35 	bl	80025a8 <HAL_GetTick>
 800813e:	4602      	mov	r2, r0
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	2b02      	cmp	r3, #2
 8008146:	d901      	bls.n	800814c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e086      	b.n	800825a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800814c:	4b45      	ldr	r3, [pc, #276]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1f0      	bne.n	800813a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008158:	4b42      	ldr	r3, [pc, #264]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800815a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800815c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	031b      	lsls	r3, r3, #12
 8008166:	493f      	ldr	r1, [pc, #252]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 8008168:	4313      	orrs	r3, r2
 800816a:	628b      	str	r3, [r1, #40]	@ 0x28
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	3b01      	subs	r3, #1
 8008172:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	3b01      	subs	r3, #1
 800817c:	025b      	lsls	r3, r3, #9
 800817e:	b29b      	uxth	r3, r3
 8008180:	431a      	orrs	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	3b01      	subs	r3, #1
 8008188:	041b      	lsls	r3, r3, #16
 800818a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800818e:	431a      	orrs	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	3b01      	subs	r3, #1
 8008196:	061b      	lsls	r3, r3, #24
 8008198:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800819c:	4931      	ldr	r1, [pc, #196]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80081a2:	4b30      	ldr	r3, [pc, #192]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	492d      	ldr	r1, [pc, #180]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081b0:	4313      	orrs	r3, r2
 80081b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80081b4:	4b2b      	ldr	r3, [pc, #172]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b8:	f023 0220 	bic.w	r2, r3, #32
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	4928      	ldr	r1, [pc, #160]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80081c6:	4b27      	ldr	r3, [pc, #156]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ca:	4a26      	ldr	r2, [pc, #152]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081cc:	f023 0310 	bic.w	r3, r3, #16
 80081d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80081d2:	4b24      	ldr	r3, [pc, #144]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081d6:	4b24      	ldr	r3, [pc, #144]	@ (8008268 <RCCEx_PLL2_Config+0x160>)
 80081d8:	4013      	ands	r3, r2
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	69d2      	ldr	r2, [r2, #28]
 80081de:	00d2      	lsls	r2, r2, #3
 80081e0:	4920      	ldr	r1, [pc, #128]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081e2:	4313      	orrs	r3, r2
 80081e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80081e6:	4b1f      	ldr	r3, [pc, #124]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081ec:	f043 0310 	orr.w	r3, r3, #16
 80081f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d106      	bne.n	8008206 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80081f8:	4b1a      	ldr	r3, [pc, #104]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081fc:	4a19      	ldr	r2, [pc, #100]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 80081fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008202:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008204:	e00f      	b.n	8008226 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d106      	bne.n	800821a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800820c:	4b15      	ldr	r3, [pc, #84]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800820e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008210:	4a14      	ldr	r2, [pc, #80]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 8008212:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008216:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008218:	e005      	b.n	8008226 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800821a:	4b12      	ldr	r3, [pc, #72]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800821c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821e:	4a11      	ldr	r2, [pc, #68]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 8008220:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008224:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008226:	4b0f      	ldr	r3, [pc, #60]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a0e      	ldr	r2, [pc, #56]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800822c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008232:	f7fa f9b9 	bl	80025a8 <HAL_GetTick>
 8008236:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008238:	e008      	b.n	800824c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800823a:	f7fa f9b5 	bl	80025a8 <HAL_GetTick>
 800823e:	4602      	mov	r2, r0
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	1ad3      	subs	r3, r2, r3
 8008244:	2b02      	cmp	r3, #2
 8008246:	d901      	bls.n	800824c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008248:	2303      	movs	r3, #3
 800824a:	e006      	b.n	800825a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800824c:	4b05      	ldr	r3, [pc, #20]	@ (8008264 <RCCEx_PLL2_Config+0x15c>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0f0      	beq.n	800823a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008258:	7bfb      	ldrb	r3, [r7, #15]
}
 800825a:	4618      	mov	r0, r3
 800825c:	3710      	adds	r7, #16
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	58024400 	.word	0x58024400
 8008268:	ffff0007 	.word	0xffff0007

0800826c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008276:	2300      	movs	r3, #0
 8008278:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800827a:	4b53      	ldr	r3, [pc, #332]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800827c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800827e:	f003 0303 	and.w	r3, r3, #3
 8008282:	2b03      	cmp	r3, #3
 8008284:	d101      	bne.n	800828a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e099      	b.n	80083be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800828a:	4b4f      	ldr	r3, [pc, #316]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a4e      	ldr	r2, [pc, #312]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008290:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008294:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008296:	f7fa f987 	bl	80025a8 <HAL_GetTick>
 800829a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800829c:	e008      	b.n	80082b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800829e:	f7fa f983 	bl	80025a8 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d901      	bls.n	80082b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80082ac:	2303      	movs	r3, #3
 80082ae:	e086      	b.n	80083be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80082b0:	4b45      	ldr	r3, [pc, #276]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1f0      	bne.n	800829e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80082bc:	4b42      	ldr	r3, [pc, #264]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 80082be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	051b      	lsls	r3, r3, #20
 80082ca:	493f      	ldr	r1, [pc, #252]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	3b01      	subs	r3, #1
 80082d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	3b01      	subs	r3, #1
 80082e0:	025b      	lsls	r3, r3, #9
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	431a      	orrs	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	3b01      	subs	r3, #1
 80082ec:	041b      	lsls	r3, r3, #16
 80082ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80082f2:	431a      	orrs	r2, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	691b      	ldr	r3, [r3, #16]
 80082f8:	3b01      	subs	r3, #1
 80082fa:	061b      	lsls	r3, r3, #24
 80082fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008300:	4931      	ldr	r1, [pc, #196]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008302:	4313      	orrs	r3, r2
 8008304:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008306:	4b30      	ldr	r3, [pc, #192]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	695b      	ldr	r3, [r3, #20]
 8008312:	492d      	ldr	r1, [pc, #180]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008314:	4313      	orrs	r3, r2
 8008316:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008318:	4b2b      	ldr	r3, [pc, #172]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800831a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	699b      	ldr	r3, [r3, #24]
 8008324:	4928      	ldr	r1, [pc, #160]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008326:	4313      	orrs	r3, r2
 8008328:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800832a:	4b27      	ldr	r3, [pc, #156]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800832c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800832e:	4a26      	ldr	r2, [pc, #152]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008334:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008336:	4b24      	ldr	r3, [pc, #144]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800833a:	4b24      	ldr	r3, [pc, #144]	@ (80083cc <RCCEx_PLL3_Config+0x160>)
 800833c:	4013      	ands	r3, r2
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	69d2      	ldr	r2, [r2, #28]
 8008342:	00d2      	lsls	r2, r2, #3
 8008344:	4920      	ldr	r1, [pc, #128]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008346:	4313      	orrs	r3, r2
 8008348:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800834a:	4b1f      	ldr	r3, [pc, #124]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800834c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834e:	4a1e      	ldr	r2, [pc, #120]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008354:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d106      	bne.n	800836a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800835c:	4b1a      	ldr	r3, [pc, #104]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800835e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008360:	4a19      	ldr	r2, [pc, #100]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008362:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008366:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008368:	e00f      	b.n	800838a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	2b01      	cmp	r3, #1
 800836e:	d106      	bne.n	800837e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008370:	4b15      	ldr	r3, [pc, #84]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008374:	4a14      	ldr	r2, [pc, #80]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008376:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800837a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800837c:	e005      	b.n	800838a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800837e:	4b12      	ldr	r3, [pc, #72]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008382:	4a11      	ldr	r2, [pc, #68]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008384:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800838a:	4b0f      	ldr	r3, [pc, #60]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a0e      	ldr	r2, [pc, #56]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 8008390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008394:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008396:	f7fa f907 	bl	80025a8 <HAL_GetTick>
 800839a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800839c:	e008      	b.n	80083b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800839e:	f7fa f903 	bl	80025a8 <HAL_GetTick>
 80083a2:	4602      	mov	r2, r0
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	1ad3      	subs	r3, r2, r3
 80083a8:	2b02      	cmp	r3, #2
 80083aa:	d901      	bls.n	80083b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e006      	b.n	80083be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80083b0:	4b05      	ldr	r3, [pc, #20]	@ (80083c8 <RCCEx_PLL3_Config+0x15c>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d0f0      	beq.n	800839e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	58024400 	.word	0x58024400
 80083cc:	ffff0007 	.word	0xffff0007

080083d0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80083d8:	2301      	movs	r3, #1
 80083da:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d071      	beq.n	80084c6 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d106      	bne.n	80083fc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f005 fbee 	bl	800dbd8 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	f003 0310 	and.w	r3, r3, #16
 800840e:	2b10      	cmp	r3, #16
 8008410:	d050      	beq.n	80084b4 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	22ca      	movs	r2, #202	@ 0xca
 8008418:	625a      	str	r2, [r3, #36]	@ 0x24
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2253      	movs	r2, #83	@ 0x53
 8008420:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f9a0 	bl	8008768 <RTC_EnterInitMode>
 8008428:	4603      	mov	r3, r0
 800842a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800842c:	7bfb      	ldrb	r3, [r7, #15]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d124      	bne.n	800847c <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	6899      	ldr	r1, [r3, #8]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	4b24      	ldr	r3, [pc, #144]	@ (80084d0 <HAL_RTC_Init+0x100>)
 800843e:	400b      	ands	r3, r1
 8008440:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	6899      	ldr	r1, [r3, #8]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	685a      	ldr	r2, [r3, #4]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	431a      	orrs	r2, r3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	699b      	ldr	r3, [r3, #24]
 8008456:	431a      	orrs	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	430a      	orrs	r2, r1
 800845e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	0419      	lsls	r1, r3, #16
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	68da      	ldr	r2, [r3, #12]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	430a      	orrs	r2, r1
 8008470:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f9ac 	bl	80087d0 <RTC_ExitInitMode>
 8008478:	4603      	mov	r3, r0
 800847a:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d113      	bne.n	80084aa <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f022 0203 	bic.w	r2, r2, #3
 8008490:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	69da      	ldr	r2, [r3, #28]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	695b      	ldr	r3, [r3, #20]
 80084a0:	431a      	orrs	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	430a      	orrs	r2, r1
 80084a8:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	22ff      	movs	r2, #255	@ 0xff
 80084b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80084b2:	e001      	b.n	80084b8 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80084b4:	2300      	movs	r3, #0
 80084b6:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80084b8:	7bfb      	ldrb	r3, [r7, #15]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d103      	bne.n	80084c6 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 80084c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3710      	adds	r7, #16
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	ff8fffbf 	.word	0xff8fffbf

080084d4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80084d4:	b590      	push	{r4, r7, lr}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d101      	bne.n	80084ee <HAL_RTC_SetTime+0x1a>
 80084ea:	2302      	movs	r3, #2
 80084ec:	e089      	b.n	8008602 <HAL_RTC_SetTime+0x12e>
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2202      	movs	r2, #2
 80084fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	22ca      	movs	r2, #202	@ 0xca
 8008504:	625a      	str	r2, [r3, #36]	@ 0x24
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2253      	movs	r2, #83	@ 0x53
 800850c:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f000 f92a 	bl	8008768 <RTC_EnterInitMode>
 8008514:	4603      	mov	r3, r0
 8008516:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008518:	7cfb      	ldrb	r3, [r7, #19]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d161      	bne.n	80085e2 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d126      	bne.n	8008572 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852e:	2b00      	cmp	r3, #0
 8008530:	d102      	bne.n	8008538 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2200      	movs	r2, #0
 8008536:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	4618      	mov	r0, r3
 800853e:	f000 f985 	bl	800884c <RTC_ByteToBcd2>
 8008542:	4603      	mov	r3, r0
 8008544:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	785b      	ldrb	r3, [r3, #1]
 800854a:	4618      	mov	r0, r3
 800854c:	f000 f97e 	bl	800884c <RTC_ByteToBcd2>
 8008550:	4603      	mov	r3, r0
 8008552:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008554:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	789b      	ldrb	r3, [r3, #2]
 800855a:	4618      	mov	r0, r3
 800855c:	f000 f976 	bl	800884c <RTC_ByteToBcd2>
 8008560:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008562:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	78db      	ldrb	r3, [r3, #3]
 800856a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800856c:	4313      	orrs	r3, r2
 800856e:	617b      	str	r3, [r7, #20]
 8008570:	e018      	b.n	80085a4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800857c:	2b00      	cmp	r3, #0
 800857e:	d102      	bne.n	8008586 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	2200      	movs	r2, #0
 8008584:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	785b      	ldrb	r3, [r3, #1]
 8008590:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008592:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8008594:	68ba      	ldr	r2, [r7, #8]
 8008596:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008598:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	78db      	ldrb	r3, [r3, #3]
 800859e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80085a0:	4313      	orrs	r3, r2
 80085a2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	6979      	ldr	r1, [r7, #20]
 80085aa:	4b18      	ldr	r3, [pc, #96]	@ (800860c <HAL_RTC_SetTime+0x138>)
 80085ac:	400b      	ands	r3, r1
 80085ae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	689a      	ldr	r2, [r3, #8]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80085be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	6899      	ldr	r1, [r3, #8]
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	68da      	ldr	r2, [r3, #12]
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	431a      	orrs	r2, r3
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	430a      	orrs	r2, r1
 80085d6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80085d8:	68f8      	ldr	r0, [r7, #12]
 80085da:	f000 f8f9 	bl	80087d0 <RTC_ExitInitMode>
 80085de:	4603      	mov	r3, r0
 80085e0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	22ff      	movs	r2, #255	@ 0xff
 80085e8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80085ea:	7cfb      	ldrb	r3, [r7, #19]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d103      	bne.n	80085f8 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008600:	7cfb      	ldrb	r3, [r7, #19]
}
 8008602:	4618      	mov	r0, r3
 8008604:	371c      	adds	r7, #28
 8008606:	46bd      	mov	sp, r7
 8008608:	bd90      	pop	{r4, r7, pc}
 800860a:	bf00      	nop
 800860c:	007f7f7f 	.word	0x007f7f7f

08008610 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008610:	b590      	push	{r4, r7, lr}
 8008612:	b087      	sub	sp, #28
 8008614:	af00      	add	r7, sp, #0
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008622:	2b01      	cmp	r3, #1
 8008624:	d101      	bne.n	800862a <HAL_RTC_SetDate+0x1a>
 8008626:	2302      	movs	r3, #2
 8008628:	e073      	b.n	8008712 <HAL_RTC_SetDate+0x102>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2202      	movs	r2, #2
 8008636:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10e      	bne.n	800865e <HAL_RTC_SetDate+0x4e>
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	785b      	ldrb	r3, [r3, #1]
 8008644:	f003 0310 	and.w	r3, r3, #16
 8008648:	2b00      	cmp	r3, #0
 800864a:	d008      	beq.n	800865e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	785b      	ldrb	r3, [r3, #1]
 8008650:	f023 0310 	bic.w	r3, r3, #16
 8008654:	b2db      	uxtb	r3, r3
 8008656:	330a      	adds	r3, #10
 8008658:	b2da      	uxtb	r2, r3
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d11c      	bne.n	800869e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	78db      	ldrb	r3, [r3, #3]
 8008668:	4618      	mov	r0, r3
 800866a:	f000 f8ef 	bl	800884c <RTC_ByteToBcd2>
 800866e:	4603      	mov	r3, r0
 8008670:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	785b      	ldrb	r3, [r3, #1]
 8008676:	4618      	mov	r0, r3
 8008678:	f000 f8e8 	bl	800884c <RTC_ByteToBcd2>
 800867c:	4603      	mov	r3, r0
 800867e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008680:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	789b      	ldrb	r3, [r3, #2]
 8008686:	4618      	mov	r0, r3
 8008688:	f000 f8e0 	bl	800884c <RTC_ByteToBcd2>
 800868c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800868e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008698:	4313      	orrs	r3, r2
 800869a:	617b      	str	r3, [r7, #20]
 800869c:	e00e      	b.n	80086bc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	78db      	ldrb	r3, [r3, #3]
 80086a2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	785b      	ldrb	r3, [r3, #1]
 80086a8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80086aa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80086b0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80086b8:	4313      	orrs	r3, r2
 80086ba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	22ca      	movs	r2, #202	@ 0xca
 80086c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2253      	movs	r2, #83	@ 0x53
 80086ca:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f000 f84b 	bl	8008768 <RTC_EnterInitMode>
 80086d2:	4603      	mov	r3, r0
 80086d4:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80086d6:	7cfb      	ldrb	r3, [r7, #19]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d10a      	bne.n	80086f2 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	6979      	ldr	r1, [r7, #20]
 80086e2:	4b0e      	ldr	r3, [pc, #56]	@ (800871c <HAL_RTC_SetDate+0x10c>)
 80086e4:	400b      	ands	r3, r1
 80086e6:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f000 f871 	bl	80087d0 <RTC_ExitInitMode>
 80086ee:	4603      	mov	r3, r0
 80086f0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	22ff      	movs	r2, #255	@ 0xff
 80086f8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80086fa:	7cfb      	ldrb	r3, [r7, #19]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d103      	bne.n	8008708 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2200      	movs	r2, #0
 800870c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008710:	7cfb      	ldrb	r3, [r7, #19]


}
 8008712:	4618      	mov	r0, r3
 8008714:	371c      	adds	r7, #28
 8008716:	46bd      	mov	sp, r7
 8008718:	bd90      	pop	{r4, r7, pc}
 800871a:	bf00      	nop
 800871c:	00ffff3f 	.word	0x00ffff3f

08008720 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a0d      	ldr	r2, [pc, #52]	@ (8008764 <HAL_RTC_WaitForSynchro+0x44>)
 800872e:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8008730:	f7f9 ff3a 	bl	80025a8 <HAL_GetTick>
 8008734:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008736:	e009      	b.n	800874c <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008738:	f7f9 ff36 	bl	80025a8 <HAL_GetTick>
 800873c:	4602      	mov	r2, r0
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008746:	d901      	bls.n	800874c <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e007      	b.n	800875c <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	f003 0320 	and.w	r3, r3, #32
 8008756:	2b00      	cmp	r3, #0
 8008758:	d0ee      	beq.n	8008738 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800875a:	2300      	movs	r3, #0
}
 800875c:	4618      	mov	r0, r3
 800875e:	3710      	adds	r7, #16
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}
 8008764:	0003ff5f 	.word	0x0003ff5f

08008768 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008770:	2300      	movs	r3, #0
 8008772:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68db      	ldr	r3, [r3, #12]
 800877a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800877e:	2b00      	cmp	r3, #0
 8008780:	d120      	bne.n	80087c4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f04f 32ff 	mov.w	r2, #4294967295
 800878a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800878c:	f7f9 ff0c 	bl	80025a8 <HAL_GetTick>
 8008790:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008792:	e00d      	b.n	80087b0 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008794:	f7f9 ff08 	bl	80025a8 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80087a2:	d905      	bls.n	80087b0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80087a4:	2303      	movs	r3, #3
 80087a6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2203      	movs	r2, #3
 80087ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d102      	bne.n	80087c4 <RTC_EnterInitMode+0x5c>
 80087be:	7bfb      	ldrb	r3, [r7, #15]
 80087c0:	2b03      	cmp	r3, #3
 80087c2:	d1e7      	bne.n	8008794 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80087c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
	...

080087d0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087d8:	2300      	movs	r3, #0
 80087da:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80087dc:	4b1a      	ldr	r3, [pc, #104]	@ (8008848 <RTC_ExitInitMode+0x78>)
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	4a19      	ldr	r2, [pc, #100]	@ (8008848 <RTC_ExitInitMode+0x78>)
 80087e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087e6:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80087e8:	4b17      	ldr	r3, [pc, #92]	@ (8008848 <RTC_ExitInitMode+0x78>)
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	f003 0320 	and.w	r3, r3, #32
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d10c      	bne.n	800880e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f7ff ff93 	bl	8008720 <HAL_RTC_WaitForSynchro>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d01e      	beq.n	800883e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2203      	movs	r2, #3
 8008804:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8008808:	2303      	movs	r3, #3
 800880a:	73fb      	strb	r3, [r7, #15]
 800880c:	e017      	b.n	800883e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800880e:	4b0e      	ldr	r3, [pc, #56]	@ (8008848 <RTC_ExitInitMode+0x78>)
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	4a0d      	ldr	r2, [pc, #52]	@ (8008848 <RTC_ExitInitMode+0x78>)
 8008814:	f023 0320 	bic.w	r3, r3, #32
 8008818:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7ff ff80 	bl	8008720 <HAL_RTC_WaitForSynchro>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d005      	beq.n	8008832 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2203      	movs	r2, #3
 800882a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800882e:	2303      	movs	r3, #3
 8008830:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008832:	4b05      	ldr	r3, [pc, #20]	@ (8008848 <RTC_ExitInitMode+0x78>)
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	4a04      	ldr	r2, [pc, #16]	@ (8008848 <RTC_ExitInitMode+0x78>)
 8008838:	f043 0320 	orr.w	r3, r3, #32
 800883c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800883e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008840:	4618      	mov	r0, r3
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}
 8008848:	58004000 	.word	0x58004000

0800884c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800884c:	b480      	push	{r7}
 800884e:	b085      	sub	sp, #20
 8008850:	af00      	add	r7, sp, #0
 8008852:	4603      	mov	r3, r0
 8008854:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008856:	2300      	movs	r3, #0
 8008858:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800885a:	79fb      	ldrb	r3, [r7, #7]
 800885c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800885e:	e005      	b.n	800886c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	3301      	adds	r3, #1
 8008864:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8008866:	7afb      	ldrb	r3, [r7, #11]
 8008868:	3b0a      	subs	r3, #10
 800886a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800886c:	7afb      	ldrb	r3, [r7, #11]
 800886e:	2b09      	cmp	r3, #9
 8008870:	d8f6      	bhi.n	8008860 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	b2db      	uxtb	r3, r3
 8008876:	011b      	lsls	r3, r3, #4
 8008878:	b2da      	uxtb	r2, r3
 800887a:	7afb      	ldrb	r3, [r7, #11]
 800887c:	4313      	orrs	r3, r2
 800887e:	b2db      	uxtb	r3, r3
}
 8008880:	4618      	mov	r0, r3
 8008882:	3714      	adds	r7, #20
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800888c:	b480      	push	{r7}
 800888e:	b087      	sub	sp, #28
 8008890:	af00      	add	r7, sp, #0
 8008892:	60f8      	str	r0, [r7, #12]
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	607a      	str	r2, [r7, #4]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3350      	adds	r3, #80	@ 0x50
 800889e:	617b      	str	r3, [r7, #20]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	4413      	add	r3, r2
 80088a8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	601a      	str	r2, [r3, #0]
}
 80088b0:	bf00      	nop
 80088b2:	371c      	adds	r7, #28
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	3350      	adds	r3, #80	@ 0x50
 80088cc:	60fb      	str	r3, [r7, #12]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	68fa      	ldr	r2, [r7, #12]
 80088d4:	4413      	add	r3, r2
 80088d6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3714      	adds	r7, #20
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b08a      	sub	sp, #40	@ 0x28
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d101      	bne.n	80088fa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e075      	b.n	80089e6 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d105      	bne.n	8008912 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f005 f9b9 	bl	800dc84 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2204      	movs	r2, #4
 8008916:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f868 	bl	80089f0 <HAL_SD_InitCard>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d001      	beq.n	800892a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	e05d      	b.n	80089e6 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800892a:	f107 0308 	add.w	r3, r7, #8
 800892e:	4619      	mov	r1, r3
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 fa9d 	bl	8008e70 <HAL_SD_GetCardStatus>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d001      	beq.n	8008940 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e052      	b.n	80089e6 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8008940:	7e3b      	ldrb	r3, [r7, #24]
 8008942:	b2db      	uxtb	r3, r3
 8008944:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8008946:	7e7b      	ldrb	r3, [r7, #25]
 8008948:	b2db      	uxtb	r3, r3
 800894a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008950:	2b01      	cmp	r3, #1
 8008952:	d10a      	bne.n	800896a <HAL_SD_Init+0x82>
 8008954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008956:	2b00      	cmp	r3, #0
 8008958:	d102      	bne.n	8008960 <HAL_SD_Init+0x78>
 800895a:	6a3b      	ldr	r3, [r7, #32]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d004      	beq.n	800896a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008966:	659a      	str	r2, [r3, #88]	@ 0x58
 8008968:	e00b      	b.n	8008982 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896e:	2b01      	cmp	r3, #1
 8008970:	d104      	bne.n	800897c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008978:	659a      	str	r2, [r3, #88]	@ 0x58
 800897a:	e002      	b.n	8008982 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	68db      	ldr	r3, [r3, #12]
 8008986:	4619      	mov	r1, r3
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 fb2f 	bl	8008fec <HAL_SD_ConfigWideBusOperation>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	e026      	b.n	80089e6 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8008998:	f7f9 fe06 	bl	80025a8 <HAL_GetTick>
 800899c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800899e:	e011      	b.n	80089c4 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80089a0:	f7f9 fe02 	bl	80025a8 <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	69fb      	ldr	r3, [r7, #28]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ae:	d109      	bne.n	80089c4 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80089b6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e010      	b.n	80089e6 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f000 fc23 	bl	8009210 <HAL_SD_GetCardState>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b04      	cmp	r3, #4
 80089ce:	d1e7      	bne.n	80089a0 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3728      	adds	r7, #40	@ 0x28
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
	...

080089f0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80089f0:	b590      	push	{r4, r7, lr}
 80089f2:	b08d      	sub	sp, #52	@ 0x34
 80089f4:	af02      	add	r7, sp, #8
 80089f6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80089fc:	2300      	movs	r3, #0
 80089fe:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008a00:	2300      	movs	r3, #0
 8008a02:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008a04:	2300      	movs	r3, #0
 8008a06:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8008a08:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008a0c:	f04f 0100 	mov.w	r1, #0
 8008a10:	f7fe f9ea 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008a14:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8008a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d109      	bne.n	8008a30 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8008a2a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e070      	b.n	8008b12 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8008a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a32:	0a1b      	lsrs	r3, r3, #8
 8008a34:	4a39      	ldr	r2, [pc, #228]	@ (8008b1c <HAL_SD_InitCard+0x12c>)
 8008a36:	fba2 2303 	umull	r2, r3, r2, r3
 8008a3a:	091b      	lsrs	r3, r3, #4
 8008a3c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681c      	ldr	r4, [r3, #0]
 8008a42:	466a      	mov	r2, sp
 8008a44:	f107 0318 	add.w	r3, r7, #24
 8008a48:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008a4c:	e882 0003 	stmia.w	r2, {r0, r1}
 8008a50:	f107 030c 	add.w	r3, r7, #12
 8008a54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a56:	4620      	mov	r0, r4
 8008a58:	f003 fa06 	bl	800be68 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4618      	mov	r0, r3
 8008a62:	f003 fa38 	bl	800bed6 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d005      	beq.n	8008a78 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	005b      	lsls	r3, r3, #1
 8008a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a76:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8008a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d007      	beq.n	8008a8e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8008a7e:	4a28      	ldr	r2, [pc, #160]	@ (8008b20 <HAL_SD_InitCard+0x130>)
 8008a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a86:	3301      	adds	r3, #1
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7f9 fd99 	bl	80025c0 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fcac 	bl	80093ec <SD_PowerON>
 8008a94:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00b      	beq.n	8008ab4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008aa8:	6a3b      	ldr	r3, [r7, #32]
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e02e      	b.n	8008b12 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 fbcb 	bl	8009250 <SD_InitCard>
 8008aba:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008abc:	6a3b      	ldr	r3, [r7, #32]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d00b      	beq.n	8008ada <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ace:	6a3b      	ldr	r3, [r7, #32]
 8008ad0:	431a      	orrs	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e01b      	b.n	8008b12 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f003 fa8c 	bl	800c000 <SDMMC_CmdBlockLength>
 8008ae8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008aea:	6a3b      	ldr	r3, [r7, #32]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d00f      	beq.n	8008b10 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a0b      	ldr	r2, [pc, #44]	@ (8008b24 <HAL_SD_InitCard+0x134>)
 8008af6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008afc:	6a3b      	ldr	r3, [r7, #32]
 8008afe:	431a      	orrs	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e000      	b.n	8008b12 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	372c      	adds	r7, #44	@ 0x2c
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd90      	pop	{r4, r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	014f8b59 	.word	0x014f8b59
 8008b20:	00012110 	.word	0x00012110
 8008b24:	1fe00fff 	.word	0x1fe00fff

08008b28 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b36:	0f9b      	lsrs	r3, r3, #30
 8008b38:	b2da      	uxtb	r2, r3
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b42:	0e9b      	lsrs	r3, r3, #26
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	f003 030f 	and.w	r3, r3, #15
 8008b4a:	b2da      	uxtb	r2, r3
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b54:	0e1b      	lsrs	r3, r3, #24
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	f003 0303 	and.w	r3, r3, #3
 8008b5c:	b2da      	uxtb	r2, r3
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b66:	0c1b      	lsrs	r3, r3, #16
 8008b68:	b2da      	uxtb	r2, r3
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b72:	0a1b      	lsrs	r3, r3, #8
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b88:	0d1b      	lsrs	r3, r3, #20
 8008b8a:	b29a      	uxth	r2, r3
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b94:	0c1b      	lsrs	r3, r3, #16
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	f003 030f 	and.w	r3, r3, #15
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ba6:	0bdb      	lsrs	r3, r3, #15
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	f003 0301 	and.w	r3, r3, #1
 8008bae:	b2da      	uxtb	r2, r3
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bb8:	0b9b      	lsrs	r3, r3, #14
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bca:	0b5b      	lsrs	r3, r3, #13
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	f003 0301 	and.w	r3, r3, #1
 8008bd2:	b2da      	uxtb	r2, r3
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bdc:	0b1b      	lsrs	r3, r3, #12
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	f003 0301 	and.w	r3, r3, #1
 8008be4:	b2da      	uxtb	r2, r3
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	2200      	movs	r2, #0
 8008bee:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d163      	bne.n	8008cc0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bfc:	009a      	lsls	r2, r3, #2
 8008bfe:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008c02:	4013      	ands	r3, r2
 8008c04:	687a      	ldr	r2, [r7, #4]
 8008c06:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8008c08:	0f92      	lsrs	r2, r2, #30
 8008c0a:	431a      	orrs	r2, r3
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c14:	0edb      	lsrs	r3, r3, #27
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	f003 0307 	and.w	r3, r3, #7
 8008c1c:	b2da      	uxtb	r2, r3
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c26:	0e1b      	lsrs	r3, r3, #24
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	f003 0307 	and.w	r3, r3, #7
 8008c2e:	b2da      	uxtb	r2, r3
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c38:	0d5b      	lsrs	r3, r3, #21
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	f003 0307 	and.w	r3, r3, #7
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c4a:	0c9b      	lsrs	r3, r3, #18
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	f003 0307 	and.w	r3, r3, #7
 8008c52:	b2da      	uxtb	r2, r3
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c5c:	0bdb      	lsrs	r3, r3, #15
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	f003 0307 	and.w	r3, r3, #7
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	1c5a      	adds	r2, r3, #1
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	7e1b      	ldrb	r3, [r3, #24]
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	f003 0307 	and.w	r3, r3, #7
 8008c7e:	3302      	adds	r3, #2
 8008c80:	2201      	movs	r2, #1
 8008c82:	fa02 f303 	lsl.w	r3, r2, r3
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008c8a:	fb03 f202 	mul.w	r2, r3, r2
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	7a1b      	ldrb	r3, [r3, #8]
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	f003 030f 	and.w	r3, r3, #15
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	409a      	lsls	r2, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008cac:	0a52      	lsrs	r2, r2, #9
 8008cae:	fb03 f202 	mul.w	r2, r3, r2
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cbc:	655a      	str	r2, [r3, #84]	@ 0x54
 8008cbe:	e031      	b.n	8008d24 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d11d      	bne.n	8008d04 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ccc:	041b      	lsls	r3, r3, #16
 8008cce:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cd6:	0c1b      	lsrs	r3, r3, #16
 8008cd8:	431a      	orrs	r2, r3
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	029a      	lsls	r2, r3, #10
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cf8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	655a      	str	r2, [r3, #84]	@ 0x54
 8008d02:	e00f      	b.n	8008d24 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a58      	ldr	r2, [pc, #352]	@ (8008e6c <HAL_SD_GetCardCSD+0x344>)
 8008d0a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e09d      	b.n	8008e60 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d28:	0b9b      	lsrs	r3, r3, #14
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	f003 0301 	and.w	r3, r3, #1
 8008d30:	b2da      	uxtb	r2, r3
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d3a:	09db      	lsrs	r3, r3, #7
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d42:	b2da      	uxtb	r2, r3
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d52:	b2da      	uxtb	r2, r3
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d5c:	0fdb      	lsrs	r3, r3, #31
 8008d5e:	b2da      	uxtb	r2, r3
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d68:	0f5b      	lsrs	r3, r3, #29
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	f003 0303 	and.w	r3, r3, #3
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d7a:	0e9b      	lsrs	r3, r3, #26
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	f003 0307 	and.w	r3, r3, #7
 8008d82:	b2da      	uxtb	r2, r3
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d8c:	0d9b      	lsrs	r3, r3, #22
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	f003 030f 	and.w	r3, r3, #15
 8008d94:	b2da      	uxtb	r2, r3
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d9e:	0d5b      	lsrs	r3, r3, #21
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	f003 0301 	and.w	r3, r3, #1
 8008da6:	b2da      	uxtb	r2, r3
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008dba:	0c1b      	lsrs	r3, r3, #16
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	b2da      	uxtb	r2, r3
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008dce:	0bdb      	lsrs	r3, r3, #15
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	f003 0301 	and.w	r3, r3, #1
 8008dd6:	b2da      	uxtb	r2, r3
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008de2:	0b9b      	lsrs	r3, r3, #14
 8008de4:	b2db      	uxtb	r3, r3
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	b2da      	uxtb	r2, r3
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008df6:	0b5b      	lsrs	r3, r3, #13
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	f003 0301 	and.w	r3, r3, #1
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e0a:	0b1b      	lsrs	r3, r3, #12
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	f003 0301 	and.w	r3, r3, #1
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e1e:	0a9b      	lsrs	r3, r3, #10
 8008e20:	b2db      	uxtb	r3, r3
 8008e22:	f003 0303 	and.w	r3, r3, #3
 8008e26:	b2da      	uxtb	r2, r3
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e32:	0a1b      	lsrs	r3, r3, #8
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	f003 0303 	and.w	r3, r3, #3
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e46:	085b      	lsrs	r3, r3, #1
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e4e:	b2da      	uxtb	r2, r3
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr
 8008e6c:	1fe00fff 	.word	0x1fe00fff

08008e70 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b094      	sub	sp, #80	@ 0x50
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	2b03      	cmp	r3, #3
 8008e8a:	d101      	bne.n	8008e90 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e0a7      	b.n	8008fe0 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8008e90:	f107 0308 	add.w	r3, r7, #8
 8008e94:	4619      	mov	r1, r3
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 fb36 	bl	8009508 <SD_SendSDStatus>
 8008e9c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008e9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d011      	beq.n	8008ec8 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a4f      	ldr	r2, [pc, #316]	@ (8008fe8 <HAL_SD_GetCardStatus+0x178>)
 8008eaa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008eb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8008ec6:	e070      	b.n	8008faa <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	099b      	lsrs	r3, r3, #6
 8008ecc:	b2db      	uxtb	r3, r3
 8008ece:	f003 0303 	and.w	r3, r3, #3
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	095b      	lsrs	r3, r3, #5
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	f003 0301 	and.w	r3, r3, #1
 8008ee2:	b2da      	uxtb	r2, r3
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	0a1b      	lsrs	r3, r3, #8
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	0e1b      	lsrs	r3, r3, #24
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	4313      	orrs	r3, r2
 8008efc:	b29a      	uxth	r2, r3
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	061a      	lsls	r2, r3, #24
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	021b      	lsls	r3, r3, #8
 8008f0a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008f0e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	0a1b      	lsrs	r3, r3, #8
 8008f14:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008f18:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	0e1b      	lsrs	r3, r3, #24
 8008f1e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	b2da      	uxtb	r2, r3
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	0a1b      	lsrs	r3, r3, #8
 8008f30:	b2da      	uxtb	r2, r3
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	0d1b      	lsrs	r3, r3, #20
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	f003 030f 	and.w	r3, r3, #15
 8008f40:	b2da      	uxtb	r2, r3
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	0c1b      	lsrs	r3, r3, #16
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	0a9b      	lsrs	r3, r3, #10
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	0a1b      	lsrs	r3, r3, #8
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	f003 0303 	and.w	r3, r3, #3
 8008f7c:	b2da      	uxtb	r2, r3
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	091b      	lsrs	r3, r3, #4
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f003 030f 	and.w	r3, r3, #15
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	b2db      	uxtb	r3, r3
 8008f96:	f003 030f 	and.w	r3, r3, #15
 8008f9a:	b2da      	uxtb	r2, r3
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8008fa0:	69bb      	ldr	r3, [r7, #24]
 8008fa2:	0e1b      	lsrs	r3, r3, #24
 8008fa4:	b2da      	uxtb	r2, r3
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f003 f824 	bl	800c000 <SDMMC_CmdBlockLength>
 8008fb8:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00d      	beq.n	8008fdc <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a08      	ldr	r2, [pc, #32]	@ (8008fe8 <HAL_SD_GetCardStatus+0x178>)
 8008fc6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008fcc:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8008fdc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3750      	adds	r7, #80	@ 0x50
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}
 8008fe8:	1fe00fff 	.word	0x1fe00fff

08008fec <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008fec:	b590      	push	{r4, r7, lr}
 8008fee:	b08d      	sub	sp, #52	@ 0x34
 8008ff0:	af02      	add	r7, sp, #8
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2203      	movs	r2, #3
 8009000:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009008:	2b03      	cmp	r3, #3
 800900a:	d02e      	beq.n	800906a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009012:	d106      	bne.n	8009022 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009018:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009020:	e029      	b.n	8009076 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009028:	d10a      	bne.n	8009040 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fb64 	bl	80096f8 <SD_WideBus_Enable>
 8009030:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009036:	6a3b      	ldr	r3, [r7, #32]
 8009038:	431a      	orrs	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	635a      	str	r2, [r3, #52]	@ 0x34
 800903e:	e01a      	b.n	8009076 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d10a      	bne.n	800905c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 fba1 	bl	800978e <SD_WideBus_Disable>
 800904c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009052:	6a3b      	ldr	r3, [r7, #32]
 8009054:	431a      	orrs	r2, r3
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	635a      	str	r2, [r3, #52]	@ 0x34
 800905a:	e00c      	b.n	8009076 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009060:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	635a      	str	r2, [r3, #52]	@ 0x34
 8009068:	e005      	b.n	8009076 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800906e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800907a:	2b00      	cmp	r3, #0
 800907c:	d007      	beq.n	800908e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a5f      	ldr	r2, [pc, #380]	@ (8009200 <HAL_SD_ConfigWideBusOperation+0x214>)
 8009084:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800908c:	e096      	b.n	80091bc <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800908e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8009092:	f04f 0100 	mov.w	r1, #0
 8009096:	f7fd fea7 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 800909a:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 8083 	beq.w	80091aa <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	695a      	ldr	r2, [r3, #20]
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	4950      	ldr	r1, [pc, #320]	@ (8009204 <HAL_SD_ConfigWideBusOperation+0x218>)
 80090c2:	fba1 1303 	umull	r1, r3, r1, r3
 80090c6:	0e1b      	lsrs	r3, r3, #24
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d303      	bcc.n	80090d4 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	695b      	ldr	r3, [r3, #20]
 80090d0:	61bb      	str	r3, [r7, #24]
 80090d2:	e05a      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090dc:	d103      	bne.n	80090e6 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	695b      	ldr	r3, [r3, #20]
 80090e2:	61bb      	str	r3, [r7, #24]
 80090e4:	e051      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ee:	d126      	bne.n	800913e <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	695b      	ldr	r3, [r3, #20]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10e      	bne.n	8009116 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	4a43      	ldr	r2, [pc, #268]	@ (8009208 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d906      	bls.n	800910e <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	4a40      	ldr	r2, [pc, #256]	@ (8009204 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009104:	fba2 2303 	umull	r2, r3, r2, r3
 8009108:	0e5b      	lsrs	r3, r3, #25
 800910a:	61bb      	str	r3, [r7, #24]
 800910c:	e03d      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	695b      	ldr	r3, [r3, #20]
 8009112:	61bb      	str	r3, [r7, #24]
 8009114:	e039      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	695b      	ldr	r3, [r3, #20]
 800911a:	005b      	lsls	r3, r3, #1
 800911c:	69fa      	ldr	r2, [r7, #28]
 800911e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009122:	4a39      	ldr	r2, [pc, #228]	@ (8009208 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d906      	bls.n	8009136 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	4a36      	ldr	r2, [pc, #216]	@ (8009204 <HAL_SD_ConfigWideBusOperation+0x218>)
 800912c:	fba2 2303 	umull	r2, r3, r2, r3
 8009130:	0e5b      	lsrs	r3, r3, #25
 8009132:	61bb      	str	r3, [r7, #24]
 8009134:	e029      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	695b      	ldr	r3, [r3, #20]
 800913a:	61bb      	str	r3, [r7, #24]
 800913c:	e025      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	695b      	ldr	r3, [r3, #20]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d10e      	bne.n	8009164 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8009146:	69fb      	ldr	r3, [r7, #28]
 8009148:	4a30      	ldr	r2, [pc, #192]	@ (800920c <HAL_SD_ConfigWideBusOperation+0x220>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d906      	bls.n	800915c <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	4a2c      	ldr	r2, [pc, #176]	@ (8009204 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009152:	fba2 2303 	umull	r2, r3, r2, r3
 8009156:	0e1b      	lsrs	r3, r3, #24
 8009158:	61bb      	str	r3, [r7, #24]
 800915a:	e016      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	695b      	ldr	r3, [r3, #20]
 8009160:	61bb      	str	r3, [r7, #24]
 8009162:	e012      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	695b      	ldr	r3, [r3, #20]
 8009168:	005b      	lsls	r3, r3, #1
 800916a:	69fa      	ldr	r2, [r7, #28]
 800916c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009170:	4a26      	ldr	r2, [pc, #152]	@ (800920c <HAL_SD_ConfigWideBusOperation+0x220>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d906      	bls.n	8009184 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8009176:	69fb      	ldr	r3, [r7, #28]
 8009178:	4a22      	ldr	r2, [pc, #136]	@ (8009204 <HAL_SD_ConfigWideBusOperation+0x218>)
 800917a:	fba2 2303 	umull	r2, r3, r2, r3
 800917e:	0e1b      	lsrs	r3, r3, #24
 8009180:	61bb      	str	r3, [r7, #24]
 8009182:	e002      	b.n	800918a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681c      	ldr	r4, [r3, #0]
 800918e:	466a      	mov	r2, sp
 8009190:	f107 0314 	add.w	r3, r7, #20
 8009194:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009198:	e882 0003 	stmia.w	r2, {r0, r1}
 800919c:	f107 0308 	add.w	r3, r7, #8
 80091a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80091a2:	4620      	mov	r0, r4
 80091a4:	f002 fe60 	bl	800be68 <SDMMC_Init>
 80091a8:	e008      	b.n	80091bc <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091ae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80091c4:	4618      	mov	r0, r3
 80091c6:	f002 ff1b 	bl	800c000 <SDMMC_CmdBlockLength>
 80091ca:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80091cc:	6a3b      	ldr	r3, [r7, #32]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00c      	beq.n	80091ec <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a0a      	ldr	r2, [pc, #40]	@ (8009200 <HAL_SD_ConfigWideBusOperation+0x214>)
 80091d8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091de:	6a3b      	ldr	r3, [r7, #32]
 80091e0:	431a      	orrs	r2, r3
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80091e6:	2301      	movs	r3, #1
 80091e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 80091f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	372c      	adds	r7, #44	@ 0x2c
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd90      	pop	{r4, r7, pc}
 8009200:	1fe00fff 	.word	0x1fe00fff
 8009204:	55e63b89 	.word	0x55e63b89
 8009208:	02faf080 	.word	0x02faf080
 800920c:	017d7840 	.word	0x017d7840

08009210 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b086      	sub	sp, #24
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009218:	2300      	movs	r3, #0
 800921a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800921c:	f107 030c 	add.w	r3, r7, #12
 8009220:	4619      	mov	r1, r3
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f000 fa40 	bl	80096a8 <SD_SendStatus>
 8009228:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d005      	beq.n	800923c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	431a      	orrs	r2, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	0a5b      	lsrs	r3, r3, #9
 8009240:	f003 030f 	and.w	r3, r3, #15
 8009244:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009246:	693b      	ldr	r3, [r7, #16]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3718      	adds	r7, #24
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b090      	sub	sp, #64	@ 0x40
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8009258:	2300      	movs	r3, #0
 800925a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800925c:	f7f9 f9a4 	bl	80025a8 <HAL_GetTick>
 8009260:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4618      	mov	r0, r3
 8009268:	f002 fe46 	bl	800bef8 <SDMMC_GetPowerState>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d102      	bne.n	8009278 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009272:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009276:	e0b5      	b.n	80093e4 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800927c:	2b03      	cmp	r3, #3
 800927e:	d02e      	beq.n	80092de <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	4618      	mov	r0, r3
 8009286:	f002 ffc7 	bl	800c218 <SDMMC_CmdSendCID>
 800928a:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800928c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928e:	2b00      	cmp	r3, #0
 8009290:	d001      	beq.n	8009296 <SD_InitCard+0x46>
    {
      return errorstate;
 8009292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009294:	e0a6      	b.n	80093e4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2100      	movs	r1, #0
 800929c:	4618      	mov	r0, r3
 800929e:	f002 fe70 	bl	800bf82 <SDMMC_GetResponse>
 80092a2:	4602      	mov	r2, r0
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	2104      	movs	r1, #4
 80092ae:	4618      	mov	r0, r3
 80092b0:	f002 fe67 	bl	800bf82 <SDMMC_GetResponse>
 80092b4:	4602      	mov	r2, r0
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2108      	movs	r1, #8
 80092c0:	4618      	mov	r0, r3
 80092c2:	f002 fe5e 	bl	800bf82 <SDMMC_GetResponse>
 80092c6:	4602      	mov	r2, r0
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	210c      	movs	r1, #12
 80092d2:	4618      	mov	r0, r3
 80092d4:	f002 fe55 	bl	800bf82 <SDMMC_GetResponse>
 80092d8:	4602      	mov	r2, r0
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d01d      	beq.n	8009322 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 80092e6:	e019      	b.n	800931c <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f107 020a 	add.w	r2, r7, #10
 80092f0:	4611      	mov	r1, r2
 80092f2:	4618      	mov	r0, r3
 80092f4:	f002 ffcf 	bl	800c296 <SDMMC_CmdSetRelAdd>
 80092f8:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 80092fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <SD_InitCard+0xb4>
      {
        return errorstate;
 8009300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009302:	e06f      	b.n	80093e4 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8009304:	f7f9 f950 	bl	80025a8 <HAL_GetTick>
 8009308:	4602      	mov	r2, r0
 800930a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8009312:	4293      	cmp	r3, r2
 8009314:	d902      	bls.n	800931c <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8009316:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800931a:	e063      	b.n	80093e4 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800931c:	897b      	ldrh	r3, [r7, #10]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d0e2      	beq.n	80092e8 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009326:	2b03      	cmp	r3, #3
 8009328:	d036      	beq.n	8009398 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800932a:	897b      	ldrh	r3, [r7, #10]
 800932c:	461a      	mov	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800933a:	041b      	lsls	r3, r3, #16
 800933c:	4619      	mov	r1, r3
 800933e:	4610      	mov	r0, r2
 8009340:	f002 ff89 	bl	800c256 <SDMMC_CmdSendCSD>
 8009344:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <SD_InitCard+0x100>
    {
      return errorstate;
 800934c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934e:	e049      	b.n	80093e4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2100      	movs	r1, #0
 8009356:	4618      	mov	r0, r3
 8009358:	f002 fe13 	bl	800bf82 <SDMMC_GetResponse>
 800935c:	4602      	mov	r2, r0
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2104      	movs	r1, #4
 8009368:	4618      	mov	r0, r3
 800936a:	f002 fe0a 	bl	800bf82 <SDMMC_GetResponse>
 800936e:	4602      	mov	r2, r0
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2108      	movs	r1, #8
 800937a:	4618      	mov	r0, r3
 800937c:	f002 fe01 	bl	800bf82 <SDMMC_GetResponse>
 8009380:	4602      	mov	r2, r0
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	210c      	movs	r1, #12
 800938c:	4618      	mov	r0, r3
 800938e:	f002 fdf8 	bl	800bf82 <SDMMC_GetResponse>
 8009392:	4602      	mov	r2, r0
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	2104      	movs	r1, #4
 800939e:	4618      	mov	r0, r3
 80093a0:	f002 fdef 	bl	800bf82 <SDMMC_GetResponse>
 80093a4:	4603      	mov	r3, r0
 80093a6:	0d1a      	lsrs	r2, r3, #20
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80093ac:	f107 030c 	add.w	r3, r7, #12
 80093b0:	4619      	mov	r1, r3
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f7ff fbb8 	bl	8008b28 <HAL_SD_GetCardCSD>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d002      	beq.n	80093c4 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80093be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80093c2:	e00f      	b.n	80093e4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093cc:	041b      	lsls	r3, r3, #16
 80093ce:	4619      	mov	r1, r3
 80093d0:	4610      	mov	r0, r2
 80093d2:	f002 fe38 	bl	800c046 <SDMMC_CmdSelDesel>
 80093d6:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 80093d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d001      	beq.n	80093e2 <SD_InitCard+0x192>
  {
    return errorstate;
 80093de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e0:	e000      	b.n	80093e4 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3740      	adds	r7, #64	@ 0x40
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80093f4:	2300      	movs	r3, #0
 80093f6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 80093f8:	2300      	movs	r3, #0
 80093fa:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 80093fc:	2300      	movs	r3, #0
 80093fe:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4618      	mov	r0, r3
 8009406:	f002 fe41 	bl	800c08c <SDMMC_CmdGoIdleState>
 800940a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d001      	beq.n	8009416 <SD_PowerON+0x2a>
  {
    return errorstate;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	e072      	b.n	80094fc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4618      	mov	r0, r3
 800941c:	f002 fe54 	bl	800c0c8 <SDMMC_CmdOperCond>
 8009420:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009428:	d10d      	bne.n	8009446 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4618      	mov	r0, r3
 8009436:	f002 fe29 	bl	800c08c <SDMMC_CmdGoIdleState>
 800943a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d004      	beq.n	800944c <SD_PowerON+0x60>
    {
      return errorstate;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	e05a      	b.n	80094fc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2201      	movs	r2, #1
 800944a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009450:	2b01      	cmp	r3, #1
 8009452:	d137      	bne.n	80094c4 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2100      	movs	r1, #0
 800945a:	4618      	mov	r0, r3
 800945c:	f002 fe54 	bl	800c108 <SDMMC_CmdAppCommand>
 8009460:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d02d      	beq.n	80094c4 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009468:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800946c:	e046      	b.n	80094fc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2100      	movs	r1, #0
 8009474:	4618      	mov	r0, r3
 8009476:	f002 fe47 	bl	800c108 <SDMMC_CmdAppCommand>
 800947a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d001      	beq.n	8009486 <SD_PowerON+0x9a>
    {
      return errorstate;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	e03a      	b.n	80094fc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	491e      	ldr	r1, [pc, #120]	@ (8009504 <SD_PowerON+0x118>)
 800948c:	4618      	mov	r0, r3
 800948e:	f002 fe5e 	bl	800c14e <SDMMC_CmdAppOperCommand>
 8009492:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d002      	beq.n	80094a0 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800949a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800949e:	e02d      	b.n	80094fc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2100      	movs	r1, #0
 80094a6:	4618      	mov	r0, r3
 80094a8:	f002 fd6b 	bl	800bf82 <SDMMC_GetResponse>
 80094ac:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	0fdb      	lsrs	r3, r3, #31
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d101      	bne.n	80094ba <SD_PowerON+0xce>
 80094b6:	2301      	movs	r3, #1
 80094b8:	e000      	b.n	80094bc <SD_PowerON+0xd0>
 80094ba:	2300      	movs	r3, #0
 80094bc:	613b      	str	r3, [r7, #16]

    count++;
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	3301      	adds	r3, #1
 80094c2:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d802      	bhi.n	80094d4 <SD_PowerON+0xe8>
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d0cc      	beq.n	800946e <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80094da:	4293      	cmp	r3, r2
 80094dc:	d902      	bls.n	80094e4 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80094de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80094e2:	e00b      	b.n	80094fc <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3718      	adds	r7, #24
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	c1100000 	.word	0xc1100000

08009508 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b08c      	sub	sp, #48	@ 0x30
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009512:	f7f9 f849 	bl	80025a8 <HAL_GetTick>
 8009516:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2100      	movs	r1, #0
 8009522:	4618      	mov	r0, r3
 8009524:	f002 fd2d 	bl	800bf82 <SDMMC_GetResponse>
 8009528:	4603      	mov	r3, r0
 800952a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800952e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009532:	d102      	bne.n	800953a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009534:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009538:	e0b0      	b.n	800969c <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2140      	movs	r1, #64	@ 0x40
 8009540:	4618      	mov	r0, r3
 8009542:	f002 fd5d 	bl	800c000 <SDMMC_CmdBlockLength>
 8009546:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d005      	beq.n	800955a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009556:	6a3b      	ldr	r3, [r7, #32]
 8009558:	e0a0      	b.n	800969c <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009562:	041b      	lsls	r3, r3, #16
 8009564:	4619      	mov	r1, r3
 8009566:	4610      	mov	r0, r2
 8009568:	f002 fdce 	bl	800c108 <SDMMC_CmdAppCommand>
 800956c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800956e:	6a3b      	ldr	r3, [r7, #32]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d005      	beq.n	8009580 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800957c:	6a3b      	ldr	r3, [r7, #32]
 800957e:	e08d      	b.n	800969c <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009580:	f04f 33ff 	mov.w	r3, #4294967295
 8009584:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8009586:	2340      	movs	r3, #64	@ 0x40
 8009588:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800958a:	2360      	movs	r3, #96	@ 0x60
 800958c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800958e:	2302      	movs	r3, #2
 8009590:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009592:	2300      	movs	r3, #0
 8009594:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009596:	2301      	movs	r3, #1
 8009598:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f107 0208 	add.w	r2, r7, #8
 80095a2:	4611      	mov	r1, r2
 80095a4:	4618      	mov	r0, r3
 80095a6:	f002 fcff 	bl	800bfa8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4618      	mov	r0, r3
 80095b0:	f002 feb6 	bl	800c320 <SDMMC_CmdStatusRegister>
 80095b4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80095b6:	6a3b      	ldr	r3, [r7, #32]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d02b      	beq.n	8009614 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80095c4:	6a3b      	ldr	r3, [r7, #32]
 80095c6:	e069      	b.n	800969c <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d013      	beq.n	80095fe <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 80095d6:	2300      	movs	r3, #0
 80095d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095da:	e00d      	b.n	80095f8 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4618      	mov	r0, r3
 80095e2:	f002 fc6b 	bl	800bebc <SDMMC_ReadFIFO>
 80095e6:	4602      	mov	r2, r0
 80095e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ea:	601a      	str	r2, [r3, #0]
        pData++;
 80095ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ee:	3304      	adds	r3, #4
 80095f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 80095f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f4:	3301      	adds	r3, #1
 80095f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fa:	2b07      	cmp	r3, #7
 80095fc:	d9ee      	bls.n	80095dc <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80095fe:	f7f8 ffd3 	bl	80025a8 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960c:	d102      	bne.n	8009614 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800960e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009612:	e043      	b.n	800969c <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800961a:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800961e:	2b00      	cmp	r3, #0
 8009620:	d0d2      	beq.n	80095c8 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009628:	f003 0308 	and.w	r3, r3, #8
 800962c:	2b00      	cmp	r3, #0
 800962e:	d001      	beq.n	8009634 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009630:	2308      	movs	r3, #8
 8009632:	e033      	b.n	800969c <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800963a:	f003 0302 	and.w	r3, r3, #2
 800963e:	2b00      	cmp	r3, #0
 8009640:	d001      	beq.n	8009646 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009642:	2302      	movs	r3, #2
 8009644:	e02a      	b.n	800969c <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800964c:	f003 0320 	and.w	r3, r3, #32
 8009650:	2b00      	cmp	r3, #0
 8009652:	d017      	beq.n	8009684 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009654:	2320      	movs	r3, #32
 8009656:	e021      	b.n	800969c <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4618      	mov	r0, r3
 800965e:	f002 fc2d 	bl	800bebc <SDMMC_ReadFIFO>
 8009662:	4602      	mov	r2, r0
 8009664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009666:	601a      	str	r2, [r3, #0]
    pData++;
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	3304      	adds	r3, #4
 800966c:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800966e:	f7f8 ff9b 	bl	80025a8 <HAL_GetTick>
 8009672:	4602      	mov	r2, r0
 8009674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009676:	1ad3      	subs	r3, r2, r3
 8009678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800967c:	d102      	bne.n	8009684 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800967e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009682:	e00b      	b.n	800969c <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800968a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1e2      	bne.n	8009658 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a03      	ldr	r2, [pc, #12]	@ (80096a4 <SD_SendSDStatus+0x19c>)
 8009698:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3730      	adds	r7, #48	@ 0x30
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	18000f3a 	.word	0x18000f3a

080096a8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d102      	bne.n	80096be <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80096b8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80096bc:	e018      	b.n	80096f0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096c6:	041b      	lsls	r3, r3, #16
 80096c8:	4619      	mov	r1, r3
 80096ca:	4610      	mov	r0, r2
 80096cc:	f002 fe05 	bl	800c2da <SDMMC_CmdSendStatus>
 80096d0:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <SD_SendStatus+0x34>
  {
    return errorstate;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	e009      	b.n	80096f0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2100      	movs	r1, #0
 80096e2:	4618      	mov	r0, r3
 80096e4:	f002 fc4d 	bl	800bf82 <SDMMC_GetResponse>
 80096e8:	4602      	mov	r2, r0
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3710      	adds	r7, #16
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b086      	sub	sp, #24
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009700:	2300      	movs	r3, #0
 8009702:	60fb      	str	r3, [r7, #12]
 8009704:	2300      	movs	r3, #0
 8009706:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2100      	movs	r1, #0
 800970e:	4618      	mov	r0, r3
 8009710:	f002 fc37 	bl	800bf82 <SDMMC_GetResponse>
 8009714:	4603      	mov	r3, r0
 8009716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800971a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800971e:	d102      	bne.n	8009726 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009720:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009724:	e02f      	b.n	8009786 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009726:	f107 030c 	add.w	r3, r7, #12
 800972a:	4619      	mov	r1, r3
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 f879 	bl	8009824 <SD_FindSCR>
 8009732:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d001      	beq.n	800973e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	e023      	b.n	8009786 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009744:	2b00      	cmp	r3, #0
 8009746:	d01c      	beq.n	8009782 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009750:	041b      	lsls	r3, r3, #16
 8009752:	4619      	mov	r1, r3
 8009754:	4610      	mov	r0, r2
 8009756:	f002 fcd7 	bl	800c108 <SDMMC_CmdAppCommand>
 800975a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d001      	beq.n	8009766 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	e00f      	b.n	8009786 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2102      	movs	r1, #2
 800976c:	4618      	mov	r0, r3
 800976e:	f002 fd0e 	bl	800c18e <SDMMC_CmdBusWidth>
 8009772:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d001      	beq.n	800977e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	e003      	b.n	8009786 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800977e:	2300      	movs	r3, #0
 8009780:	e001      	b.n	8009786 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009782:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009786:	4618      	mov	r0, r3
 8009788:	3718      	adds	r7, #24
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800978e:	b580      	push	{r7, lr}
 8009790:	b086      	sub	sp, #24
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
 800979a:	2300      	movs	r3, #0
 800979c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2100      	movs	r1, #0
 80097a4:	4618      	mov	r0, r3
 80097a6:	f002 fbec 	bl	800bf82 <SDMMC_GetResponse>
 80097aa:	4603      	mov	r3, r0
 80097ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097b4:	d102      	bne.n	80097bc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80097b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80097ba:	e02f      	b.n	800981c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80097bc:	f107 030c 	add.w	r3, r7, #12
 80097c0:	4619      	mov	r1, r3
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f82e 	bl	8009824 <SD_FindSCR>
 80097c8:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d001      	beq.n	80097d4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	e023      	b.n	800981c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d01c      	beq.n	8009818 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097e6:	041b      	lsls	r3, r3, #16
 80097e8:	4619      	mov	r1, r3
 80097ea:	4610      	mov	r0, r2
 80097ec:	f002 fc8c 	bl	800c108 <SDMMC_CmdAppCommand>
 80097f0:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d001      	beq.n	80097fc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	e00f      	b.n	800981c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2100      	movs	r1, #0
 8009802:	4618      	mov	r0, r3
 8009804:	f002 fcc3 	bl	800c18e <SDMMC_CmdBusWidth>
 8009808:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d001      	beq.n	8009814 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	e003      	b.n	800981c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009814:	2300      	movs	r3, #0
 8009816:	e001      	b.n	800981c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009818:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800981c:	4618      	mov	r0, r3
 800981e:	3718      	adds	r7, #24
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b08e      	sub	sp, #56	@ 0x38
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800982e:	f7f8 febb 	bl	80025a8 <HAL_GetTick>
 8009832:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8009834:	2300      	movs	r3, #0
 8009836:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8009838:	2300      	movs	r3, #0
 800983a:	60bb      	str	r3, [r7, #8]
 800983c:	2300      	movs	r3, #0
 800983e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2108      	movs	r1, #8
 800984a:	4618      	mov	r0, r3
 800984c:	f002 fbd8 	bl	800c000 <SDMMC_CmdBlockLength>
 8009850:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8009852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009854:	2b00      	cmp	r3, #0
 8009856:	d001      	beq.n	800985c <SD_FindSCR+0x38>
  {
    return errorstate;
 8009858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985a:	e0ad      	b.n	80099b8 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009864:	041b      	lsls	r3, r3, #16
 8009866:	4619      	mov	r1, r3
 8009868:	4610      	mov	r0, r2
 800986a:	f002 fc4d 	bl	800c108 <SDMMC_CmdAppCommand>
 800986e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8009870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009872:	2b00      	cmp	r3, #0
 8009874:	d001      	beq.n	800987a <SD_FindSCR+0x56>
  {
    return errorstate;
 8009876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009878:	e09e      	b.n	80099b8 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800987a:	f04f 33ff 	mov.w	r3, #4294967295
 800987e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009880:	2308      	movs	r3, #8
 8009882:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8009884:	2330      	movs	r3, #48	@ 0x30
 8009886:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009888:	2302      	movs	r3, #2
 800988a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800988c:	2300      	movs	r3, #0
 800988e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009890:	2301      	movs	r3, #1
 8009892:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f107 0210 	add.w	r2, r7, #16
 800989c:	4611      	mov	r1, r2
 800989e:	4618      	mov	r0, r3
 80098a0:	f002 fb82 	bl	800bfa8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4618      	mov	r0, r3
 80098aa:	f002 fc93 	bl	800c1d4 <SDMMC_CmdSendSCR>
 80098ae:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80098b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d027      	beq.n	8009906 <SD_FindSCR+0xe2>
  {
    return errorstate;
 80098b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b8:	e07e      	b.n	80099b8 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d113      	bne.n	80098f0 <SD_FindSCR+0xcc>
 80098c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d110      	bne.n	80098f0 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f002 faf2 	bl	800bebc <SDMMC_ReadFIFO>
 80098d8:	4603      	mov	r3, r0
 80098da:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4618      	mov	r0, r3
 80098e2:	f002 faeb 	bl	800bebc <SDMMC_ReadFIFO>
 80098e6:	4603      	mov	r3, r0
 80098e8:	60fb      	str	r3, [r7, #12]
      index++;
 80098ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ec:	3301      	adds	r3, #1
 80098ee:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80098f0:	f7f8 fe5a 	bl	80025a8 <HAL_GetTick>
 80098f4:	4602      	mov	r2, r0
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	1ad3      	subs	r3, r2, r3
 80098fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fe:	d102      	bne.n	8009906 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009900:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009904:	e058      	b.n	80099b8 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800990c:	f240 532a 	movw	r3, #1322	@ 0x52a
 8009910:	4013      	ands	r3, r2
 8009912:	2b00      	cmp	r3, #0
 8009914:	d0d1      	beq.n	80098ba <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800991c:	f003 0308 	and.w	r3, r3, #8
 8009920:	2b00      	cmp	r3, #0
 8009922:	d005      	beq.n	8009930 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	2208      	movs	r2, #8
 800992a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800992c:	2308      	movs	r3, #8
 800992e:	e043      	b.n	80099b8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009936:	f003 0302 	and.w	r3, r3, #2
 800993a:	2b00      	cmp	r3, #0
 800993c:	d005      	beq.n	800994a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2202      	movs	r2, #2
 8009944:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009946:	2302      	movs	r3, #2
 8009948:	e036      	b.n	80099b8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009950:	f003 0320 	and.w	r3, r3, #32
 8009954:	2b00      	cmp	r3, #0
 8009956:	d005      	beq.n	8009964 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2220      	movs	r2, #32
 800995e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009960:	2320      	movs	r3, #32
 8009962:	e029      	b.n	80099b8 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a15      	ldr	r2, [pc, #84]	@ (80099c0 <SD_FindSCR+0x19c>)
 800996a:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	061a      	lsls	r2, r3, #24
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	021b      	lsls	r3, r3, #8
 8009974:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009978:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	0a1b      	lsrs	r3, r3, #8
 800997e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8009982:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	0e1b      	lsrs	r3, r3, #24
 8009988:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800998a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800998c:	601a      	str	r2, [r3, #0]
    scr++;
 800998e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009990:	3304      	adds	r3, #4
 8009992:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	061a      	lsls	r2, r3, #24
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	021b      	lsls	r3, r3, #8
 800999c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80099a0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	0a1b      	lsrs	r3, r3, #8
 80099a6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80099aa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	0e1b      	lsrs	r3, r3, #24
 80099b0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80099b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80099b6:	2300      	movs	r3, #0
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3738      	adds	r7, #56	@ 0x38
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}
 80099c0:	18000f3a 	.word	0x18000f3a

080099c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e10f      	b.n	8009bf6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a87      	ldr	r2, [pc, #540]	@ (8009c00 <HAL_SPI_Init+0x23c>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d00f      	beq.n	8009a06 <HAL_SPI_Init+0x42>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a86      	ldr	r2, [pc, #536]	@ (8009c04 <HAL_SPI_Init+0x240>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d00a      	beq.n	8009a06 <HAL_SPI_Init+0x42>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a84      	ldr	r2, [pc, #528]	@ (8009c08 <HAL_SPI_Init+0x244>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d005      	beq.n	8009a06 <HAL_SPI_Init+0x42>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	2b0f      	cmp	r3, #15
 8009a00:	d901      	bls.n	8009a06 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
 8009a04:	e0f7      	b.n	8009bf6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 fe2e 	bl	800a668 <SPI_GetPacketSize>
 8009a0c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a7b      	ldr	r2, [pc, #492]	@ (8009c00 <HAL_SPI_Init+0x23c>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d00c      	beq.n	8009a32 <HAL_SPI_Init+0x6e>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a79      	ldr	r2, [pc, #484]	@ (8009c04 <HAL_SPI_Init+0x240>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d007      	beq.n	8009a32 <HAL_SPI_Init+0x6e>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a78      	ldr	r2, [pc, #480]	@ (8009c08 <HAL_SPI_Init+0x244>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d002      	beq.n	8009a32 <HAL_SPI_Init+0x6e>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2b08      	cmp	r3, #8
 8009a30:	d811      	bhi.n	8009a56 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009a36:	4a72      	ldr	r2, [pc, #456]	@ (8009c00 <HAL_SPI_Init+0x23c>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d009      	beq.n	8009a50 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a70      	ldr	r2, [pc, #448]	@ (8009c04 <HAL_SPI_Init+0x240>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d004      	beq.n	8009a50 <HAL_SPI_Init+0x8c>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a6f      	ldr	r2, [pc, #444]	@ (8009c08 <HAL_SPI_Init+0x244>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d104      	bne.n	8009a5a <HAL_SPI_Init+0x96>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2b10      	cmp	r3, #16
 8009a54:	d901      	bls.n	8009a5a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e0cd      	b.n	8009bf6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d106      	bne.n	8009a74 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f004 fa72 	bl	800df58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2202      	movs	r2, #2
 8009a78:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f022 0201 	bic.w	r2, r2, #1
 8009a8a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009a96:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009aa0:	d119      	bne.n	8009ad6 <HAL_SPI_Init+0x112>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	685b      	ldr	r3, [r3, #4]
 8009aa6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009aaa:	d103      	bne.n	8009ab4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d008      	beq.n	8009ac6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d10c      	bne.n	8009ad6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009ac0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ac4:	d107      	bne.n	8009ad6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009ad4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00f      	beq.n	8009b02 <HAL_SPI_Init+0x13e>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	68db      	ldr	r3, [r3, #12]
 8009ae6:	2b06      	cmp	r3, #6
 8009ae8:	d90b      	bls.n	8009b02 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	430a      	orrs	r2, r1
 8009afe:	601a      	str	r2, [r3, #0]
 8009b00:	e007      	b.n	8009b12 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681a      	ldr	r2, [r3, #0]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009b10:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	69da      	ldr	r2, [r3, #28]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b1a:	431a      	orrs	r2, r3
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b24:	ea42 0103 	orr.w	r1, r2, r3
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	68da      	ldr	r2, [r3, #12]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	430a      	orrs	r2, r1
 8009b32:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b3c:	431a      	orrs	r2, r3
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b42:	431a      	orrs	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	699b      	ldr	r3, [r3, #24]
 8009b48:	431a      	orrs	r2, r3
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	695b      	ldr	r3, [r3, #20]
 8009b54:	431a      	orrs	r2, r3
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a1b      	ldr	r3, [r3, #32]
 8009b5a:	431a      	orrs	r2, r3
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	431a      	orrs	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b66:	431a      	orrs	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	689b      	ldr	r3, [r3, #8]
 8009b6c:	431a      	orrs	r2, r3
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b72:	ea42 0103 	orr.w	r1, r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	430a      	orrs	r2, r1
 8009b80:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d113      	bne.n	8009bb2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b9c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009bb0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f022 0201 	bic.w	r2, r2, #1
 8009bc0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00a      	beq.n	8009be4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	68db      	ldr	r3, [r3, #12]
 8009bd4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	430a      	orrs	r2, r1
 8009be2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009bf4:	2300      	movs	r3, #0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	40013000 	.word	0x40013000
 8009c04:	40003800 	.word	0x40003800
 8009c08:	40003c00 	.word	0x40003c00

08009c0c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b088      	sub	sp, #32
 8009c10:	af02      	add	r7, sp, #8
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	603b      	str	r3, [r7, #0]
 8009c18:	4613      	mov	r3, r2
 8009c1a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3320      	adds	r3, #32
 8009c22:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c24:	f7f8 fcc0 	bl	80025a8 <HAL_GetTick>
 8009c28:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d001      	beq.n	8009c3a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8009c36:	2302      	movs	r3, #2
 8009c38:	e1d1      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d002      	beq.n	8009c46 <HAL_SPI_Transmit+0x3a>
 8009c40:	88fb      	ldrh	r3, [r7, #6]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d101      	bne.n	8009c4a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	e1c9      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d101      	bne.n	8009c58 <HAL_SPI_Transmit+0x4c>
 8009c54:	2302      	movs	r3, #2
 8009c56:	e1c2      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2203      	movs	r2, #3
 8009c64:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	88fa      	ldrh	r2, [r7, #6]
 8009c7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	88fa      	ldrh	r2, [r7, #6]
 8009c82:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009cb0:	d108      	bne.n	8009cc4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009cc0:	601a      	str	r2, [r3, #0]
 8009cc2:	e009      	b.n	8009cd8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009cd6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	685a      	ldr	r2, [r3, #4]
 8009cde:	4b96      	ldr	r3, [pc, #600]	@ (8009f38 <HAL_SPI_Transmit+0x32c>)
 8009ce0:	4013      	ands	r3, r2
 8009ce2:	88f9      	ldrh	r1, [r7, #6]
 8009ce4:	68fa      	ldr	r2, [r7, #12]
 8009ce6:	6812      	ldr	r2, [r2, #0]
 8009ce8:	430b      	orrs	r3, r1
 8009cea:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f042 0201 	orr.w	r2, r2, #1
 8009cfa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d04:	d107      	bne.n	8009d16 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d14:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	68db      	ldr	r3, [r3, #12]
 8009d1a:	2b0f      	cmp	r3, #15
 8009d1c:	d947      	bls.n	8009dae <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009d1e:	e03f      	b.n	8009da0 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	695b      	ldr	r3, [r3, #20]
 8009d26:	f003 0302 	and.w	r3, r3, #2
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d114      	bne.n	8009d58 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	6812      	ldr	r2, [r2, #0]
 8009d38:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d3e:	1d1a      	adds	r2, r3, #4
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	3b01      	subs	r3, #1
 8009d4e:	b29a      	uxth	r2, r3
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009d56:	e023      	b.n	8009da0 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d58:	f7f8 fc26 	bl	80025a8 <HAL_GetTick>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	1ad3      	subs	r3, r2, r3
 8009d62:	683a      	ldr	r2, [r7, #0]
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d803      	bhi.n	8009d70 <HAL_SPI_Transmit+0x164>
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d6e:	d102      	bne.n	8009d76 <HAL_SPI_Transmit+0x16a>
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d114      	bne.n	8009da0 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f000 fba8 	bl	800a4cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009d9c:	2303      	movs	r3, #3
 8009d9e:	e11e      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d1b9      	bne.n	8009d20 <HAL_SPI_Transmit+0x114>
 8009dac:	e0f1      	b.n	8009f92 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	2b07      	cmp	r3, #7
 8009db4:	f240 80e6 	bls.w	8009f84 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009db8:	e05d      	b.n	8009e76 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	695b      	ldr	r3, [r3, #20]
 8009dc0:	f003 0302 	and.w	r3, r3, #2
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d132      	bne.n	8009e2e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d918      	bls.n	8009e06 <HAL_SPI_Transmit+0x1fa>
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d014      	beq.n	8009e06 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	6812      	ldr	r2, [r2, #0]
 8009de6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dec:	1d1a      	adds	r2, r3, #4
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	3b02      	subs	r3, #2
 8009dfc:	b29a      	uxth	r2, r3
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009e04:	e037      	b.n	8009e76 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e0a:	881a      	ldrh	r2, [r3, #0]
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e14:	1c9a      	adds	r2, r3, #2
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	3b01      	subs	r3, #1
 8009e24:	b29a      	uxth	r2, r3
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009e2c:	e023      	b.n	8009e76 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e2e:	f7f8 fbbb 	bl	80025a8 <HAL_GetTick>
 8009e32:	4602      	mov	r2, r0
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	1ad3      	subs	r3, r2, r3
 8009e38:	683a      	ldr	r2, [r7, #0]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d803      	bhi.n	8009e46 <HAL_SPI_Transmit+0x23a>
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e44:	d102      	bne.n	8009e4c <HAL_SPI_Transmit+0x240>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d114      	bne.n	8009e76 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f000 fb3d 	bl	800a4cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2201      	movs	r2, #1
 8009e66:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e0b3      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d19b      	bne.n	8009dba <HAL_SPI_Transmit+0x1ae>
 8009e82:	e086      	b.n	8009f92 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	695b      	ldr	r3, [r3, #20]
 8009e8a:	f003 0302 	and.w	r3, r3, #2
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d154      	bne.n	8009f3c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	2b03      	cmp	r3, #3
 8009e9c:	d918      	bls.n	8009ed0 <HAL_SPI_Transmit+0x2c4>
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ea2:	2b40      	cmp	r3, #64	@ 0x40
 8009ea4:	d914      	bls.n	8009ed0 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	6812      	ldr	r2, [r2, #0]
 8009eb0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eb6:	1d1a      	adds	r2, r3, #4
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	3b04      	subs	r3, #4
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009ece:	e059      	b.n	8009f84 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d917      	bls.n	8009f0c <HAL_SPI_Transmit+0x300>
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d013      	beq.n	8009f0c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ee8:	881a      	ldrh	r2, [r3, #0]
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ef2:	1c9a      	adds	r2, r3, #2
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	3b02      	subs	r3, #2
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009f0a:	e03b      	b.n	8009f84 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3320      	adds	r3, #32
 8009f16:	7812      	ldrb	r2, [r2, #0]
 8009f18:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f1e:	1c5a      	adds	r2, r3, #1
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	b29a      	uxth	r2, r3
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009f36:	e025      	b.n	8009f84 <HAL_SPI_Transmit+0x378>
 8009f38:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f3c:	f7f8 fb34 	bl	80025a8 <HAL_GetTick>
 8009f40:	4602      	mov	r2, r0
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	1ad3      	subs	r3, r2, r3
 8009f46:	683a      	ldr	r2, [r7, #0]
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d803      	bhi.n	8009f54 <HAL_SPI_Transmit+0x348>
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f52:	d102      	bne.n	8009f5a <HAL_SPI_Transmit+0x34e>
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d114      	bne.n	8009f84 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f000 fab6 	bl	800a4cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2201      	movs	r2, #1
 8009f74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009f80:	2303      	movs	r3, #3
 8009f82:	e02c      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f47f af79 	bne.w	8009e84 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	2108      	movs	r1, #8
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f000 fb35 	bl	800a60c <SPI_WaitOnFlagUntilTimeout>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d007      	beq.n	8009fb8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fae:	f043 0220 	orr.w	r2, r3, #32
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f000 fa87 	bl	800a4cc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d001      	beq.n	8009fdc <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e000      	b.n	8009fde <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8009fdc:	2300      	movs	r3, #0
  }
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3718      	adds	r7, #24
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
 8009fe6:	bf00      	nop

08009fe8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b088      	sub	sp, #32
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	603b      	str	r3, [r7, #0]
 8009ff4:	4613      	mov	r3, r2
 8009ff6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ffc:	095b      	lsrs	r3, r3, #5
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	3301      	adds	r3, #1
 800a002:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	3330      	adds	r3, #48	@ 0x30
 800a00a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a00c:	f7f8 facc 	bl	80025a8 <HAL_GetTick>
 800a010:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d001      	beq.n	800a022 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800a01e:	2302      	movs	r3, #2
 800a020:	e250      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d002      	beq.n	800a02e <HAL_SPI_Receive+0x46>
 800a028:	88fb      	ldrh	r3, [r7, #6]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e248      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d101      	bne.n	800a040 <HAL_SPI_Receive+0x58>
 800a03c:	2302      	movs	r3, #2
 800a03e:	e241      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2201      	movs	r2, #1
 800a044:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2204      	movs	r2, #4
 800a04c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2200      	movs	r2, #0
 800a054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	88fa      	ldrh	r2, [r7, #6]
 800a062:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	88fa      	ldrh	r2, [r7, #6]
 800a06a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2200      	movs	r2, #0
 800a072:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2200      	movs	r2, #0
 800a078:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2200      	movs	r2, #0
 800a080:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2200      	movs	r2, #0
 800a088:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	2200      	movs	r2, #0
 800a08e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a098:	d108      	bne.n	800a0ac <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a0a8:	601a      	str	r2, [r3, #0]
 800a0aa:	e009      	b.n	800a0c0 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800a0be:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	685a      	ldr	r2, [r3, #4]
 800a0c6:	4b95      	ldr	r3, [pc, #596]	@ (800a31c <HAL_SPI_Receive+0x334>)
 800a0c8:	4013      	ands	r3, r2
 800a0ca:	88f9      	ldrh	r1, [r7, #6]
 800a0cc:	68fa      	ldr	r2, [r7, #12]
 800a0ce:	6812      	ldr	r2, [r2, #0]
 800a0d0:	430b      	orrs	r3, r1
 800a0d2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f042 0201 	orr.w	r2, r2, #1
 800a0e2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	685b      	ldr	r3, [r3, #4]
 800a0e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a0ec:	d107      	bne.n	800a0fe <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a0fc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	68db      	ldr	r3, [r3, #12]
 800a102:	2b0f      	cmp	r3, #15
 800a104:	d96c      	bls.n	800a1e0 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a106:	e064      	b.n	800a1d2 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	695b      	ldr	r3, [r3, #20]
 800a10e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	695b      	ldr	r3, [r3, #20]
 800a116:	f003 0301 	and.w	r3, r3, #1
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d114      	bne.n	800a148 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a126:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a128:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a12e:	1d1a      	adds	r2, r3, #4
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	3b01      	subs	r3, #1
 800a13e:	b29a      	uxth	r2, r3
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a146:	e044      	b.n	800a1d2 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a14e:	b29b      	uxth	r3, r3
 800a150:	8bfa      	ldrh	r2, [r7, #30]
 800a152:	429a      	cmp	r2, r3
 800a154:	d919      	bls.n	800a18a <HAL_SPI_Receive+0x1a2>
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d014      	beq.n	800a18a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a168:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a16a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a170:	1d1a      	adds	r2, r3, #4
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a17c:	b29b      	uxth	r3, r3
 800a17e:	3b01      	subs	r3, #1
 800a180:	b29a      	uxth	r2, r3
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a188:	e023      	b.n	800a1d2 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a18a:	f7f8 fa0d 	bl	80025a8 <HAL_GetTick>
 800a18e:	4602      	mov	r2, r0
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	1ad3      	subs	r3, r2, r3
 800a194:	683a      	ldr	r2, [r7, #0]
 800a196:	429a      	cmp	r2, r3
 800a198:	d803      	bhi.n	800a1a2 <HAL_SPI_Receive+0x1ba>
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a0:	d102      	bne.n	800a1a8 <HAL_SPI_Receive+0x1c0>
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d114      	bne.n	800a1d2 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a1a8:	68f8      	ldr	r0, [r7, #12]
 800a1aa:	f000 f98f 	bl	800a4cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e178      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a1d8:	b29b      	uxth	r3, r3
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d194      	bne.n	800a108 <HAL_SPI_Receive+0x120>
 800a1de:	e15e      	b.n	800a49e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	68db      	ldr	r3, [r3, #12]
 800a1e4:	2b07      	cmp	r3, #7
 800a1e6:	f240 8153 	bls.w	800a490 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a1ea:	e08f      	b.n	800a30c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	695b      	ldr	r3, [r3, #20]
 800a1f2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	695b      	ldr	r3, [r3, #20]
 800a1fa:	f003 0301 	and.w	r3, r3, #1
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	d114      	bne.n	800a22c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a206:	69ba      	ldr	r2, [r7, #24]
 800a208:	8812      	ldrh	r2, [r2, #0]
 800a20a:	b292      	uxth	r2, r2
 800a20c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a212:	1c9a      	adds	r2, r3, #2
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a21e:	b29b      	uxth	r3, r3
 800a220:	3b01      	subs	r3, #1
 800a222:	b29a      	uxth	r2, r3
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a22a:	e06f      	b.n	800a30c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a232:	b29b      	uxth	r3, r3
 800a234:	8bfa      	ldrh	r2, [r7, #30]
 800a236:	429a      	cmp	r2, r3
 800a238:	d924      	bls.n	800a284 <HAL_SPI_Receive+0x29c>
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d01f      	beq.n	800a284 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a248:	69ba      	ldr	r2, [r7, #24]
 800a24a:	8812      	ldrh	r2, [r2, #0]
 800a24c:	b292      	uxth	r2, r2
 800a24e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a254:	1c9a      	adds	r2, r3, #2
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a25e:	69ba      	ldr	r2, [r7, #24]
 800a260:	8812      	ldrh	r2, [r2, #0]
 800a262:	b292      	uxth	r2, r2
 800a264:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a26a:	1c9a      	adds	r2, r3, #2
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a276:	b29b      	uxth	r3, r3
 800a278:	3b02      	subs	r3, #2
 800a27a:	b29a      	uxth	r2, r3
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a282:	e043      	b.n	800a30c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	d119      	bne.n	800a2c4 <HAL_SPI_Receive+0x2dc>
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a296:	2b00      	cmp	r3, #0
 800a298:	d014      	beq.n	800a2c4 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a29e:	69ba      	ldr	r2, [r7, #24]
 800a2a0:	8812      	ldrh	r2, [r2, #0]
 800a2a2:	b292      	uxth	r2, r2
 800a2a4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2aa:	1c9a      	adds	r2, r3, #2
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	3b01      	subs	r3, #1
 800a2ba:	b29a      	uxth	r2, r3
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a2c2:	e023      	b.n	800a30c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a2c4:	f7f8 f970 	bl	80025a8 <HAL_GetTick>
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	1ad3      	subs	r3, r2, r3
 800a2ce:	683a      	ldr	r2, [r7, #0]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d803      	bhi.n	800a2dc <HAL_SPI_Receive+0x2f4>
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2da:	d102      	bne.n	800a2e2 <HAL_SPI_Receive+0x2fa>
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d114      	bne.n	800a30c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f000 f8f2 	bl	800a4cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2200      	movs	r2, #0
 800a304:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a308:	2303      	movs	r3, #3
 800a30a:	e0db      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a312:	b29b      	uxth	r3, r3
 800a314:	2b00      	cmp	r3, #0
 800a316:	f47f af69 	bne.w	800a1ec <HAL_SPI_Receive+0x204>
 800a31a:	e0c0      	b.n	800a49e <HAL_SPI_Receive+0x4b6>
 800a31c:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	695b      	ldr	r3, [r3, #20]
 800a326:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	695b      	ldr	r3, [r3, #20]
 800a32e:	f003 0301 	and.w	r3, r3, #1
 800a332:	2b01      	cmp	r3, #1
 800a334:	d117      	bne.n	800a366 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a342:	7812      	ldrb	r2, [r2, #0]
 800a344:	b2d2      	uxtb	r2, r2
 800a346:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a34c:	1c5a      	adds	r2, r3, #1
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a358:	b29b      	uxth	r3, r3
 800a35a:	3b01      	subs	r3, #1
 800a35c:	b29a      	uxth	r2, r3
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a364:	e094      	b.n	800a490 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	8bfa      	ldrh	r2, [r7, #30]
 800a370:	429a      	cmp	r2, r3
 800a372:	d946      	bls.n	800a402 <HAL_SPI_Receive+0x41a>
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d041      	beq.n	800a402 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a38a:	7812      	ldrb	r2, [r2, #0]
 800a38c:	b2d2      	uxtb	r2, r2
 800a38e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a394:	1c5a      	adds	r2, r3, #1
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3a6:	7812      	ldrb	r2, [r2, #0]
 800a3a8:	b2d2      	uxtb	r2, r2
 800a3aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3b0:	1c5a      	adds	r2, r3, #1
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3c2:	7812      	ldrb	r2, [r2, #0]
 800a3c4:	b2d2      	uxtb	r2, r2
 800a3c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3cc:	1c5a      	adds	r2, r3, #1
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3de:	7812      	ldrb	r2, [r2, #0]
 800a3e0:	b2d2      	uxtb	r2, r2
 800a3e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3e8:	1c5a      	adds	r2, r3, #1
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	3b04      	subs	r3, #4
 800a3f8:	b29a      	uxth	r2, r3
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a400:	e046      	b.n	800a490 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a408:	b29b      	uxth	r3, r3
 800a40a:	2b03      	cmp	r3, #3
 800a40c:	d81c      	bhi.n	800a448 <HAL_SPI_Receive+0x460>
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800a414:	2b00      	cmp	r3, #0
 800a416:	d017      	beq.n	800a448 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a424:	7812      	ldrb	r2, [r2, #0]
 800a426:	b2d2      	uxtb	r2, r2
 800a428:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a42e:	1c5a      	adds	r2, r3, #1
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	3b01      	subs	r3, #1
 800a43e:	b29a      	uxth	r2, r3
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a446:	e023      	b.n	800a490 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a448:	f7f8 f8ae 	bl	80025a8 <HAL_GetTick>
 800a44c:	4602      	mov	r2, r0
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	1ad3      	subs	r3, r2, r3
 800a452:	683a      	ldr	r2, [r7, #0]
 800a454:	429a      	cmp	r2, r3
 800a456:	d803      	bhi.n	800a460 <HAL_SPI_Receive+0x478>
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a45e:	d102      	bne.n	800a466 <HAL_SPI_Receive+0x47e>
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d114      	bne.n	800a490 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a466:	68f8      	ldr	r0, [r7, #12]
 800a468:	f000 f830 	bl	800a4cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a472:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2201      	movs	r2, #1
 800a480:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a48c:	2303      	movs	r3, #3
 800a48e:	e019      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a496:	b29b      	uxth	r3, r3
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f47f af41 	bne.w	800a320 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a49e:	68f8      	ldr	r0, [r7, #12]
 800a4a0:	f000 f814 	bl	800a4cc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d001      	beq.n	800a4c2 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e000      	b.n	800a4c4 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
  }
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3720      	adds	r7, #32
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b085      	sub	sp, #20
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	695b      	ldr	r3, [r3, #20]
 800a4da:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	699a      	ldr	r2, [r3, #24]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f042 0208 	orr.w	r2, r2, #8
 800a4ea:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	699a      	ldr	r2, [r3, #24]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f042 0210 	orr.w	r2, r2, #16
 800a4fa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f022 0201 	bic.w	r2, r2, #1
 800a50a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	6919      	ldr	r1, [r3, #16]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	4b3c      	ldr	r3, [pc, #240]	@ (800a608 <SPI_CloseTransfer+0x13c>)
 800a518:	400b      	ands	r3, r1
 800a51a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	689a      	ldr	r2, [r3, #8]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a52a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a532:	b2db      	uxtb	r3, r3
 800a534:	2b04      	cmp	r3, #4
 800a536:	d014      	beq.n	800a562 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f003 0320 	and.w	r3, r3, #32
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00f      	beq.n	800a562 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a548:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	699a      	ldr	r2, [r3, #24]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f042 0220 	orr.w	r2, r2, #32
 800a560:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b03      	cmp	r3, #3
 800a56c:	d014      	beq.n	800a598 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00f      	beq.n	800a598 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a57e:	f043 0204 	orr.w	r2, r3, #4
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	699a      	ldr	r2, [r3, #24]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a596:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00f      	beq.n	800a5c2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5a8:	f043 0201 	orr.w	r2, r3, #1
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	699a      	ldr	r2, [r3, #24]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5c0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d00f      	beq.n	800a5ec <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5d2:	f043 0208 	orr.w	r2, r3, #8
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	699a      	ldr	r2, [r3, #24]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a5ea:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800a5fc:	bf00      	nop
 800a5fe:	3714      	adds	r7, #20
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr
 800a608:	fffffc90 	.word	0xfffffc90

0800a60c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b084      	sub	sp, #16
 800a610:	af00      	add	r7, sp, #0
 800a612:	60f8      	str	r0, [r7, #12]
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	603b      	str	r3, [r7, #0]
 800a618:	4613      	mov	r3, r2
 800a61a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a61c:	e010      	b.n	800a640 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a61e:	f7f7 ffc3 	bl	80025a8 <HAL_GetTick>
 800a622:	4602      	mov	r2, r0
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	1ad3      	subs	r3, r2, r3
 800a628:	683a      	ldr	r2, [r7, #0]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d803      	bhi.n	800a636 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a634:	d102      	bne.n	800a63c <SPI_WaitOnFlagUntilTimeout+0x30>
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d101      	bne.n	800a640 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a63c:	2303      	movs	r3, #3
 800a63e:	e00f      	b.n	800a660 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	695a      	ldr	r2, [r3, #20]
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	4013      	ands	r3, r2
 800a64a:	68ba      	ldr	r2, [r7, #8]
 800a64c:	429a      	cmp	r2, r3
 800a64e:	bf0c      	ite	eq
 800a650:	2301      	moveq	r3, #1
 800a652:	2300      	movne	r3, #0
 800a654:	b2db      	uxtb	r3, r3
 800a656:	461a      	mov	r2, r3
 800a658:	79fb      	ldrb	r3, [r7, #7]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d0df      	beq.n	800a61e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a65e:	2300      	movs	r3, #0
}
 800a660:	4618      	mov	r0, r3
 800a662:	3710      	adds	r7, #16
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a674:	095b      	lsrs	r3, r3, #5
 800a676:	3301      	adds	r3, #1
 800a678:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	68db      	ldr	r3, [r3, #12]
 800a67e:	3301      	adds	r3, #1
 800a680:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	3307      	adds	r3, #7
 800a686:	08db      	lsrs	r3, r3, #3
 800a688:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	68fa      	ldr	r2, [r7, #12]
 800a68e:	fb02 f303 	mul.w	r3, r2, r3
}
 800a692:	4618      	mov	r0, r3
 800a694:	3714      	adds	r7, #20
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr

0800a69e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b082      	sub	sp, #8
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d101      	bne.n	800a6b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e049      	b.n	800a744 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6b6:	b2db      	uxtb	r3, r3
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d106      	bne.n	800a6ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f004 f9d1 	bl	800ea6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2202      	movs	r2, #2
 800a6ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	3304      	adds	r3, #4
 800a6da:	4619      	mov	r1, r3
 800a6dc:	4610      	mov	r0, r2
 800a6de:	f000 fd77 	bl	800b1d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2201      	movs	r2, #1
 800a6e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2201      	movs	r2, #1
 800a706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2201      	movs	r2, #1
 800a70e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2201      	movs	r2, #1
 800a716:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2201      	movs	r2, #1
 800a71e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2201      	movs	r2, #1
 800a726:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2201      	movs	r2, #1
 800a72e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2201      	movs	r2, #1
 800a736:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2201      	movs	r2, #1
 800a73e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	3708      	adds	r7, #8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d101      	bne.n	800a75e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	e049      	b.n	800a7f2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a764:	b2db      	uxtb	r3, r3
 800a766:	2b00      	cmp	r3, #0
 800a768:	d106      	bne.n	800a778 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2200      	movs	r2, #0
 800a76e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f004 fa16 	bl	800eba4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2202      	movs	r2, #2
 800a77c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	3304      	adds	r3, #4
 800a788:	4619      	mov	r1, r3
 800a78a:	4610      	mov	r0, r2
 800a78c:	f000 fd20 	bl	800b1d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2201      	movs	r2, #1
 800a794:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3708      	adds	r7, #8
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
	...

0800a7fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d109      	bne.n	800a820 <HAL_TIM_PWM_Start+0x24>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a812:	b2db      	uxtb	r3, r3
 800a814:	2b01      	cmp	r3, #1
 800a816:	bf14      	ite	ne
 800a818:	2301      	movne	r3, #1
 800a81a:	2300      	moveq	r3, #0
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	e03c      	b.n	800a89a <HAL_TIM_PWM_Start+0x9e>
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	2b04      	cmp	r3, #4
 800a824:	d109      	bne.n	800a83a <HAL_TIM_PWM_Start+0x3e>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b01      	cmp	r3, #1
 800a830:	bf14      	ite	ne
 800a832:	2301      	movne	r3, #1
 800a834:	2300      	moveq	r3, #0
 800a836:	b2db      	uxtb	r3, r3
 800a838:	e02f      	b.n	800a89a <HAL_TIM_PWM_Start+0x9e>
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	2b08      	cmp	r3, #8
 800a83e:	d109      	bne.n	800a854 <HAL_TIM_PWM_Start+0x58>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b01      	cmp	r3, #1
 800a84a:	bf14      	ite	ne
 800a84c:	2301      	movne	r3, #1
 800a84e:	2300      	moveq	r3, #0
 800a850:	b2db      	uxtb	r3, r3
 800a852:	e022      	b.n	800a89a <HAL_TIM_PWM_Start+0x9e>
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	2b0c      	cmp	r3, #12
 800a858:	d109      	bne.n	800a86e <HAL_TIM_PWM_Start+0x72>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a860:	b2db      	uxtb	r3, r3
 800a862:	2b01      	cmp	r3, #1
 800a864:	bf14      	ite	ne
 800a866:	2301      	movne	r3, #1
 800a868:	2300      	moveq	r3, #0
 800a86a:	b2db      	uxtb	r3, r3
 800a86c:	e015      	b.n	800a89a <HAL_TIM_PWM_Start+0x9e>
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	2b10      	cmp	r3, #16
 800a872:	d109      	bne.n	800a888 <HAL_TIM_PWM_Start+0x8c>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	bf14      	ite	ne
 800a880:	2301      	movne	r3, #1
 800a882:	2300      	moveq	r3, #0
 800a884:	b2db      	uxtb	r3, r3
 800a886:	e008      	b.n	800a89a <HAL_TIM_PWM_Start+0x9e>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a88e:	b2db      	uxtb	r3, r3
 800a890:	2b01      	cmp	r3, #1
 800a892:	bf14      	ite	ne
 800a894:	2301      	movne	r3, #1
 800a896:	2300      	moveq	r3, #0
 800a898:	b2db      	uxtb	r3, r3
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d001      	beq.n	800a8a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	e0a1      	b.n	800a9e6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d104      	bne.n	800a8b2 <HAL_TIM_PWM_Start+0xb6>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2202      	movs	r2, #2
 800a8ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a8b0:	e023      	b.n	800a8fa <HAL_TIM_PWM_Start+0xfe>
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	2b04      	cmp	r3, #4
 800a8b6:	d104      	bne.n	800a8c2 <HAL_TIM_PWM_Start+0xc6>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2202      	movs	r2, #2
 800a8bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a8c0:	e01b      	b.n	800a8fa <HAL_TIM_PWM_Start+0xfe>
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	2b08      	cmp	r3, #8
 800a8c6:	d104      	bne.n	800a8d2 <HAL_TIM_PWM_Start+0xd6>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2202      	movs	r2, #2
 800a8cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a8d0:	e013      	b.n	800a8fa <HAL_TIM_PWM_Start+0xfe>
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	2b0c      	cmp	r3, #12
 800a8d6:	d104      	bne.n	800a8e2 <HAL_TIM_PWM_Start+0xe6>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2202      	movs	r2, #2
 800a8dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a8e0:	e00b      	b.n	800a8fa <HAL_TIM_PWM_Start+0xfe>
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	2b10      	cmp	r3, #16
 800a8e6:	d104      	bne.n	800a8f2 <HAL_TIM_PWM_Start+0xf6>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2202      	movs	r2, #2
 800a8ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a8f0:	e003      	b.n	800a8fa <HAL_TIM_PWM_Start+0xfe>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2202      	movs	r2, #2
 800a8f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2201      	movs	r2, #1
 800a900:	6839      	ldr	r1, [r7, #0]
 800a902:	4618      	mov	r0, r3
 800a904:	f001 f878 	bl	800b9f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a38      	ldr	r2, [pc, #224]	@ (800a9f0 <HAL_TIM_PWM_Start+0x1f4>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d013      	beq.n	800a93a <HAL_TIM_PWM_Start+0x13e>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4a37      	ldr	r2, [pc, #220]	@ (800a9f4 <HAL_TIM_PWM_Start+0x1f8>)
 800a918:	4293      	cmp	r3, r2
 800a91a:	d00e      	beq.n	800a93a <HAL_TIM_PWM_Start+0x13e>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4a35      	ldr	r2, [pc, #212]	@ (800a9f8 <HAL_TIM_PWM_Start+0x1fc>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d009      	beq.n	800a93a <HAL_TIM_PWM_Start+0x13e>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a34      	ldr	r2, [pc, #208]	@ (800a9fc <HAL_TIM_PWM_Start+0x200>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d004      	beq.n	800a93a <HAL_TIM_PWM_Start+0x13e>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a32      	ldr	r2, [pc, #200]	@ (800aa00 <HAL_TIM_PWM_Start+0x204>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d101      	bne.n	800a93e <HAL_TIM_PWM_Start+0x142>
 800a93a:	2301      	movs	r3, #1
 800a93c:	e000      	b.n	800a940 <HAL_TIM_PWM_Start+0x144>
 800a93e:	2300      	movs	r3, #0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d007      	beq.n	800a954 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a952:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4a25      	ldr	r2, [pc, #148]	@ (800a9f0 <HAL_TIM_PWM_Start+0x1f4>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d022      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a966:	d01d      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	4a25      	ldr	r2, [pc, #148]	@ (800aa04 <HAL_TIM_PWM_Start+0x208>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d018      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4a24      	ldr	r2, [pc, #144]	@ (800aa08 <HAL_TIM_PWM_Start+0x20c>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d013      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4a22      	ldr	r2, [pc, #136]	@ (800aa0c <HAL_TIM_PWM_Start+0x210>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d00e      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4a1a      	ldr	r2, [pc, #104]	@ (800a9f4 <HAL_TIM_PWM_Start+0x1f8>)
 800a98c:	4293      	cmp	r3, r2
 800a98e:	d009      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a1e      	ldr	r2, [pc, #120]	@ (800aa10 <HAL_TIM_PWM_Start+0x214>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d004      	beq.n	800a9a4 <HAL_TIM_PWM_Start+0x1a8>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4a16      	ldr	r2, [pc, #88]	@ (800a9f8 <HAL_TIM_PWM_Start+0x1fc>)
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d115      	bne.n	800a9d0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	689a      	ldr	r2, [r3, #8]
 800a9aa:	4b1a      	ldr	r3, [pc, #104]	@ (800aa14 <HAL_TIM_PWM_Start+0x218>)
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	2b06      	cmp	r3, #6
 800a9b4:	d015      	beq.n	800a9e2 <HAL_TIM_PWM_Start+0x1e6>
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9bc:	d011      	beq.n	800a9e2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	681a      	ldr	r2, [r3, #0]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f042 0201 	orr.w	r2, r2, #1
 800a9cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9ce:	e008      	b.n	800a9e2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	681a      	ldr	r2, [r3, #0]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f042 0201 	orr.w	r2, r2, #1
 800a9de:	601a      	str	r2, [r3, #0]
 800a9e0:	e000      	b.n	800a9e4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a9e4:	2300      	movs	r3, #0
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3710      	adds	r7, #16
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop
 800a9f0:	40010000 	.word	0x40010000
 800a9f4:	40010400 	.word	0x40010400
 800a9f8:	40014000 	.word	0x40014000
 800a9fc:	40014400 	.word	0x40014400
 800aa00:	40014800 	.word	0x40014800
 800aa04:	40000400 	.word	0x40000400
 800aa08:	40000800 	.word	0x40000800
 800aa0c:	40000c00 	.word	0x40000c00
 800aa10:	40001800 	.word	0x40001800
 800aa14:	00010007 	.word	0x00010007

0800aa18 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2200      	movs	r2, #0
 800aa28:	6839      	ldr	r1, [r7, #0]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 ffe4 	bl	800b9f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4a3e      	ldr	r2, [pc, #248]	@ (800ab30 <HAL_TIM_PWM_Stop+0x118>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d013      	beq.n	800aa62 <HAL_TIM_PWM_Stop+0x4a>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a3d      	ldr	r2, [pc, #244]	@ (800ab34 <HAL_TIM_PWM_Stop+0x11c>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d00e      	beq.n	800aa62 <HAL_TIM_PWM_Stop+0x4a>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a3b      	ldr	r2, [pc, #236]	@ (800ab38 <HAL_TIM_PWM_Stop+0x120>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d009      	beq.n	800aa62 <HAL_TIM_PWM_Stop+0x4a>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a3a      	ldr	r2, [pc, #232]	@ (800ab3c <HAL_TIM_PWM_Stop+0x124>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d004      	beq.n	800aa62 <HAL_TIM_PWM_Stop+0x4a>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a38      	ldr	r2, [pc, #224]	@ (800ab40 <HAL_TIM_PWM_Stop+0x128>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d101      	bne.n	800aa66 <HAL_TIM_PWM_Stop+0x4e>
 800aa62:	2301      	movs	r3, #1
 800aa64:	e000      	b.n	800aa68 <HAL_TIM_PWM_Stop+0x50>
 800aa66:	2300      	movs	r3, #0
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d017      	beq.n	800aa9c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	6a1a      	ldr	r2, [r3, #32]
 800aa72:	f241 1311 	movw	r3, #4369	@ 0x1111
 800aa76:	4013      	ands	r3, r2
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d10f      	bne.n	800aa9c <HAL_TIM_PWM_Stop+0x84>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	6a1a      	ldr	r2, [r3, #32]
 800aa82:	f240 4344 	movw	r3, #1092	@ 0x444
 800aa86:	4013      	ands	r3, r2
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d107      	bne.n	800aa9c <HAL_TIM_PWM_Stop+0x84>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800aa9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	6a1a      	ldr	r2, [r3, #32]
 800aaa2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d10f      	bne.n	800aacc <HAL_TIM_PWM_Stop+0xb4>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	6a1a      	ldr	r2, [r3, #32]
 800aab2:	f240 4344 	movw	r3, #1092	@ 0x444
 800aab6:	4013      	ands	r3, r2
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d107      	bne.n	800aacc <HAL_TIM_PWM_Stop+0xb4>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	681a      	ldr	r2, [r3, #0]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f022 0201 	bic.w	r2, r2, #1
 800aaca:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d104      	bne.n	800aadc <HAL_TIM_PWM_Stop+0xc4>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2201      	movs	r2, #1
 800aad6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aada:	e023      	b.n	800ab24 <HAL_TIM_PWM_Stop+0x10c>
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	2b04      	cmp	r3, #4
 800aae0:	d104      	bne.n	800aaec <HAL_TIM_PWM_Stop+0xd4>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2201      	movs	r2, #1
 800aae6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aaea:	e01b      	b.n	800ab24 <HAL_TIM_PWM_Stop+0x10c>
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	2b08      	cmp	r3, #8
 800aaf0:	d104      	bne.n	800aafc <HAL_TIM_PWM_Stop+0xe4>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aafa:	e013      	b.n	800ab24 <HAL_TIM_PWM_Stop+0x10c>
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	2b0c      	cmp	r3, #12
 800ab00:	d104      	bne.n	800ab0c <HAL_TIM_PWM_Stop+0xf4>
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab0a:	e00b      	b.n	800ab24 <HAL_TIM_PWM_Stop+0x10c>
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	2b10      	cmp	r3, #16
 800ab10:	d104      	bne.n	800ab1c <HAL_TIM_PWM_Stop+0x104>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab1a:	e003      	b.n	800ab24 <HAL_TIM_PWM_Stop+0x10c>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2201      	movs	r2, #1
 800ab20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800ab24:	2300      	movs	r3, #0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3708      	adds	r7, #8
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	40010000 	.word	0x40010000
 800ab34:	40010400 	.word	0x40010400
 800ab38:	40014000 	.word	0x40014000
 800ab3c:	40014400 	.word	0x40014400
 800ab40:	40014800 	.word	0x40014800

0800ab44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	68db      	ldr	r3, [r3, #12]
 800ab52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	691b      	ldr	r3, [r3, #16]
 800ab5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	f003 0302 	and.w	r3, r3, #2
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d020      	beq.n	800aba8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f003 0302 	and.w	r3, r3, #2
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d01b      	beq.n	800aba8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f06f 0202 	mvn.w	r2, #2
 800ab78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	699b      	ldr	r3, [r3, #24]
 800ab86:	f003 0303 	and.w	r3, r3, #3
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d003      	beq.n	800ab96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 fb00 	bl	800b194 <HAL_TIM_IC_CaptureCallback>
 800ab94:	e005      	b.n	800aba2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 faf2 	bl	800b180 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 fb03 	bl	800b1a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2200      	movs	r2, #0
 800aba6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	f003 0304 	and.w	r3, r3, #4
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d020      	beq.n	800abf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f003 0304 	and.w	r3, r3, #4
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d01b      	beq.n	800abf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f06f 0204 	mvn.w	r2, #4
 800abc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2202      	movs	r2, #2
 800abca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	699b      	ldr	r3, [r3, #24]
 800abd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d003      	beq.n	800abe2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 fada 	bl	800b194 <HAL_TIM_IC_CaptureCallback>
 800abe0:	e005      	b.n	800abee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 facc 	bl	800b180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 fadd 	bl	800b1a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2200      	movs	r2, #0
 800abf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	f003 0308 	and.w	r3, r3, #8
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d020      	beq.n	800ac40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f003 0308 	and.w	r3, r3, #8
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d01b      	beq.n	800ac40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f06f 0208 	mvn.w	r2, #8
 800ac10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2204      	movs	r2, #4
 800ac16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	69db      	ldr	r3, [r3, #28]
 800ac1e:	f003 0303 	and.w	r3, r3, #3
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d003      	beq.n	800ac2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f000 fab4 	bl	800b194 <HAL_TIM_IC_CaptureCallback>
 800ac2c:	e005      	b.n	800ac3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 faa6 	bl	800b180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 fab7 	bl	800b1a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	f003 0310 	and.w	r3, r3, #16
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d020      	beq.n	800ac8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	f003 0310 	and.w	r3, r3, #16
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d01b      	beq.n	800ac8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f06f 0210 	mvn.w	r2, #16
 800ac5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2208      	movs	r2, #8
 800ac62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	69db      	ldr	r3, [r3, #28]
 800ac6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d003      	beq.n	800ac7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 fa8e 	bl	800b194 <HAL_TIM_IC_CaptureCallback>
 800ac78:	e005      	b.n	800ac86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 fa80 	bl	800b180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 fa91 	bl	800b1a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	f003 0301 	and.w	r3, r3, #1
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00c      	beq.n	800acb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f003 0301 	and.w	r3, r3, #1
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d007      	beq.n	800acb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f06f 0201 	mvn.w	r2, #1
 800aca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fa5e 	bl	800b16c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d104      	bne.n	800acc4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d00c      	beq.n	800acde <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acca:	2b00      	cmp	r3, #0
 800accc:	d007      	beq.n	800acde <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800acd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f001 f88b 	bl	800bdf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d00c      	beq.n	800ad02 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d007      	beq.n	800ad02 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800acfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f001 f883 	bl	800be08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00c      	beq.n	800ad26 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d007      	beq.n	800ad26 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ad1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 fa4b 	bl	800b1bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	f003 0320 	and.w	r3, r3, #32
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00c      	beq.n	800ad4a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f003 0320 	and.w	r3, r3, #32
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d007      	beq.n	800ad4a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f06f 0220 	mvn.w	r2, #32
 800ad42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f001 f84b 	bl	800bde0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ad4a:	bf00      	nop
 800ad4c:	3710      	adds	r7, #16
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
	...

0800ad54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b086      	sub	sp, #24
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ad60:	2300      	movs	r3, #0
 800ad62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad6a:	2b01      	cmp	r3, #1
 800ad6c:	d101      	bne.n	800ad72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ad6e:	2302      	movs	r3, #2
 800ad70:	e0ff      	b.n	800af72 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2201      	movs	r2, #1
 800ad76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2b14      	cmp	r3, #20
 800ad7e:	f200 80f0 	bhi.w	800af62 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ad82:	a201      	add	r2, pc, #4	@ (adr r2, 800ad88 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ad84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad88:	0800addd 	.word	0x0800addd
 800ad8c:	0800af63 	.word	0x0800af63
 800ad90:	0800af63 	.word	0x0800af63
 800ad94:	0800af63 	.word	0x0800af63
 800ad98:	0800ae1d 	.word	0x0800ae1d
 800ad9c:	0800af63 	.word	0x0800af63
 800ada0:	0800af63 	.word	0x0800af63
 800ada4:	0800af63 	.word	0x0800af63
 800ada8:	0800ae5f 	.word	0x0800ae5f
 800adac:	0800af63 	.word	0x0800af63
 800adb0:	0800af63 	.word	0x0800af63
 800adb4:	0800af63 	.word	0x0800af63
 800adb8:	0800ae9f 	.word	0x0800ae9f
 800adbc:	0800af63 	.word	0x0800af63
 800adc0:	0800af63 	.word	0x0800af63
 800adc4:	0800af63 	.word	0x0800af63
 800adc8:	0800aee1 	.word	0x0800aee1
 800adcc:	0800af63 	.word	0x0800af63
 800add0:	0800af63 	.word	0x0800af63
 800add4:	0800af63 	.word	0x0800af63
 800add8:	0800af21 	.word	0x0800af21
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	68b9      	ldr	r1, [r7, #8]
 800ade2:	4618      	mov	r0, r3
 800ade4:	f000 fa94 	bl	800b310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	699a      	ldr	r2, [r3, #24]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f042 0208 	orr.w	r2, r2, #8
 800adf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	699a      	ldr	r2, [r3, #24]
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f022 0204 	bic.w	r2, r2, #4
 800ae06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	6999      	ldr	r1, [r3, #24]
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	691a      	ldr	r2, [r3, #16]
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	430a      	orrs	r2, r1
 800ae18:	619a      	str	r2, [r3, #24]
      break;
 800ae1a:	e0a5      	b.n	800af68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	68b9      	ldr	r1, [r7, #8]
 800ae22:	4618      	mov	r0, r3
 800ae24:	f000 fb04 	bl	800b430 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	699a      	ldr	r2, [r3, #24]
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ae36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	699a      	ldr	r2, [r3, #24]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	6999      	ldr	r1, [r3, #24]
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	021a      	lsls	r2, r3, #8
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	430a      	orrs	r2, r1
 800ae5a:	619a      	str	r2, [r3, #24]
      break;
 800ae5c:	e084      	b.n	800af68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	68b9      	ldr	r1, [r7, #8]
 800ae64:	4618      	mov	r0, r3
 800ae66:	f000 fb6d 	bl	800b544 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	69da      	ldr	r2, [r3, #28]
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f042 0208 	orr.w	r2, r2, #8
 800ae78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	69da      	ldr	r2, [r3, #28]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f022 0204 	bic.w	r2, r2, #4
 800ae88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	69d9      	ldr	r1, [r3, #28]
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	691a      	ldr	r2, [r3, #16]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	430a      	orrs	r2, r1
 800ae9a:	61da      	str	r2, [r3, #28]
      break;
 800ae9c:	e064      	b.n	800af68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	68b9      	ldr	r1, [r7, #8]
 800aea4:	4618      	mov	r0, r3
 800aea6:	f000 fbd5 	bl	800b654 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	69da      	ldr	r2, [r3, #28]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aeb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	69da      	ldr	r2, [r3, #28]
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aec8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	69d9      	ldr	r1, [r3, #28]
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	691b      	ldr	r3, [r3, #16]
 800aed4:	021a      	lsls	r2, r3, #8
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	430a      	orrs	r2, r1
 800aedc:	61da      	str	r2, [r3, #28]
      break;
 800aede:	e043      	b.n	800af68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	68b9      	ldr	r1, [r7, #8]
 800aee6:	4618      	mov	r0, r3
 800aee8:	f000 fc1e 	bl	800b728 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f042 0208 	orr.w	r2, r2, #8
 800aefa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f022 0204 	bic.w	r2, r2, #4
 800af0a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	691a      	ldr	r2, [r3, #16]
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	430a      	orrs	r2, r1
 800af1c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800af1e:	e023      	b.n	800af68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	68b9      	ldr	r1, [r7, #8]
 800af26:	4618      	mov	r0, r3
 800af28:	f000 fc62 	bl	800b7f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af3a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af4a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	021a      	lsls	r2, r3, #8
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	430a      	orrs	r2, r1
 800af5e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800af60:	e002      	b.n	800af68 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800af62:	2301      	movs	r3, #1
 800af64:	75fb      	strb	r3, [r7, #23]
      break;
 800af66:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2200      	movs	r2, #0
 800af6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800af70:	7dfb      	ldrb	r3, [r7, #23]
}
 800af72:	4618      	mov	r0, r3
 800af74:	3718      	adds	r7, #24
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}
 800af7a:	bf00      	nop

0800af7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af90:	2b01      	cmp	r3, #1
 800af92:	d101      	bne.n	800af98 <HAL_TIM_ConfigClockSource+0x1c>
 800af94:	2302      	movs	r3, #2
 800af96:	e0dc      	b.n	800b152 <HAL_TIM_ConfigClockSource+0x1d6>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2201      	movs	r2, #1
 800af9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2202      	movs	r2, #2
 800afa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800afb0:	68ba      	ldr	r2, [r7, #8]
 800afb2:	4b6a      	ldr	r3, [pc, #424]	@ (800b15c <HAL_TIM_ConfigClockSource+0x1e0>)
 800afb4:	4013      	ands	r3, r2
 800afb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800afbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	68ba      	ldr	r2, [r7, #8]
 800afc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4a64      	ldr	r2, [pc, #400]	@ (800b160 <HAL_TIM_ConfigClockSource+0x1e4>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	f000 80a9 	beq.w	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800afd4:	4a62      	ldr	r2, [pc, #392]	@ (800b160 <HAL_TIM_ConfigClockSource+0x1e4>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	f200 80ae 	bhi.w	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800afdc:	4a61      	ldr	r2, [pc, #388]	@ (800b164 <HAL_TIM_ConfigClockSource+0x1e8>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	f000 80a1 	beq.w	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800afe4:	4a5f      	ldr	r2, [pc, #380]	@ (800b164 <HAL_TIM_ConfigClockSource+0x1e8>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	f200 80a6 	bhi.w	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800afec:	4a5e      	ldr	r2, [pc, #376]	@ (800b168 <HAL_TIM_ConfigClockSource+0x1ec>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	f000 8099 	beq.w	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800aff4:	4a5c      	ldr	r2, [pc, #368]	@ (800b168 <HAL_TIM_ConfigClockSource+0x1ec>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	f200 809e 	bhi.w	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800affc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b000:	f000 8091 	beq.w	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800b004:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b008:	f200 8096 	bhi.w	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b00c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b010:	f000 8089 	beq.w	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800b014:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b018:	f200 808e 	bhi.w	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b01c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b020:	d03e      	beq.n	800b0a0 <HAL_TIM_ConfigClockSource+0x124>
 800b022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b026:	f200 8087 	bhi.w	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b02a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b02e:	f000 8086 	beq.w	800b13e <HAL_TIM_ConfigClockSource+0x1c2>
 800b032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b036:	d87f      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b038:	2b70      	cmp	r3, #112	@ 0x70
 800b03a:	d01a      	beq.n	800b072 <HAL_TIM_ConfigClockSource+0xf6>
 800b03c:	2b70      	cmp	r3, #112	@ 0x70
 800b03e:	d87b      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b040:	2b60      	cmp	r3, #96	@ 0x60
 800b042:	d050      	beq.n	800b0e6 <HAL_TIM_ConfigClockSource+0x16a>
 800b044:	2b60      	cmp	r3, #96	@ 0x60
 800b046:	d877      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b048:	2b50      	cmp	r3, #80	@ 0x50
 800b04a:	d03c      	beq.n	800b0c6 <HAL_TIM_ConfigClockSource+0x14a>
 800b04c:	2b50      	cmp	r3, #80	@ 0x50
 800b04e:	d873      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b050:	2b40      	cmp	r3, #64	@ 0x40
 800b052:	d058      	beq.n	800b106 <HAL_TIM_ConfigClockSource+0x18a>
 800b054:	2b40      	cmp	r3, #64	@ 0x40
 800b056:	d86f      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b058:	2b30      	cmp	r3, #48	@ 0x30
 800b05a:	d064      	beq.n	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800b05c:	2b30      	cmp	r3, #48	@ 0x30
 800b05e:	d86b      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b060:	2b20      	cmp	r3, #32
 800b062:	d060      	beq.n	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800b064:	2b20      	cmp	r3, #32
 800b066:	d867      	bhi.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d05c      	beq.n	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800b06c:	2b10      	cmp	r3, #16
 800b06e:	d05a      	beq.n	800b126 <HAL_TIM_ConfigClockSource+0x1aa>
 800b070:	e062      	b.n	800b138 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b082:	f000 fc99 	bl	800b9b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b094:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	609a      	str	r2, [r3, #8]
      break;
 800b09e:	e04f      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b0b0:	f000 fc82 	bl	800b9b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	689a      	ldr	r2, [r3, #8]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b0c2:	609a      	str	r2, [r3, #8]
      break;
 800b0c4:	e03c      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0d2:	461a      	mov	r2, r3
 800b0d4:	f000 fbf2 	bl	800b8bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2150      	movs	r1, #80	@ 0x50
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f000 fc4c 	bl	800b97c <TIM_ITRx_SetConfig>
      break;
 800b0e4:	e02c      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	f000 fc11 	bl	800b91a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	2160      	movs	r1, #96	@ 0x60
 800b0fe:	4618      	mov	r0, r3
 800b100:	f000 fc3c 	bl	800b97c <TIM_ITRx_SetConfig>
      break;
 800b104:	e01c      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b112:	461a      	mov	r2, r3
 800b114:	f000 fbd2 	bl	800b8bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	2140      	movs	r1, #64	@ 0x40
 800b11e:	4618      	mov	r0, r3
 800b120:	f000 fc2c 	bl	800b97c <TIM_ITRx_SetConfig>
      break;
 800b124:	e00c      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	4619      	mov	r1, r3
 800b130:	4610      	mov	r0, r2
 800b132:	f000 fc23 	bl	800b97c <TIM_ITRx_SetConfig>
      break;
 800b136:	e003      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b138:	2301      	movs	r3, #1
 800b13a:	73fb      	strb	r3, [r7, #15]
      break;
 800b13c:	e000      	b.n	800b140 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b13e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2201      	movs	r2, #1
 800b144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b150:	7bfb      	ldrb	r3, [r7, #15]
}
 800b152:	4618      	mov	r0, r3
 800b154:	3710      	adds	r7, #16
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
 800b15a:	bf00      	nop
 800b15c:	ffceff88 	.word	0xffceff88
 800b160:	00100040 	.word	0x00100040
 800b164:	00100030 	.word	0x00100030
 800b168:	00100020 	.word	0x00100020

0800b16c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b083      	sub	sp, #12
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b174:	bf00      	nop
 800b176:	370c      	adds	r7, #12
 800b178:	46bd      	mov	sp, r7
 800b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17e:	4770      	bx	lr

0800b180 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b180:	b480      	push	{r7}
 800b182:	b083      	sub	sp, #12
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b188:	bf00      	nop
 800b18a:	370c      	adds	r7, #12
 800b18c:	46bd      	mov	sp, r7
 800b18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b192:	4770      	bx	lr

0800b194 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b194:	b480      	push	{r7}
 800b196:	b083      	sub	sp, #12
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b19c:	bf00      	nop
 800b19e:	370c      	adds	r7, #12
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b083      	sub	sp, #12
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b1b0:	bf00      	nop
 800b1b2:	370c      	adds	r7, #12
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b1c4:	bf00      	nop
 800b1c6:	370c      	adds	r7, #12
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr

0800b1d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b085      	sub	sp, #20
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	4a43      	ldr	r2, [pc, #268]	@ (800b2f0 <TIM_Base_SetConfig+0x120>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d013      	beq.n	800b210 <TIM_Base_SetConfig+0x40>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1ee:	d00f      	beq.n	800b210 <TIM_Base_SetConfig+0x40>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	4a40      	ldr	r2, [pc, #256]	@ (800b2f4 <TIM_Base_SetConfig+0x124>)
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d00b      	beq.n	800b210 <TIM_Base_SetConfig+0x40>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	4a3f      	ldr	r2, [pc, #252]	@ (800b2f8 <TIM_Base_SetConfig+0x128>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d007      	beq.n	800b210 <TIM_Base_SetConfig+0x40>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	4a3e      	ldr	r2, [pc, #248]	@ (800b2fc <TIM_Base_SetConfig+0x12c>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d003      	beq.n	800b210 <TIM_Base_SetConfig+0x40>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	4a3d      	ldr	r2, [pc, #244]	@ (800b300 <TIM_Base_SetConfig+0x130>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d108      	bne.n	800b222 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	68fa      	ldr	r2, [r7, #12]
 800b21e:	4313      	orrs	r3, r2
 800b220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	4a32      	ldr	r2, [pc, #200]	@ (800b2f0 <TIM_Base_SetConfig+0x120>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d01f      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b230:	d01b      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	4a2f      	ldr	r2, [pc, #188]	@ (800b2f4 <TIM_Base_SetConfig+0x124>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d017      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	4a2e      	ldr	r2, [pc, #184]	@ (800b2f8 <TIM_Base_SetConfig+0x128>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d013      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4a2d      	ldr	r2, [pc, #180]	@ (800b2fc <TIM_Base_SetConfig+0x12c>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d00f      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	4a2c      	ldr	r2, [pc, #176]	@ (800b300 <TIM_Base_SetConfig+0x130>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d00b      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a2b      	ldr	r2, [pc, #172]	@ (800b304 <TIM_Base_SetConfig+0x134>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d007      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a2a      	ldr	r2, [pc, #168]	@ (800b308 <TIM_Base_SetConfig+0x138>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d003      	beq.n	800b26a <TIM_Base_SetConfig+0x9a>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4a29      	ldr	r2, [pc, #164]	@ (800b30c <TIM_Base_SetConfig+0x13c>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d108      	bne.n	800b27c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b270:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	68db      	ldr	r3, [r3, #12]
 800b276:	68fa      	ldr	r2, [r7, #12]
 800b278:	4313      	orrs	r3, r2
 800b27a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	695b      	ldr	r3, [r3, #20]
 800b286:	4313      	orrs	r3, r2
 800b288:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	689a      	ldr	r2, [r3, #8]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	4a14      	ldr	r2, [pc, #80]	@ (800b2f0 <TIM_Base_SetConfig+0x120>)
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d00f      	beq.n	800b2c2 <TIM_Base_SetConfig+0xf2>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	4a16      	ldr	r2, [pc, #88]	@ (800b300 <TIM_Base_SetConfig+0x130>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d00b      	beq.n	800b2c2 <TIM_Base_SetConfig+0xf2>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	4a15      	ldr	r2, [pc, #84]	@ (800b304 <TIM_Base_SetConfig+0x134>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d007      	beq.n	800b2c2 <TIM_Base_SetConfig+0xf2>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4a14      	ldr	r2, [pc, #80]	@ (800b308 <TIM_Base_SetConfig+0x138>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d003      	beq.n	800b2c2 <TIM_Base_SetConfig+0xf2>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	4a13      	ldr	r2, [pc, #76]	@ (800b30c <TIM_Base_SetConfig+0x13c>)
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d103      	bne.n	800b2ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	691a      	ldr	r2, [r3, #16]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f043 0204 	orr.w	r2, r3, #4
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	68fa      	ldr	r2, [r7, #12]
 800b2e0:	601a      	str	r2, [r3, #0]
}
 800b2e2:	bf00      	nop
 800b2e4:	3714      	adds	r7, #20
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	40010000 	.word	0x40010000
 800b2f4:	40000400 	.word	0x40000400
 800b2f8:	40000800 	.word	0x40000800
 800b2fc:	40000c00 	.word	0x40000c00
 800b300:	40010400 	.word	0x40010400
 800b304:	40014000 	.word	0x40014000
 800b308:	40014400 	.word	0x40014400
 800b30c:	40014800 	.word	0x40014800

0800b310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b310:	b480      	push	{r7}
 800b312:	b087      	sub	sp, #28
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6a1b      	ldr	r3, [r3, #32]
 800b31e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a1b      	ldr	r3, [r3, #32]
 800b324:	f023 0201 	bic.w	r2, r3, #1
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	699b      	ldr	r3, [r3, #24]
 800b336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b338:	68fa      	ldr	r2, [r7, #12]
 800b33a:	4b37      	ldr	r3, [pc, #220]	@ (800b418 <TIM_OC1_SetConfig+0x108>)
 800b33c:	4013      	ands	r3, r2
 800b33e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f023 0303 	bic.w	r3, r3, #3
 800b346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	68fa      	ldr	r2, [r7, #12]
 800b34e:	4313      	orrs	r3, r2
 800b350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	f023 0302 	bic.w	r3, r3, #2
 800b358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	697a      	ldr	r2, [r7, #20]
 800b360:	4313      	orrs	r3, r2
 800b362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	4a2d      	ldr	r2, [pc, #180]	@ (800b41c <TIM_OC1_SetConfig+0x10c>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d00f      	beq.n	800b38c <TIM_OC1_SetConfig+0x7c>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	4a2c      	ldr	r2, [pc, #176]	@ (800b420 <TIM_OC1_SetConfig+0x110>)
 800b370:	4293      	cmp	r3, r2
 800b372:	d00b      	beq.n	800b38c <TIM_OC1_SetConfig+0x7c>
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	4a2b      	ldr	r2, [pc, #172]	@ (800b424 <TIM_OC1_SetConfig+0x114>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d007      	beq.n	800b38c <TIM_OC1_SetConfig+0x7c>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	4a2a      	ldr	r2, [pc, #168]	@ (800b428 <TIM_OC1_SetConfig+0x118>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d003      	beq.n	800b38c <TIM_OC1_SetConfig+0x7c>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	4a29      	ldr	r2, [pc, #164]	@ (800b42c <TIM_OC1_SetConfig+0x11c>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d10c      	bne.n	800b3a6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	f023 0308 	bic.w	r3, r3, #8
 800b392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	697a      	ldr	r2, [r7, #20]
 800b39a:	4313      	orrs	r3, r2
 800b39c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	f023 0304 	bic.w	r3, r3, #4
 800b3a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	4a1c      	ldr	r2, [pc, #112]	@ (800b41c <TIM_OC1_SetConfig+0x10c>)
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d00f      	beq.n	800b3ce <TIM_OC1_SetConfig+0xbe>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	4a1b      	ldr	r2, [pc, #108]	@ (800b420 <TIM_OC1_SetConfig+0x110>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d00b      	beq.n	800b3ce <TIM_OC1_SetConfig+0xbe>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	4a1a      	ldr	r2, [pc, #104]	@ (800b424 <TIM_OC1_SetConfig+0x114>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d007      	beq.n	800b3ce <TIM_OC1_SetConfig+0xbe>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	4a19      	ldr	r2, [pc, #100]	@ (800b428 <TIM_OC1_SetConfig+0x118>)
 800b3c2:	4293      	cmp	r3, r2
 800b3c4:	d003      	beq.n	800b3ce <TIM_OC1_SetConfig+0xbe>
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	4a18      	ldr	r2, [pc, #96]	@ (800b42c <TIM_OC1_SetConfig+0x11c>)
 800b3ca:	4293      	cmp	r3, r2
 800b3cc:	d111      	bne.n	800b3f2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b3dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	695b      	ldr	r3, [r3, #20]
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	699b      	ldr	r3, [r3, #24]
 800b3ec:	693a      	ldr	r2, [r7, #16]
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	68fa      	ldr	r2, [r7, #12]
 800b3fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	685a      	ldr	r2, [r3, #4]
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	697a      	ldr	r2, [r7, #20]
 800b40a:	621a      	str	r2, [r3, #32]
}
 800b40c:	bf00      	nop
 800b40e:	371c      	adds	r7, #28
 800b410:	46bd      	mov	sp, r7
 800b412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b416:	4770      	bx	lr
 800b418:	fffeff8f 	.word	0xfffeff8f
 800b41c:	40010000 	.word	0x40010000
 800b420:	40010400 	.word	0x40010400
 800b424:	40014000 	.word	0x40014000
 800b428:	40014400 	.word	0x40014400
 800b42c:	40014800 	.word	0x40014800

0800b430 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b430:	b480      	push	{r7}
 800b432:	b087      	sub	sp, #28
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6a1b      	ldr	r3, [r3, #32]
 800b43e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6a1b      	ldr	r3, [r3, #32]
 800b444:	f023 0210 	bic.w	r2, r3, #16
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	699b      	ldr	r3, [r3, #24]
 800b456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b458:	68fa      	ldr	r2, [r7, #12]
 800b45a:	4b34      	ldr	r3, [pc, #208]	@ (800b52c <TIM_OC2_SetConfig+0xfc>)
 800b45c:	4013      	ands	r3, r2
 800b45e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	021b      	lsls	r3, r3, #8
 800b46e:	68fa      	ldr	r2, [r7, #12]
 800b470:	4313      	orrs	r3, r2
 800b472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	f023 0320 	bic.w	r3, r3, #32
 800b47a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	011b      	lsls	r3, r3, #4
 800b482:	697a      	ldr	r2, [r7, #20]
 800b484:	4313      	orrs	r3, r2
 800b486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a29      	ldr	r2, [pc, #164]	@ (800b530 <TIM_OC2_SetConfig+0x100>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d003      	beq.n	800b498 <TIM_OC2_SetConfig+0x68>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a28      	ldr	r2, [pc, #160]	@ (800b534 <TIM_OC2_SetConfig+0x104>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d10d      	bne.n	800b4b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b49e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	011b      	lsls	r3, r3, #4
 800b4a6:	697a      	ldr	r2, [r7, #20]
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	4a1e      	ldr	r2, [pc, #120]	@ (800b530 <TIM_OC2_SetConfig+0x100>)
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d00f      	beq.n	800b4dc <TIM_OC2_SetConfig+0xac>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	4a1d      	ldr	r2, [pc, #116]	@ (800b534 <TIM_OC2_SetConfig+0x104>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	d00b      	beq.n	800b4dc <TIM_OC2_SetConfig+0xac>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	4a1c      	ldr	r2, [pc, #112]	@ (800b538 <TIM_OC2_SetConfig+0x108>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d007      	beq.n	800b4dc <TIM_OC2_SetConfig+0xac>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a1b      	ldr	r2, [pc, #108]	@ (800b53c <TIM_OC2_SetConfig+0x10c>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d003      	beq.n	800b4dc <TIM_OC2_SetConfig+0xac>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a1a      	ldr	r2, [pc, #104]	@ (800b540 <TIM_OC2_SetConfig+0x110>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d113      	bne.n	800b504 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b4e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b4ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	695b      	ldr	r3, [r3, #20]
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	693a      	ldr	r2, [r7, #16]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	699b      	ldr	r3, [r3, #24]
 800b4fc:	009b      	lsls	r3, r3, #2
 800b4fe:	693a      	ldr	r2, [r7, #16]
 800b500:	4313      	orrs	r3, r2
 800b502:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	693a      	ldr	r2, [r7, #16]
 800b508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	68fa      	ldr	r2, [r7, #12]
 800b50e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	685a      	ldr	r2, [r3, #4]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	697a      	ldr	r2, [r7, #20]
 800b51c:	621a      	str	r2, [r3, #32]
}
 800b51e:	bf00      	nop
 800b520:	371c      	adds	r7, #28
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	feff8fff 	.word	0xfeff8fff
 800b530:	40010000 	.word	0x40010000
 800b534:	40010400 	.word	0x40010400
 800b538:	40014000 	.word	0x40014000
 800b53c:	40014400 	.word	0x40014400
 800b540:	40014800 	.word	0x40014800

0800b544 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b544:	b480      	push	{r7}
 800b546:	b087      	sub	sp, #28
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6a1b      	ldr	r3, [r3, #32]
 800b552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6a1b      	ldr	r3, [r3, #32]
 800b558:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	69db      	ldr	r3, [r3, #28]
 800b56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b56c:	68fa      	ldr	r2, [r7, #12]
 800b56e:	4b33      	ldr	r3, [pc, #204]	@ (800b63c <TIM_OC3_SetConfig+0xf8>)
 800b570:	4013      	ands	r3, r2
 800b572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f023 0303 	bic.w	r3, r3, #3
 800b57a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68fa      	ldr	r2, [r7, #12]
 800b582:	4313      	orrs	r3, r2
 800b584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b58c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	021b      	lsls	r3, r3, #8
 800b594:	697a      	ldr	r2, [r7, #20]
 800b596:	4313      	orrs	r3, r2
 800b598:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	4a28      	ldr	r2, [pc, #160]	@ (800b640 <TIM_OC3_SetConfig+0xfc>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d003      	beq.n	800b5aa <TIM_OC3_SetConfig+0x66>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	4a27      	ldr	r2, [pc, #156]	@ (800b644 <TIM_OC3_SetConfig+0x100>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d10d      	bne.n	800b5c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b5b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	68db      	ldr	r3, [r3, #12]
 800b5b6:	021b      	lsls	r3, r3, #8
 800b5b8:	697a      	ldr	r2, [r7, #20]
 800b5ba:	4313      	orrs	r3, r2
 800b5bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b5c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b640 <TIM_OC3_SetConfig+0xfc>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d00f      	beq.n	800b5ee <TIM_OC3_SetConfig+0xaa>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	4a1c      	ldr	r2, [pc, #112]	@ (800b644 <TIM_OC3_SetConfig+0x100>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d00b      	beq.n	800b5ee <TIM_OC3_SetConfig+0xaa>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	4a1b      	ldr	r2, [pc, #108]	@ (800b648 <TIM_OC3_SetConfig+0x104>)
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d007      	beq.n	800b5ee <TIM_OC3_SetConfig+0xaa>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	4a1a      	ldr	r2, [pc, #104]	@ (800b64c <TIM_OC3_SetConfig+0x108>)
 800b5e2:	4293      	cmp	r3, r2
 800b5e4:	d003      	beq.n	800b5ee <TIM_OC3_SetConfig+0xaa>
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	4a19      	ldr	r2, [pc, #100]	@ (800b650 <TIM_OC3_SetConfig+0x10c>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d113      	bne.n	800b616 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b5f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b5fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	695b      	ldr	r3, [r3, #20]
 800b602:	011b      	lsls	r3, r3, #4
 800b604:	693a      	ldr	r2, [r7, #16]
 800b606:	4313      	orrs	r3, r2
 800b608:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	699b      	ldr	r3, [r3, #24]
 800b60e:	011b      	lsls	r3, r3, #4
 800b610:	693a      	ldr	r2, [r7, #16]
 800b612:	4313      	orrs	r3, r2
 800b614:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	693a      	ldr	r2, [r7, #16]
 800b61a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	685a      	ldr	r2, [r3, #4]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	697a      	ldr	r2, [r7, #20]
 800b62e:	621a      	str	r2, [r3, #32]
}
 800b630:	bf00      	nop
 800b632:	371c      	adds	r7, #28
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr
 800b63c:	fffeff8f 	.word	0xfffeff8f
 800b640:	40010000 	.word	0x40010000
 800b644:	40010400 	.word	0x40010400
 800b648:	40014000 	.word	0x40014000
 800b64c:	40014400 	.word	0x40014400
 800b650:	40014800 	.word	0x40014800

0800b654 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b654:	b480      	push	{r7}
 800b656:	b087      	sub	sp, #28
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6a1b      	ldr	r3, [r3, #32]
 800b662:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6a1b      	ldr	r3, [r3, #32]
 800b668:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	69db      	ldr	r3, [r3, #28]
 800b67a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b67c:	68fa      	ldr	r2, [r7, #12]
 800b67e:	4b24      	ldr	r3, [pc, #144]	@ (800b710 <TIM_OC4_SetConfig+0xbc>)
 800b680:	4013      	ands	r3, r2
 800b682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b68a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	021b      	lsls	r3, r3, #8
 800b692:	68fa      	ldr	r2, [r7, #12]
 800b694:	4313      	orrs	r3, r2
 800b696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b69e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	031b      	lsls	r3, r3, #12
 800b6a6:	693a      	ldr	r2, [r7, #16]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	4a19      	ldr	r2, [pc, #100]	@ (800b714 <TIM_OC4_SetConfig+0xc0>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d00f      	beq.n	800b6d4 <TIM_OC4_SetConfig+0x80>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	4a18      	ldr	r2, [pc, #96]	@ (800b718 <TIM_OC4_SetConfig+0xc4>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d00b      	beq.n	800b6d4 <TIM_OC4_SetConfig+0x80>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	4a17      	ldr	r2, [pc, #92]	@ (800b71c <TIM_OC4_SetConfig+0xc8>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d007      	beq.n	800b6d4 <TIM_OC4_SetConfig+0x80>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	4a16      	ldr	r2, [pc, #88]	@ (800b720 <TIM_OC4_SetConfig+0xcc>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d003      	beq.n	800b6d4 <TIM_OC4_SetConfig+0x80>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	4a15      	ldr	r2, [pc, #84]	@ (800b724 <TIM_OC4_SetConfig+0xd0>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d109      	bne.n	800b6e8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b6da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	695b      	ldr	r3, [r3, #20]
 800b6e0:	019b      	lsls	r3, r3, #6
 800b6e2:	697a      	ldr	r2, [r7, #20]
 800b6e4:	4313      	orrs	r3, r2
 800b6e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	697a      	ldr	r2, [r7, #20]
 800b6ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	68fa      	ldr	r2, [r7, #12]
 800b6f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	685a      	ldr	r2, [r3, #4]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	693a      	ldr	r2, [r7, #16]
 800b700:	621a      	str	r2, [r3, #32]
}
 800b702:	bf00      	nop
 800b704:	371c      	adds	r7, #28
 800b706:	46bd      	mov	sp, r7
 800b708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70c:	4770      	bx	lr
 800b70e:	bf00      	nop
 800b710:	feff8fff 	.word	0xfeff8fff
 800b714:	40010000 	.word	0x40010000
 800b718:	40010400 	.word	0x40010400
 800b71c:	40014000 	.word	0x40014000
 800b720:	40014400 	.word	0x40014400
 800b724:	40014800 	.word	0x40014800

0800b728 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b728:	b480      	push	{r7}
 800b72a:	b087      	sub	sp, #28
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6a1b      	ldr	r3, [r3, #32]
 800b736:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6a1b      	ldr	r3, [r3, #32]
 800b73c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	685b      	ldr	r3, [r3, #4]
 800b748:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b74e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b750:	68fa      	ldr	r2, [r7, #12]
 800b752:	4b21      	ldr	r3, [pc, #132]	@ (800b7d8 <TIM_OC5_SetConfig+0xb0>)
 800b754:	4013      	ands	r3, r2
 800b756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	68fa      	ldr	r2, [r7, #12]
 800b75e:	4313      	orrs	r3, r2
 800b760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b768:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	689b      	ldr	r3, [r3, #8]
 800b76e:	041b      	lsls	r3, r3, #16
 800b770:	693a      	ldr	r2, [r7, #16]
 800b772:	4313      	orrs	r3, r2
 800b774:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	4a18      	ldr	r2, [pc, #96]	@ (800b7dc <TIM_OC5_SetConfig+0xb4>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d00f      	beq.n	800b79e <TIM_OC5_SetConfig+0x76>
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	4a17      	ldr	r2, [pc, #92]	@ (800b7e0 <TIM_OC5_SetConfig+0xb8>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d00b      	beq.n	800b79e <TIM_OC5_SetConfig+0x76>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	4a16      	ldr	r2, [pc, #88]	@ (800b7e4 <TIM_OC5_SetConfig+0xbc>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d007      	beq.n	800b79e <TIM_OC5_SetConfig+0x76>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	4a15      	ldr	r2, [pc, #84]	@ (800b7e8 <TIM_OC5_SetConfig+0xc0>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d003      	beq.n	800b79e <TIM_OC5_SetConfig+0x76>
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	4a14      	ldr	r2, [pc, #80]	@ (800b7ec <TIM_OC5_SetConfig+0xc4>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d109      	bne.n	800b7b2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	695b      	ldr	r3, [r3, #20]
 800b7aa:	021b      	lsls	r3, r3, #8
 800b7ac:	697a      	ldr	r2, [r7, #20]
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	697a      	ldr	r2, [r7, #20]
 800b7b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	68fa      	ldr	r2, [r7, #12]
 800b7bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	685a      	ldr	r2, [r3, #4]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	693a      	ldr	r2, [r7, #16]
 800b7ca:	621a      	str	r2, [r3, #32]
}
 800b7cc:	bf00      	nop
 800b7ce:	371c      	adds	r7, #28
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d6:	4770      	bx	lr
 800b7d8:	fffeff8f 	.word	0xfffeff8f
 800b7dc:	40010000 	.word	0x40010000
 800b7e0:	40010400 	.word	0x40010400
 800b7e4:	40014000 	.word	0x40014000
 800b7e8:	40014400 	.word	0x40014400
 800b7ec:	40014800 	.word	0x40014800

0800b7f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b087      	sub	sp, #28
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
 800b7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6a1b      	ldr	r3, [r3, #32]
 800b7fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6a1b      	ldr	r3, [r3, #32]
 800b804:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b818:	68fa      	ldr	r2, [r7, #12]
 800b81a:	4b22      	ldr	r3, [pc, #136]	@ (800b8a4 <TIM_OC6_SetConfig+0xb4>)
 800b81c:	4013      	ands	r3, r2
 800b81e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	021b      	lsls	r3, r3, #8
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	4313      	orrs	r3, r2
 800b82a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b832:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	051b      	lsls	r3, r3, #20
 800b83a:	693a      	ldr	r2, [r7, #16]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	4a19      	ldr	r2, [pc, #100]	@ (800b8a8 <TIM_OC6_SetConfig+0xb8>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d00f      	beq.n	800b868 <TIM_OC6_SetConfig+0x78>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	4a18      	ldr	r2, [pc, #96]	@ (800b8ac <TIM_OC6_SetConfig+0xbc>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d00b      	beq.n	800b868 <TIM_OC6_SetConfig+0x78>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	4a17      	ldr	r2, [pc, #92]	@ (800b8b0 <TIM_OC6_SetConfig+0xc0>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d007      	beq.n	800b868 <TIM_OC6_SetConfig+0x78>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4a16      	ldr	r2, [pc, #88]	@ (800b8b4 <TIM_OC6_SetConfig+0xc4>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d003      	beq.n	800b868 <TIM_OC6_SetConfig+0x78>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	4a15      	ldr	r2, [pc, #84]	@ (800b8b8 <TIM_OC6_SetConfig+0xc8>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d109      	bne.n	800b87c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b86e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	695b      	ldr	r3, [r3, #20]
 800b874:	029b      	lsls	r3, r3, #10
 800b876:	697a      	ldr	r2, [r7, #20]
 800b878:	4313      	orrs	r3, r2
 800b87a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	697a      	ldr	r2, [r7, #20]
 800b880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	68fa      	ldr	r2, [r7, #12]
 800b886:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	685a      	ldr	r2, [r3, #4]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	693a      	ldr	r2, [r7, #16]
 800b894:	621a      	str	r2, [r3, #32]
}
 800b896:	bf00      	nop
 800b898:	371c      	adds	r7, #28
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr
 800b8a2:	bf00      	nop
 800b8a4:	feff8fff 	.word	0xfeff8fff
 800b8a8:	40010000 	.word	0x40010000
 800b8ac:	40010400 	.word	0x40010400
 800b8b0:	40014000 	.word	0x40014000
 800b8b4:	40014400 	.word	0x40014400
 800b8b8:	40014800 	.word	0x40014800

0800b8bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b087      	sub	sp, #28
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	6a1b      	ldr	r3, [r3, #32]
 800b8cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	6a1b      	ldr	r3, [r3, #32]
 800b8d2:	f023 0201 	bic.w	r2, r3, #1
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	699b      	ldr	r3, [r3, #24]
 800b8de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b8e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	011b      	lsls	r3, r3, #4
 800b8ec:	693a      	ldr	r2, [r7, #16]
 800b8ee:	4313      	orrs	r3, r2
 800b8f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	f023 030a 	bic.w	r3, r3, #10
 800b8f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b8fa:	697a      	ldr	r2, [r7, #20]
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	4313      	orrs	r3, r2
 800b900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	693a      	ldr	r2, [r7, #16]
 800b906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	697a      	ldr	r2, [r7, #20]
 800b90c:	621a      	str	r2, [r3, #32]
}
 800b90e:	bf00      	nop
 800b910:	371c      	adds	r7, #28
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr

0800b91a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b91a:	b480      	push	{r7}
 800b91c:	b087      	sub	sp, #28
 800b91e:	af00      	add	r7, sp, #0
 800b920:	60f8      	str	r0, [r7, #12]
 800b922:	60b9      	str	r1, [r7, #8]
 800b924:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	6a1b      	ldr	r3, [r3, #32]
 800b92a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	6a1b      	ldr	r3, [r3, #32]
 800b930:	f023 0210 	bic.w	r2, r3, #16
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	699b      	ldr	r3, [r3, #24]
 800b93c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b944:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	031b      	lsls	r3, r3, #12
 800b94a:	693a      	ldr	r2, [r7, #16]
 800b94c:	4313      	orrs	r3, r2
 800b94e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b950:	697b      	ldr	r3, [r7, #20]
 800b952:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b956:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	011b      	lsls	r3, r3, #4
 800b95c:	697a      	ldr	r2, [r7, #20]
 800b95e:	4313      	orrs	r3, r2
 800b960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	693a      	ldr	r2, [r7, #16]
 800b966:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	697a      	ldr	r2, [r7, #20]
 800b96c:	621a      	str	r2, [r3, #32]
}
 800b96e:	bf00      	nop
 800b970:	371c      	adds	r7, #28
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr
	...

0800b97c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b085      	sub	sp, #20
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
 800b984:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	689b      	ldr	r3, [r3, #8]
 800b98a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b98c:	68fa      	ldr	r2, [r7, #12]
 800b98e:	4b09      	ldr	r3, [pc, #36]	@ (800b9b4 <TIM_ITRx_SetConfig+0x38>)
 800b990:	4013      	ands	r3, r2
 800b992:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b994:	683a      	ldr	r2, [r7, #0]
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	4313      	orrs	r3, r2
 800b99a:	f043 0307 	orr.w	r3, r3, #7
 800b99e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	68fa      	ldr	r2, [r7, #12]
 800b9a4:	609a      	str	r2, [r3, #8]
}
 800b9a6:	bf00      	nop
 800b9a8:	3714      	adds	r7, #20
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b0:	4770      	bx	lr
 800b9b2:	bf00      	nop
 800b9b4:	ffcfff8f 	.word	0xffcfff8f

0800b9b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b087      	sub	sp, #28
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	60f8      	str	r0, [r7, #12]
 800b9c0:	60b9      	str	r1, [r7, #8]
 800b9c2:	607a      	str	r2, [r7, #4]
 800b9c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	689b      	ldr	r3, [r3, #8]
 800b9ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b9d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	021a      	lsls	r2, r3, #8
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	431a      	orrs	r2, r3
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	697a      	ldr	r2, [r7, #20]
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	697a      	ldr	r2, [r7, #20]
 800b9ea:	609a      	str	r2, [r3, #8]
}
 800b9ec:	bf00      	nop
 800b9ee:	371c      	adds	r7, #28
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr

0800b9f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b087      	sub	sp, #28
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	f003 031f 	and.w	r3, r3, #31
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ba10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	6a1a      	ldr	r2, [r3, #32]
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	43db      	mvns	r3, r3
 800ba1a:	401a      	ands	r2, r3
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6a1a      	ldr	r2, [r3, #32]
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	f003 031f 	and.w	r3, r3, #31
 800ba2a:	6879      	ldr	r1, [r7, #4]
 800ba2c:	fa01 f303 	lsl.w	r3, r1, r3
 800ba30:	431a      	orrs	r2, r3
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	621a      	str	r2, [r3, #32]
}
 800ba36:	bf00      	nop
 800ba38:	371c      	adds	r7, #28
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr
	...

0800ba44 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b084      	sub	sp, #16
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d109      	bne.n	800ba68 <HAL_TIMEx_PWMN_Start+0x24>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba5a:	b2db      	uxtb	r3, r3
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	bf14      	ite	ne
 800ba60:	2301      	movne	r3, #1
 800ba62:	2300      	moveq	r3, #0
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	e022      	b.n	800baae <HAL_TIMEx_PWMN_Start+0x6a>
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	2b04      	cmp	r3, #4
 800ba6c:	d109      	bne.n	800ba82 <HAL_TIMEx_PWMN_Start+0x3e>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	bf14      	ite	ne
 800ba7a:	2301      	movne	r3, #1
 800ba7c:	2300      	moveq	r3, #0
 800ba7e:	b2db      	uxtb	r3, r3
 800ba80:	e015      	b.n	800baae <HAL_TIMEx_PWMN_Start+0x6a>
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	2b08      	cmp	r3, #8
 800ba86:	d109      	bne.n	800ba9c <HAL_TIMEx_PWMN_Start+0x58>
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ba8e:	b2db      	uxtb	r3, r3
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	bf14      	ite	ne
 800ba94:	2301      	movne	r3, #1
 800ba96:	2300      	moveq	r3, #0
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	e008      	b.n	800baae <HAL_TIMEx_PWMN_Start+0x6a>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	bf14      	ite	ne
 800baa8:	2301      	movne	r3, #1
 800baaa:	2300      	moveq	r3, #0
 800baac:	b2db      	uxtb	r3, r3
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d001      	beq.n	800bab6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800bab2:	2301      	movs	r3, #1
 800bab4:	e073      	b.n	800bb9e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d104      	bne.n	800bac6 <HAL_TIMEx_PWMN_Start+0x82>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2202      	movs	r2, #2
 800bac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bac4:	e013      	b.n	800baee <HAL_TIMEx_PWMN_Start+0xaa>
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	2b04      	cmp	r3, #4
 800baca:	d104      	bne.n	800bad6 <HAL_TIMEx_PWMN_Start+0x92>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2202      	movs	r2, #2
 800bad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bad4:	e00b      	b.n	800baee <HAL_TIMEx_PWMN_Start+0xaa>
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	2b08      	cmp	r3, #8
 800bada:	d104      	bne.n	800bae6 <HAL_TIMEx_PWMN_Start+0xa2>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2202      	movs	r2, #2
 800bae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bae4:	e003      	b.n	800baee <HAL_TIMEx_PWMN_Start+0xaa>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2202      	movs	r2, #2
 800baea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	2204      	movs	r2, #4
 800baf4:	6839      	ldr	r1, [r7, #0]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f000 f990 	bl	800be1c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bb0a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4a25      	ldr	r2, [pc, #148]	@ (800bba8 <HAL_TIMEx_PWMN_Start+0x164>)
 800bb12:	4293      	cmp	r3, r2
 800bb14:	d022      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb1e:	d01d      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	4a21      	ldr	r2, [pc, #132]	@ (800bbac <HAL_TIMEx_PWMN_Start+0x168>)
 800bb26:	4293      	cmp	r3, r2
 800bb28:	d018      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	4a20      	ldr	r2, [pc, #128]	@ (800bbb0 <HAL_TIMEx_PWMN_Start+0x16c>)
 800bb30:	4293      	cmp	r3, r2
 800bb32:	d013      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	4a1e      	ldr	r2, [pc, #120]	@ (800bbb4 <HAL_TIMEx_PWMN_Start+0x170>)
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	d00e      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	4a1d      	ldr	r2, [pc, #116]	@ (800bbb8 <HAL_TIMEx_PWMN_Start+0x174>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d009      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	4a1b      	ldr	r2, [pc, #108]	@ (800bbbc <HAL_TIMEx_PWMN_Start+0x178>)
 800bb4e:	4293      	cmp	r3, r2
 800bb50:	d004      	beq.n	800bb5c <HAL_TIMEx_PWMN_Start+0x118>
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a1a      	ldr	r2, [pc, #104]	@ (800bbc0 <HAL_TIMEx_PWMN_Start+0x17c>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d115      	bne.n	800bb88 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	689a      	ldr	r2, [r3, #8]
 800bb62:	4b18      	ldr	r3, [pc, #96]	@ (800bbc4 <HAL_TIMEx_PWMN_Start+0x180>)
 800bb64:	4013      	ands	r3, r2
 800bb66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2b06      	cmp	r3, #6
 800bb6c:	d015      	beq.n	800bb9a <HAL_TIMEx_PWMN_Start+0x156>
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb74:	d011      	beq.n	800bb9a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f042 0201 	orr.w	r2, r2, #1
 800bb84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb86:	e008      	b.n	800bb9a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f042 0201 	orr.w	r2, r2, #1
 800bb96:	601a      	str	r2, [r3, #0]
 800bb98:	e000      	b.n	800bb9c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bb9c:	2300      	movs	r3, #0
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3710      	adds	r7, #16
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
 800bba6:	bf00      	nop
 800bba8:	40010000 	.word	0x40010000
 800bbac:	40000400 	.word	0x40000400
 800bbb0:	40000800 	.word	0x40000800
 800bbb4:	40000c00 	.word	0x40000c00
 800bbb8:	40010400 	.word	0x40010400
 800bbbc:	40001800 	.word	0x40001800
 800bbc0:	40014000 	.word	0x40014000
 800bbc4:	00010007 	.word	0x00010007

0800bbc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b085      	sub	sp, #20
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbd8:	2b01      	cmp	r3, #1
 800bbda:	d101      	bne.n	800bbe0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bbdc:	2302      	movs	r3, #2
 800bbde:	e06d      	b.n	800bcbc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2202      	movs	r2, #2
 800bbec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	689b      	ldr	r3, [r3, #8]
 800bbfe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	4a30      	ldr	r2, [pc, #192]	@ (800bcc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d004      	beq.n	800bc14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	4a2f      	ldr	r2, [pc, #188]	@ (800bccc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bc10:	4293      	cmp	r3, r2
 800bc12:	d108      	bne.n	800bc26 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bc1a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	68fa      	ldr	r2, [r7, #12]
 800bc22:	4313      	orrs	r3, r2
 800bc24:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc2c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	68fa      	ldr	r2, [r7, #12]
 800bc34:	4313      	orrs	r3, r2
 800bc36:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	68fa      	ldr	r2, [r7, #12]
 800bc3e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4a20      	ldr	r2, [pc, #128]	@ (800bcc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bc46:	4293      	cmp	r3, r2
 800bc48:	d022      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc52:	d01d      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a1d      	ldr	r2, [pc, #116]	@ (800bcd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bc5a:	4293      	cmp	r3, r2
 800bc5c:	d018      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a1c      	ldr	r2, [pc, #112]	@ (800bcd4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d013      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	4a1a      	ldr	r2, [pc, #104]	@ (800bcd8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d00e      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	4a15      	ldr	r2, [pc, #84]	@ (800bccc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bc78:	4293      	cmp	r3, r2
 800bc7a:	d009      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4a16      	ldr	r2, [pc, #88]	@ (800bcdc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bc82:	4293      	cmp	r3, r2
 800bc84:	d004      	beq.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	4a15      	ldr	r2, [pc, #84]	@ (800bce0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d10c      	bne.n	800bcaa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bc96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	689b      	ldr	r3, [r3, #8]
 800bc9c:	68ba      	ldr	r2, [r7, #8]
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	68ba      	ldr	r2, [r7, #8]
 800bca8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2201      	movs	r2, #1
 800bcae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bcba:	2300      	movs	r3, #0
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3714      	adds	r7, #20
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc6:	4770      	bx	lr
 800bcc8:	40010000 	.word	0x40010000
 800bccc:	40010400 	.word	0x40010400
 800bcd0:	40000400 	.word	0x40000400
 800bcd4:	40000800 	.word	0x40000800
 800bcd8:	40000c00 	.word	0x40000c00
 800bcdc:	40001800 	.word	0x40001800
 800bce0:	40014000 	.word	0x40014000

0800bce4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d101      	bne.n	800bd00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bcfc:	2302      	movs	r3, #2
 800bcfe:	e065      	b.n	800bdcc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2201      	movs	r2, #1
 800bd04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	68db      	ldr	r3, [r3, #12]
 800bd12:	4313      	orrs	r3, r2
 800bd14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	689b      	ldr	r3, [r3, #8]
 800bd20:	4313      	orrs	r3, r2
 800bd22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	685b      	ldr	r3, [r3, #4]
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	691b      	ldr	r3, [r3, #16]
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	695b      	ldr	r3, [r3, #20]
 800bd58:	4313      	orrs	r3, r2
 800bd5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd66:	4313      	orrs	r3, r2
 800bd68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	699b      	ldr	r3, [r3, #24]
 800bd74:	041b      	lsls	r3, r3, #16
 800bd76:	4313      	orrs	r3, r2
 800bd78:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4a16      	ldr	r2, [pc, #88]	@ (800bdd8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d004      	beq.n	800bd8e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4a14      	ldr	r2, [pc, #80]	@ (800bddc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d115      	bne.n	800bdba <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd98:	051b      	lsls	r3, r3, #20
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	69db      	ldr	r3, [r3, #28]
 800bda8:	4313      	orrs	r3, r2
 800bdaa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	6a1b      	ldr	r3, [r3, #32]
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	68fa      	ldr	r2, [r7, #12]
 800bdc0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bdca:	2300      	movs	r3, #0
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3714      	adds	r7, #20
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd6:	4770      	bx	lr
 800bdd8:	40010000 	.word	0x40010000
 800bddc:	40010400 	.word	0x40010400

0800bde0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b083      	sub	sp, #12
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bde8:	bf00      	nop
 800bdea:	370c      	adds	r7, #12
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr

0800bdf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bdfc:	bf00      	nop
 800bdfe:	370c      	adds	r7, #12
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr

0800be08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800be08:	b480      	push	{r7}
 800be0a:	b083      	sub	sp, #12
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800be10:	bf00      	nop
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr

0800be1c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b087      	sub	sp, #28
 800be20:	af00      	add	r7, sp, #0
 800be22:	60f8      	str	r0, [r7, #12]
 800be24:	60b9      	str	r1, [r7, #8]
 800be26:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	f003 030f 	and.w	r3, r3, #15
 800be2e:	2204      	movs	r2, #4
 800be30:	fa02 f303 	lsl.w	r3, r2, r3
 800be34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	6a1a      	ldr	r2, [r3, #32]
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	43db      	mvns	r3, r3
 800be3e:	401a      	ands	r2, r3
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	6a1a      	ldr	r2, [r3, #32]
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	f003 030f 	and.w	r3, r3, #15
 800be4e:	6879      	ldr	r1, [r7, #4]
 800be50:	fa01 f303 	lsl.w	r3, r1, r3
 800be54:	431a      	orrs	r2, r3
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	621a      	str	r2, [r3, #32]
}
 800be5a:	bf00      	nop
 800be5c:	371c      	adds	r7, #28
 800be5e:	46bd      	mov	sp, r7
 800be60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be64:	4770      	bx	lr
	...

0800be68 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800be68:	b084      	sub	sp, #16
 800be6a:	b480      	push	{r7}
 800be6c:	b085      	sub	sp, #20
 800be6e:	af00      	add	r7, sp, #0
 800be70:	6078      	str	r0, [r7, #4]
 800be72:	f107 001c 	add.w	r0, r7, #28
 800be76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800be7a:	2300      	movs	r3, #0
 800be7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800be7e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800be80:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800be82:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800be84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800be86:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800be88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800be8a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800be8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800be8e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800be90:	68fa      	ldr	r2, [r7, #12]
 800be92:	4313      	orrs	r3, r2
 800be94:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	685a      	ldr	r2, [r3, #4]
 800be9a:	4b07      	ldr	r3, [pc, #28]	@ (800beb8 <SDMMC_Init+0x50>)
 800be9c:	4013      	ands	r3, r2
 800be9e:	68fa      	ldr	r2, [r7, #12]
 800bea0:	431a      	orrs	r2, r3
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800bea6:	2300      	movs	r3, #0
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3714      	adds	r7, #20
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	b004      	add	sp, #16
 800beb4:	4770      	bx	lr
 800beb6:	bf00      	nop
 800beb8:	ffc02c00 	.word	0xffc02c00

0800bebc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b083      	sub	sp, #12
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800beca:	4618      	mov	r0, r3
 800becc:	370c      	adds	r7, #12
 800bece:	46bd      	mov	sp, r7
 800bed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed4:	4770      	bx	lr

0800bed6 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800bed6:	b480      	push	{r7}
 800bed8:	b083      	sub	sp, #12
 800beda:	af00      	add	r7, sp, #0
 800bedc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f043 0203 	orr.w	r2, r3, #3
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	370c      	adds	r7, #12
 800bef0:	46bd      	mov	sp, r7
 800bef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef6:	4770      	bx	lr

0800bef8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800bef8:	b480      	push	{r7}
 800befa:	b083      	sub	sp, #12
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f003 0303 	and.w	r3, r3, #3
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr

0800bf14 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b085      	sub	sp, #20
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	681a      	ldr	r2, [r3, #0]
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bf32:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800bf38:	431a      	orrs	r2, r3
                       Command->CPSM);
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800bf3e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bf40:	68fa      	ldr	r2, [r7, #12]
 800bf42:	4313      	orrs	r3, r2
 800bf44:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	68da      	ldr	r2, [r3, #12]
 800bf4a:	4b06      	ldr	r3, [pc, #24]	@ (800bf64 <SDMMC_SendCommand+0x50>)
 800bf4c:	4013      	ands	r3, r2
 800bf4e:	68fa      	ldr	r2, [r7, #12]
 800bf50:	431a      	orrs	r2, r3
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3714      	adds	r7, #20
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf62:	4770      	bx	lr
 800bf64:	fffee0c0 	.word	0xfffee0c0

0800bf68 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	691b      	ldr	r3, [r3, #16]
 800bf74:	b2db      	uxtb	r3, r3
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	370c      	adds	r7, #12
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf80:	4770      	bx	lr

0800bf82 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800bf82:	b480      	push	{r7}
 800bf84:	b085      	sub	sp, #20
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
 800bf8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	3314      	adds	r3, #20
 800bf90:	461a      	mov	r2, r3
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	4413      	add	r3, r2
 800bf96:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	681b      	ldr	r3, [r3, #0]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3714      	adds	r7, #20
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa6:	4770      	bx	lr

0800bfa8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b085      	sub	sp, #20
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800bfb6:	683b      	ldr	r3, [r7, #0]
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	685a      	ldr	r2, [r3, #4]
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bfce:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800bfd4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800bfda:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bfdc:	68fa      	ldr	r2, [r7, #12]
 800bfde:	4313      	orrs	r3, r2
 800bfe0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfe6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	431a      	orrs	r2, r3
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800bff2:	2300      	movs	r3, #0

}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3714      	adds	r7, #20
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b088      	sub	sp, #32
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c00e:	2310      	movs	r3, #16
 800c010:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c012:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c016:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c018:	2300      	movs	r3, #0
 800c01a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c01c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c020:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c022:	f107 0308 	add.w	r3, r7, #8
 800c026:	4619      	mov	r1, r3
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f7ff ff73 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c02e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c032:	2110      	movs	r1, #16
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f000 f995 	bl	800c364 <SDMMC_GetCmdResp1>
 800c03a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c03c:	69fb      	ldr	r3, [r7, #28]
}
 800c03e:	4618      	mov	r0, r3
 800c040:	3720      	adds	r7, #32
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}

0800c046 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800c046:	b580      	push	{r7, lr}
 800c048:	b088      	sub	sp, #32
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	6078      	str	r0, [r7, #4]
 800c04e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c054:	2307      	movs	r3, #7
 800c056:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c058:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c05c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c05e:	2300      	movs	r3, #0
 800c060:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c066:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c068:	f107 0308 	add.w	r3, r7, #8
 800c06c:	4619      	mov	r1, r3
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f7ff ff50 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c074:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c078:	2107      	movs	r1, #7
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	f000 f972 	bl	800c364 <SDMMC_GetCmdResp1>
 800c080:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c082:	69fb      	ldr	r3, [r7, #28]
}
 800c084:	4618      	mov	r0, r3
 800c086:	3720      	adds	r7, #32
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b088      	sub	sp, #32
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c094:	2300      	movs	r3, #0
 800c096:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c098:	2300      	movs	r3, #0
 800c09a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800c09c:	2300      	movs	r3, #0
 800c09e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c0a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c0a8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c0aa:	f107 0308 	add.w	r3, r7, #8
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f7ff ff2f 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 fb96 	bl	800c7e8 <SDMMC_GetCmdError>
 800c0bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0be:	69fb      	ldr	r3, [r7, #28]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3720      	adds	r7, #32
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b088      	sub	sp, #32
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c0d0:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800c0d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c0d6:	2308      	movs	r3, #8
 800c0d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c0da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c0de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c0e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c0e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c0ea:	f107 0308 	add.w	r3, r7, #8
 800c0ee:	4619      	mov	r1, r3
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f7ff ff0f 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f000 fb28 	bl	800c74c <SDMMC_GetCmdResp7>
 800c0fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0fe:	69fb      	ldr	r3, [r7, #28]
}
 800c100:	4618      	mov	r0, r3
 800c102:	3720      	adds	r7, #32
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b088      	sub	sp, #32
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c116:	2337      	movs	r3, #55	@ 0x37
 800c118:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c11a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c11e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c120:	2300      	movs	r3, #0
 800c122:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c124:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c128:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c12a:	f107 0308 	add.w	r3, r7, #8
 800c12e:	4619      	mov	r1, r3
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	f7ff feef 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c13a:	2137      	movs	r1, #55	@ 0x37
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f000 f911 	bl	800c364 <SDMMC_GetCmdResp1>
 800c142:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c144:	69fb      	ldr	r3, [r7, #28]
}
 800c146:	4618      	mov	r0, r3
 800c148:	3720      	adds	r7, #32
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bd80      	pop	{r7, pc}

0800c14e <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c14e:	b580      	push	{r7, lr}
 800c150:	b088      	sub	sp, #32
 800c152:	af00      	add	r7, sp, #0
 800c154:	6078      	str	r0, [r7, #4]
 800c156:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c15c:	2329      	movs	r3, #41	@ 0x29
 800c15e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c160:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c164:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c166:	2300      	movs	r3, #0
 800c168:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c16a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c16e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c170:	f107 0308 	add.w	r3, r7, #8
 800c174:	4619      	mov	r1, r3
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f7ff fecc 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f000 fa2d 	bl	800c5dc <SDMMC_GetCmdResp3>
 800c182:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c184:	69fb      	ldr	r3, [r7, #28]
}
 800c186:	4618      	mov	r0, r3
 800c188:	3720      	adds	r7, #32
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}

0800c18e <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800c18e:	b580      	push	{r7, lr}
 800c190:	b088      	sub	sp, #32
 800c192:	af00      	add	r7, sp, #0
 800c194:	6078      	str	r0, [r7, #4]
 800c196:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800c19c:	2306      	movs	r3, #6
 800c19e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c1a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c1a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c1aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c1ae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c1b0:	f107 0308 	add.w	r3, r7, #8
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	f7ff feac 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800c1bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c1c0:	2106      	movs	r1, #6
 800c1c2:	6878      	ldr	r0, [r7, #4]
 800c1c4:	f000 f8ce 	bl	800c364 <SDMMC_GetCmdResp1>
 800c1c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c1ca:	69fb      	ldr	r3, [r7, #28]
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3720      	adds	r7, #32
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}

0800c1d4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b088      	sub	sp, #32
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c1e0:	2333      	movs	r3, #51	@ 0x33
 800c1e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c1e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c1e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c1ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c1f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c1f4:	f107 0308 	add.w	r3, r7, #8
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f7ff fe8a 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800c200:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c204:	2133      	movs	r1, #51	@ 0x33
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f000 f8ac 	bl	800c364 <SDMMC_GetCmdResp1>
 800c20c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c20e:	69fb      	ldr	r3, [r7, #28]
}
 800c210:	4618      	mov	r0, r3
 800c212:	3720      	adds	r7, #32
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}

0800c218 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b088      	sub	sp, #32
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c220:	2300      	movs	r3, #0
 800c222:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c224:	2302      	movs	r3, #2
 800c226:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c228:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c22c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c22e:	2300      	movs	r3, #0
 800c230:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c232:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c236:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c238:	f107 0308 	add.w	r3, r7, #8
 800c23c:	4619      	mov	r1, r3
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f7ff fe68 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f000 f97f 	bl	800c548 <SDMMC_GetCmdResp2>
 800c24a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c24c:	69fb      	ldr	r3, [r7, #28]
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3720      	adds	r7, #32
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}

0800c256 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c256:	b580      	push	{r7, lr}
 800c258:	b088      	sub	sp, #32
 800c25a:	af00      	add	r7, sp, #0
 800c25c:	6078      	str	r0, [r7, #4]
 800c25e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c264:	2309      	movs	r3, #9
 800c266:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c268:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c26c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c26e:	2300      	movs	r3, #0
 800c270:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c272:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c276:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c278:	f107 0308 	add.w	r3, r7, #8
 800c27c:	4619      	mov	r1, r3
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f7ff fe48 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f000 f95f 	bl	800c548 <SDMMC_GetCmdResp2>
 800c28a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c28c:	69fb      	ldr	r3, [r7, #28]
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3720      	adds	r7, #32
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}

0800c296 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b088      	sub	sp, #32
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
 800c29e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c2a4:	2303      	movs	r3, #3
 800c2a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c2a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c2ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c2b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c2b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c2b8:	f107 0308 	add.w	r3, r7, #8
 800c2bc:	4619      	mov	r1, r3
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f7ff fe28 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c2c4:	683a      	ldr	r2, [r7, #0]
 800c2c6:	2103      	movs	r1, #3
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f000 f9c7 	bl	800c65c <SDMMC_GetCmdResp6>
 800c2ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c2d0:	69fb      	ldr	r3, [r7, #28]
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3720      	adds	r7, #32
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bd80      	pop	{r7, pc}

0800c2da <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c2da:	b580      	push	{r7, lr}
 800c2dc:	b088      	sub	sp, #32
 800c2de:	af00      	add	r7, sp, #0
 800c2e0:	6078      	str	r0, [r7, #4]
 800c2e2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c2e8:	230d      	movs	r3, #13
 800c2ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c2ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c2f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c2f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c2fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c2fc:	f107 0308 	add.w	r3, r7, #8
 800c300:	4619      	mov	r1, r3
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f7ff fe06 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800c308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c30c:	210d      	movs	r1, #13
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f000 f828 	bl	800c364 <SDMMC_GetCmdResp1>
 800c314:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c316:	69fb      	ldr	r3, [r7, #28]
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3720      	adds	r7, #32
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b088      	sub	sp, #32
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c328:	2300      	movs	r3, #0
 800c32a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800c32c:	230d      	movs	r3, #13
 800c32e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c330:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c334:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c336:	2300      	movs	r3, #0
 800c338:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c33a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c33e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c340:	f107 0308 	add.w	r3, r7, #8
 800c344:	4619      	mov	r1, r3
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f7ff fde4 	bl	800bf14 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800c34c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c350:	210d      	movs	r1, #13
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f000 f806 	bl	800c364 <SDMMC_GetCmdResp1>
 800c358:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c35a:	69fb      	ldr	r3, [r7, #28]
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3720      	adds	r7, #32
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}

0800c364 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b088      	sub	sp, #32
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	460b      	mov	r3, r1
 800c36e:	607a      	str	r2, [r7, #4]
 800c370:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c372:	4b70      	ldr	r3, [pc, #448]	@ (800c534 <SDMMC_GetCmdResp1+0x1d0>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a70      	ldr	r2, [pc, #448]	@ (800c538 <SDMMC_GetCmdResp1+0x1d4>)
 800c378:	fba2 2303 	umull	r2, r3, r2, r3
 800c37c:	0a5a      	lsrs	r2, r3, #9
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	fb02 f303 	mul.w	r3, r2, r3
 800c384:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c386:	69fb      	ldr	r3, [r7, #28]
 800c388:	1e5a      	subs	r2, r3, #1
 800c38a:	61fa      	str	r2, [r7, #28]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d102      	bne.n	800c396 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c390:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c394:	e0c9      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c39a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c39c:	69ba      	ldr	r2, [r7, #24]
 800c39e:	4b67      	ldr	r3, [pc, #412]	@ (800c53c <SDMMC_GetCmdResp1+0x1d8>)
 800c3a0:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d0ef      	beq.n	800c386 <SDMMC_GetCmdResp1+0x22>
 800c3a6:	69bb      	ldr	r3, [r7, #24]
 800c3a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d1ea      	bne.n	800c386 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3b4:	f003 0304 	and.w	r3, r3, #4
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d004      	beq.n	800c3c6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	2204      	movs	r2, #4
 800c3c0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c3c2:	2304      	movs	r3, #4
 800c3c4:	e0b1      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3ca:	f003 0301 	and.w	r3, r3, #1
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d004      	beq.n	800c3dc <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	e0a6      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	4a58      	ldr	r2, [pc, #352]	@ (800c540 <SDMMC_GetCmdResp1+0x1dc>)
 800c3e0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c3e2:	68f8      	ldr	r0, [r7, #12]
 800c3e4:	f7ff fdc0 	bl	800bf68 <SDMMC_GetCommandResponse>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	7afb      	ldrb	r3, [r7, #11]
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d001      	beq.n	800c3f6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	e099      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c3f6:	2100      	movs	r1, #0
 800c3f8:	68f8      	ldr	r0, [r7, #12]
 800c3fa:	f7ff fdc2 	bl	800bf82 <SDMMC_GetResponse>
 800c3fe:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c400:	697a      	ldr	r2, [r7, #20]
 800c402:	4b50      	ldr	r3, [pc, #320]	@ (800c544 <SDMMC_GetCmdResp1+0x1e0>)
 800c404:	4013      	ands	r3, r2
 800c406:	2b00      	cmp	r3, #0
 800c408:	d101      	bne.n	800c40e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c40a:	2300      	movs	r3, #0
 800c40c:	e08d      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	2b00      	cmp	r3, #0
 800c412:	da02      	bge.n	800c41a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c414:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c418:	e087      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c420:	2b00      	cmp	r3, #0
 800c422:	d001      	beq.n	800c428 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c424:	2340      	movs	r3, #64	@ 0x40
 800c426:	e080      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d001      	beq.n	800c436 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c432:	2380      	movs	r3, #128	@ 0x80
 800c434:	e079      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d002      	beq.n	800c446 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c440:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c444:	e071      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d002      	beq.n	800c456 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c450:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c454:	e069      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d002      	beq.n	800c466 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c464:	e061      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d002      	beq.n	800c476 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c470:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c474:	e059      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d002      	beq.n	800c486 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c480:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c484:	e051      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d002      	beq.n	800c496 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c490:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c494:	e049      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c496:	697b      	ldr	r3, [r7, #20]
 800c498:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d002      	beq.n	800c4a6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c4a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c4a4:	e041      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d002      	beq.n	800c4b6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c4b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c4b4:	e039      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c4b6:	697b      	ldr	r3, [r7, #20]
 800c4b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d002      	beq.n	800c4c6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c4c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c4c4:	e031      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d002      	beq.n	800c4d6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c4d0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800c4d4:	e029      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c4d6:	697b      	ldr	r3, [r7, #20]
 800c4d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d002      	beq.n	800c4e6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c4e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c4e4:	e021      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d002      	beq.n	800c4f6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c4f0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c4f4:	e019      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c4f6:	697b      	ldr	r3, [r7, #20]
 800c4f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d002      	beq.n	800c506 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c500:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c504:	e011      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c506:	697b      	ldr	r3, [r7, #20]
 800c508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d002      	beq.n	800c516 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c510:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c514:	e009      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	f003 0308 	and.w	r3, r3, #8
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d002      	beq.n	800c526 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c520:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800c524:	e001      	b.n	800c52a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c526:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c52a:	4618      	mov	r0, r3
 800c52c:	3720      	adds	r7, #32
 800c52e:	46bd      	mov	sp, r7
 800c530:	bd80      	pop	{r7, pc}
 800c532:	bf00      	nop
 800c534:	24000098 	.word	0x24000098
 800c538:	10624dd3 	.word	0x10624dd3
 800c53c:	00200045 	.word	0x00200045
 800c540:	002000c5 	.word	0x002000c5
 800c544:	fdffe008 	.word	0xfdffe008

0800c548 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800c548:	b480      	push	{r7}
 800c54a:	b085      	sub	sp, #20
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c550:	4b1f      	ldr	r3, [pc, #124]	@ (800c5d0 <SDMMC_GetCmdResp2+0x88>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4a1f      	ldr	r2, [pc, #124]	@ (800c5d4 <SDMMC_GetCmdResp2+0x8c>)
 800c556:	fba2 2303 	umull	r2, r3, r2, r3
 800c55a:	0a5b      	lsrs	r3, r3, #9
 800c55c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c560:	fb02 f303 	mul.w	r3, r2, r3
 800c564:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	1e5a      	subs	r2, r3, #1
 800c56a:	60fa      	str	r2, [r7, #12]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d102      	bne.n	800c576 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c570:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c574:	e026      	b.n	800c5c4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c57a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c582:	2b00      	cmp	r3, #0
 800c584:	d0ef      	beq.n	800c566 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d1ea      	bne.n	800c566 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c594:	f003 0304 	and.w	r3, r3, #4
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d004      	beq.n	800c5a6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2204      	movs	r2, #4
 800c5a0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c5a2:	2304      	movs	r3, #4
 800c5a4:	e00e      	b.n	800c5c4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5aa:	f003 0301 	and.w	r3, r3, #1
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d004      	beq.n	800c5bc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	e003      	b.n	800c5c4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	4a06      	ldr	r2, [pc, #24]	@ (800c5d8 <SDMMC_GetCmdResp2+0x90>)
 800c5c0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c5c2:	2300      	movs	r3, #0
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3714      	adds	r7, #20
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr
 800c5d0:	24000098 	.word	0x24000098
 800c5d4:	10624dd3 	.word	0x10624dd3
 800c5d8:	002000c5 	.word	0x002000c5

0800c5dc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b085      	sub	sp, #20
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c5e4:	4b1a      	ldr	r3, [pc, #104]	@ (800c650 <SDMMC_GetCmdResp3+0x74>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	4a1a      	ldr	r2, [pc, #104]	@ (800c654 <SDMMC_GetCmdResp3+0x78>)
 800c5ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c5ee:	0a5b      	lsrs	r3, r3, #9
 800c5f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c5f4:	fb02 f303 	mul.w	r3, r2, r3
 800c5f8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	1e5a      	subs	r2, r3, #1
 800c5fe:	60fa      	str	r2, [r7, #12]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d102      	bne.n	800c60a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c604:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c608:	e01b      	b.n	800c642 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c60e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c616:	2b00      	cmp	r3, #0
 800c618:	d0ef      	beq.n	800c5fa <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c620:	2b00      	cmp	r3, #0
 800c622:	d1ea      	bne.n	800c5fa <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c628:	f003 0304 	and.w	r3, r3, #4
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d004      	beq.n	800c63a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2204      	movs	r2, #4
 800c634:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c636:	2304      	movs	r3, #4
 800c638:	e003      	b.n	800c642 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	4a06      	ldr	r2, [pc, #24]	@ (800c658 <SDMMC_GetCmdResp3+0x7c>)
 800c63e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c640:	2300      	movs	r3, #0
}
 800c642:	4618      	mov	r0, r3
 800c644:	3714      	adds	r7, #20
 800c646:	46bd      	mov	sp, r7
 800c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	24000098 	.word	0x24000098
 800c654:	10624dd3 	.word	0x10624dd3
 800c658:	002000c5 	.word	0x002000c5

0800c65c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b088      	sub	sp, #32
 800c660:	af00      	add	r7, sp, #0
 800c662:	60f8      	str	r0, [r7, #12]
 800c664:	460b      	mov	r3, r1
 800c666:	607a      	str	r2, [r7, #4]
 800c668:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c66a:	4b35      	ldr	r3, [pc, #212]	@ (800c740 <SDMMC_GetCmdResp6+0xe4>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	4a35      	ldr	r2, [pc, #212]	@ (800c744 <SDMMC_GetCmdResp6+0xe8>)
 800c670:	fba2 2303 	umull	r2, r3, r2, r3
 800c674:	0a5b      	lsrs	r3, r3, #9
 800c676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c67a:	fb02 f303 	mul.w	r3, r2, r3
 800c67e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c680:	69fb      	ldr	r3, [r7, #28]
 800c682:	1e5a      	subs	r2, r3, #1
 800c684:	61fa      	str	r2, [r7, #28]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d102      	bne.n	800c690 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c68a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c68e:	e052      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c694:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c696:	69bb      	ldr	r3, [r7, #24]
 800c698:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d0ef      	beq.n	800c680 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c6a0:	69bb      	ldr	r3, [r7, #24]
 800c6a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d1ea      	bne.n	800c680 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6ae:	f003 0304 	and.w	r3, r3, #4
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d004      	beq.n	800c6c0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	2204      	movs	r2, #4
 800c6ba:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c6bc:	2304      	movs	r3, #4
 800c6be:	e03a      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6c4:	f003 0301 	and.w	r3, r3, #1
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d004      	beq.n	800c6d6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	e02f      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c6d6:	68f8      	ldr	r0, [r7, #12]
 800c6d8:	f7ff fc46 	bl	800bf68 <SDMMC_GetCommandResponse>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	461a      	mov	r2, r3
 800c6e0:	7afb      	ldrb	r3, [r7, #11]
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d001      	beq.n	800c6ea <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	e025      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	4a16      	ldr	r2, [pc, #88]	@ (800c748 <SDMMC_GetCmdResp6+0xec>)
 800c6ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c6f0:	2100      	movs	r1, #0
 800c6f2:	68f8      	ldr	r0, [r7, #12]
 800c6f4:	f7ff fc45 	bl	800bf82 <SDMMC_GetResponse>
 800c6f8:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c700:	2b00      	cmp	r3, #0
 800c702:	d106      	bne.n	800c712 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800c704:	697b      	ldr	r3, [r7, #20]
 800c706:	0c1b      	lsrs	r3, r3, #16
 800c708:	b29a      	uxth	r2, r3
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800c70e:	2300      	movs	r3, #0
 800c710:	e011      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d002      	beq.n	800c722 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c71c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c720:	e009      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d002      	beq.n	800c732 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c72c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c730:	e001      	b.n	800c736 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c732:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c736:	4618      	mov	r0, r3
 800c738:	3720      	adds	r7, #32
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}
 800c73e:	bf00      	nop
 800c740:	24000098 	.word	0x24000098
 800c744:	10624dd3 	.word	0x10624dd3
 800c748:	002000c5 	.word	0x002000c5

0800c74c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b085      	sub	sp, #20
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c754:	4b22      	ldr	r3, [pc, #136]	@ (800c7e0 <SDMMC_GetCmdResp7+0x94>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a22      	ldr	r2, [pc, #136]	@ (800c7e4 <SDMMC_GetCmdResp7+0x98>)
 800c75a:	fba2 2303 	umull	r2, r3, r2, r3
 800c75e:	0a5b      	lsrs	r3, r3, #9
 800c760:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c764:	fb02 f303 	mul.w	r3, r2, r3
 800c768:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	1e5a      	subs	r2, r3, #1
 800c76e:	60fa      	str	r2, [r7, #12]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d102      	bne.n	800c77a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c774:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c778:	e02c      	b.n	800c7d4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c77e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c786:	2b00      	cmp	r3, #0
 800c788:	d0ef      	beq.n	800c76a <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1ea      	bne.n	800c76a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c798:	f003 0304 	and.w	r3, r3, #4
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d004      	beq.n	800c7aa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2204      	movs	r2, #4
 800c7a4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c7a6:	2304      	movs	r3, #4
 800c7a8:	e014      	b.n	800c7d4 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7ae:	f003 0301 	and.w	r3, r3, #1
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d004      	beq.n	800c7c0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2201      	movs	r2, #1
 800c7ba:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	e009      	b.n	800c7d4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d002      	beq.n	800c7d2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2240      	movs	r2, #64	@ 0x40
 800c7d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c7d2:	2300      	movs	r3, #0

}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3714      	adds	r7, #20
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr
 800c7e0:	24000098 	.word	0x24000098
 800c7e4:	10624dd3 	.word	0x10624dd3

0800c7e8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b085      	sub	sp, #20
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c7f0:	4b11      	ldr	r3, [pc, #68]	@ (800c838 <SDMMC_GetCmdError+0x50>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	4a11      	ldr	r2, [pc, #68]	@ (800c83c <SDMMC_GetCmdError+0x54>)
 800c7f6:	fba2 2303 	umull	r2, r3, r2, r3
 800c7fa:	0a5b      	lsrs	r3, r3, #9
 800c7fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c800:	fb02 f303 	mul.w	r3, r2, r3
 800c804:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	1e5a      	subs	r2, r3, #1
 800c80a:	60fa      	str	r2, [r7, #12]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d102      	bne.n	800c816 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c810:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c814:	e009      	b.n	800c82a <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c81a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d0f1      	beq.n	800c806 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	4a06      	ldr	r2, [pc, #24]	@ (800c840 <SDMMC_GetCmdError+0x58>)
 800c826:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800c828:	2300      	movs	r3, #0
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3714      	adds	r7, #20
 800c82e:	46bd      	mov	sp, r7
 800c830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c834:	4770      	bx	lr
 800c836:	bf00      	nop
 800c838:	24000098 	.word	0x24000098
 800c83c:	10624dd3 	.word	0x10624dd3
 800c840:	002000c5 	.word	0x002000c5

0800c844 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b08a      	sub	sp, #40	@ 0x28
 800c848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800c84a:	f107 031c 	add.w	r3, r7, #28
 800c84e:	2200      	movs	r2, #0
 800c850:	601a      	str	r2, [r3, #0]
 800c852:	605a      	str	r2, [r3, #4]
 800c854:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c856:	463b      	mov	r3, r7
 800c858:	2200      	movs	r2, #0
 800c85a:	601a      	str	r2, [r3, #0]
 800c85c:	605a      	str	r2, [r3, #4]
 800c85e:	609a      	str	r2, [r3, #8]
 800c860:	60da      	str	r2, [r3, #12]
 800c862:	611a      	str	r2, [r3, #16]
 800c864:	615a      	str	r2, [r3, #20]
 800c866:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800c868:	4b32      	ldr	r3, [pc, #200]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c86a:	4a33      	ldr	r2, [pc, #204]	@ (800c938 <MX_ADC1_Init+0xf4>)
 800c86c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800c86e:	4b31      	ldr	r3, [pc, #196]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c870:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800c874:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800c876:	4b2f      	ldr	r3, [pc, #188]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c878:	2200      	movs	r2, #0
 800c87a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800c87c:	4b2d      	ldr	r3, [pc, #180]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c87e:	2200      	movs	r2, #0
 800c880:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c882:	4b2c      	ldr	r3, [pc, #176]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c884:	2204      	movs	r2, #4
 800c886:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800c888:	4b2a      	ldr	r3, [pc, #168]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c88a:	2200      	movs	r2, #0
 800c88c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800c88e:	4b29      	ldr	r3, [pc, #164]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c890:	2200      	movs	r2, #0
 800c892:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800c894:	4b27      	ldr	r3, [pc, #156]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c896:	2201      	movs	r2, #1
 800c898:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c89a:	4b26      	ldr	r3, [pc, #152]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c89c:	2200      	movs	r2, #0
 800c89e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c8a0:	4b24      	ldr	r3, [pc, #144]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c8a6:	4b23      	ldr	r3, [pc, #140]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800c8ac:	4b21      	ldr	r3, [pc, #132]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800c8b2:	4b20      	ldr	r3, [pc, #128]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800c8b8:	4b1e      	ldr	r3, [pc, #120]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800c8be:	4b1d      	ldr	r3, [pc, #116]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800c8c6:	4b1b      	ldr	r3, [pc, #108]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c8cc:	4819      	ldr	r0, [pc, #100]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8ce:	f7f6 f923 	bl	8002b18 <HAL_ADC_Init>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d001      	beq.n	800c8dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800c8d8:	f001 f8c4 	bl	800da64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800c8e0:	f107 031c 	add.w	r3, r7, #28
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	4813      	ldr	r0, [pc, #76]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c8e8:	f7f7 fa80 	bl	8003dec <HAL_ADCEx_MultiModeConfigChannel>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d001      	beq.n	800c8f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800c8f2:	f001 f8b7 	bl	800da64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800c8f6:	4b11      	ldr	r3, [pc, #68]	@ (800c93c <MX_ADC1_Init+0xf8>)
 800c8f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800c8fa:	2306      	movs	r3, #6
 800c8fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 800c8fe:	2304      	movs	r3, #4
 800c900:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800c902:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c906:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800c908:	2304      	movs	r3, #4
 800c90a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 3000;
 800c90c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800c910:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800c912:	2300      	movs	r3, #0
 800c914:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c916:	463b      	mov	r3, r7
 800c918:	4619      	mov	r1, r3
 800c91a:	4806      	ldr	r0, [pc, #24]	@ (800c934 <MX_ADC1_Init+0xf0>)
 800c91c:	f7f6 fc9e 	bl	800325c <HAL_ADC_ConfigChannel>
 800c920:	4603      	mov	r3, r0
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800c926:	f001 f89d 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800c92a:	bf00      	nop
 800c92c:	3728      	adds	r7, #40	@ 0x28
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}
 800c932:	bf00      	nop
 800c934:	240007d8 	.word	0x240007d8
 800c938:	40022000 	.word	0x40022000
 800c93c:	1d500080 	.word	0x1d500080

0800c940 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b088      	sub	sp, #32
 800c944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800c946:	1d3b      	adds	r3, r7, #4
 800c948:	2200      	movs	r2, #0
 800c94a:	601a      	str	r2, [r3, #0]
 800c94c:	605a      	str	r2, [r3, #4]
 800c94e:	609a      	str	r2, [r3, #8]
 800c950:	60da      	str	r2, [r3, #12]
 800c952:	611a      	str	r2, [r3, #16]
 800c954:	615a      	str	r2, [r3, #20]
 800c956:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800c958:	4b2b      	ldr	r3, [pc, #172]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c95a:	4a2c      	ldr	r2, [pc, #176]	@ (800ca0c <MX_ADC2_Init+0xcc>)
 800c95c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800c95e:	4b2a      	ldr	r3, [pc, #168]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c960:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800c964:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800c966:	4b28      	ldr	r3, [pc, #160]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c968:	2200      	movs	r2, #0
 800c96a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800c96c:	4b26      	ldr	r3, [pc, #152]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c96e:	2200      	movs	r2, #0
 800c970:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c972:	4b25      	ldr	r3, [pc, #148]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c974:	2204      	movs	r2, #4
 800c976:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800c978:	4b23      	ldr	r3, [pc, #140]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c97a:	2200      	movs	r2, #0
 800c97c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800c97e:	4b22      	ldr	r3, [pc, #136]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c980:	2200      	movs	r2, #0
 800c982:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 800c984:	4b20      	ldr	r3, [pc, #128]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c986:	2201      	movs	r2, #1
 800c988:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800c98a:	4b1f      	ldr	r3, [pc, #124]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c98c:	2200      	movs	r2, #0
 800c98e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c990:	4b1d      	ldr	r3, [pc, #116]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c992:	2200      	movs	r2, #0
 800c994:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c996:	4b1c      	ldr	r3, [pc, #112]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c998:	2200      	movs	r2, #0
 800c99a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800c99c:	4b1a      	ldr	r3, [pc, #104]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c99e:	2200      	movs	r2, #0
 800c9a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800c9a2:	4b19      	ldr	r3, [pc, #100]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800c9a8:	4b17      	ldr	r3, [pc, #92]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800c9ae:	4b16      	ldr	r3, [pc, #88]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 800c9b6:	4b14      	ldr	r3, [pc, #80]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c9bc:	4812      	ldr	r0, [pc, #72]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c9be:	f7f6 f8ab 	bl	8002b18 <HAL_ADC_Init>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d001      	beq.n	800c9cc <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 800c9c8:	f001 f84c 	bl	800da64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800c9cc:	4b10      	ldr	r3, [pc, #64]	@ (800ca10 <MX_ADC2_Init+0xd0>)
 800c9ce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800c9d0:	2306      	movs	r3, #6
 800c9d2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 800c9d4:	2305      	movs	r3, #5
 800c9d6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800c9d8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c9dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800c9de:	2304      	movs	r3, #4
 800c9e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c9ea:	1d3b      	adds	r3, r7, #4
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	4806      	ldr	r0, [pc, #24]	@ (800ca08 <MX_ADC2_Init+0xc8>)
 800c9f0:	f7f6 fc34 	bl	800325c <HAL_ADC_ConfigChannel>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d001      	beq.n	800c9fe <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 800c9fa:	f001 f833 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800c9fe:	bf00      	nop
 800ca00:	3720      	adds	r7, #32
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}
 800ca06:	bf00      	nop
 800ca08:	2400083c 	.word	0x2400083c
 800ca0c:	40022100 	.word	0x40022100
 800ca10:	2e300800 	.word	0x2e300800

0800ca14 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b088      	sub	sp, #32
 800ca18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ca1a:	1d3b      	adds	r3, r7, #4
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	601a      	str	r2, [r3, #0]
 800ca20:	605a      	str	r2, [r3, #4]
 800ca22:	609a      	str	r2, [r3, #8]
 800ca24:	60da      	str	r2, [r3, #12]
 800ca26:	611a      	str	r2, [r3, #16]
 800ca28:	615a      	str	r2, [r3, #20]
 800ca2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800ca2c:	4b2b      	ldr	r3, [pc, #172]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca2e:	4a2c      	ldr	r2, [pc, #176]	@ (800cae0 <MX_ADC3_Init+0xcc>)
 800ca30:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800ca32:	4b2a      	ldr	r3, [pc, #168]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800ca38:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800ca3a:	4b28      	ldr	r3, [pc, #160]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ca40:	4b26      	ldr	r3, [pc, #152]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca42:	2200      	movs	r2, #0
 800ca44:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ca46:	4b25      	ldr	r3, [pc, #148]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca48:	2204      	movs	r2, #4
 800ca4a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800ca4c:	4b23      	ldr	r3, [pc, #140]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca4e:	2200      	movs	r2, #0
 800ca50:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800ca52:	4b22      	ldr	r3, [pc, #136]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca54:	2200      	movs	r2, #0
 800ca56:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800ca58:	4b20      	ldr	r3, [pc, #128]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800ca5e:	4b1f      	ldr	r3, [pc, #124]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca60:	2200      	movs	r2, #0
 800ca62:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ca64:	4b1d      	ldr	r3, [pc, #116]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca66:	2200      	movs	r2, #0
 800ca68:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ca6a:	4b1c      	ldr	r3, [pc, #112]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800ca70:	4b1a      	ldr	r3, [pc, #104]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca72:	2200      	movs	r2, #0
 800ca74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800ca76:	4b19      	ldr	r3, [pc, #100]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca78:	2200      	movs	r2, #0
 800ca7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800ca7c:	4b17      	ldr	r3, [pc, #92]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca7e:	2200      	movs	r2, #0
 800ca80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800ca82:	4b16      	ldr	r3, [pc, #88]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca84:	2200      	movs	r2, #0
 800ca86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 800ca8a:	4b14      	ldr	r3, [pc, #80]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca8c:	2201      	movs	r2, #1
 800ca8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800ca90:	4812      	ldr	r0, [pc, #72]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800ca92:	f7f6 f841 	bl	8002b18 <HAL_ADC_Init>
 800ca96:	4603      	mov	r3, r0
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d001      	beq.n	800caa0 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 800ca9c:	f000 ffe2 	bl	800da64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800caa0:	2301      	movs	r3, #1
 800caa2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800caa4:	2306      	movs	r3, #6
 800caa6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 800caa8:	2303      	movs	r3, #3
 800caaa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800caac:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800cab0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800cab2:	2304      	movs	r3, #4
 800cab4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800cab6:	2300      	movs	r3, #0
 800cab8:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800caba:	2300      	movs	r3, #0
 800cabc:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800cabe:	1d3b      	adds	r3, r7, #4
 800cac0:	4619      	mov	r1, r3
 800cac2:	4806      	ldr	r0, [pc, #24]	@ (800cadc <MX_ADC3_Init+0xc8>)
 800cac4:	f7f6 fbca 	bl	800325c <HAL_ADC_ConfigChannel>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d001      	beq.n	800cad2 <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 800cace:	f000 ffc9 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800cad2:	bf00      	nop
 800cad4:	3720      	adds	r7, #32
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
 800cada:	bf00      	nop
 800cadc:	240008a0 	.word	0x240008a0
 800cae0:	58026000 	.word	0x58026000

0800cae4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b08e      	sub	sp, #56	@ 0x38
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800caec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800caf0:	2200      	movs	r2, #0
 800caf2:	601a      	str	r2, [r3, #0]
 800caf4:	605a      	str	r2, [r3, #4]
 800caf6:	609a      	str	r2, [r3, #8]
 800caf8:	60da      	str	r2, [r3, #12]
 800cafa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a4e      	ldr	r2, [pc, #312]	@ (800cc3c <HAL_ADC_MspInit+0x158>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d133      	bne.n	800cb6e <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800cb06:	4b4e      	ldr	r3, [pc, #312]	@ (800cc40 <HAL_ADC_MspInit+0x15c>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	4a4c      	ldr	r2, [pc, #304]	@ (800cc40 <HAL_ADC_MspInit+0x15c>)
 800cb0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800cb10:	4b4b      	ldr	r3, [pc, #300]	@ (800cc40 <HAL_ADC_MspInit+0x15c>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d10e      	bne.n	800cb36 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800cb18:	4b4a      	ldr	r3, [pc, #296]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cb1e:	4a49      	ldr	r2, [pc, #292]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb20:	f043 0320 	orr.w	r3, r3, #32
 800cb24:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800cb28:	4b46      	ldr	r3, [pc, #280]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb2a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cb2e:	f003 0320 	and.w	r3, r3, #32
 800cb32:	623b      	str	r3, [r7, #32]
 800cb34:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb36:	4b43      	ldr	r3, [pc, #268]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cb3c:	4a41      	ldr	r2, [pc, #260]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb3e:	f043 0301 	orr.w	r3, r3, #1
 800cb42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cb46:	4b3f      	ldr	r3, [pc, #252]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cb4c:	f003 0301 	and.w	r3, r3, #1
 800cb50:	61fb      	str	r3, [r7, #28]
 800cb52:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INP7
    */
    GPIO_InitStruct.Pin = Sensor_ADC_Pin;
 800cb54:	2380      	movs	r3, #128	@ 0x80
 800cb56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cb58:	2303      	movs	r3, #3
 800cb5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Sensor_ADC_GPIO_Port, &GPIO_InitStruct);
 800cb60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cb64:	4619      	mov	r1, r3
 800cb66:	4838      	ldr	r0, [pc, #224]	@ (800cc48 <HAL_ADC_MspInit+0x164>)
 800cb68:	f7f7 fba6 	bl	80042b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800cb6c:	e061      	b.n	800cc32 <HAL_ADC_MspInit+0x14e>
  else if(adcHandle->Instance==ADC2)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	4a36      	ldr	r2, [pc, #216]	@ (800cc4c <HAL_ADC_MspInit+0x168>)
 800cb74:	4293      	cmp	r3, r2
 800cb76:	d133      	bne.n	800cbe0 <HAL_ADC_MspInit+0xfc>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800cb78:	4b31      	ldr	r3, [pc, #196]	@ (800cc40 <HAL_ADC_MspInit+0x15c>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	3301      	adds	r3, #1
 800cb7e:	4a30      	ldr	r2, [pc, #192]	@ (800cc40 <HAL_ADC_MspInit+0x15c>)
 800cb80:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800cb82:	4b2f      	ldr	r3, [pc, #188]	@ (800cc40 <HAL_ADC_MspInit+0x15c>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	d10e      	bne.n	800cba8 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800cb8a:	4b2e      	ldr	r3, [pc, #184]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cb90:	4a2c      	ldr	r2, [pc, #176]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb92:	f043 0320 	orr.w	r3, r3, #32
 800cb96:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800cb9a:	4b2a      	ldr	r3, [pc, #168]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cb9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cba0:	f003 0320 	and.w	r3, r3, #32
 800cba4:	61bb      	str	r3, [r7, #24]
 800cba6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cba8:	4b26      	ldr	r3, [pc, #152]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cbaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cbae:	4a25      	ldr	r2, [pc, #148]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cbb0:	f043 0304 	orr.w	r3, r3, #4
 800cbb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cbb8:	4b22      	ldr	r3, [pc, #136]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cbba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cbbe:	f003 0304 	and.w	r3, r3, #4
 800cbc2:	617b      	str	r3, [r7, #20]
 800cbc4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800cbc6:	2302      	movs	r3, #2
 800cbc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbca:	2303      	movs	r3, #3
 800cbcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cbd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cbd6:	4619      	mov	r1, r3
 800cbd8:	481d      	ldr	r0, [pc, #116]	@ (800cc50 <HAL_ADC_MspInit+0x16c>)
 800cbda:	f7f7 fb6d 	bl	80042b8 <HAL_GPIO_Init>
}
 800cbde:	e028      	b.n	800cc32 <HAL_ADC_MspInit+0x14e>
  else if(adcHandle->Instance==ADC3)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	4a1b      	ldr	r2, [pc, #108]	@ (800cc54 <HAL_ADC_MspInit+0x170>)
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d123      	bne.n	800cc32 <HAL_ADC_MspInit+0x14e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800cbea:	4b16      	ldr	r3, [pc, #88]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cbec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cbf0:	4a14      	ldr	r2, [pc, #80]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cbf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cbf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cbfa:	4b12      	ldr	r3, [pc, #72]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cbfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cc04:	613b      	str	r3, [r7, #16]
 800cc06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc08:	4b0e      	ldr	r3, [pc, #56]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cc0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc0e:	4a0d      	ldr	r2, [pc, #52]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cc10:	f043 0304 	orr.w	r3, r3, #4
 800cc14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cc18:	4b0a      	ldr	r3, [pc, #40]	@ (800cc44 <HAL_ADC_MspInit+0x160>)
 800cc1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc1e:	f003 0304 	and.w	r3, r3, #4
 800cc22:	60fb      	str	r3, [r7, #12]
 800cc24:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800cc26:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800cc2a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800cc2e:	f7f5 fcf7 	bl	8002620 <HAL_SYSCFG_AnalogSwitchConfig>
}
 800cc32:	bf00      	nop
 800cc34:	3738      	adds	r7, #56	@ 0x38
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	40022000 	.word	0x40022000
 800cc40:	24000904 	.word	0x24000904
 800cc44:	58024400 	.word	0x58024400
 800cc48:	58020000 	.word	0x58020000
 800cc4c:	40022100 	.word	0x40022100
 800cc50:	58020800 	.word	0x58020800
 800cc54:	58026000 	.word	0x58026000

0800cc58 <Custom_Delay_Get_SysTick>:
/**
 * @brief  경과 시간(ms) 반환
 * @retval ms 단위 타임스탬프
 */
static inline uint32_t Custom_Delay_Get_SysTick(void)
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 800cc5c:	f7f5 fca4 	bl	80025a8 <HAL_GetTick>
 800cc60:	4603      	mov	r3, r0
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	bd80      	pop	{r7, pc}

0800cc66 <Custom_Switch_Init_ButtonState>:
    uint8_t       state;
} ButtonState_t;

static void Custom_Switch_Init_ButtonState(ButtonState_t *State,
                                           GPIO_TypeDef *GPIOx, uint16_t Pin)
{
 800cc66:	b580      	push	{r7, lr}
 800cc68:	b084      	sub	sp, #16
 800cc6a:	af00      	add	r7, sp, #0
 800cc6c:	60f8      	str	r0, [r7, #12]
 800cc6e:	60b9      	str	r1, [r7, #8]
 800cc70:	4613      	mov	r3, r2
 800cc72:	80fb      	strh	r3, [r7, #6]
    State->port     = GPIOx;
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	68ba      	ldr	r2, [r7, #8]
 800cc78:	601a      	str	r2, [r3, #0]
    State->pin      = Pin;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	88fa      	ldrh	r2, [r7, #6]
 800cc7e:	809a      	strh	r2, [r3, #4]
    State->timer    = 0;
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2200      	movs	r2, #0
 800cc84:	609a      	str	r2, [r3, #8]
    State->prevTick = Custom_Delay_Get_SysTick();
 800cc86:	f7ff ffe7 	bl	800cc58 <Custom_Delay_Get_SysTick>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	60da      	str	r2, [r3, #12]
    State->state    = LONG_OFF;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	2201      	movs	r2, #1
 800cc94:	741a      	strb	r2, [r3, #16]
}
 800cc96:	bf00      	nop
 800cc98:	3710      	adds	r7, #16
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bd80      	pop	{r7, pc}
	...

0800cca0 <Custom_Switch_State_Machine>:

static uint8_t Custom_Switch_State_Machine(ButtonState_t *State)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b086      	sub	sp, #24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
    bool     currentPushed = (HAL_GPIO_ReadPin(State->port, State->pin) == GPIO_PIN_RESET);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681a      	ldr	r2, [r3, #0]
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	889b      	ldrh	r3, [r3, #4]
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	4610      	mov	r0, r2
 800ccb4:	f7f7 fcb0 	bl	8004618 <HAL_GPIO_ReadPin>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	bf0c      	ite	eq
 800ccbe:	2301      	moveq	r3, #1
 800ccc0:	2300      	movne	r3, #0
 800ccc2:	75bb      	strb	r3, [r7, #22]
    uint8_t  pushEvent     = 0;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	75fb      	strb	r3, [r7, #23]
    uint32_t currTick      = Custom_Delay_Get_SysTick();
 800ccc8:	f7ff ffc6 	bl	800cc58 <Custom_Delay_Get_SysTick>
 800cccc:	6138      	str	r0, [r7, #16]
    uint32_t elapsed       = currTick - State->prevTick;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	68db      	ldr	r3, [r3, #12]
 800ccd2:	693a      	ldr	r2, [r7, #16]
 800ccd4:	1ad3      	subs	r3, r2, r3
 800ccd6:	60fb      	str	r3, [r7, #12]

    switch (State->state) {
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	7c1b      	ldrb	r3, [r3, #16]
 800ccdc:	3b01      	subs	r3, #1
 800ccde:	2b07      	cmp	r3, #7
 800cce0:	d863      	bhi.n	800cdaa <Custom_Switch_State_Machine+0x10a>
 800cce2:	a201      	add	r2, pc, #4	@ (adr r2, 800cce8 <Custom_Switch_State_Machine+0x48>)
 800cce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cce8:	0800cd09 	.word	0x0800cd09
 800ccec:	0800cd1d 	.word	0x0800cd1d
 800ccf0:	0800cdab 	.word	0x0800cdab
 800ccf4:	0800cd49 	.word	0x0800cd49
 800ccf8:	0800cdab 	.word	0x0800cdab
 800ccfc:	0800cdab 	.word	0x0800cdab
 800cd00:	0800cdab 	.word	0x0800cdab
 800cd04:	0800cd89 	.word	0x0800cd89
        case LONG_OFF:
            if (currentPushed) {
 800cd08:	7dbb      	ldrb	r3, [r7, #22]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d04c      	beq.n	800cda8 <Custom_Switch_State_Machine+0x108>
                State->state = SHORT_ON;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2202      	movs	r2, #2
 800cd12:	741a      	strb	r2, [r3, #16]
                State->timer = TIME_SHORT;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2250      	movs	r2, #80	@ 0x50
 800cd18:	609a      	str	r2, [r3, #8]
            }
            break;
 800cd1a:	e045      	b.n	800cda8 <Custom_Switch_State_Machine+0x108>

        case SHORT_ON:
            if (elapsed >= State->timer) {
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	689b      	ldr	r3, [r3, #8]
 800cd20:	68fa      	ldr	r2, [r7, #12]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d309      	bcc.n	800cd3a <Custom_Switch_State_Machine+0x9a>
                pushEvent     = 1;
 800cd26:	2301      	movs	r3, #1
 800cd28:	75fb      	strb	r3, [r7, #23]
                State->state  = LONG_ON;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2204      	movs	r2, #4
 800cd2e:	741a      	strb	r2, [r3, #16]
                State->timer  = TIME_LONG;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800cd36:	609a      	str	r2, [r3, #8]
            } else {
                State->timer -= elapsed;
            }
            break;
 800cd38:	e037      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>
                State->timer -= elapsed;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	689a      	ldr	r2, [r3, #8]
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	1ad2      	subs	r2, r2, r3
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	609a      	str	r2, [r3, #8]
            break;
 800cd46:	e030      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>

        case LONG_ON:
            if (!currentPushed) {
 800cd48:	7dbb      	ldrb	r3, [r7, #22]
 800cd4a:	f083 0301 	eor.w	r3, r3, #1
 800cd4e:	b2db      	uxtb	r3, r3
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d006      	beq.n	800cd62 <Custom_Switch_State_Machine+0xc2>
                State->state = SHORT_OFF;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2208      	movs	r2, #8
 800cd58:	741a      	strb	r2, [r3, #16]
                State->timer = TIME_SHORT;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2250      	movs	r2, #80	@ 0x50
 800cd5e:	609a      	str	r2, [r3, #8]
                break;
 800cd60:	e023      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>
            }
            if (elapsed >= State->timer) {
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	689b      	ldr	r3, [r3, #8]
 800cd66:	68fa      	ldr	r2, [r7, #12]
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d306      	bcc.n	800cd7a <Custom_Switch_State_Machine+0xda>
                pushEvent    = 1;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	75fb      	strb	r3, [r7, #23]
                State->timer = TIME_LONG;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800cd76:	609a      	str	r2, [r3, #8]
            } else {
                State->timer -= elapsed;
            }
            break;
 800cd78:	e017      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>
                State->timer -= elapsed;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	689a      	ldr	r2, [r3, #8]
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	1ad2      	subs	r2, r2, r3
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	609a      	str	r2, [r3, #8]
            break;
 800cd86:	e010      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>

        case SHORT_OFF:
            if (elapsed >= State->timer) {
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	68fa      	ldr	r2, [r7, #12]
 800cd8e:	429a      	cmp	r2, r3
 800cd90:	d303      	bcc.n	800cd9a <Custom_Switch_State_Machine+0xfa>
                State->state = LONG_OFF;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2201      	movs	r2, #1
 800cd96:	741a      	strb	r2, [r3, #16]
            } else {
                State->timer -= elapsed;
            }
            break;
 800cd98:	e007      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>
                State->timer -= elapsed;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	689a      	ldr	r2, [r3, #8]
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	1ad2      	subs	r2, r2, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	609a      	str	r2, [r3, #8]
            break;
 800cda6:	e000      	b.n	800cdaa <Custom_Switch_State_Machine+0x10a>
            break;
 800cda8:	bf00      	nop
    }

    State->prevTick = currTick;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	693a      	ldr	r2, [r7, #16]
 800cdae:	60da      	str	r2, [r3, #12]
    return pushEvent;
 800cdb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	3718      	adds	r7, #24
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}
 800cdba:	bf00      	nop

0800cdbc <Custom_Switch_Read>:
ButtonState_t btnSWL;
ButtonState_t btnSWR;
ButtonState_t btnSWC;

uint8_t Custom_Switch_Read(void)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b082      	sub	sp, #8
 800cdc0:	af00      	add	r7, sp, #0
    static bool initialized = false;
    static ButtonState_t swu, swd, swl, swr, swc;

    if (!initialized) {
 800cdc2:	4b33      	ldr	r3, [pc, #204]	@ (800ce90 <Custom_Switch_Read+0xd4>)
 800cdc4:	781b      	ldrb	r3, [r3, #0]
 800cdc6:	f083 0301 	eor.w	r3, r3, #1
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d01b      	beq.n	800ce08 <Custom_Switch_Read+0x4c>
        initialized = true;
 800cdd0:	4b2f      	ldr	r3, [pc, #188]	@ (800ce90 <Custom_Switch_Read+0xd4>)
 800cdd2:	2201      	movs	r2, #1
 800cdd4:	701a      	strb	r2, [r3, #0]
        Custom_Switch_Init_ButtonState(&swc, GPIOD, GPIO_PIN_0);  // SWC
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	492e      	ldr	r1, [pc, #184]	@ (800ce94 <Custom_Switch_Read+0xd8>)
 800cdda:	482f      	ldr	r0, [pc, #188]	@ (800ce98 <Custom_Switch_Read+0xdc>)
 800cddc:	f7ff ff43 	bl	800cc66 <Custom_Switch_Init_ButtonState>
        Custom_Switch_Init_ButtonState(&swu, GPIOD, GPIO_PIN_1);  // SWU
 800cde0:	2202      	movs	r2, #2
 800cde2:	492c      	ldr	r1, [pc, #176]	@ (800ce94 <Custom_Switch_Read+0xd8>)
 800cde4:	482d      	ldr	r0, [pc, #180]	@ (800ce9c <Custom_Switch_Read+0xe0>)
 800cde6:	f7ff ff3e 	bl	800cc66 <Custom_Switch_Init_ButtonState>
        Custom_Switch_Init_ButtonState(&swl, GPIOD, GPIO_PIN_3);  // SWL
 800cdea:	2208      	movs	r2, #8
 800cdec:	4929      	ldr	r1, [pc, #164]	@ (800ce94 <Custom_Switch_Read+0xd8>)
 800cdee:	482c      	ldr	r0, [pc, #176]	@ (800cea0 <Custom_Switch_Read+0xe4>)
 800cdf0:	f7ff ff39 	bl	800cc66 <Custom_Switch_Init_ButtonState>
        Custom_Switch_Init_ButtonState(&swr, GPIOD, GPIO_PIN_4);  // SWR
 800cdf4:	2210      	movs	r2, #16
 800cdf6:	4927      	ldr	r1, [pc, #156]	@ (800ce94 <Custom_Switch_Read+0xd8>)
 800cdf8:	482a      	ldr	r0, [pc, #168]	@ (800cea4 <Custom_Switch_Read+0xe8>)
 800cdfa:	f7ff ff34 	bl	800cc66 <Custom_Switch_Init_ButtonState>
        Custom_Switch_Init_ButtonState(&swd, GPIOD, GPIO_PIN_5);  // SWD
 800cdfe:	2220      	movs	r2, #32
 800ce00:	4924      	ldr	r1, [pc, #144]	@ (800ce94 <Custom_Switch_Read+0xd8>)
 800ce02:	4829      	ldr	r0, [pc, #164]	@ (800cea8 <Custom_Switch_Read+0xec>)
 800ce04:	f7ff ff2f 	bl	800cc66 <Custom_Switch_Init_ButtonState>
    }

    uint8_t evU = Custom_Switch_State_Machine(&swu);
 800ce08:	4824      	ldr	r0, [pc, #144]	@ (800ce9c <Custom_Switch_Read+0xe0>)
 800ce0a:	f7ff ff49 	bl	800cca0 <Custom_Switch_State_Machine>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	71bb      	strb	r3, [r7, #6]
    uint8_t evD = Custom_Switch_State_Machine(&swd);
 800ce12:	4825      	ldr	r0, [pc, #148]	@ (800cea8 <Custom_Switch_Read+0xec>)
 800ce14:	f7ff ff44 	bl	800cca0 <Custom_Switch_State_Machine>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	717b      	strb	r3, [r7, #5]
    uint8_t evL = Custom_Switch_State_Machine(&swl);
 800ce1c:	4820      	ldr	r0, [pc, #128]	@ (800cea0 <Custom_Switch_Read+0xe4>)
 800ce1e:	f7ff ff3f 	bl	800cca0 <Custom_Switch_State_Machine>
 800ce22:	4603      	mov	r3, r0
 800ce24:	713b      	strb	r3, [r7, #4]
    uint8_t evR = Custom_Switch_State_Machine(&swr);;
 800ce26:	481f      	ldr	r0, [pc, #124]	@ (800cea4 <Custom_Switch_Read+0xe8>)
 800ce28:	f7ff ff3a 	bl	800cca0 <Custom_Switch_State_Machine>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	70fb      	strb	r3, [r7, #3]
    uint8_t evC = Custom_Switch_State_Machine(&swc);
 800ce30:	4819      	ldr	r0, [pc, #100]	@ (800ce98 <Custom_Switch_Read+0xdc>)
 800ce32:	f7ff ff35 	bl	800cca0 <Custom_Switch_State_Machine>
 800ce36:	4603      	mov	r3, r0
 800ce38:	70bb      	strb	r3, [r7, #2]

    uint8_t result = CUSTOM_SW_NONE;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	71fb      	strb	r3, [r7, #7]
    if (evU) result |= CUSTOM_SW_U;
 800ce3e:	79bb      	ldrb	r3, [r7, #6]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d003      	beq.n	800ce4c <Custom_Switch_Read+0x90>
 800ce44:	79fb      	ldrb	r3, [r7, #7]
 800ce46:	f043 0302 	orr.w	r3, r3, #2
 800ce4a:	71fb      	strb	r3, [r7, #7]
    if (evD) result |= CUSTOM_SW_D;
 800ce4c:	797b      	ldrb	r3, [r7, #5]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d003      	beq.n	800ce5a <Custom_Switch_Read+0x9e>
 800ce52:	79fb      	ldrb	r3, [r7, #7]
 800ce54:	f043 0301 	orr.w	r3, r3, #1
 800ce58:	71fb      	strb	r3, [r7, #7]
    if (evL) result |= CUSTOM_SW_L;
 800ce5a:	793b      	ldrb	r3, [r7, #4]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d003      	beq.n	800ce68 <Custom_Switch_Read+0xac>
 800ce60:	79fb      	ldrb	r3, [r7, #7]
 800ce62:	f043 0308 	orr.w	r3, r3, #8
 800ce66:	71fb      	strb	r3, [r7, #7]
    if (evR) result |= CUSTOM_SW_R;
 800ce68:	78fb      	ldrb	r3, [r7, #3]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d003      	beq.n	800ce76 <Custom_Switch_Read+0xba>
 800ce6e:	79fb      	ldrb	r3, [r7, #7]
 800ce70:	f043 0304 	orr.w	r3, r3, #4
 800ce74:	71fb      	strb	r3, [r7, #7]
    if (evC) result |= CUSTOM_SW_C;
 800ce76:	78bb      	ldrb	r3, [r7, #2]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d003      	beq.n	800ce84 <Custom_Switch_Read+0xc8>
 800ce7c:	79fb      	ldrb	r3, [r7, #7]
 800ce7e:	f043 0310 	orr.w	r3, r3, #16
 800ce82:	71fb      	strb	r3, [r7, #7]

    return result;
 800ce84:	79fb      	ldrb	r3, [r7, #7]
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3708      	adds	r7, #8
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	24000908 	.word	0x24000908
 800ce94:	58020c00 	.word	0x58020c00
 800ce98:	2400090c 	.word	0x2400090c
 800ce9c:	24000920 	.word	0x24000920
 800cea0:	24000934 	.word	0x24000934
 800cea4:	24000948 	.word	0x24000948
 800cea8:	2400095c 	.word	0x2400095c

0800ceac <DWT_Delay_Init>:
  * @brief DWT 사이클 카운터 초기화
  * @param None
  * @retval None
  */
void DWT_Delay_Init(void)
{
 800ceac:	b480      	push	{r7}
 800ceae:	af00      	add	r7, sp, #0
    // CoreDebug DWT 활성화 (TRCENA 비트 설정)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800ceb0:	4b0b      	ldr	r3, [pc, #44]	@ (800cee0 <DWT_Delay_Init+0x34>)
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	4a0a      	ldr	r2, [pc, #40]	@ (800cee0 <DWT_Delay_Init+0x34>)
 800ceb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ceba:	60d3      	str	r3, [r2, #12]

#ifdef STM32H7 // STM32H7 시리즈의 경우 DWT 레지스터 잠금 해제 필요
    DWT->LAR = 0xC5ACCE55; // DWT Lock Access Register
 800cebc:	4b09      	ldr	r3, [pc, #36]	@ (800cee4 <DWT_Delay_Init+0x38>)
 800cebe:	4a0a      	ldr	r2, [pc, #40]	@ (800cee8 <DWT_Delay_Init+0x3c>)
 800cec0:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
#endif

    // DWT 사이클 카운터 활성화 (CYCCNTENA 비트 설정)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800cec4:	4b07      	ldr	r3, [pc, #28]	@ (800cee4 <DWT_Delay_Init+0x38>)
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	4a06      	ldr	r2, [pc, #24]	@ (800cee4 <DWT_Delay_Init+0x38>)
 800ceca:	f043 0301 	orr.w	r3, r3, #1
 800cece:	6013      	str	r3, [r2, #0]

    // 사이클 카운터 리셋
    DWT->CYCCNT = 0;
 800ced0:	4b04      	ldr	r3, [pc, #16]	@ (800cee4 <DWT_Delay_Init+0x38>)
 800ced2:	2200      	movs	r2, #0
 800ced4:	605a      	str	r2, [r3, #4]
}
 800ced6:	bf00      	nop
 800ced8:	46bd      	mov	sp, r7
 800ceda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cede:	4770      	bx	lr
 800cee0:	e000edf0 	.word	0xe000edf0
 800cee4:	e0001000 	.word	0xe0001000
 800cee8:	c5acce55 	.word	0xc5acce55

0800ceec <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b08c      	sub	sp, #48	@ 0x30
 800cef0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cef2:	f107 031c 	add.w	r3, r7, #28
 800cef6:	2200      	movs	r2, #0
 800cef8:	601a      	str	r2, [r3, #0]
 800cefa:	605a      	str	r2, [r3, #4]
 800cefc:	609a      	str	r2, [r3, #8]
 800cefe:	60da      	str	r2, [r3, #12]
 800cf00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800cf02:	4b88      	ldr	r3, [pc, #544]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf08:	4a86      	ldr	r2, [pc, #536]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf0a:	f043 0310 	orr.w	r3, r3, #16
 800cf0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cf12:	4b84      	ldr	r3, [pc, #528]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf18:	f003 0310 	and.w	r3, r3, #16
 800cf1c:	61bb      	str	r3, [r7, #24]
 800cf1e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cf20:	4b80      	ldr	r3, [pc, #512]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf26:	4a7f      	ldr	r2, [pc, #508]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf28:	f043 0304 	orr.w	r3, r3, #4
 800cf2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cf30:	4b7c      	ldr	r3, [pc, #496]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf36:	f003 0304 	and.w	r3, r3, #4
 800cf3a:	617b      	str	r3, [r7, #20]
 800cf3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cf3e:	4b79      	ldr	r3, [pc, #484]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf44:	4a77      	ldr	r2, [pc, #476]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cf4e:	4b75      	ldr	r3, [pc, #468]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf58:	613b      	str	r3, [r7, #16]
 800cf5a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf5c:	4b71      	ldr	r3, [pc, #452]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf62:	4a70      	ldr	r2, [pc, #448]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf64:	f043 0301 	orr.w	r3, r3, #1
 800cf68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cf6c:	4b6d      	ldr	r3, [pc, #436]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf72:	f003 0301 	and.w	r3, r3, #1
 800cf76:	60fb      	str	r3, [r7, #12]
 800cf78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cf7a:	4b6a      	ldr	r3, [pc, #424]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf80:	4a68      	ldr	r2, [pc, #416]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf82:	f043 0302 	orr.w	r3, r3, #2
 800cf86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cf8a:	4b66      	ldr	r3, [pc, #408]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf90:	f003 0302 	and.w	r3, r3, #2
 800cf94:	60bb      	str	r3, [r7, #8]
 800cf96:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800cf98:	4b62      	ldr	r3, [pc, #392]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cf9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cf9e:	4a61      	ldr	r2, [pc, #388]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cfa0:	f043 0308 	orr.w	r3, r3, #8
 800cfa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cfa8:	4b5e      	ldr	r3, [pc, #376]	@ (800d124 <MX_GPIO_Init+0x238>)
 800cfaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cfae:	f003 0308 	and.w	r3, r3, #8
 800cfb2:	607b      	str	r3, [r7, #4]
 800cfb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	2108      	movs	r1, #8
 800cfba:	485b      	ldr	r0, [pc, #364]	@ (800d128 <MX_GPIO_Init+0x23c>)
 800cfbc:	f7f7 fb44 	bl	8004648 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|Sensor_MUX4_Pin|Sensor_MUX3_Pin|Sensor_MUX2_Pin
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	f240 717e 	movw	r1, #1918	@ 0x77e
 800cfc6:	4859      	ldr	r0, [pc, #356]	@ (800d12c <MX_GPIO_Init+0x240>)
 800cfc8:	f7f7 fb3e 	bl	8004648 <HAL_GPIO_WritePin>
                          |Sensor_MUX1_Pin|Sensor_MUX0_Pin|R_DRVOFF_Pin|R_DIR_Pin
                          |R_nSLEEP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800cfcc:	2200      	movs	r2, #0
 800cfce:	2110      	movs	r1, #16
 800cfd0:	4857      	ldr	r0, [pc, #348]	@ (800d130 <MX_GPIO_Init+0x244>)
 800cfd2:	f7f7 fb39 	bl	8004648 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 800cfdc:	4852      	ldr	r0, [pc, #328]	@ (800d128 <MX_GPIO_Init+0x23c>)
 800cfde:	f7f7 fb33 	bl	8004648 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800cfe8:	4852      	ldr	r0, [pc, #328]	@ (800d134 <MX_GPIO_Init+0x248>)
 800cfea:	f7f7 fb2d 	bl	8004648 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, L_DRVOFF_Pin|L_DIR_Pin|L_nSLEEP_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 800cfee:	2200      	movs	r2, #0
 800cff0:	f24e 0140 	movw	r1, #57408	@ 0xe040
 800cff4:	4850      	ldr	r0, [pc, #320]	@ (800d138 <MX_GPIO_Init+0x24c>)
 800cff6:	f7f7 fb27 	bl	8004648 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : E3_Pin */
  GPIO_InitStruct.Pin = E3_Pin;
 800cffa:	2308      	movs	r3, #8
 800cffc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cffe:	2301      	movs	r3, #1
 800d000:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d002:	2300      	movs	r3, #0
 800d004:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d006:	2300      	movs	r3, #0
 800d008:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(E3_GPIO_Port, &GPIO_InitStruct);
 800d00a:	f107 031c 	add.w	r3, r7, #28
 800d00e:	4619      	mov	r1, r3
 800d010:	4845      	ldr	r0, [pc, #276]	@ (800d128 <MX_GPIO_Init+0x23c>)
 800d012:	f7f7 f951 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 800d016:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d01a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d01c:	2300      	movs	r3, #0
 800d01e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800d020:	2302      	movs	r3, #2
 800d022:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800d024:	f107 031c 	add.w	r3, r7, #28
 800d028:	4619      	mov	r1, r3
 800d02a:	4841      	ldr	r0, [pc, #260]	@ (800d130 <MX_GPIO_Init+0x244>)
 800d02c:	f7f7 f944 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin Sensor_MUX4_Pin Sensor_MUX3_Pin Sensor_MUX2_Pin
                           Sensor_MUX1_Pin Sensor_MUX0_Pin R_DRVOFF_Pin R_DIR_Pin
                           R_nSLEEP_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|Sensor_MUX4_Pin|Sensor_MUX3_Pin|Sensor_MUX2_Pin
 800d030:	f240 737e 	movw	r3, #1918	@ 0x77e
 800d034:	61fb      	str	r3, [r7, #28]
                          |Sensor_MUX1_Pin|Sensor_MUX0_Pin|R_DRVOFF_Pin|R_DIR_Pin
                          |R_nSLEEP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d036:	2301      	movs	r3, #1
 800d038:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d03a:	2300      	movs	r3, #0
 800d03c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d03e:	2300      	movs	r3, #0
 800d040:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d042:	f107 031c 	add.w	r3, r7, #28
 800d046:	4619      	mov	r1, r3
 800d048:	4838      	ldr	r0, [pc, #224]	@ (800d12c <MX_GPIO_Init+0x240>)
 800d04a:	f7f7 f935 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800d04e:	2310      	movs	r3, #16
 800d050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d052:	2301      	movs	r3, #1
 800d054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d056:	2300      	movs	r3, #0
 800d058:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d05a:	2300      	movs	r3, #0
 800d05c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800d05e:	f107 031c 	add.w	r3, r7, #28
 800d062:	4619      	mov	r1, r3
 800d064:	4832      	ldr	r0, [pc, #200]	@ (800d130 <MX_GPIO_Init+0x244>)
 800d066:	f7f7 f927 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_WR_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800d06a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800d06e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d070:	2301      	movs	r3, #1
 800d072:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d074:	2300      	movs	r3, #0
 800d076:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d078:	2303      	movs	r3, #3
 800d07a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800d07c:	f107 031c 	add.w	r3, r7, #28
 800d080:	4619      	mov	r1, r3
 800d082:	4829      	ldr	r0, [pc, #164]	@ (800d128 <MX_GPIO_Init+0x23c>)
 800d084:	f7f7 f918 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 800d088:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d08c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d08e:	2301      	movs	r3, #1
 800d090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d092:	2300      	movs	r3, #0
 800d094:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d096:	2300      	movs	r3, #0
 800d098:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800d09a:	f107 031c 	add.w	r3, r7, #28
 800d09e:	4619      	mov	r1, r3
 800d0a0:	4824      	ldr	r0, [pc, #144]	@ (800d134 <MX_GPIO_Init+0x248>)
 800d0a2:	f7f7 f909 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_nFAULT_Pin SWC_Pin */
  GPIO_InitStruct.Pin = L_nFAULT_Pin|SWC_Pin;
 800d0a6:	f240 4301 	movw	r3, #1025	@ 0x401
 800d0aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d0b4:	f107 031c 	add.w	r3, r7, #28
 800d0b8:	4619      	mov	r1, r3
 800d0ba:	481f      	ldr	r0, [pc, #124]	@ (800d138 <MX_GPIO_Init+0x24c>)
 800d0bc:	f7f7 f8fc 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DRVOFF_Pin L_DIR_Pin L_nSLEEP_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = L_DRVOFF_Pin|L_DIR_Pin|L_nSLEEP_Pin|SPI1_CS_Pin;
 800d0c0:	f24e 0340 	movw	r3, #57408	@ 0xe040
 800d0c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d0d2:	f107 031c 	add.w	r3, r7, #28
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	4817      	ldr	r0, [pc, #92]	@ (800d138 <MX_GPIO_Init+0x24c>)
 800d0da:	f7f7 f8ed 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : R_nFAULT_Pin */
  GPIO_InitStruct.Pin = R_nFAULT_Pin;
 800d0de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d0e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(R_nFAULT_GPIO_Port, &GPIO_InitStruct);
 800d0ec:	f107 031c 	add.w	r3, r7, #28
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	480e      	ldr	r0, [pc, #56]	@ (800d12c <MX_GPIO_Init+0x240>)
 800d0f4:	f7f7 f8e0 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWU_Pin SWL_Pin SWR_Pin SWD_Pin */
  GPIO_InitStruct.Pin = SWU_Pin|SWL_Pin|SWR_Pin|SWD_Pin;
 800d0f8:	233a      	movs	r3, #58	@ 0x3a
 800d0fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d100:	2301      	movs	r3, #1
 800d102:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d104:	f107 031c 	add.w	r3, r7, #28
 800d108:	4619      	mov	r1, r3
 800d10a:	480b      	ldr	r0, [pc, #44]	@ (800d138 <MX_GPIO_Init+0x24c>)
 800d10c:	f7f7 f8d4 	bl	80042b8 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 800d110:	2100      	movs	r1, #0
 800d112:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d116:	f7f5 fa83 	bl	8002620 <HAL_SYSCFG_AnalogSwitchConfig>

}
 800d11a:	bf00      	nop
 800d11c:	3730      	adds	r7, #48	@ 0x30
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	58024400 	.word	0x58024400
 800d128:	58021000 	.word	0x58021000
 800d12c:	58020000 	.word	0x58020000
 800d130:	58020800 	.word	0x58020800
 800d134:	58020400 	.word	0x58020400
 800d138:	58020c00 	.word	0x58020c00

0800d13c <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim4;
LPTIM_HandleTypeDef hlptim5;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800d140:	4b16      	ldr	r3, [pc, #88]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d142:	4a17      	ldr	r2, [pc, #92]	@ (800d1a0 <MX_LPTIM1_Init+0x64>)
 800d144:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800d146:	4b15      	ldr	r3, [pc, #84]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d148:	2200      	movs	r2, #0
 800d14a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800d14c:	4b13      	ldr	r3, [pc, #76]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d14e:	2200      	movs	r2, #0
 800d150:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800d152:	4b12      	ldr	r3, [pc, #72]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d154:	2200      	movs	r2, #0
 800d156:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800d158:	4b10      	ldr	r3, [pc, #64]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d15a:	2200      	movs	r2, #0
 800d15c:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800d15e:	4b0f      	ldr	r3, [pc, #60]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d160:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d164:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800d166:	4b0d      	ldr	r3, [pc, #52]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d168:	2200      	movs	r2, #0
 800d16a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800d16c:	4b0b      	ldr	r3, [pc, #44]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d16e:	2200      	movs	r2, #0
 800d170:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800d172:	4b0a      	ldr	r3, [pc, #40]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d174:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800d178:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800d17a:	4b08      	ldr	r3, [pc, #32]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d17c:	2200      	movs	r2, #0
 800d17e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800d180:	4b06      	ldr	r3, [pc, #24]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d182:	2200      	movs	r2, #0
 800d184:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800d186:	4805      	ldr	r0, [pc, #20]	@ (800d19c <MX_LPTIM1_Init+0x60>)
 800d188:	f7f7 fa78 	bl	800467c <HAL_LPTIM_Init>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d001      	beq.n	800d196 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800d192:	f000 fc67 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800d196:	bf00      	nop
 800d198:	bd80      	pop	{r7, pc}
 800d19a:	bf00      	nop
 800d19c:	24000970 	.word	0x24000970
 800d1a0:	40002400 	.word	0x40002400

0800d1a4 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 800d1a8:	4b16      	ldr	r3, [pc, #88]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1aa:	4a17      	ldr	r2, [pc, #92]	@ (800d208 <MX_LPTIM2_Init+0x64>)
 800d1ac:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800d1ae:	4b15      	ldr	r3, [pc, #84]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800d1b4:	4b13      	ldr	r3, [pc, #76]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	609a      	str	r2, [r3, #8]
  hlptim2.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800d1ba:	4b12      	ldr	r3, [pc, #72]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1bc:	2200      	movs	r2, #0
 800d1be:	60da      	str	r2, [r3, #12]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800d1c0:	4b10      	ldr	r3, [pc, #64]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	611a      	str	r2, [r3, #16]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800d1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d1cc:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800d1ce:	4b0d      	ldr	r3, [pc, #52]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800d1d4:	4b0b      	ldr	r3, [pc, #44]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800d1da:	4b0a      	ldr	r3, [pc, #40]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1dc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800d1e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800d1e2:	4b08      	ldr	r3, [pc, #32]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800d1e8:	4b06      	ldr	r3, [pc, #24]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800d1ee:	4805      	ldr	r0, [pc, #20]	@ (800d204 <MX_LPTIM2_Init+0x60>)
 800d1f0:	f7f7 fa44 	bl	800467c <HAL_LPTIM_Init>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d001      	beq.n	800d1fe <MX_LPTIM2_Init+0x5a>
  {
    Error_Handler();
 800d1fa:	f000 fc33 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 800d1fe:	bf00      	nop
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	240009a8 	.word	0x240009a8
 800d208:	58002400 	.word	0x58002400

0800d20c <MX_LPTIM3_Init>:
/* LPTIM3 init function */
void MX_LPTIM3_Init(void)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM3_Init 0 */

  /* USER CODE BEGIN LPTIM3_Init 1 */

  /* USER CODE END LPTIM3_Init 1 */
  hlptim3.Instance = LPTIM3;
 800d210:	4b11      	ldr	r3, [pc, #68]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d212:	4a12      	ldr	r2, [pc, #72]	@ (800d25c <MX_LPTIM3_Init+0x50>)
 800d214:	601a      	str	r2, [r3, #0]
  hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800d216:	4b10      	ldr	r3, [pc, #64]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d218:	2200      	movs	r2, #0
 800d21a:	605a      	str	r2, [r3, #4]
  hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800d21c:	4b0e      	ldr	r3, [pc, #56]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d21e:	2200      	movs	r2, #0
 800d220:	609a      	str	r2, [r3, #8]
  hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800d222:	4b0d      	ldr	r3, [pc, #52]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d224:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d228:	615a      	str	r2, [r3, #20]
  hlptim3.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800d22a:	4b0b      	ldr	r3, [pc, #44]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d22c:	2200      	movs	r2, #0
 800d22e:	621a      	str	r2, [r3, #32]
  hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800d230:	4b09      	ldr	r3, [pc, #36]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d232:	2200      	movs	r2, #0
 800d234:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800d236:	4b08      	ldr	r3, [pc, #32]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d238:	2200      	movs	r2, #0
 800d23a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800d23c:	4b06      	ldr	r3, [pc, #24]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d23e:	2200      	movs	r2, #0
 800d240:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_LPTIM_Init(&hlptim3) != HAL_OK)
 800d242:	4805      	ldr	r0, [pc, #20]	@ (800d258 <MX_LPTIM3_Init+0x4c>)
 800d244:	f7f7 fa1a 	bl	800467c <HAL_LPTIM_Init>
 800d248:	4603      	mov	r3, r0
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d001      	beq.n	800d252 <MX_LPTIM3_Init+0x46>
  {
    Error_Handler();
 800d24e:	f000 fc09 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM3_Init 2 */

  /* USER CODE END LPTIM3_Init 2 */

}
 800d252:	bf00      	nop
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	240009e0 	.word	0x240009e0
 800d25c:	58002800 	.word	0x58002800

0800d260 <MX_LPTIM4_Init>:
/* LPTIM4 init function */
void MX_LPTIM4_Init(void)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM4_Init 0 */

  /* USER CODE BEGIN LPTIM4_Init 1 */

  /* USER CODE END LPTIM4_Init 1 */
  hlptim4.Instance = LPTIM4;
 800d264:	4b10      	ldr	r3, [pc, #64]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d266:	4a11      	ldr	r2, [pc, #68]	@ (800d2ac <MX_LPTIM4_Init+0x4c>)
 800d268:	601a      	str	r2, [r3, #0]
  hlptim4.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800d26a:	4b0f      	ldr	r3, [pc, #60]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d26c:	2200      	movs	r2, #0
 800d26e:	605a      	str	r2, [r3, #4]
  hlptim4.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 800d270:	4b0d      	ldr	r3, [pc, #52]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d272:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d276:	609a      	str	r2, [r3, #8]
  hlptim4.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800d278:	4b0b      	ldr	r3, [pc, #44]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d27a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d27e:	615a      	str	r2, [r3, #20]
  hlptim4.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800d280:	4b09      	ldr	r3, [pc, #36]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d282:	2200      	movs	r2, #0
 800d284:	621a      	str	r2, [r3, #32]
  hlptim4.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800d286:	4b08      	ldr	r3, [pc, #32]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d288:	2200      	movs	r2, #0
 800d28a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim4.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800d28c:	4b06      	ldr	r3, [pc, #24]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d28e:	2200      	movs	r2, #0
 800d290:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim4) != HAL_OK)
 800d292:	4805      	ldr	r0, [pc, #20]	@ (800d2a8 <MX_LPTIM4_Init+0x48>)
 800d294:	f7f7 f9f2 	bl	800467c <HAL_LPTIM_Init>
 800d298:	4603      	mov	r3, r0
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d001      	beq.n	800d2a2 <MX_LPTIM4_Init+0x42>
  {
    Error_Handler();
 800d29e:	f000 fbe1 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM4_Init 2 */

  /* USER CODE END LPTIM4_Init 2 */

}
 800d2a2:	bf00      	nop
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	24000a18 	.word	0x24000a18
 800d2ac:	58002c00 	.word	0x58002c00

0800d2b0 <MX_LPTIM5_Init>:
/* LPTIM5 init function */
void MX_LPTIM5_Init(void)
{
 800d2b0:	b580      	push	{r7, lr}
 800d2b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM5_Init 0 */

  /* USER CODE BEGIN LPTIM5_Init 1 */

  /* USER CODE END LPTIM5_Init 1 */
  hlptim5.Instance = LPTIM5;
 800d2b4:	4b10      	ldr	r3, [pc, #64]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2b6:	4a11      	ldr	r2, [pc, #68]	@ (800d2fc <MX_LPTIM5_Init+0x4c>)
 800d2b8:	601a      	str	r2, [r3, #0]
  hlptim5.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800d2ba:	4b0f      	ldr	r3, [pc, #60]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2bc:	2200      	movs	r2, #0
 800d2be:	605a      	str	r2, [r3, #4]
  hlptim5.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 800d2c0:	4b0d      	ldr	r3, [pc, #52]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d2c6:	609a      	str	r2, [r3, #8]
  hlptim5.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800d2c8:	4b0b      	ldr	r3, [pc, #44]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d2ce:	615a      	str	r2, [r3, #20]
  hlptim5.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800d2d0:	4b09      	ldr	r3, [pc, #36]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	621a      	str	r2, [r3, #32]
  hlptim5.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800d2d6:	4b08      	ldr	r3, [pc, #32]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2d8:	2200      	movs	r2, #0
 800d2da:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim5.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800d2dc:	4b06      	ldr	r3, [pc, #24]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2de:	2200      	movs	r2, #0
 800d2e0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim5) != HAL_OK)
 800d2e2:	4805      	ldr	r0, [pc, #20]	@ (800d2f8 <MX_LPTIM5_Init+0x48>)
 800d2e4:	f7f7 f9ca 	bl	800467c <HAL_LPTIM_Init>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d001      	beq.n	800d2f2 <MX_LPTIM5_Init+0x42>
  {
    Error_Handler();
 800d2ee:	f000 fbb9 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM5_Init 2 */

  /* USER CODE END LPTIM5_Init 2 */

}
 800d2f2:	bf00      	nop
 800d2f4:	bd80      	pop	{r7, pc}
 800d2f6:	bf00      	nop
 800d2f8:	24000a50 	.word	0x24000a50
 800d2fc:	58003000 	.word	0x58003000

0800d300 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b0c2      	sub	sp, #264	@ 0x108
 800d304:	af00      	add	r7, sp, #0
 800d306:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d30a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d30e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d310:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800d314:	2200      	movs	r2, #0
 800d316:	601a      	str	r2, [r3, #0]
 800d318:	605a      	str	r2, [r3, #4]
 800d31a:	609a      	str	r2, [r3, #8]
 800d31c:	60da      	str	r2, [r3, #12]
 800d31e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d320:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d324:	22c0      	movs	r2, #192	@ 0xc0
 800d326:	2100      	movs	r1, #0
 800d328:	4618      	mov	r0, r3
 800d32a:	f002 fc97 	bl	800fc5c <memset>
  if(lptimHandle->Instance==LPTIM1)
 800d32e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d332:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4ac4      	ldr	r2, [pc, #784]	@ (800d64c <HAL_LPTIM_MspInit+0x34c>)
 800d33c:	4293      	cmp	r3, r2
 800d33e:	d16b      	bne.n	800d418 <HAL_LPTIM_MspInit+0x118>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800d340:	f04f 0220 	mov.w	r2, #32
 800d344:	f04f 0300 	mov.w	r3, #0
 800d348:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_D2PCLK1;
 800d34c:	2300      	movs	r3, #0
 800d34e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d352:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d356:	4618      	mov	r0, r3
 800d358:	f7f8 fb3c 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d001      	beq.n	800d366 <HAL_LPTIM_MspInit+0x66>
    {
      Error_Handler();
 800d362:	f000 fb7f 	bl	800da64 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800d366:	4bba      	ldr	r3, [pc, #744]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d368:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d36c:	4ab8      	ldr	r2, [pc, #736]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d36e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d372:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d376:	4bb6      	ldr	r3, [pc, #728]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d37c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d380:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800d384:	4bb2      	ldr	r3, [pc, #712]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d38a:	4ab1      	ldr	r2, [pc, #708]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d38c:	f043 0308 	orr.w	r3, r3, #8
 800d390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d394:	4bae      	ldr	r3, [pc, #696]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d39a:	f003 0308 	and.w	r3, r3, #8
 800d39e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800d3a2:	4bab      	ldr	r3, [pc, #684]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d3a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d3a8:	4aa9      	ldr	r2, [pc, #676]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d3aa:	f043 0310 	orr.w	r3, r3, #16
 800d3ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d3b2:	4ba7      	ldr	r3, [pc, #668]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d3b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d3b8:	f003 0310 	and.w	r3, r3, #16
 800d3bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**LPTIM1 GPIO Configuration
    PD12     ------> LPTIM1_IN1
    PE1     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800d3c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d3c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3c8:	2302      	movs	r3, #2
 800d3ca:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800d3da:	2301      	movs	r3, #1
 800d3dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d3e0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	489b      	ldr	r0, [pc, #620]	@ (800d654 <HAL_LPTIM_MspInit+0x354>)
 800d3e8:	f7f6 ff66 	bl	80042b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d3ec:	2302      	movs	r3, #2
 800d3ee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3f2:	2302      	movs	r3, #2
 800d3f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3fe:	2300      	movs	r3, #0
 800d400:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800d404:	2301      	movs	r3, #1
 800d406:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800d40a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800d40e:	4619      	mov	r1, r3
 800d410:	4891      	ldr	r0, [pc, #580]	@ (800d658 <HAL_LPTIM_MspInit+0x358>)
 800d412:	f7f6 ff51 	bl	80042b8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
  /* USER CODE BEGIN LPTIM5_MspInit 1 */

  /* USER CODE END LPTIM5_MspInit 1 */
  }
}
 800d416:	e113      	b.n	800d640 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM2)
 800d418:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d41c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	4a8d      	ldr	r2, [pc, #564]	@ (800d65c <HAL_LPTIM_MspInit+0x35c>)
 800d426:	4293      	cmp	r3, r2
 800d428:	d16c      	bne.n	800d504 <HAL_LPTIM_MspInit+0x204>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 800d42a:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800d42e:	f04f 0300 	mov.w	r3, #0
 800d432:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_D3PCLK1;
 800d436:	2300      	movs	r3, #0
 800d438:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d43c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d440:	4618      	mov	r0, r3
 800d442:	f7f8 fac7 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d001      	beq.n	800d450 <HAL_LPTIM_MspInit+0x150>
      Error_Handler();
 800d44c:	f000 fb0a 	bl	800da64 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800d450:	4b7f      	ldr	r3, [pc, #508]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d452:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d456:	4a7e      	ldr	r2, [pc, #504]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d458:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d45c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800d460:	4b7b      	ldr	r3, [pc, #492]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d462:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d466:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d46a:	623b      	str	r3, [r7, #32]
 800d46c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d46e:	4b78      	ldr	r3, [pc, #480]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d474:	4a76      	ldr	r2, [pc, #472]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d476:	f043 0302 	orr.w	r3, r3, #2
 800d47a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d47e:	4b74      	ldr	r3, [pc, #464]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d484:	f003 0302 	and.w	r3, r3, #2
 800d488:	61fb      	str	r3, [r7, #28]
 800d48a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800d48c:	4b70      	ldr	r3, [pc, #448]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d48e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d492:	4a6f      	ldr	r2, [pc, #444]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d494:	f043 0308 	orr.w	r3, r3, #8
 800d498:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d49c:	4b6c      	ldr	r3, [pc, #432]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d49e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d4a2:	f003 0308 	and.w	r3, r3, #8
 800d4a6:	61bb      	str	r3, [r7, #24]
 800d4a8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800d4aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d4ae:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4b2:	2302      	movs	r3, #2
 800d4b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800d4c4:	2303      	movs	r3, #3
 800d4c6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d4ca:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800d4ce:	4619      	mov	r1, r3
 800d4d0:	4863      	ldr	r0, [pc, #396]	@ (800d660 <HAL_LPTIM_MspInit+0x360>)
 800d4d2:	f7f6 fef1 	bl	80042b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800d4d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d4da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4de:	2302      	movs	r3, #2
 800d4e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800d4f0:	2303      	movs	r3, #3
 800d4f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d4f6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800d4fa:	4619      	mov	r1, r3
 800d4fc:	4855      	ldr	r0, [pc, #340]	@ (800d654 <HAL_LPTIM_MspInit+0x354>)
 800d4fe:	f7f6 fedb 	bl	80042b8 <HAL_GPIO_Init>
}
 800d502:	e09d      	b.n	800d640 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM3)
 800d504:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d508:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a54      	ldr	r2, [pc, #336]	@ (800d664 <HAL_LPTIM_MspInit+0x364>)
 800d512:	4293      	cmp	r3, r2
 800d514:	d12b      	bne.n	800d56e <HAL_LPTIM_MspInit+0x26e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM3;
 800d516:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800d51a:	f04f 0300 	mov.w	r3, #0
 800d51e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 800d522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d526:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d52a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d52e:	4618      	mov	r0, r3
 800d530:	f7f8 fa50 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800d534:	4603      	mov	r3, r0
 800d536:	2b00      	cmp	r3, #0
 800d538:	d001      	beq.n	800d53e <HAL_LPTIM_MspInit+0x23e>
      Error_Handler();
 800d53a:	f000 fa93 	bl	800da64 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 800d53e:	4b44      	ldr	r3, [pc, #272]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d540:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d544:	4a42      	ldr	r2, [pc, #264]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d546:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d54a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800d54e:	4b40      	ldr	r3, [pc, #256]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d550:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d558:	617b      	str	r3, [r7, #20]
 800d55a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 800d55c:	2200      	movs	r2, #0
 800d55e:	2100      	movs	r1, #0
 800d560:	208b      	movs	r0, #139	@ 0x8b
 800d562:	f7f6 fdfc 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 800d566:	208b      	movs	r0, #139	@ 0x8b
 800d568:	f7f6 fe13 	bl	8004192 <HAL_NVIC_EnableIRQ>
}
 800d56c:	e068      	b.n	800d640 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM4)
 800d56e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d572:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4a3b      	ldr	r2, [pc, #236]	@ (800d668 <HAL_LPTIM_MspInit+0x368>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d12b      	bne.n	800d5d8 <HAL_LPTIM_MspInit+0x2d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM4;
 800d580:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800d584:	f04f 0300 	mov.w	r3, #0
 800d588:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 800d58c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d590:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d594:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d598:	4618      	mov	r0, r3
 800d59a:	f7f8 fa1b 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d001      	beq.n	800d5a8 <HAL_LPTIM_MspInit+0x2a8>
      Error_Handler();
 800d5a4:	f000 fa5e 	bl	800da64 <Error_Handler>
    __HAL_RCC_LPTIM4_CLK_ENABLE();
 800d5a8:	4b29      	ldr	r3, [pc, #164]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d5aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d5ae:	4a28      	ldr	r2, [pc, #160]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d5b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800d5b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800d5b8:	4b25      	ldr	r3, [pc, #148]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d5ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d5be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d5c2:	613b      	str	r3, [r7, #16]
 800d5c4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(LPTIM4_IRQn, 0, 0);
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	208c      	movs	r0, #140	@ 0x8c
 800d5cc:	f7f6 fdc7 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM4_IRQn);
 800d5d0:	208c      	movs	r0, #140	@ 0x8c
 800d5d2:	f7f6 fdde 	bl	8004192 <HAL_NVIC_EnableIRQ>
}
 800d5d6:	e033      	b.n	800d640 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM5)
 800d5d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	4a21      	ldr	r2, [pc, #132]	@ (800d66c <HAL_LPTIM_MspInit+0x36c>)
 800d5e6:	4293      	cmp	r3, r2
 800d5e8:	d12a      	bne.n	800d640 <HAL_LPTIM_MspInit+0x340>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM5;
 800d5ea:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800d5ee:	f04f 0300 	mov.w	r3, #0
 800d5f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 800d5f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d5fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d602:	4618      	mov	r0, r3
 800d604:	f7f8 f9e6 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800d608:	4603      	mov	r3, r0
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d001      	beq.n	800d612 <HAL_LPTIM_MspInit+0x312>
      Error_Handler();
 800d60e:	f000 fa29 	bl	800da64 <Error_Handler>
    __HAL_RCC_LPTIM5_CLK_ENABLE();
 800d612:	4b0f      	ldr	r3, [pc, #60]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d614:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d618:	4a0d      	ldr	r2, [pc, #52]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d61a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d61e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800d622:	4b0b      	ldr	r3, [pc, #44]	@ (800d650 <HAL_LPTIM_MspInit+0x350>)
 800d624:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800d628:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d62c:	60fb      	str	r3, [r7, #12]
 800d62e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(LPTIM5_IRQn, 0, 0);
 800d630:	2200      	movs	r2, #0
 800d632:	2100      	movs	r1, #0
 800d634:	208d      	movs	r0, #141	@ 0x8d
 800d636:	f7f6 fd92 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
 800d63a:	208d      	movs	r0, #141	@ 0x8d
 800d63c:	f7f6 fda9 	bl	8004192 <HAL_NVIC_EnableIRQ>
}
 800d640:	bf00      	nop
 800d642:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	40002400 	.word	0x40002400
 800d650:	58024400 	.word	0x58024400
 800d654:	58020c00 	.word	0x58020c00
 800d658:	58021000 	.word	0x58021000
 800d65c:	58002400 	.word	0x58002400
 800d660:	58020400 	.word	0x58020400
 800d664:	58002800 	.word	0x58002800
 800d668:	58002c00 	.word	0x58002c00
 800d66c:	58003000 	.word	0x58003000

0800d670 <MPU_Config>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void) {
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 800d676:	463b      	mov	r3, r7
 800d678:	2200      	movs	r2, #0
 800d67a:	601a      	str	r2, [r3, #0]
 800d67c:	605a      	str	r2, [r3, #4]
 800d67e:	609a      	str	r2, [r3, #8]
 800d680:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 800d682:	f7f6 fda1 	bl	80041c8 <HAL_MPU_Disable>

	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800d686:	2301      	movs	r3, #1
 800d688:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800d68a:	2300      	movs	r3, #0
 800d68c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 800d68e:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800d692:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 800d694:	231b      	movs	r3, #27
 800d696:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800d698:	2300      	movs	r3, #0
 800d69a:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800d69c:	2300      	movs	r3, #0
 800d69e:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800d6b4:	463b      	mov	r3, r7
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f7f6 fdbe 	bl	8004238 <HAL_MPU_ConfigRegion>

	/* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800d6bc:	2301      	movs	r3, #1
 800d6be:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 800d6c4:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800d6c8:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 800d6ca:	2316      	movs	r3, #22
 800d6cc:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 800d6ce:	2305      	movs	r3, #5
 800d6d0:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800d6ea:	463b      	mov	r3, r7
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	f7f6 fda3 	bl	8004238 <HAL_MPU_ConfigRegion>

	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800d6f2:	2004      	movs	r0, #4
 800d6f4:	f7f6 fd80 	bl	80041f8 <HAL_MPU_Enable>
}
 800d6f8:	bf00      	nop
 800d6fa:	3710      	adds	r7, #16
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void) {
 800d700:	b480      	push	{r7}
 800d702:	b085      	sub	sp, #20
 800d704:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800d706:	4b34      	ldr	r3, [pc, #208]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d708:	695b      	ldr	r3, [r3, #20]
 800d70a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d11b      	bne.n	800d74a <CPU_CACHE_Enable+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 800d712:	f3bf 8f4f 	dsb	sy
}
 800d716:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d718:	f3bf 8f6f 	isb	sy
}
 800d71c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800d71e:	4b2e      	ldr	r3, [pc, #184]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d720:	2200      	movs	r2, #0
 800d722:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800d726:	f3bf 8f4f 	dsb	sy
}
 800d72a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d72c:	f3bf 8f6f 	isb	sy
}
 800d730:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800d732:	4b29      	ldr	r3, [pc, #164]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d734:	695b      	ldr	r3, [r3, #20]
 800d736:	4a28      	ldr	r2, [pc, #160]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d73c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800d73e:	f3bf 8f4f 	dsb	sy
}
 800d742:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d744:	f3bf 8f6f 	isb	sy
}
 800d748:	e000      	b.n	800d74c <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800d74a:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800d74c:	4b22      	ldr	r3, [pc, #136]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d74e:	695b      	ldr	r3, [r3, #20]
 800d750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d754:	2b00      	cmp	r3, #0
 800d756:	d138      	bne.n	800d7ca <CPU_CACHE_Enable+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800d758:	4b1f      	ldr	r3, [pc, #124]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d75a:	2200      	movs	r2, #0
 800d75c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800d760:	f3bf 8f4f 	dsb	sy
}
 800d764:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800d766:	4b1c      	ldr	r3, [pc, #112]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d76c:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	0b5b      	lsrs	r3, r3, #13
 800d772:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800d776:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	08db      	lsrs	r3, r3, #3
 800d77c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d780:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	015a      	lsls	r2, r3, #5
 800d786:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800d78a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800d790:	4911      	ldr	r1, [pc, #68]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d792:	4313      	orrs	r3, r2
 800d794:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	1e5a      	subs	r2, r3, #1
 800d79c:	607a      	str	r2, [r7, #4]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1ef      	bne.n	800d782 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	1e5a      	subs	r2, r3, #1
 800d7a6:	60ba      	str	r2, [r7, #8]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d1e5      	bne.n	800d778 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 800d7ac:	f3bf 8f4f 	dsb	sy
}
 800d7b0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800d7b2:	4b09      	ldr	r3, [pc, #36]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d7b4:	695b      	ldr	r3, [r3, #20]
 800d7b6:	4a08      	ldr	r2, [pc, #32]	@ (800d7d8 <CPU_CACHE_Enable+0xd8>)
 800d7b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d7bc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800d7be:	f3bf 8f4f 	dsb	sy
}
 800d7c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d7c4:	f3bf 8f6f 	isb	sy
}
 800d7c8:	e000      	b.n	800d7cc <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800d7ca:	bf00      	nop
	/* Enable I-Cache */
	SCB_EnableICache();

	/* Enable D-Cache */
	SCB_EnableDCache();
}
 800d7cc:	bf00      	nop
 800d7ce:	3714      	adds	r7, #20
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d6:	4770      	bx	lr
 800d7d8:	e000ed00 	.word	0xe000ed00

0800d7dc <LED_Blink>:

static void LED_Blink(uint32_t Hdelay, uint32_t Ldelay) {
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b082      	sub	sp, #8
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_SET);
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	2108      	movs	r1, #8
 800d7ea:	480b      	ldr	r0, [pc, #44]	@ (800d818 <LED_Blink+0x3c>)
 800d7ec:	f7f6 ff2c 	bl	8004648 <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	3b01      	subs	r3, #1
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f7f4 fee3 	bl	80025c0 <HAL_Delay>
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	2108      	movs	r1, #8
 800d7fe:	4806      	ldr	r0, [pc, #24]	@ (800d818 <LED_Blink+0x3c>)
 800d800:	f7f6 ff22 	bl	8004648 <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	3b01      	subs	r3, #1
 800d808:	4618      	mov	r0, r3
 800d80a:	f7f4 fed9 	bl	80025c0 <HAL_Delay>
}
 800d80e:	bf00      	nop
 800d810:	3708      	adds	r7, #8
 800d812:	46bd      	mov	sp, r7
 800d814:	bd80      	pop	{r7, pc}
 800d816:	bf00      	nop
 800d818:	58021000 	.word	0x58021000

0800d81c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

#ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
	MPU_Config();
 800d820:	f7ff ff26 	bl	800d670 <MPU_Config>
	CPU_CACHE_Enable();
 800d824:	f7ff ff6c 	bl	800d700 <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d828:	f7f4 fe38 	bl	800249c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d82c:	f000 f856 	bl	800d8dc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800d830:	f000 f8e2 	bl	800d9f8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d834:	f7ff fb5a 	bl	800ceec <MX_GPIO_Init>
  MX_RTC_Init();
 800d838:	f000 f91e 	bl	800da78 <MX_RTC_Init>
  MX_SPI4_Init();
 800d83c:	f000 fb34 	bl	800dea8 <MX_SPI4_Init>
  MX_TIM1_Init();
 800d840:	f000 fe60 	bl	800e504 <MX_TIM1_Init>
  MX_ADC1_Init();
 800d844:	f7fe fffe 	bl	800c844 <MX_ADC1_Init>
  MX_LPTIM1_Init();
 800d848:	f7ff fc78 	bl	800d13c <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 800d84c:	f7ff fcaa 	bl	800d1a4 <MX_LPTIM2_Init>
  MX_SPI1_Init();
 800d850:	f000 fa84 	bl	800dd5c <MX_SPI1_Init>
  MX_SPI2_Init();
 800d854:	f000 fad2 	bl	800ddfc <MX_SPI2_Init>
  MX_TIM6_Init();
 800d858:	f000 ff02 	bl	800e660 <MX_TIM6_Init>
  MX_TIM8_Init();
 800d85c:	f000 ff6c 	bl	800e738 <MX_TIM8_Init>
  MX_TIM16_Init();
 800d860:	f001 f8b6 	bl	800e9d0 <MX_TIM16_Init>
  MX_TIM17_Init();
 800d864:	f001 f8dc 	bl	800ea20 <MX_TIM17_Init>
  MX_LPTIM3_Init();
 800d868:	f7ff fcd0 	bl	800d20c <MX_LPTIM3_Init>
  MX_LPTIM4_Init();
 800d86c:	f7ff fcf8 	bl	800d260 <MX_LPTIM4_Init>
  MX_TIM7_Init();
 800d870:	f000 ff2c 	bl	800e6cc <MX_TIM7_Init>
  MX_LPTIM5_Init();
 800d874:	f7ff fd1c 	bl	800d2b0 <MX_LPTIM5_Init>
  MX_ADC3_Init();
 800d878:	f7ff f8cc 	bl	800ca14 <MX_ADC3_Init>
  MX_SDMMC1_SD_Init();
 800d87c:	f000 f9de 	bl	800dc3c <MX_SDMMC1_SD_Init>
  MX_TIM15_Init();
 800d880:	f000 fff6 	bl	800e870 <MX_TIM15_Init>
  MX_ADC2_Init();
 800d884:	f7ff f85c 	bl	800c940 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
	DWT_Delay_Init();
 800d888:	f7ff fb10 	bl	800ceac <DWT_Delay_Init>
	Custom_LCD_Clear();
 800d88c:	f7f3 faa4 	bl	8000dd8 <Custom_LCD_Clear>
//  	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
//  	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,100);

  	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800d890:	2100      	movs	r1, #0
 800d892:	480f      	ldr	r0, [pc, #60]	@ (800d8d0 <main+0xb4>)
 800d894:	f7fc ffb2 	bl	800a7fc <HAL_TIM_PWM_Start>
  	__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 5);
 800d898:	4b0d      	ldr	r3, [pc, #52]	@ (800d8d0 <main+0xb4>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	2205      	movs	r2, #5
 800d89e:	635a      	str	r2, [r3, #52]	@ 0x34
  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800d8a0:	2201      	movs	r2, #1
 800d8a2:	2110      	movs	r1, #16
 800d8a4:	480b      	ldr	r0, [pc, #44]	@ (800d8d4 <main+0xb8>)
 800d8a6:	f7f6 fecf 	bl	8004648 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800d8aa:	2201      	movs	r2, #1
 800d8ac:	2102      	movs	r1, #2
 800d8ae:	480a      	ldr	r0, [pc, #40]	@ (800d8d8 <main+0xbc>)
 800d8b0:	f7f6 feca 	bl	8004648 <HAL_GPIO_WritePin>

	LCD_Test();
 800d8b4:	f7f2 fd6c 	bl	8000390 <LCD_Test>

  	HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800d8b8:	2100      	movs	r1, #0
 800d8ba:	4805      	ldr	r0, [pc, #20]	@ (800d8d0 <main+0xb4>)
 800d8bc:	f7fd f8ac 	bl	800aa18 <HAL_TIM_PWM_Stop>
  	__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 0);
 800d8c0:	4b03      	ldr	r3, [pc, #12]	@ (800d8d0 <main+0xb4>)
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	635a      	str	r2, [r3, #52]	@ 0x34
//
//		sprintf((char *)&text,"Tick: %d ms",HAL_GetTick());
//		LCD_ShowString(4, 74, 160, 16, 16,text);
//
//		LED_Blink(3,500);
		Init();
 800d8c8:	f001 fa9c 	bl	800ee04 <Init>
	while (1) {
 800d8cc:	bf00      	nop
 800d8ce:	e7fb      	b.n	800d8c8 <main+0xac>
 800d8d0:	24000df4 	.word	0x24000df4
 800d8d4:	58020800 	.word	0x58020800
 800d8d8:	58020000 	.word	0x58020000

0800d8dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b09c      	sub	sp, #112	@ 0x70
 800d8e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d8e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d8e6:	224c      	movs	r2, #76	@ 0x4c
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f002 f9b6 	bl	800fc5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d8f0:	1d3b      	adds	r3, r7, #4
 800d8f2:	2220      	movs	r2, #32
 800d8f4:	2100      	movs	r1, #0
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f002 f9b0 	bl	800fc5c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800d8fc:	2002      	movs	r0, #2
 800d8fe:	f7f7 f85f 	bl	80049c0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800d902:	2300      	movs	r3, #0
 800d904:	603b      	str	r3, [r7, #0]
 800d906:	4b39      	ldr	r3, [pc, #228]	@ (800d9ec <SystemClock_Config+0x110>)
 800d908:	699b      	ldr	r3, [r3, #24]
 800d90a:	4a38      	ldr	r2, [pc, #224]	@ (800d9ec <SystemClock_Config+0x110>)
 800d90c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d910:	6193      	str	r3, [r2, #24]
 800d912:	4b36      	ldr	r3, [pc, #216]	@ (800d9ec <SystemClock_Config+0x110>)
 800d914:	699b      	ldr	r3, [r3, #24]
 800d916:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d91a:	603b      	str	r3, [r7, #0]
 800d91c:	4b34      	ldr	r3, [pc, #208]	@ (800d9f0 <SystemClock_Config+0x114>)
 800d91e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d920:	4a33      	ldr	r2, [pc, #204]	@ (800d9f0 <SystemClock_Config+0x114>)
 800d922:	f043 0301 	orr.w	r3, r3, #1
 800d926:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d928:	4b31      	ldr	r3, [pc, #196]	@ (800d9f0 <SystemClock_Config+0x114>)
 800d92a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d92c:	f003 0301 	and.w	r3, r3, #1
 800d930:	603b      	str	r3, [r7, #0]
 800d932:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800d934:	bf00      	nop
 800d936:	4b2d      	ldr	r3, [pc, #180]	@ (800d9ec <SystemClock_Config+0x110>)
 800d938:	699b      	ldr	r3, [r3, #24]
 800d93a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d93e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d942:	d1f8      	bne.n	800d936 <SystemClock_Config+0x5a>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800d944:	f7f7 f82c 	bl	80049a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800d948:	f7f4 fe5e 	bl	8002608 <HAL_GetREVID>
 800d94c:	4b29      	ldr	r3, [pc, #164]	@ (800d9f4 <SystemClock_Config+0x118>)
 800d94e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d950:	4a28      	ldr	r2, [pc, #160]	@ (800d9f4 <SystemClock_Config+0x118>)
 800d952:	f023 0318 	bic.w	r3, r3, #24
 800d956:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800d958:	230f      	movs	r3, #15
 800d95a:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d95c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800d960:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800d962:	2301      	movs	r3, #1
 800d964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800d966:	2301      	movs	r3, #1
 800d968:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800d96a:	2340      	movs	r3, #64	@ 0x40
 800d96c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800d96e:	2301      	movs	r3, #1
 800d970:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d972:	2302      	movs	r3, #2
 800d974:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d976:	2302      	movs	r3, #2
 800d978:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800d97a:	2305      	movs	r3, #5
 800d97c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 800d97e:	23c0      	movs	r3, #192	@ 0xc0
 800d980:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800d982:	2302      	movs	r3, #2
 800d984:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800d986:	2302      	movs	r3, #2
 800d988:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800d98a:	2302      	movs	r3, #2
 800d98c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800d98e:	2308      	movs	r3, #8
 800d990:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800d992:	2300      	movs	r3, #0
 800d994:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800d996:	2300      	movs	r3, #0
 800d998:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d99a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7f7 f848 	bl	8004a34 <HAL_RCC_OscConfig>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d001      	beq.n	800d9ae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800d9aa:	f000 f85b 	bl	800da64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d9ae:	233f      	movs	r3, #63	@ 0x3f
 800d9b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d9b2:	2303      	movs	r3, #3
 800d9b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800d9ba:	2308      	movs	r3, #8
 800d9bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800d9be:	2340      	movs	r3, #64	@ 0x40
 800d9c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800d9c2:	2340      	movs	r3, #64	@ 0x40
 800d9c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800d9c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9ca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800d9cc:	2340      	movs	r3, #64	@ 0x40
 800d9ce:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800d9d0:	1d3b      	adds	r3, r7, #4
 800d9d2:	2104      	movs	r1, #4
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f7f7 fc87 	bl	80052e8 <HAL_RCC_ClockConfig>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d001      	beq.n	800d9e4 <SystemClock_Config+0x108>
  {
    Error_Handler();
 800d9e0:	f000 f840 	bl	800da64 <Error_Handler>
  }
}
 800d9e4:	bf00      	nop
 800d9e6:	3770      	adds	r7, #112	@ 0x70
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}
 800d9ec:	58024800 	.word	0x58024800
 800d9f0:	58000400 	.word	0x58000400
 800d9f4:	58024400 	.word	0x58024400

0800d9f8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b0b0      	sub	sp, #192	@ 0xc0
 800d9fc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d9fe:	463b      	mov	r3, r7
 800da00:	22c0      	movs	r2, #192	@ 0xc0
 800da02:	2100      	movs	r1, #0
 800da04:	4618      	mov	r0, r3
 800da06:	f002 f929 	bl	800fc5c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SDMMC
 800da0a:	4a15      	ldr	r2, [pc, #84]	@ (800da60 <PeriphCommonClock_Config+0x68>)
 800da0c:	f04f 0300 	mov.w	r3, #0
 800da10:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 800da14:	2319      	movs	r3, #25
 800da16:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 248;
 800da18:	23f8      	movs	r3, #248	@ 0xf8
 800da1a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 800da1c:	2304      	movs	r3, #4
 800da1e:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 1;
 800da20:	2301      	movs	r3, #1
 800da22:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800da24:	2302      	movs	r3, #2
 800da26:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800da28:	2300      	movs	r3, #0
 800da2a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800da2c:	2300      	movs	r3, #0
 800da2e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800da30:	2300      	movs	r3, #0
 800da32:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 800da34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800da38:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800da3a:	2300      	movs	r3, #0
 800da3c:	657b      	str	r3, [r7, #84]	@ 0x54
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800da3e:	2300      	movs	r3, #0
 800da40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800da44:	463b      	mov	r3, r7
 800da46:	4618      	mov	r0, r3
 800da48:	f7f7 ffc4 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800da4c:	4603      	mov	r3, r0
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d001      	beq.n	800da56 <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 800da52:	f000 f807 	bl	800da64 <Error_Handler>
  }
}
 800da56:	bf00      	nop
 800da58:	37c0      	adds	r7, #192	@ 0xc0
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd80      	pop	{r7, pc}
 800da5e:	bf00      	nop
 800da60:	80090000 	.word	0x80090000

0800da64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800da64:	b580      	push	{r7, lr}
 800da66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	LED_Blink(500, 500);
 800da68:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800da6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800da70:	f7ff feb4 	bl	800d7dc <LED_Blink>
  /* USER CODE END Error_Handler_Debug */
}
 800da74:	bf00      	nop
 800da76:	bd80      	pop	{r7, pc}

0800da78 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800da78:	b580      	push	{r7, lr}
 800da7a:	b086      	sub	sp, #24
 800da7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800da7e:	1d3b      	adds	r3, r7, #4
 800da80:	2200      	movs	r2, #0
 800da82:	601a      	str	r2, [r3, #0]
 800da84:	605a      	str	r2, [r3, #4]
 800da86:	609a      	str	r2, [r3, #8]
 800da88:	60da      	str	r2, [r3, #12]
 800da8a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800da8c:	2300      	movs	r3, #0
 800da8e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800da90:	4b4d      	ldr	r3, [pc, #308]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800da92:	4a4e      	ldr	r2, [pc, #312]	@ (800dbcc <MX_RTC_Init+0x154>)
 800da94:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800da96:	4b4c      	ldr	r3, [pc, #304]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800da98:	2200      	movs	r2, #0
 800da9a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800da9c:	4b4a      	ldr	r3, [pc, #296]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800da9e:	227f      	movs	r2, #127	@ 0x7f
 800daa0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800daa2:	4b49      	ldr	r3, [pc, #292]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800daa4:	22ff      	movs	r2, #255	@ 0xff
 800daa6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800daa8:	4b47      	ldr	r3, [pc, #284]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800daaa:	2200      	movs	r2, #0
 800daac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800daae:	4b46      	ldr	r3, [pc, #280]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800dab0:	2200      	movs	r2, #0
 800dab2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800dab4:	4b44      	ldr	r3, [pc, #272]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800dab6:	2200      	movs	r2, #0
 800dab8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800daba:	4b43      	ldr	r3, [pc, #268]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800dabc:	2200      	movs	r2, #0
 800dabe:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800dac0:	4841      	ldr	r0, [pc, #260]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800dac2:	f7fa fc85 	bl	80083d0 <HAL_RTC_Init>
 800dac6:	4603      	mov	r3, r0
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d001      	beq.n	800dad0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800dacc:	f7ff ffca 	bl	800da64 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 800dad0:	2101      	movs	r1, #1
 800dad2:	483d      	ldr	r0, [pc, #244]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800dad4:	f7fa fef2 	bl	80088bc <HAL_RTCEx_BKUPRead>
 800dad8:	4603      	mov	r3, r0
 800dada:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 800dade:	4293      	cmp	r3, r2
 800dae0:	d019      	beq.n	800db16 <MX_RTC_Init+0x9e>
  {
    /* Configure RTC Calendar */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 800dae2:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 800dae6:	2101      	movs	r1, #1
 800dae8:	4837      	ldr	r0, [pc, #220]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800daea:	f7fa fecf 	bl	800888c <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 800daee:	2312      	movs	r3, #18
 800daf0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800daf2:	2300      	movs	r3, #0
 800daf4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800daf6:	2300      	movs	r3, #0
 800daf8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800dafa:	2300      	movs	r3, #0
 800dafc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dafe:	2300      	movs	r3, #0
 800db00:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800db02:	1d3b      	adds	r3, r7, #4
 800db04:	2201      	movs	r2, #1
 800db06:	4619      	mov	r1, r3
 800db08:	482f      	ldr	r0, [pc, #188]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800db0a:	f7fa fce3 	bl	80084d4 <HAL_RTC_SetTime>
 800db0e:	4603      	mov	r3, r0
 800db10:	2b00      	cmp	r3, #0
 800db12:	d043      	beq.n	800db9c <MX_RTC_Init+0x124>
 800db14:	e040      	b.n	800db98 <MX_RTC_Init+0x120>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) != RESET)
 800db16:	4b2e      	ldr	r3, [pc, #184]	@ (800dbd0 <MX_RTC_Init+0x158>)
 800db18:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800db1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db20:	2b00      	cmp	r3, #0
 800db22:	d00c      	beq.n	800db3e <MX_RTC_Init+0xc6>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 800db24:	2201      	movs	r2, #1
 800db26:	2108      	movs	r1, #8
 800db28:	482a      	ldr	r0, [pc, #168]	@ (800dbd4 <MX_RTC_Init+0x15c>)
 800db2a:	f7f6 fd8d 	bl	8004648 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 800db2e:	2009      	movs	r0, #9
 800db30:	f7f4 fd46 	bl	80025c0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800db34:	2200      	movs	r2, #0
 800db36:	2108      	movs	r1, #8
 800db38:	4826      	ldr	r0, [pc, #152]	@ (800dbd4 <MX_RTC_Init+0x15c>)
 800db3a:	f7f6 fd85 	bl	8004648 <HAL_GPIO_WritePin>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET)
 800db3e:	4b24      	ldr	r3, [pc, #144]	@ (800dbd0 <MX_RTC_Init+0x158>)
 800db40:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800db44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d01c      	beq.n	800db86 <MX_RTC_Init+0x10e>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 800db4c:	2201      	movs	r2, #1
 800db4e:	2108      	movs	r1, #8
 800db50:	4820      	ldr	r0, [pc, #128]	@ (800dbd4 <MX_RTC_Init+0x15c>)
 800db52:	f7f6 fd79 	bl	8004648 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 800db56:	2009      	movs	r0, #9
 800db58:	f7f4 fd32 	bl	80025c0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800db5c:	2200      	movs	r2, #0
 800db5e:	2108      	movs	r1, #8
 800db60:	481c      	ldr	r0, [pc, #112]	@ (800dbd4 <MX_RTC_Init+0x15c>)
 800db62:	f7f6 fd71 	bl	8004648 <HAL_GPIO_WritePin>
		 HAL_Delay(100-1);
 800db66:	2063      	movs	r0, #99	@ 0x63
 800db68:	f7f4 fd2a 	bl	80025c0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 800db6c:	2201      	movs	r2, #1
 800db6e:	2108      	movs	r1, #8
 800db70:	4818      	ldr	r0, [pc, #96]	@ (800dbd4 <MX_RTC_Init+0x15c>)
 800db72:	f7f6 fd69 	bl	8004648 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 800db76:	2009      	movs	r0, #9
 800db78:	f7f4 fd22 	bl	80025c0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800db7c:	2200      	movs	r2, #0
 800db7e:	2108      	movs	r1, #8
 800db80:	4814      	ldr	r0, [pc, #80]	@ (800dbd4 <MX_RTC_Init+0x15c>)
 800db82:	f7f6 fd61 	bl	8004648 <HAL_GPIO_WritePin>
    __HAL_RCC_CLEAR_RESET_FLAGS();
 800db86:	4b12      	ldr	r3, [pc, #72]	@ (800dbd0 <MX_RTC_Init+0x158>)
 800db88:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800db8c:	4a10      	ldr	r2, [pc, #64]	@ (800dbd0 <MX_RTC_Init+0x158>)
 800db8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db92:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 800db96:	e014      	b.n	800dbc2 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 800db98:	f7ff ff64 	bl	800da64 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800db9c:	2301      	movs	r3, #1
 800db9e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 800dba0:	2306      	movs	r3, #6
 800dba2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800dba4:	2301      	movs	r3, #1
 800dba6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 800dba8:	2320      	movs	r3, #32
 800dbaa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800dbac:	463b      	mov	r3, r7
 800dbae:	2201      	movs	r2, #1
 800dbb0:	4619      	mov	r1, r3
 800dbb2:	4805      	ldr	r0, [pc, #20]	@ (800dbc8 <MX_RTC_Init+0x150>)
 800dbb4:	f7fa fd2c 	bl	8008610 <HAL_RTC_SetDate>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d001      	beq.n	800dbc2 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 800dbbe:	f7ff ff51 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800dbc2:	3718      	adds	r7, #24
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}
 800dbc8:	24000a88 	.word	0x24000a88
 800dbcc:	58004000 	.word	0x58004000
 800dbd0:	58024400 	.word	0x58024400
 800dbd4:	58021000 	.word	0x58021000

0800dbd8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b0b2      	sub	sp, #200	@ 0xc8
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800dbe0:	f107 0308 	add.w	r3, r7, #8
 800dbe4:	22c0      	movs	r2, #192	@ 0xc0
 800dbe6:	2100      	movs	r1, #0
 800dbe8:	4618      	mov	r0, r3
 800dbea:	f002 f837 	bl	800fc5c <memset>
  if(rtcHandle->Instance==RTC)
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	4a10      	ldr	r2, [pc, #64]	@ (800dc34 <HAL_RTC_MspInit+0x5c>)
 800dbf4:	4293      	cmp	r3, r2
 800dbf6:	d119      	bne.n	800dc2c <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800dbf8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800dbfc:	f04f 0300 	mov.w	r3, #0
 800dc00:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800dc04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dc08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800dc0c:	f107 0308 	add.w	r3, r7, #8
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7f7 fedf 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800dc16:	4603      	mov	r3, r0
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d001      	beq.n	800dc20 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 800dc1c:	f7ff ff22 	bl	800da64 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800dc20:	4b05      	ldr	r3, [pc, #20]	@ (800dc38 <HAL_RTC_MspInit+0x60>)
 800dc22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc24:	4a04      	ldr	r2, [pc, #16]	@ (800dc38 <HAL_RTC_MspInit+0x60>)
 800dc26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc2a:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800dc2c:	bf00      	nop
 800dc2e:	37c8      	adds	r7, #200	@ 0xc8
 800dc30:	46bd      	mov	sp, r7
 800dc32:	bd80      	pop	{r7, pc}
 800dc34:	58004000 	.word	0x58004000
 800dc38:	58024400 	.word	0x58024400

0800dc3c <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 800dc40:	4b0e      	ldr	r3, [pc, #56]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc42:	4a0f      	ldr	r2, [pc, #60]	@ (800dc80 <MX_SDMMC1_SD_Init+0x44>)
 800dc44:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800dc46:	4b0d      	ldr	r3, [pc, #52]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc48:	2200      	movs	r2, #0
 800dc4a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800dc4c:	4b0b      	ldr	r3, [pc, #44]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc4e:	2200      	movs	r2, #0
 800dc50:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800dc52:	4b0a      	ldr	r3, [pc, #40]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc54:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800dc58:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800dc5a:	4b08      	ldr	r3, [pc, #32]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc5c:	2200      	movs	r2, #0
 800dc5e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 800dc60:	4b06      	ldr	r3, [pc, #24]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc62:	2200      	movs	r2, #0
 800dc64:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 800dc66:	4805      	ldr	r0, [pc, #20]	@ (800dc7c <MX_SDMMC1_SD_Init+0x40>)
 800dc68:	f7fa fe3e 	bl	80088e8 <HAL_SD_Init>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d001      	beq.n	800dc76 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 800dc72:	f7ff fef7 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800dc76:	bf00      	nop
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	24000aac 	.word	0x24000aac
 800dc80:	52007000 	.word	0x52007000

0800dc84 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b08a      	sub	sp, #40	@ 0x28
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dc8c:	f107 0314 	add.w	r3, r7, #20
 800dc90:	2200      	movs	r2, #0
 800dc92:	601a      	str	r2, [r3, #0]
 800dc94:	605a      	str	r2, [r3, #4]
 800dc96:	609a      	str	r2, [r3, #8]
 800dc98:	60da      	str	r2, [r3, #12]
 800dc9a:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4a2a      	ldr	r2, [pc, #168]	@ (800dd4c <HAL_SD_MspInit+0xc8>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d14d      	bne.n	800dd42 <HAL_SD_MspInit+0xbe>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800dca6:	4b2a      	ldr	r3, [pc, #168]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dca8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800dcac:	4a28      	ldr	r2, [pc, #160]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dcae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dcb2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800dcb6:	4b26      	ldr	r3, [pc, #152]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dcb8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800dcbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dcc0:	613b      	str	r3, [r7, #16]
 800dcc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800dcc4:	4b22      	ldr	r3, [pc, #136]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dcc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dcca:	4a21      	ldr	r2, [pc, #132]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dccc:	f043 0304 	orr.w	r3, r3, #4
 800dcd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800dcd4:	4b1e      	ldr	r3, [pc, #120]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dcd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dcda:	f003 0304 	and.w	r3, r3, #4
 800dcde:	60fb      	str	r3, [r7, #12]
 800dce0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800dce2:	4b1b      	ldr	r3, [pc, #108]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dce8:	4a19      	ldr	r2, [pc, #100]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dcea:	f043 0308 	orr.w	r3, r3, #8
 800dcee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800dcf2:	4b17      	ldr	r3, [pc, #92]	@ (800dd50 <HAL_SD_MspInit+0xcc>)
 800dcf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dcf8:	f003 0308 	and.w	r3, r3, #8
 800dcfc:	60bb      	str	r3, [r7, #8]
 800dcfe:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800dd00:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800dd04:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd06:	2302      	movs	r3, #2
 800dd08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd0e:	2303      	movs	r3, #3
 800dd10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800dd12:	230c      	movs	r3, #12
 800dd14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dd16:	f107 0314 	add.w	r3, r7, #20
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	480d      	ldr	r0, [pc, #52]	@ (800dd54 <HAL_SD_MspInit+0xd0>)
 800dd1e:	f7f6 facb 	bl	80042b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800dd22:	2304      	movs	r3, #4
 800dd24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd26:	2302      	movs	r3, #2
 800dd28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd2e:	2303      	movs	r3, #3
 800dd30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800dd32:	230c      	movs	r3, #12
 800dd34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800dd36:	f107 0314 	add.w	r3, r7, #20
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	4806      	ldr	r0, [pc, #24]	@ (800dd58 <HAL_SD_MspInit+0xd4>)
 800dd3e:	f7f6 fabb 	bl	80042b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 800dd42:	bf00      	nop
 800dd44:	3728      	adds	r7, #40	@ 0x28
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}
 800dd4a:	bf00      	nop
 800dd4c:	52007000 	.word	0x52007000
 800dd50:	58024400 	.word	0x58024400
 800dd54:	58020800 	.word	0x58020800
 800dd58:	58020c00 	.word	0x58020c00

0800dd5c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800dd60:	4b24      	ldr	r3, [pc, #144]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd62:	4a25      	ldr	r2, [pc, #148]	@ (800ddf8 <MX_SPI1_Init+0x9c>)
 800dd64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800dd66:	4b23      	ldr	r3, [pc, #140]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd68:	2200      	movs	r2, #0
 800dd6a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800dd6c:	4b21      	ldr	r3, [pc, #132]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd6e:	2200      	movs	r2, #0
 800dd70:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800dd72:	4b20      	ldr	r3, [pc, #128]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd74:	2207      	movs	r2, #7
 800dd76:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dd78:	4b1e      	ldr	r3, [pc, #120]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dd7e:	4b1d      	ldr	r3, [pc, #116]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd80:	2200      	movs	r2, #0
 800dd82:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800dd84:	4b1b      	ldr	r3, [pc, #108]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd86:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800dd8a:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dd8c:	4b19      	ldr	r3, [pc, #100]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd8e:	2200      	movs	r2, #0
 800dd90:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800dd92:	4b18      	ldr	r3, [pc, #96]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd94:	2200      	movs	r2, #0
 800dd96:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dd98:	4b16      	ldr	r3, [pc, #88]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800dd9e:	4b15      	ldr	r3, [pc, #84]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dda0:	2200      	movs	r2, #0
 800dda2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800dda4:	4b13      	ldr	r3, [pc, #76]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dda6:	2200      	movs	r2, #0
 800dda8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800ddaa:	4b12      	ldr	r3, [pc, #72]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddac:	2200      	movs	r2, #0
 800ddae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800ddb0:	4b10      	ldr	r3, [pc, #64]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800ddb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddb8:	2200      	movs	r2, #0
 800ddba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800ddbc:	4b0d      	ldr	r3, [pc, #52]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800ddc2:	4b0c      	ldr	r3, [pc, #48]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800ddc8:	4b0a      	ldr	r3, [pc, #40]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddca:	2200      	movs	r2, #0
 800ddcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800ddce:	4b09      	ldr	r3, [pc, #36]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800ddd4:	4b07      	ldr	r3, [pc, #28]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800ddda:	4b06      	ldr	r3, [pc, #24]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dddc:	2200      	movs	r2, #0
 800ddde:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800dde0:	4804      	ldr	r0, [pc, #16]	@ (800ddf4 <MX_SPI1_Init+0x98>)
 800dde2:	f7fb fdef 	bl	80099c4 <HAL_SPI_Init>
 800dde6:	4603      	mov	r3, r0
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d001      	beq.n	800ddf0 <MX_SPI1_Init+0x94>
  {
    Error_Handler();
 800ddec:	f7ff fe3a 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800ddf0:	bf00      	nop
 800ddf2:	bd80      	pop	{r7, pc}
 800ddf4:	24000b28 	.word	0x24000b28
 800ddf8:	40013000 	.word	0x40013000

0800ddfc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800de00:	4b27      	ldr	r3, [pc, #156]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de02:	4a28      	ldr	r2, [pc, #160]	@ (800dea4 <MX_SPI2_Init+0xa8>)
 800de04:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800de06:	4b26      	ldr	r3, [pc, #152]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de08:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800de0c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800de0e:	4b24      	ldr	r3, [pc, #144]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de10:	2200      	movs	r2, #0
 800de12:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800de14:	4b22      	ldr	r3, [pc, #136]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de16:	2207      	movs	r2, #7
 800de18:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800de1a:	4b21      	ldr	r3, [pc, #132]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de1c:	2200      	movs	r2, #0
 800de1e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800de20:	4b1f      	ldr	r3, [pc, #124]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de22:	2200      	movs	r2, #0
 800de24:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800de26:	4b1e      	ldr	r3, [pc, #120]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de28:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800de2c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800de2e:	4b1c      	ldr	r3, [pc, #112]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de30:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800de34:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800de36:	4b1a      	ldr	r3, [pc, #104]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de38:	2200      	movs	r2, #0
 800de3a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800de3c:	4b18      	ldr	r3, [pc, #96]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de3e:	2200      	movs	r2, #0
 800de40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800de42:	4b17      	ldr	r3, [pc, #92]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de44:	2200      	movs	r2, #0
 800de46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800de48:	4b15      	ldr	r3, [pc, #84]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de4a:	2200      	movs	r2, #0
 800de4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800de4e:	4b14      	ldr	r3, [pc, #80]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800de54:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800de56:	4b12      	ldr	r3, [pc, #72]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de58:	2200      	movs	r2, #0
 800de5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800de5c:	4b10      	ldr	r3, [pc, #64]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de5e:	2200      	movs	r2, #0
 800de60:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800de62:	4b0f      	ldr	r3, [pc, #60]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de64:	2200      	movs	r2, #0
 800de66:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800de68:	4b0d      	ldr	r3, [pc, #52]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de6a:	2200      	movs	r2, #0
 800de6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800de6e:	4b0c      	ldr	r3, [pc, #48]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de70:	2200      	movs	r2, #0
 800de72:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800de74:	4b0a      	ldr	r3, [pc, #40]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de76:	2200      	movs	r2, #0
 800de78:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800de7a:	4b09      	ldr	r3, [pc, #36]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de7c:	2200      	movs	r2, #0
 800de7e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800de80:	4b07      	ldr	r3, [pc, #28]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de82:	2200      	movs	r2, #0
 800de84:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800de86:	4b06      	ldr	r3, [pc, #24]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de88:	2200      	movs	r2, #0
 800de8a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800de8c:	4804      	ldr	r0, [pc, #16]	@ (800dea0 <MX_SPI2_Init+0xa4>)
 800de8e:	f7fb fd99 	bl	80099c4 <HAL_SPI_Init>
 800de92:	4603      	mov	r3, r0
 800de94:	2b00      	cmp	r3, #0
 800de96:	d001      	beq.n	800de9c <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 800de98:	f7ff fde4 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800de9c:	bf00      	nop
 800de9e:	bd80      	pop	{r7, pc}
 800dea0:	24000bb0 	.word	0x24000bb0
 800dea4:	40003800 	.word	0x40003800

0800dea8 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800deac:	4b28      	ldr	r3, [pc, #160]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800deae:	4a29      	ldr	r2, [pc, #164]	@ (800df54 <MX_SPI4_Init+0xac>)
 800deb0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800deb2:	4b27      	ldr	r3, [pc, #156]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800deb4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800deb8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800deba:	4b25      	ldr	r3, [pc, #148]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800debc:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800dec0:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800dec2:	4b23      	ldr	r3, [pc, #140]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800dec4:	2207      	movs	r2, #7
 800dec6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dec8:	4b21      	ldr	r3, [pc, #132]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800deca:	2200      	movs	r2, #0
 800decc:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dece:	4b20      	ldr	r3, [pc, #128]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800ded0:	2200      	movs	r2, #0
 800ded2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800ded4:	4b1e      	ldr	r3, [pc, #120]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800ded6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800deda:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800dedc:	4b1c      	ldr	r3, [pc, #112]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800dede:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800dee2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dee4:	4b1a      	ldr	r3, [pc, #104]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800dee6:	2200      	movs	r2, #0
 800dee8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800deea:	4b19      	ldr	r3, [pc, #100]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800deec:	2200      	movs	r2, #0
 800deee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800def0:	4b17      	ldr	r3, [pc, #92]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800def2:	2200      	movs	r2, #0
 800def4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800def6:	4b16      	ldr	r3, [pc, #88]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800def8:	2200      	movs	r2, #0
 800defa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800defc:	4b14      	ldr	r3, [pc, #80]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800defe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800df02:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800df04:	4b12      	ldr	r3, [pc, #72]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df06:	2200      	movs	r2, #0
 800df08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800df0a:	4b11      	ldr	r3, [pc, #68]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df0c:	2200      	movs	r2, #0
 800df0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800df10:	4b0f      	ldr	r3, [pc, #60]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df12:	2200      	movs	r2, #0
 800df14:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800df16:	4b0e      	ldr	r3, [pc, #56]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df18:	2200      	movs	r2, #0
 800df1a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800df1c:	4b0c      	ldr	r3, [pc, #48]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df1e:	2200      	movs	r2, #0
 800df20:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800df22:	4b0b      	ldr	r3, [pc, #44]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df24:	2200      	movs	r2, #0
 800df26:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800df28:	4b09      	ldr	r3, [pc, #36]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df2a:	2200      	movs	r2, #0
 800df2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800df2e:	4b08      	ldr	r3, [pc, #32]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df30:	2200      	movs	r2, #0
 800df32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800df34:	4b06      	ldr	r3, [pc, #24]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df36:	2200      	movs	r2, #0
 800df38:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800df3a:	4805      	ldr	r0, [pc, #20]	@ (800df50 <MX_SPI4_Init+0xa8>)
 800df3c:	f7fb fd42 	bl	80099c4 <HAL_SPI_Init>
 800df40:	4603      	mov	r3, r0
 800df42:	2b00      	cmp	r3, #0
 800df44:	d001      	beq.n	800df4a <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 800df46:	f7ff fd8d 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800df4a:	bf00      	nop
 800df4c:	bd80      	pop	{r7, pc}
 800df4e:	bf00      	nop
 800df50:	24000c38 	.word	0x24000c38
 800df54:	40013400 	.word	0x40013400

0800df58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b0c0      	sub	sp, #256	@ 0x100
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df60:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800df64:	2200      	movs	r2, #0
 800df66:	601a      	str	r2, [r3, #0]
 800df68:	605a      	str	r2, [r3, #4]
 800df6a:	609a      	str	r2, [r3, #8]
 800df6c:	60da      	str	r2, [r3, #12]
 800df6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800df70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800df74:	22c0      	movs	r2, #192	@ 0xc0
 800df76:	2100      	movs	r1, #0
 800df78:	4618      	mov	r0, r3
 800df7a:	f001 fe6f 	bl	800fc5c <memset>
  if(spiHandle->Instance==SPI1)
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	4a87      	ldr	r2, [pc, #540]	@ (800e1a0 <HAL_SPI_MspInit+0x248>)
 800df84:	4293      	cmp	r3, r2
 800df86:	d16b      	bne.n	800e060 <HAL_SPI_MspInit+0x108>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800df88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800df8c:	f04f 0300 	mov.w	r3, #0
 800df90:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 800df94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800df98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800df9c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f7f7 fd17 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d001      	beq.n	800dfb0 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 800dfac:	f7ff fd5a 	bl	800da64 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800dfb0:	4b7c      	ldr	r3, [pc, #496]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dfb6:	4a7b      	ldr	r2, [pc, #492]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dfbc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800dfc0:	4b78      	ldr	r3, [pc, #480]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dfc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800dfca:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800dfce:	4b75      	ldr	r3, [pc, #468]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dfd4:	4a73      	ldr	r2, [pc, #460]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfd6:	f043 0308 	orr.w	r3, r3, #8
 800dfda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800dfde:	4b71      	ldr	r3, [pc, #452]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dfe4:	f003 0308 	and.w	r3, r3, #8
 800dfe8:	623b      	str	r3, [r7, #32]
 800dfea:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800dfec:	4b6d      	ldr	r3, [pc, #436]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dfee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dff2:	4a6c      	ldr	r2, [pc, #432]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dff4:	f043 0302 	orr.w	r3, r3, #2
 800dff8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800dffc:	4b69      	ldr	r3, [pc, #420]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800dffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e002:	f003 0302 	and.w	r3, r3, #2
 800e006:	61fb      	str	r3, [r7, #28]
 800e008:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800e00a:	2380      	movs	r3, #128	@ 0x80
 800e00c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e010:	2302      	movs	r3, #2
 800e012:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e016:	2300      	movs	r3, #0
 800e018:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e01c:	2300      	movs	r3, #0
 800e01e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800e022:	2305      	movs	r3, #5
 800e024:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e028:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800e02c:	4619      	mov	r1, r3
 800e02e:	485e      	ldr	r0, [pc, #376]	@ (800e1a8 <HAL_SPI_MspInit+0x250>)
 800e030:	f7f6 f942 	bl	80042b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800e034:	2318      	movs	r3, #24
 800e036:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e03a:	2302      	movs	r3, #2
 800e03c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e040:	2300      	movs	r3, #0
 800e042:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e046:	2300      	movs	r3, #0
 800e048:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800e04c:	2305      	movs	r3, #5
 800e04e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e052:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800e056:	4619      	mov	r1, r3
 800e058:	4854      	ldr	r0, [pc, #336]	@ (800e1ac <HAL_SPI_MspInit+0x254>)
 800e05a:	f7f6 f92d 	bl	80042b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800e05e:	e099      	b.n	800e194 <HAL_SPI_MspInit+0x23c>
  else if(spiHandle->Instance==SPI2)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4a52      	ldr	r2, [pc, #328]	@ (800e1b0 <HAL_SPI_MspInit+0x258>)
 800e066:	4293      	cmp	r3, r2
 800e068:	d148      	bne.n	800e0fc <HAL_SPI_MspInit+0x1a4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800e06a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e06e:	f04f 0300 	mov.w	r3, #0
 800e072:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 800e076:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e07a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e07e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e082:	4618      	mov	r0, r3
 800e084:	f7f7 fca6 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800e088:	4603      	mov	r3, r0
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d001      	beq.n	800e092 <HAL_SPI_MspInit+0x13a>
      Error_Handler();
 800e08e:	f7ff fce9 	bl	800da64 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800e092:	4b44      	ldr	r3, [pc, #272]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e098:	4a42      	ldr	r2, [pc, #264]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e09a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e09e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800e0a2:	4b40      	ldr	r3, [pc, #256]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e0a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e0a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e0ac:	61bb      	str	r3, [r7, #24]
 800e0ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e0b0:	4b3c      	ldr	r3, [pc, #240]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e0b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e0b6:	4a3b      	ldr	r2, [pc, #236]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e0b8:	f043 0302 	orr.w	r3, r3, #2
 800e0bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e0c0:	4b38      	ldr	r3, [pc, #224]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e0c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e0c6:	f003 0302 	and.w	r3, r3, #2
 800e0ca:	617b      	str	r3, [r7, #20]
 800e0cc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800e0ce:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800e0d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0d6:	2302      	movs	r3, #2
 800e0d8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0dc:	2300      	movs	r3, #0
 800e0de:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e0e8:	2305      	movs	r3, #5
 800e0ea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e0ee:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	482d      	ldr	r0, [pc, #180]	@ (800e1ac <HAL_SPI_MspInit+0x254>)
 800e0f6:	f7f6 f8df 	bl	80042b8 <HAL_GPIO_Init>
}
 800e0fa:	e04b      	b.n	800e194 <HAL_SPI_MspInit+0x23c>
  else if(spiHandle->Instance==SPI4)
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	4a2c      	ldr	r2, [pc, #176]	@ (800e1b4 <HAL_SPI_MspInit+0x25c>)
 800e102:	4293      	cmp	r3, r2
 800e104:	d146      	bne.n	800e194 <HAL_SPI_MspInit+0x23c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800e106:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800e10a:	f04f 0300 	mov.w	r3, #0
 800e10e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800e112:	2300      	movs	r3, #0
 800e114:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e118:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e11c:	4618      	mov	r0, r3
 800e11e:	f7f7 fc59 	bl	80059d4 <HAL_RCCEx_PeriphCLKConfig>
 800e122:	4603      	mov	r3, r0
 800e124:	2b00      	cmp	r3, #0
 800e126:	d001      	beq.n	800e12c <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 800e128:	f7ff fc9c 	bl	800da64 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800e12c:	4b1d      	ldr	r3, [pc, #116]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e12e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e132:	4a1c      	ldr	r2, [pc, #112]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e134:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e138:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800e13c:	4b19      	ldr	r3, [pc, #100]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e13e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e142:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e146:	613b      	str	r3, [r7, #16]
 800e148:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800e14a:	4b16      	ldr	r3, [pc, #88]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e14c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e150:	4a14      	ldr	r2, [pc, #80]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e152:	f043 0310 	orr.w	r3, r3, #16
 800e156:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e15a:	4b12      	ldr	r3, [pc, #72]	@ (800e1a4 <HAL_SPI_MspInit+0x24c>)
 800e15c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e160:	f003 0310 	and.w	r3, r3, #16
 800e164:	60fb      	str	r3, [r7, #12]
 800e166:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800e168:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800e16c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e170:	2302      	movs	r3, #2
 800e172:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e176:	2300      	movs	r3, #0
 800e178:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e17c:	2302      	movs	r3, #2
 800e17e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800e182:	2305      	movs	r3, #5
 800e184:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800e188:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800e18c:	4619      	mov	r1, r3
 800e18e:	480a      	ldr	r0, [pc, #40]	@ (800e1b8 <HAL_SPI_MspInit+0x260>)
 800e190:	f7f6 f892 	bl	80042b8 <HAL_GPIO_Init>
}
 800e194:	bf00      	nop
 800e196:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	bf00      	nop
 800e1a0:	40013000 	.word	0x40013000
 800e1a4:	58024400 	.word	0x58024400
 800e1a8:	58020c00 	.word	0x58020c00
 800e1ac:	58020400 	.word	0x58020400
 800e1b0:	40003800 	.word	0x40003800
 800e1b4:	40013400 	.word	0x40013400
 800e1b8:	58021000 	.word	0x58021000

0800e1bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e1bc:	b480      	push	{r7}
 800e1be:	b083      	sub	sp, #12
 800e1c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e1c2:	4b0a      	ldr	r3, [pc, #40]	@ (800e1ec <HAL_MspInit+0x30>)
 800e1c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e1c8:	4a08      	ldr	r2, [pc, #32]	@ (800e1ec <HAL_MspInit+0x30>)
 800e1ca:	f043 0302 	orr.w	r3, r3, #2
 800e1ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800e1d2:	4b06      	ldr	r3, [pc, #24]	@ (800e1ec <HAL_MspInit+0x30>)
 800e1d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e1d8:	f003 0302 	and.w	r3, r3, #2
 800e1dc:	607b      	str	r3, [r7, #4]
 800e1de:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e1e0:	bf00      	nop
 800e1e2:	370c      	adds	r7, #12
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ea:	4770      	bx	lr
 800e1ec:	58024400 	.word	0x58024400

0800e1f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e1f0:	b480      	push	{r7}
 800e1f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800e1f4:	bf00      	nop
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fc:	4770      	bx	lr

0800e1fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e1fe:	b480      	push	{r7}
 800e200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e202:	bf00      	nop
 800e204:	e7fd      	b.n	800e202 <HardFault_Handler+0x4>

0800e206 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e206:	b480      	push	{r7}
 800e208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e20a:	bf00      	nop
 800e20c:	e7fd      	b.n	800e20a <MemManage_Handler+0x4>

0800e20e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e20e:	b480      	push	{r7}
 800e210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e212:	bf00      	nop
 800e214:	e7fd      	b.n	800e212 <BusFault_Handler+0x4>

0800e216 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e216:	b480      	push	{r7}
 800e218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e21a:	bf00      	nop
 800e21c:	e7fd      	b.n	800e21a <UsageFault_Handler+0x4>

0800e21e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e21e:	b480      	push	{r7}
 800e220:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800e222:	bf00      	nop
 800e224:	46bd      	mov	sp, r7
 800e226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22a:	4770      	bx	lr

0800e22c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e22c:	b480      	push	{r7}
 800e22e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e230:	bf00      	nop
 800e232:	46bd      	mov	sp, r7
 800e234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e238:	4770      	bx	lr

0800e23a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e23a:	b480      	push	{r7}
 800e23c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e23e:	bf00      	nop
 800e240:	46bd      	mov	sp, r7
 800e242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e246:	4770      	bx	lr

0800e248 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e24c:	f7f4 f998 	bl	8002580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e250:	bf00      	nop
 800e252:	bd80      	pop	{r7, pc}

0800e254 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	TIM6_Sensor_IRQ();
 800e258:	f000 fe66 	bl	800ef28 <TIM6_Sensor_IRQ>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800e25c:	4802      	ldr	r0, [pc, #8]	@ (800e268 <TIM6_DAC_IRQHandler+0x14>)
 800e25e:	f7fc fc71 	bl	800ab44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800e262:	bf00      	nop
 800e264:	bd80      	pop	{r7, pc}
 800e266:	bf00      	nop
 800e268:	24000d10 	.word	0x24000d10

0800e26c <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */
  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 800e270:	4803      	ldr	r0, [pc, #12]	@ (800e280 <LPTIM3_IRQHandler+0x14>)
 800e272:	f7f6 fab3 	bl	80047dc <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */
  Battery_LPTIM3_IRQ();
 800e276:	f000 fe29 	bl	800eecc <Battery_LPTIM3_IRQ>


  /* USER CODE END LPTIM3_IRQn 1 */
}
 800e27a:	bf00      	nop
 800e27c:	bd80      	pop	{r7, pc}
 800e27e:	bf00      	nop
 800e280:	240009e0 	.word	0x240009e0

0800e284 <LPTIM4_IRQHandler>:

/**
  * @brief This function handles LPTIM4 global interrupt.
  */
void LPTIM4_IRQHandler(void)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM4_IRQn 0 */

  /* USER CODE END LPTIM4_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim4);
 800e288:	4803      	ldr	r0, [pc, #12]	@ (800e298 <LPTIM4_IRQHandler+0x14>)
 800e28a:	f7f6 faa7 	bl	80047dc <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM4_IRQn 1 */
  Motor_LPTIM4_IRQ();
 800e28e:	f000 fdf3 	bl	800ee78 <Motor_LPTIM4_IRQ>
  /* USER CODE END LPTIM4_IRQn 1 */
}
 800e292:	bf00      	nop
 800e294:	bd80      	pop	{r7, pc}
 800e296:	bf00      	nop
 800e298:	24000a18 	.word	0x24000a18

0800e29c <LPTIM5_IRQHandler>:

/**
  * @brief This function handles LPTIM5 global interrupt.
  */
void LPTIM5_IRQHandler(void)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM5_IRQn 0 */

  /* USER CODE END LPTIM5_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim5);
 800e2a0:	4803      	ldr	r0, [pc, #12]	@ (800e2b0 <LPTIM5_IRQHandler+0x14>)
 800e2a2:	f7f6 fa9b 	bl	80047dc <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM5_IRQn 1 */
  Drive_LPTIM5_IRQ();
 800e2a6:	f000 fd64 	bl	800ed72 <Drive_LPTIM5_IRQ>
  /* USER CODE END LPTIM5_IRQn 1 */
}
 800e2aa:	bf00      	nop
 800e2ac:	bd80      	pop	{r7, pc}
 800e2ae:	bf00      	nop
 800e2b0:	24000a50 	.word	0x24000a50

0800e2b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	af00      	add	r7, sp, #0
  return 1;
 800e2b8:	2301      	movs	r3, #1
}
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c2:	4770      	bx	lr

0800e2c4 <_kill>:

int _kill(int pid, int sig)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b082      	sub	sp, #8
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
 800e2cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800e2ce:	f001 fd27 	bl	800fd20 <__errno>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	2216      	movs	r2, #22
 800e2d6:	601a      	str	r2, [r3, #0]
  return -1;
 800e2d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3708      	adds	r7, #8
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}

0800e2e4 <_exit>:

void _exit (int status)
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	b082      	sub	sp, #8
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800e2ec:	f04f 31ff 	mov.w	r1, #4294967295
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f7ff ffe7 	bl	800e2c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800e2f6:	bf00      	nop
 800e2f8:	e7fd      	b.n	800e2f6 <_exit+0x12>

0800e2fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b086      	sub	sp, #24
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	60f8      	str	r0, [r7, #12]
 800e302:	60b9      	str	r1, [r7, #8]
 800e304:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e306:	2300      	movs	r3, #0
 800e308:	617b      	str	r3, [r7, #20]
 800e30a:	e00a      	b.n	800e322 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800e30c:	f3af 8000 	nop.w
 800e310:	4601      	mov	r1, r0
 800e312:	68bb      	ldr	r3, [r7, #8]
 800e314:	1c5a      	adds	r2, r3, #1
 800e316:	60ba      	str	r2, [r7, #8]
 800e318:	b2ca      	uxtb	r2, r1
 800e31a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e31c:	697b      	ldr	r3, [r7, #20]
 800e31e:	3301      	adds	r3, #1
 800e320:	617b      	str	r3, [r7, #20]
 800e322:	697a      	ldr	r2, [r7, #20]
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	429a      	cmp	r2, r3
 800e328:	dbf0      	blt.n	800e30c <_read+0x12>
  }

  return len;
 800e32a:	687b      	ldr	r3, [r7, #4]
}
 800e32c:	4618      	mov	r0, r3
 800e32e:	3718      	adds	r7, #24
 800e330:	46bd      	mov	sp, r7
 800e332:	bd80      	pop	{r7, pc}

0800e334 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b086      	sub	sp, #24
 800e338:	af00      	add	r7, sp, #0
 800e33a:	60f8      	str	r0, [r7, #12]
 800e33c:	60b9      	str	r1, [r7, #8]
 800e33e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e340:	2300      	movs	r3, #0
 800e342:	617b      	str	r3, [r7, #20]
 800e344:	e009      	b.n	800e35a <_write+0x26>
  {
    __io_putchar(*ptr++);
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	1c5a      	adds	r2, r3, #1
 800e34a:	60ba      	str	r2, [r7, #8]
 800e34c:	781b      	ldrb	r3, [r3, #0]
 800e34e:	4618      	mov	r0, r3
 800e350:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	3301      	adds	r3, #1
 800e358:	617b      	str	r3, [r7, #20]
 800e35a:	697a      	ldr	r2, [r7, #20]
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	429a      	cmp	r2, r3
 800e360:	dbf1      	blt.n	800e346 <_write+0x12>
  }
  return len;
 800e362:	687b      	ldr	r3, [r7, #4]
}
 800e364:	4618      	mov	r0, r3
 800e366:	3718      	adds	r7, #24
 800e368:	46bd      	mov	sp, r7
 800e36a:	bd80      	pop	{r7, pc}

0800e36c <_close>:

int _close(int file)
{
 800e36c:	b480      	push	{r7}
 800e36e:	b083      	sub	sp, #12
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800e374:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e378:	4618      	mov	r0, r3
 800e37a:	370c      	adds	r7, #12
 800e37c:	46bd      	mov	sp, r7
 800e37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e382:	4770      	bx	lr

0800e384 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800e384:	b480      	push	{r7}
 800e386:	b083      	sub	sp, #12
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
 800e38c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800e394:	605a      	str	r2, [r3, #4]
  return 0;
 800e396:	2300      	movs	r3, #0
}
 800e398:	4618      	mov	r0, r3
 800e39a:	370c      	adds	r7, #12
 800e39c:	46bd      	mov	sp, r7
 800e39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a2:	4770      	bx	lr

0800e3a4 <_isatty>:

int _isatty(int file)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b083      	sub	sp, #12
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800e3ac:	2301      	movs	r3, #1
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	370c      	adds	r7, #12
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b8:	4770      	bx	lr

0800e3ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800e3ba:	b480      	push	{r7}
 800e3bc:	b085      	sub	sp, #20
 800e3be:	af00      	add	r7, sp, #0
 800e3c0:	60f8      	str	r0, [r7, #12]
 800e3c2:	60b9      	str	r1, [r7, #8]
 800e3c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800e3c6:	2300      	movs	r3, #0
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	3714      	adds	r7, #20
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d2:	4770      	bx	lr

0800e3d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b086      	sub	sp, #24
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e3dc:	4a14      	ldr	r2, [pc, #80]	@ (800e430 <_sbrk+0x5c>)
 800e3de:	4b15      	ldr	r3, [pc, #84]	@ (800e434 <_sbrk+0x60>)
 800e3e0:	1ad3      	subs	r3, r2, r3
 800e3e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800e3e8:	4b13      	ldr	r3, [pc, #76]	@ (800e438 <_sbrk+0x64>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d102      	bne.n	800e3f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800e3f0:	4b11      	ldr	r3, [pc, #68]	@ (800e438 <_sbrk+0x64>)
 800e3f2:	4a12      	ldr	r2, [pc, #72]	@ (800e43c <_sbrk+0x68>)
 800e3f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800e3f6:	4b10      	ldr	r3, [pc, #64]	@ (800e438 <_sbrk+0x64>)
 800e3f8:	681a      	ldr	r2, [r3, #0]
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	4413      	add	r3, r2
 800e3fe:	693a      	ldr	r2, [r7, #16]
 800e400:	429a      	cmp	r2, r3
 800e402:	d207      	bcs.n	800e414 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800e404:	f001 fc8c 	bl	800fd20 <__errno>
 800e408:	4603      	mov	r3, r0
 800e40a:	220c      	movs	r2, #12
 800e40c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800e40e:	f04f 33ff 	mov.w	r3, #4294967295
 800e412:	e009      	b.n	800e428 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800e414:	4b08      	ldr	r3, [pc, #32]	@ (800e438 <_sbrk+0x64>)
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800e41a:	4b07      	ldr	r3, [pc, #28]	@ (800e438 <_sbrk+0x64>)
 800e41c:	681a      	ldr	r2, [r3, #0]
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	4413      	add	r3, r2
 800e422:	4a05      	ldr	r2, [pc, #20]	@ (800e438 <_sbrk+0x64>)
 800e424:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800e426:	68fb      	ldr	r3, [r7, #12]
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3718      	adds	r7, #24
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	24080000 	.word	0x24080000
 800e434:	00000400 	.word	0x00000400
 800e438:	24000cc0 	.word	0x24000cc0
 800e43c:	24001038 	.word	0x24001038

0800e440 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800e440:	b480      	push	{r7}
 800e442:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800e444:	4b29      	ldr	r3, [pc, #164]	@ (800e4ec <SystemInit+0xac>)
 800e446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e44a:	4a28      	ldr	r2, [pc, #160]	@ (800e4ec <SystemInit+0xac>)
 800e44c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e450:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800e454:	4b26      	ldr	r3, [pc, #152]	@ (800e4f0 <SystemInit+0xb0>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4a25      	ldr	r2, [pc, #148]	@ (800e4f0 <SystemInit+0xb0>)
 800e45a:	f043 0301 	orr.w	r3, r3, #1
 800e45e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800e460:	4b23      	ldr	r3, [pc, #140]	@ (800e4f0 <SystemInit+0xb0>)
 800e462:	2200      	movs	r2, #0
 800e464:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800e466:	4b22      	ldr	r3, [pc, #136]	@ (800e4f0 <SystemInit+0xb0>)
 800e468:	681a      	ldr	r2, [r3, #0]
 800e46a:	4921      	ldr	r1, [pc, #132]	@ (800e4f0 <SystemInit+0xb0>)
 800e46c:	4b21      	ldr	r3, [pc, #132]	@ (800e4f4 <SystemInit+0xb4>)
 800e46e:	4013      	ands	r3, r2
 800e470:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800e472:	4b1f      	ldr	r3, [pc, #124]	@ (800e4f0 <SystemInit+0xb0>)
 800e474:	2200      	movs	r2, #0
 800e476:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800e478:	4b1d      	ldr	r3, [pc, #116]	@ (800e4f0 <SystemInit+0xb0>)
 800e47a:	2200      	movs	r2, #0
 800e47c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800e47e:	4b1c      	ldr	r3, [pc, #112]	@ (800e4f0 <SystemInit+0xb0>)
 800e480:	2200      	movs	r2, #0
 800e482:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 800e484:	4b1a      	ldr	r3, [pc, #104]	@ (800e4f0 <SystemInit+0xb0>)
 800e486:	2200      	movs	r2, #0
 800e488:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800e48a:	4b19      	ldr	r3, [pc, #100]	@ (800e4f0 <SystemInit+0xb0>)
 800e48c:	2200      	movs	r2, #0
 800e48e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800e490:	4b17      	ldr	r3, [pc, #92]	@ (800e4f0 <SystemInit+0xb0>)
 800e492:	2200      	movs	r2, #0
 800e494:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800e496:	4b16      	ldr	r3, [pc, #88]	@ (800e4f0 <SystemInit+0xb0>)
 800e498:	2200      	movs	r2, #0
 800e49a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 800e49c:	4b14      	ldr	r3, [pc, #80]	@ (800e4f0 <SystemInit+0xb0>)
 800e49e:	2200      	movs	r2, #0
 800e4a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800e4a2:	4b13      	ldr	r3, [pc, #76]	@ (800e4f0 <SystemInit+0xb0>)
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800e4a8:	4b11      	ldr	r3, [pc, #68]	@ (800e4f0 <SystemInit+0xb0>)
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800e4ae:	4b10      	ldr	r3, [pc, #64]	@ (800e4f0 <SystemInit+0xb0>)
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800e4b4:	4b0e      	ldr	r3, [pc, #56]	@ (800e4f0 <SystemInit+0xb0>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	4a0d      	ldr	r2, [pc, #52]	@ (800e4f0 <SystemInit+0xb0>)
 800e4ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e4be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800e4c0:	4b0b      	ldr	r3, [pc, #44]	@ (800e4f0 <SystemInit+0xb0>)
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800e4c6:	4b0c      	ldr	r3, [pc, #48]	@ (800e4f8 <SystemInit+0xb8>)
 800e4c8:	681a      	ldr	r2, [r3, #0]
 800e4ca:	4b0c      	ldr	r3, [pc, #48]	@ (800e4fc <SystemInit+0xbc>)
 800e4cc:	4013      	ands	r3, r2
 800e4ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e4d2:	d202      	bcs.n	800e4da <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800e4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800e500 <SystemInit+0xc0>)
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e4da:	4b04      	ldr	r3, [pc, #16]	@ (800e4ec <SystemInit+0xac>)
 800e4dc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800e4e0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800e4e2:	bf00      	nop
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ea:	4770      	bx	lr
 800e4ec:	e000ed00 	.word	0xe000ed00
 800e4f0:	58024400 	.word	0x58024400
 800e4f4:	eaf6ed7f 	.word	0xeaf6ed7f
 800e4f8:	5c001000 	.word	0x5c001000
 800e4fc:	ffff0000 	.word	0xffff0000
 800e500:	51008108 	.word	0x51008108

0800e504 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b09a      	sub	sp, #104	@ 0x68
 800e508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e50a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800e50e:	2200      	movs	r2, #0
 800e510:	601a      	str	r2, [r3, #0]
 800e512:	605a      	str	r2, [r3, #4]
 800e514:	609a      	str	r2, [r3, #8]
 800e516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e518:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800e51c:	2200      	movs	r2, #0
 800e51e:	601a      	str	r2, [r3, #0]
 800e520:	605a      	str	r2, [r3, #4]
 800e522:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e524:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e528:	2200      	movs	r2, #0
 800e52a:	601a      	str	r2, [r3, #0]
 800e52c:	605a      	str	r2, [r3, #4]
 800e52e:	609a      	str	r2, [r3, #8]
 800e530:	60da      	str	r2, [r3, #12]
 800e532:	611a      	str	r2, [r3, #16]
 800e534:	615a      	str	r2, [r3, #20]
 800e536:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800e538:	1d3b      	adds	r3, r7, #4
 800e53a:	222c      	movs	r2, #44	@ 0x2c
 800e53c:	2100      	movs	r1, #0
 800e53e:	4618      	mov	r0, r3
 800e540:	f001 fb8c 	bl	800fc5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800e544:	4b44      	ldr	r3, [pc, #272]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e546:	4a45      	ldr	r2, [pc, #276]	@ (800e65c <MX_TIM1_Init+0x158>)
 800e548:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 800e54a:	4b43      	ldr	r3, [pc, #268]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e54c:	220b      	movs	r2, #11
 800e54e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e550:	4b41      	ldr	r3, [pc, #260]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e552:	2200      	movs	r2, #0
 800e554:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800e556:	4b40      	ldr	r3, [pc, #256]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e558:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800e55c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e55e:	4b3e      	ldr	r3, [pc, #248]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e560:	2200      	movs	r2, #0
 800e562:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800e564:	4b3c      	ldr	r3, [pc, #240]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e566:	2200      	movs	r2, #0
 800e568:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800e56a:	4b3b      	ldr	r3, [pc, #236]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e56c:	2280      	movs	r2, #128	@ 0x80
 800e56e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800e570:	4839      	ldr	r0, [pc, #228]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e572:	f7fc f894 	bl	800a69e <HAL_TIM_Base_Init>
 800e576:	4603      	mov	r3, r0
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d001      	beq.n	800e580 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800e57c:	f7ff fa72 	bl	800da64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e580:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e584:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800e586:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800e58a:	4619      	mov	r1, r3
 800e58c:	4832      	ldr	r0, [pc, #200]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e58e:	f7fc fcf5 	bl	800af7c <HAL_TIM_ConfigClockSource>
 800e592:	4603      	mov	r3, r0
 800e594:	2b00      	cmp	r3, #0
 800e596:	d001      	beq.n	800e59c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800e598:	f7ff fa64 	bl	800da64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800e59c:	482e      	ldr	r0, [pc, #184]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e59e:	f7fc f8d5 	bl	800a74c <HAL_TIM_PWM_Init>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d001      	beq.n	800e5ac <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800e5a8:	f7ff fa5c 	bl	800da64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800e5b8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800e5bc:	4619      	mov	r1, r3
 800e5be:	4826      	ldr	r0, [pc, #152]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e5c0:	f7fd fb02 	bl	800bbc8 <HAL_TIMEx_MasterConfigSynchronization>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d001      	beq.n	800e5ce <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800e5ca:	f7ff fa4b 	bl	800da64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800e5ce:	2370      	movs	r3, #112	@ 0x70
 800e5d0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e5ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e5ee:	2204      	movs	r2, #4
 800e5f0:	4619      	mov	r1, r3
 800e5f2:	4819      	ldr	r0, [pc, #100]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e5f4:	f7fc fbae 	bl	800ad54 <HAL_TIM_PWM_ConfigChannel>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d001      	beq.n	800e602 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800e5fe:	f7ff fa31 	bl	800da64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e602:	2300      	movs	r3, #0
 800e604:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e606:	2300      	movs	r3, #0
 800e608:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e60a:	2300      	movs	r3, #0
 800e60c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e60e:	2300      	movs	r3, #0
 800e610:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e612:	2300      	movs	r3, #0
 800e614:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e616:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e61a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800e61c:	2300      	movs	r3, #0
 800e61e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800e620:	2300      	movs	r3, #0
 800e622:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800e624:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e628:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800e62a:	2300      	movs	r3, #0
 800e62c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 800e62e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800e634:	1d3b      	adds	r3, r7, #4
 800e636:	4619      	mov	r1, r3
 800e638:	4807      	ldr	r0, [pc, #28]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e63a:	f7fd fb53 	bl	800bce4 <HAL_TIMEx_ConfigBreakDeadTime>
 800e63e:	4603      	mov	r3, r0
 800e640:	2b00      	cmp	r3, #0
 800e642:	d001      	beq.n	800e648 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 800e644:	f7ff fa0e 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800e648:	4803      	ldr	r0, [pc, #12]	@ (800e658 <MX_TIM1_Init+0x154>)
 800e64a:	f000 facd 	bl	800ebe8 <HAL_TIM_MspPostInit>

}
 800e64e:	bf00      	nop
 800e650:	3768      	adds	r7, #104	@ 0x68
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
 800e656:	bf00      	nop
 800e658:	24000cc4 	.word	0x24000cc4
 800e65c:	40010000 	.word	0x40010000

0800e660 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800e660:	b580      	push	{r7, lr}
 800e662:	b084      	sub	sp, #16
 800e664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e666:	1d3b      	adds	r3, r7, #4
 800e668:	2200      	movs	r2, #0
 800e66a:	601a      	str	r2, [r3, #0]
 800e66c:	605a      	str	r2, [r3, #4]
 800e66e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800e670:	4b14      	ldr	r3, [pc, #80]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e672:	4a15      	ldr	r2, [pc, #84]	@ (800e6c8 <MX_TIM6_Init+0x68>)
 800e674:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800e676:	4b13      	ldr	r3, [pc, #76]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e678:	2200      	movs	r2, #0
 800e67a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e67c:	4b11      	ldr	r3, [pc, #68]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e67e:	2200      	movs	r2, #0
 800e680:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800e682:	4b10      	ldr	r3, [pc, #64]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e684:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e688:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e68a:	4b0e      	ldr	r3, [pc, #56]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e68c:	2200      	movs	r2, #0
 800e68e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800e690:	480c      	ldr	r0, [pc, #48]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e692:	f7fc f804 	bl	800a69e <HAL_TIM_Base_Init>
 800e696:	4603      	mov	r3, r0
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d001      	beq.n	800e6a0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800e69c:	f7ff f9e2 	bl	800da64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800e6a8:	1d3b      	adds	r3, r7, #4
 800e6aa:	4619      	mov	r1, r3
 800e6ac:	4805      	ldr	r0, [pc, #20]	@ (800e6c4 <MX_TIM6_Init+0x64>)
 800e6ae:	f7fd fa8b 	bl	800bbc8 <HAL_TIMEx_MasterConfigSynchronization>
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d001      	beq.n	800e6bc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800e6b8:	f7ff f9d4 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800e6bc:	bf00      	nop
 800e6be:	3710      	adds	r7, #16
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}
 800e6c4:	24000d10 	.word	0x24000d10
 800e6c8:	40001000 	.word	0x40001000

0800e6cc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b084      	sub	sp, #16
 800e6d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e6d2:	1d3b      	adds	r3, r7, #4
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	601a      	str	r2, [r3, #0]
 800e6d8:	605a      	str	r2, [r3, #4]
 800e6da:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */
  void Drive_TIM7_IRQ();
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800e6dc:	4b14      	ldr	r3, [pc, #80]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e6de:	4a15      	ldr	r2, [pc, #84]	@ (800e734 <MX_TIM7_Init+0x68>)
 800e6e0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800e6e2:	4b13      	ldr	r3, [pc, #76]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e6e4:	2200      	movs	r2, #0
 800e6e6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e6e8:	4b11      	ldr	r3, [pc, #68]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800e6ee:	4b10      	ldr	r3, [pc, #64]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e6f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e6f4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e6f6:	4b0e      	ldr	r3, [pc, #56]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800e6fc:	480c      	ldr	r0, [pc, #48]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e6fe:	f7fb ffce 	bl	800a69e <HAL_TIM_Base_Init>
 800e702:	4603      	mov	r3, r0
 800e704:	2b00      	cmp	r3, #0
 800e706:	d001      	beq.n	800e70c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800e708:	f7ff f9ac 	bl	800da64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e70c:	2300      	movs	r3, #0
 800e70e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e710:	2300      	movs	r3, #0
 800e712:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800e714:	1d3b      	adds	r3, r7, #4
 800e716:	4619      	mov	r1, r3
 800e718:	4805      	ldr	r0, [pc, #20]	@ (800e730 <MX_TIM7_Init+0x64>)
 800e71a:	f7fd fa55 	bl	800bbc8 <HAL_TIMEx_MasterConfigSynchronization>
 800e71e:	4603      	mov	r3, r0
 800e720:	2b00      	cmp	r3, #0
 800e722:	d001      	beq.n	800e728 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800e724:	f7ff f99e 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800e728:	bf00      	nop
 800e72a:	3710      	adds	r7, #16
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}
 800e730:	24000d5c 	.word	0x24000d5c
 800e734:	40001400 	.word	0x40001400

0800e738 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b096      	sub	sp, #88	@ 0x58
 800e73c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e73e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800e742:	2200      	movs	r2, #0
 800e744:	601a      	str	r2, [r3, #0]
 800e746:	605a      	str	r2, [r3, #4]
 800e748:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e74a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e74e:	2200      	movs	r2, #0
 800e750:	601a      	str	r2, [r3, #0]
 800e752:	605a      	str	r2, [r3, #4]
 800e754:	609a      	str	r2, [r3, #8]
 800e756:	60da      	str	r2, [r3, #12]
 800e758:	611a      	str	r2, [r3, #16]
 800e75a:	615a      	str	r2, [r3, #20]
 800e75c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800e75e:	1d3b      	adds	r3, r7, #4
 800e760:	222c      	movs	r2, #44	@ 0x2c
 800e762:	2100      	movs	r1, #0
 800e764:	4618      	mov	r0, r3
 800e766:	f001 fa79 	bl	800fc5c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800e76a:	4b3f      	ldr	r3, [pc, #252]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e76c:	4a3f      	ldr	r2, [pc, #252]	@ (800e86c <MX_TIM8_Init+0x134>)
 800e76e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800e770:	4b3d      	ldr	r3, [pc, #244]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e772:	2200      	movs	r2, #0
 800e774:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e776:	4b3c      	ldr	r3, [pc, #240]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e778:	2200      	movs	r2, #0
 800e77a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 9599;
 800e77c:	4b3a      	ldr	r3, [pc, #232]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e77e:	f242 527f 	movw	r2, #9599	@ 0x257f
 800e782:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e784:	4b38      	ldr	r3, [pc, #224]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e786:	2200      	movs	r2, #0
 800e788:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800e78a:	4b37      	ldr	r3, [pc, #220]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e78c:	2200      	movs	r2, #0
 800e78e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800e790:	4b35      	ldr	r3, [pc, #212]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e792:	2280      	movs	r2, #128	@ 0x80
 800e794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800e796:	4834      	ldr	r0, [pc, #208]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e798:	f7fb ffd8 	bl	800a74c <HAL_TIM_PWM_Init>
 800e79c:	4603      	mov	r3, r0
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d001      	beq.n	800e7a6 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 800e7a2:	f7ff f95f 	bl	800da64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800e7b2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800e7b6:	4619      	mov	r1, r3
 800e7b8:	482b      	ldr	r0, [pc, #172]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e7ba:	f7fd fa05 	bl	800bbc8 <HAL_TIMEx_MasterConfigSynchronization>
 800e7be:	4603      	mov	r3, r0
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d001      	beq.n	800e7c8 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 800e7c4:	f7ff f94e 	bl	800da64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e7c8:	2360      	movs	r3, #96	@ 0x60
 800e7ca:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e7d8:	2300      	movs	r3, #0
 800e7da:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e7dc:	2300      	movs	r3, #0
 800e7de:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e7e4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	4619      	mov	r1, r3
 800e7ec:	481e      	ldr	r0, [pc, #120]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e7ee:	f7fc fab1 	bl	800ad54 <HAL_TIM_PWM_ConfigChannel>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d001      	beq.n	800e7fc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800e7f8:	f7ff f934 	bl	800da64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e7fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e800:	2204      	movs	r2, #4
 800e802:	4619      	mov	r1, r3
 800e804:	4818      	ldr	r0, [pc, #96]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e806:	f7fc faa5 	bl	800ad54 <HAL_TIM_PWM_ConfigChannel>
 800e80a:	4603      	mov	r3, r0
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d001      	beq.n	800e814 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 800e810:	f7ff f928 	bl	800da64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e814:	2300      	movs	r3, #0
 800e816:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e818:	2300      	movs	r3, #0
 800e81a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e81c:	2300      	movs	r3, #0
 800e81e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e820:	2300      	movs	r3, #0
 800e822:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e824:	2300      	movs	r3, #0
 800e826:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e828:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e82c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800e82e:	2300      	movs	r3, #0
 800e830:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800e832:	2300      	movs	r3, #0
 800e834:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800e836:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e83a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800e83c:	2300      	movs	r3, #0
 800e83e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e840:	2300      	movs	r3, #0
 800e842:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800e844:	1d3b      	adds	r3, r7, #4
 800e846:	4619      	mov	r1, r3
 800e848:	4807      	ldr	r0, [pc, #28]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e84a:	f7fd fa4b 	bl	800bce4 <HAL_TIMEx_ConfigBreakDeadTime>
 800e84e:	4603      	mov	r3, r0
 800e850:	2b00      	cmp	r3, #0
 800e852:	d001      	beq.n	800e858 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 800e854:	f7ff f906 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800e858:	4803      	ldr	r0, [pc, #12]	@ (800e868 <MX_TIM8_Init+0x130>)
 800e85a:	f000 f9c5 	bl	800ebe8 <HAL_TIM_MspPostInit>

}
 800e85e:	bf00      	nop
 800e860:	3758      	adds	r7, #88	@ 0x58
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}
 800e866:	bf00      	nop
 800e868:	24000da8 	.word	0x24000da8
 800e86c:	40010400 	.word	0x40010400

0800e870 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b09a      	sub	sp, #104	@ 0x68
 800e874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e876:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800e87a:	2200      	movs	r2, #0
 800e87c:	601a      	str	r2, [r3, #0]
 800e87e:	605a      	str	r2, [r3, #4]
 800e880:	609a      	str	r2, [r3, #8]
 800e882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e884:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800e888:	2200      	movs	r2, #0
 800e88a:	601a      	str	r2, [r3, #0]
 800e88c:	605a      	str	r2, [r3, #4]
 800e88e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e890:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e894:	2200      	movs	r2, #0
 800e896:	601a      	str	r2, [r3, #0]
 800e898:	605a      	str	r2, [r3, #4]
 800e89a:	609a      	str	r2, [r3, #8]
 800e89c:	60da      	str	r2, [r3, #12]
 800e89e:	611a      	str	r2, [r3, #16]
 800e8a0:	615a      	str	r2, [r3, #20]
 800e8a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800e8a4:	1d3b      	adds	r3, r7, #4
 800e8a6:	222c      	movs	r2, #44	@ 0x2c
 800e8a8:	2100      	movs	r1, #0
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	f001 f9d6 	bl	800fc5c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800e8b0:	4b45      	ldr	r3, [pc, #276]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8b2:	4a46      	ldr	r2, [pc, #280]	@ (800e9cc <MX_TIM15_Init+0x15c>)
 800e8b4:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 239;
 800e8b6:	4b44      	ldr	r3, [pc, #272]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8b8:	22ef      	movs	r2, #239	@ 0xef
 800e8ba:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e8bc:	4b42      	ldr	r3, [pc, #264]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8be:	2200      	movs	r2, #0
 800e8c0:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 319;
 800e8c2:	4b41      	ldr	r3, [pc, #260]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8c4:	f240 123f 	movw	r2, #319	@ 0x13f
 800e8c8:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e8ca:	4b3f      	ldr	r3, [pc, #252]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800e8d0:	4b3d      	ldr	r3, [pc, #244]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e8d6:	4b3c      	ldr	r3, [pc, #240]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8d8:	2200      	movs	r2, #0
 800e8da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800e8dc:	483a      	ldr	r0, [pc, #232]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8de:	f7fb fede 	bl	800a69e <HAL_TIM_Base_Init>
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d001      	beq.n	800e8ec <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 800e8e8:	f7ff f8bc 	bl	800da64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e8ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e8f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800e8f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	4833      	ldr	r0, [pc, #204]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e8fa:	f7fc fb3f 	bl	800af7c <HAL_TIM_ConfigClockSource>
 800e8fe:	4603      	mov	r3, r0
 800e900:	2b00      	cmp	r3, #0
 800e902:	d001      	beq.n	800e908 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 800e904:	f7ff f8ae 	bl	800da64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800e908:	482f      	ldr	r0, [pc, #188]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e90a:	f7fb ff1f 	bl	800a74c <HAL_TIM_PWM_Init>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d001      	beq.n	800e918 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 800e914:	f7ff f8a6 	bl	800da64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e918:	2300      	movs	r3, #0
 800e91a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e91c:	2300      	movs	r3, #0
 800e91e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800e920:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800e924:	4619      	mov	r1, r3
 800e926:	4828      	ldr	r0, [pc, #160]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e928:	f7fd f94e 	bl	800bbc8 <HAL_TIMEx_MasterConfigSynchronization>
 800e92c:	4603      	mov	r3, r0
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d001      	beq.n	800e936 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 800e932:	f7ff f897 	bl	800da64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e936:	2360      	movs	r3, #96	@ 0x60
 800e938:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800e93a:	2300      	movs	r3, #0
 800e93c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e93e:	2300      	movs	r3, #0
 800e940:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e942:	2300      	movs	r3, #0
 800e944:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e946:	2300      	movs	r3, #0
 800e948:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e94a:	2300      	movs	r3, #0
 800e94c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e94e:	2300      	movs	r3, #0
 800e950:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e952:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e956:	2200      	movs	r2, #0
 800e958:	4619      	mov	r1, r3
 800e95a:	481b      	ldr	r0, [pc, #108]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e95c:	f7fc f9fa 	bl	800ad54 <HAL_TIM_PWM_ConfigChannel>
 800e960:	4603      	mov	r3, r0
 800e962:	2b00      	cmp	r3, #0
 800e964:	d001      	beq.n	800e96a <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 800e966:	f7ff f87d 	bl	800da64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e96a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800e96e:	2204      	movs	r2, #4
 800e970:	4619      	mov	r1, r3
 800e972:	4815      	ldr	r0, [pc, #84]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e974:	f7fc f9ee 	bl	800ad54 <HAL_TIM_PWM_ConfigChannel>
 800e978:	4603      	mov	r3, r0
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d001      	beq.n	800e982 <MX_TIM15_Init+0x112>
  {
    Error_Handler();
 800e97e:	f7ff f871 	bl	800da64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e982:	2300      	movs	r3, #0
 800e984:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e986:	2300      	movs	r3, #0
 800e988:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e98a:	2300      	movs	r3, #0
 800e98c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e98e:	2300      	movs	r3, #0
 800e990:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e992:	2300      	movs	r3, #0
 800e994:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e996:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e99a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800e99c:	2300      	movs	r3, #0
 800e99e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800e9a4:	1d3b      	adds	r3, r7, #4
 800e9a6:	4619      	mov	r1, r3
 800e9a8:	4807      	ldr	r0, [pc, #28]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e9aa:	f7fd f99b 	bl	800bce4 <HAL_TIMEx_ConfigBreakDeadTime>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d001      	beq.n	800e9b8 <MX_TIM15_Init+0x148>
  {
    Error_Handler();
 800e9b4:	f7ff f856 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800e9b8:	4803      	ldr	r0, [pc, #12]	@ (800e9c8 <MX_TIM15_Init+0x158>)
 800e9ba:	f000 f915 	bl	800ebe8 <HAL_TIM_MspPostInit>

}
 800e9be:	bf00      	nop
 800e9c0:	3768      	adds	r7, #104	@ 0x68
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bd80      	pop	{r7, pc}
 800e9c6:	bf00      	nop
 800e9c8:	24000df4 	.word	0x24000df4
 800e9cc:	40014000 	.word	0x40014000

0800e9d0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800e9d4:	4b10      	ldr	r3, [pc, #64]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9d6:	4a11      	ldr	r2, [pc, #68]	@ (800ea1c <MX_TIM16_Init+0x4c>)
 800e9d8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 599;
 800e9da:	4b0f      	ldr	r3, [pc, #60]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9dc:	f240 2257 	movw	r2, #599	@ 0x257
 800e9e0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e9e2:	4b0d      	ldr	r3, [pc, #52]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9e4:	2200      	movs	r2, #0
 800e9e6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800e9e8:	4b0b      	ldr	r3, [pc, #44]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e9ee:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e9f0:	4b09      	ldr	r3, [pc, #36]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800e9f6:	4b08      	ldr	r3, [pc, #32]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e9fc:	4b06      	ldr	r3, [pc, #24]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800e9fe:	2200      	movs	r2, #0
 800ea00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800ea02:	4805      	ldr	r0, [pc, #20]	@ (800ea18 <MX_TIM16_Init+0x48>)
 800ea04:	f7fb fe4b 	bl	800a69e <HAL_TIM_Base_Init>
 800ea08:	4603      	mov	r3, r0
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d001      	beq.n	800ea12 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800ea0e:	f7ff f829 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800ea12:	bf00      	nop
 800ea14:	bd80      	pop	{r7, pc}
 800ea16:	bf00      	nop
 800ea18:	24000e40 	.word	0x24000e40
 800ea1c:	40014400 	.word	0x40014400

0800ea20 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800ea24:	4b0f      	ldr	r3, [pc, #60]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea26:	4a10      	ldr	r2, [pc, #64]	@ (800ea68 <MX_TIM17_Init+0x48>)
 800ea28:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 11;
 800ea2a:	4b0e      	ldr	r3, [pc, #56]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea2c:	220b      	movs	r2, #11
 800ea2e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ea30:	4b0c      	ldr	r3, [pc, #48]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea32:	2200      	movs	r2, #0
 800ea34:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 800ea36:	4b0b      	ldr	r3, [pc, #44]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea38:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800ea3c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ea3e:	4b09      	ldr	r3, [pc, #36]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea40:	2200      	movs	r2, #0
 800ea42:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800ea44:	4b07      	ldr	r3, [pc, #28]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea46:	2200      	movs	r2, #0
 800ea48:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ea4a:	4b06      	ldr	r3, [pc, #24]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800ea50:	4804      	ldr	r0, [pc, #16]	@ (800ea64 <MX_TIM17_Init+0x44>)
 800ea52:	f7fb fe24 	bl	800a69e <HAL_TIM_Base_Init>
 800ea56:	4603      	mov	r3, r0
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d001      	beq.n	800ea60 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 800ea5c:	f7ff f802 	bl	800da64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800ea60:	bf00      	nop
 800ea62:	bd80      	pop	{r7, pc}
 800ea64:	24000e8c 	.word	0x24000e8c
 800ea68:	40014800 	.word	0x40014800

0800ea6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b088      	sub	sp, #32
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	4a43      	ldr	r2, [pc, #268]	@ (800eb88 <HAL_TIM_Base_MspInit+0x11c>)
 800ea7a:	4293      	cmp	r3, r2
 800ea7c:	d10f      	bne.n	800ea9e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ea7e:	4b43      	ldr	r3, [pc, #268]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800ea80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ea84:	4a41      	ldr	r2, [pc, #260]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800ea86:	f043 0301 	orr.w	r3, r3, #1
 800ea8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800ea8e:	4b3f      	ldr	r3, [pc, #252]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800ea90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ea94:	f003 0301 	and.w	r3, r3, #1
 800ea98:	61fb      	str	r3, [r7, #28]
 800ea9a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800ea9c:	e06f      	b.n	800eb7e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM6)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	4a3b      	ldr	r2, [pc, #236]	@ (800eb90 <HAL_TIM_Base_MspInit+0x124>)
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d117      	bne.n	800ead8 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800eaa8:	4b38      	ldr	r3, [pc, #224]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eaaa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eaae:	4a37      	ldr	r2, [pc, #220]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eab0:	f043 0310 	orr.w	r3, r3, #16
 800eab4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800eab8:	4b34      	ldr	r3, [pc, #208]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eaba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eabe:	f003 0310 	and.w	r3, r3, #16
 800eac2:	61bb      	str	r3, [r7, #24]
 800eac4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800eac6:	2200      	movs	r2, #0
 800eac8:	2100      	movs	r1, #0
 800eaca:	2036      	movs	r0, #54	@ 0x36
 800eacc:	f7f5 fb47 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800ead0:	2036      	movs	r0, #54	@ 0x36
 800ead2:	f7f5 fb5e 	bl	8004192 <HAL_NVIC_EnableIRQ>
}
 800ead6:	e052      	b.n	800eb7e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM7)
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	4a2d      	ldr	r2, [pc, #180]	@ (800eb94 <HAL_TIM_Base_MspInit+0x128>)
 800eade:	4293      	cmp	r3, r2
 800eae0:	d10f      	bne.n	800eb02 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800eae2:	4b2a      	ldr	r3, [pc, #168]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eae4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eae8:	4a28      	ldr	r2, [pc, #160]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eaea:	f043 0320 	orr.w	r3, r3, #32
 800eaee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800eaf2:	4b26      	ldr	r3, [pc, #152]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eaf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eaf8:	f003 0320 	and.w	r3, r3, #32
 800eafc:	617b      	str	r3, [r7, #20]
 800eafe:	697b      	ldr	r3, [r7, #20]
}
 800eb00:	e03d      	b.n	800eb7e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	4a24      	ldr	r2, [pc, #144]	@ (800eb98 <HAL_TIM_Base_MspInit+0x12c>)
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d10f      	bne.n	800eb2c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800eb0c:	4b1f      	ldr	r3, [pc, #124]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb12:	4a1e      	ldr	r2, [pc, #120]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eb18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800eb1c:	4b1b      	ldr	r3, [pc, #108]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800eb26:	613b      	str	r3, [r7, #16]
 800eb28:	693b      	ldr	r3, [r7, #16]
}
 800eb2a:	e028      	b.n	800eb7e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM16)
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a1a      	ldr	r2, [pc, #104]	@ (800eb9c <HAL_TIM_Base_MspInit+0x130>)
 800eb32:	4293      	cmp	r3, r2
 800eb34:	d10f      	bne.n	800eb56 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800eb36:	4b15      	ldr	r3, [pc, #84]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb3c:	4a13      	ldr	r2, [pc, #76]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eb42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800eb46:	4b11      	ldr	r3, [pc, #68]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eb50:	60fb      	str	r3, [r7, #12]
 800eb52:	68fb      	ldr	r3, [r7, #12]
}
 800eb54:	e013      	b.n	800eb7e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM17)
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	4a11      	ldr	r2, [pc, #68]	@ (800eba0 <HAL_TIM_Base_MspInit+0x134>)
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d10e      	bne.n	800eb7e <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800eb60:	4b0a      	ldr	r3, [pc, #40]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb66:	4a09      	ldr	r2, [pc, #36]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800eb6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800eb70:	4b06      	ldr	r3, [pc, #24]	@ (800eb8c <HAL_TIM_Base_MspInit+0x120>)
 800eb72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800eb7a:	60bb      	str	r3, [r7, #8]
 800eb7c:	68bb      	ldr	r3, [r7, #8]
}
 800eb7e:	bf00      	nop
 800eb80:	3720      	adds	r7, #32
 800eb82:	46bd      	mov	sp, r7
 800eb84:	bd80      	pop	{r7, pc}
 800eb86:	bf00      	nop
 800eb88:	40010000 	.word	0x40010000
 800eb8c:	58024400 	.word	0x58024400
 800eb90:	40001000 	.word	0x40001000
 800eb94:	40001400 	.word	0x40001400
 800eb98:	40014000 	.word	0x40014000
 800eb9c:	40014400 	.word	0x40014400
 800eba0:	40014800 	.word	0x40014800

0800eba4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b085      	sub	sp, #20
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	4a0b      	ldr	r2, [pc, #44]	@ (800ebe0 <HAL_TIM_PWM_MspInit+0x3c>)
 800ebb2:	4293      	cmp	r3, r2
 800ebb4:	d10e      	bne.n	800ebd4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800ebb6:	4b0b      	ldr	r3, [pc, #44]	@ (800ebe4 <HAL_TIM_PWM_MspInit+0x40>)
 800ebb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ebbc:	4a09      	ldr	r2, [pc, #36]	@ (800ebe4 <HAL_TIM_PWM_MspInit+0x40>)
 800ebbe:	f043 0302 	orr.w	r3, r3, #2
 800ebc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800ebc6:	4b07      	ldr	r3, [pc, #28]	@ (800ebe4 <HAL_TIM_PWM_MspInit+0x40>)
 800ebc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ebcc:	f003 0302 	and.w	r3, r3, #2
 800ebd0:	60fb      	str	r3, [r7, #12]
 800ebd2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800ebd4:	bf00      	nop
 800ebd6:	3714      	adds	r7, #20
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebde:	4770      	bx	lr
 800ebe0:	40010400 	.word	0x40010400
 800ebe4:	58024400 	.word	0x58024400

0800ebe8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b08a      	sub	sp, #40	@ 0x28
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ebf0:	f107 0314 	add.w	r3, r7, #20
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	601a      	str	r2, [r3, #0]
 800ebf8:	605a      	str	r2, [r3, #4]
 800ebfa:	609a      	str	r2, [r3, #8]
 800ebfc:	60da      	str	r2, [r3, #12]
 800ebfe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	4a40      	ldr	r2, [pc, #256]	@ (800ed08 <HAL_TIM_MspPostInit+0x120>)
 800ec06:	4293      	cmp	r3, r2
 800ec08:	d120      	bne.n	800ec4c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800ec0a:	4b40      	ldr	r3, [pc, #256]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ec0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ec10:	4a3e      	ldr	r2, [pc, #248]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ec12:	f043 0310 	orr.w	r3, r3, #16
 800ec16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ec1a:	4b3c      	ldr	r3, [pc, #240]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ec1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ec20:	f003 0310 	and.w	r3, r3, #16
 800ec24:	613b      	str	r3, [r7, #16]
 800ec26:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ec28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec2e:	2302      	movs	r3, #2
 800ec30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec32:	2300      	movs	r3, #0
 800ec34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec36:	2300      	movs	r3, #0
 800ec38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800ec3a:	2301      	movs	r3, #1
 800ec3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ec3e:	f107 0314 	add.w	r3, r7, #20
 800ec42:	4619      	mov	r1, r3
 800ec44:	4832      	ldr	r0, [pc, #200]	@ (800ed10 <HAL_TIM_MspPostInit+0x128>)
 800ec46:	f7f5 fb37 	bl	80042b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800ec4a:	e058      	b.n	800ecfe <HAL_TIM_MspPostInit+0x116>
  else if(timHandle->Instance==TIM8)
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	4a30      	ldr	r2, [pc, #192]	@ (800ed14 <HAL_TIM_MspPostInit+0x12c>)
 800ec52:	4293      	cmp	r3, r2
 800ec54:	d11f      	bne.n	800ec96 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ec56:	4b2d      	ldr	r3, [pc, #180]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ec58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ec5c:	4a2b      	ldr	r2, [pc, #172]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ec5e:	f043 0304 	orr.w	r3, r3, #4
 800ec62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ec66:	4b29      	ldr	r3, [pc, #164]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ec68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ec6c:	f003 0304 	and.w	r3, r3, #4
 800ec70:	60fb      	str	r3, [r7, #12]
 800ec72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin|L_PWM_Pin;
 800ec74:	23c0      	movs	r3, #192	@ 0xc0
 800ec76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec78:	2302      	movs	r3, #2
 800ec7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec80:	2300      	movs	r3, #0
 800ec82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800ec84:	2303      	movs	r3, #3
 800ec86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ec88:	f107 0314 	add.w	r3, r7, #20
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	4822      	ldr	r0, [pc, #136]	@ (800ed18 <HAL_TIM_MspPostInit+0x130>)
 800ec90:	f7f5 fb12 	bl	80042b8 <HAL_GPIO_Init>
}
 800ec94:	e033      	b.n	800ecfe <HAL_TIM_MspPostInit+0x116>
  else if(timHandle->Instance==TIM15)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	4a20      	ldr	r2, [pc, #128]	@ (800ed1c <HAL_TIM_MspPostInit+0x134>)
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	d12e      	bne.n	800ecfe <HAL_TIM_MspPostInit+0x116>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800eca0:	4b1a      	ldr	r3, [pc, #104]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800eca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800eca6:	4a19      	ldr	r2, [pc, #100]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800eca8:	f043 0310 	orr.w	r3, r3, #16
 800ecac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ecb0:	4b16      	ldr	r3, [pc, #88]	@ (800ed0c <HAL_TIM_MspPostInit+0x124>)
 800ecb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ecb6:	f003 0310 	and.w	r3, r3, #16
 800ecba:	60bb      	str	r3, [r7, #8]
 800ecbc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800ecbe:	2320      	movs	r3, #32
 800ecc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ecc2:	2302      	movs	r3, #2
 800ecc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ecc6:	2302      	movs	r3, #2
 800ecc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ecca:	2300      	movs	r3, #0
 800eccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 800ecce:	2304      	movs	r3, #4
 800ecd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800ecd2:	f107 0314 	add.w	r3, r7, #20
 800ecd6:	4619      	mov	r1, r3
 800ecd8:	480d      	ldr	r0, [pc, #52]	@ (800ed10 <HAL_TIM_MspPostInit+0x128>)
 800ecda:	f7f5 faed 	bl	80042b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FAN_Pin;
 800ecde:	2340      	movs	r3, #64	@ 0x40
 800ece0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ece2:	2302      	movs	r3, #2
 800ece4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ece6:	2300      	movs	r3, #0
 800ece8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ecea:	2300      	movs	r3, #0
 800ecec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 800ecee:	2304      	movs	r3, #4
 800ecf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 800ecf2:	f107 0314 	add.w	r3, r7, #20
 800ecf6:	4619      	mov	r1, r3
 800ecf8:	4805      	ldr	r0, [pc, #20]	@ (800ed10 <HAL_TIM_MspPostInit+0x128>)
 800ecfa:	f7f5 fadd 	bl	80042b8 <HAL_GPIO_Init>
}
 800ecfe:	bf00      	nop
 800ed00:	3728      	adds	r7, #40	@ 0x28
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}
 800ed06:	bf00      	nop
 800ed08:	40010000 	.word	0x40010000
 800ed0c:	58024400 	.word	0x58024400
 800ed10:	58021000 	.word	0x58021000
 800ed14:	40010400 	.word	0x40010400
 800ed18:	58020800 	.word	0x58020800
 800ed1c:	40014000 	.word	0x40014000

0800ed20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800ed20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800ed58 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800ed24:	f7ff fb8c 	bl	800e440 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ed28:	480c      	ldr	r0, [pc, #48]	@ (800ed5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800ed2a:	490d      	ldr	r1, [pc, #52]	@ (800ed60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800ed2c:	4a0d      	ldr	r2, [pc, #52]	@ (800ed64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800ed2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ed30:	e002      	b.n	800ed38 <LoopCopyDataInit>

0800ed32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ed32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ed34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ed36:	3304      	adds	r3, #4

0800ed38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ed38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ed3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ed3c:	d3f9      	bcc.n	800ed32 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ed3e:	4a0a      	ldr	r2, [pc, #40]	@ (800ed68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800ed40:	4c0a      	ldr	r4, [pc, #40]	@ (800ed6c <LoopFillZerobss+0x22>)
  movs r3, #0
 800ed42:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ed44:	e001      	b.n	800ed4a <LoopFillZerobss>

0800ed46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ed46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ed48:	3204      	adds	r2, #4

0800ed4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800ed4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800ed4c:	d3fb      	bcc.n	800ed46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800ed4e:	f000 ffed 	bl	800fd2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ed52:	f7fe fd63 	bl	800d81c <main>
  bx  lr
 800ed56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800ed58:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800ed5c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800ed60:	24000268 	.word	0x24000268
  ldr r2, =_sidata
 800ed64:	08018df4 	.word	0x08018df4
  ldr r2, =_sbss
 800ed68:	24000268 	.word	0x24000268
  ldr r4, =_ebss
 800ed6c:	24001034 	.word	0x24001034

0800ed70 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ed70:	e7fe      	b.n	800ed70 <ADC3_IRQHandler>

0800ed72 <Drive_LPTIM5_IRQ>:



// ★★★ 핵심: 주행 제어 인터럽트 (Control Loop) ★★★
// LPTIM5 인터럽트 CUBEMX설정필요
void Drive_LPTIM5_IRQ() {
 800ed72:	b480      	push	{r7}
 800ed74:	af00      	add	r7, sp, #0
	// 가/감속 프로파일 처리:
	//    - 현재 속도 < 목표 속도: 가속도(accel) 만큼 증가
	//    - 현재 속도 > 목표 속도: 감속도(decel) 만큼 감소
	//
	// =================================================================
}
 800ed76:	bf00      	nop
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7e:	4770      	bx	lr

0800ed80 <Button_Test>:




//CUSTOM_JS_C는 검증되지 않았습니다. 따라서 코드가 정상작동하는지 확인 후 해당 코드는 지워주세요.
void Button_Test() {
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b082      	sub	sp, #8
 800ed84:	af00      	add	r7, sp, #0
	int i = 0;
 800ed86:	2300      	movs	r3, #0
 800ed88:	607b      	str	r3, [r7, #4]
	while (1) {
		Custom_LCD_Printf(0, 0, "%d", i);
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	4a1c      	ldr	r2, [pc, #112]	@ (800ee00 <Button_Test+0x80>)
 800ed8e:	2100      	movs	r1, #0
 800ed90:	2000      	movs	r0, #0
 800ed92:	f7f1 ffcf 	bl	8000d34 <Custom_LCD_Printf>
		uint8_t sw = Custom_Switch_Read();
 800ed96:	f7fe f811 	bl	800cdbc <Custom_Switch_Read>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	70fb      	strb	r3, [r7, #3]
		if (sw == CUSTOM_JS_R_TO_L) {
 800ed9e:	78fb      	ldrb	r3, [r7, #3]
 800eda0:	2b02      	cmp	r3, #2
 800eda2:	d105      	bne.n	800edb0 <Button_Test+0x30>
			i--;
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	3b01      	subs	r3, #1
 800eda8:	607b      	str	r3, [r7, #4]
			Custom_LCD_Clear();
 800edaa:	f7f2 f815 	bl	8000dd8 <Custom_LCD_Clear>
 800edae:	e7ec      	b.n	800ed8a <Button_Test+0xa>
		} else if (sw == CUSTOM_JS_L_TO_R) {
 800edb0:	78fb      	ldrb	r3, [r7, #3]
 800edb2:	2b01      	cmp	r3, #1
 800edb4:	d105      	bne.n	800edc2 <Button_Test+0x42>
			i++;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	3301      	adds	r3, #1
 800edba:	607b      	str	r3, [r7, #4]
			Custom_LCD_Clear();
 800edbc:	f7f2 f80c 	bl	8000dd8 <Custom_LCD_Clear>
 800edc0:	e7e3      	b.n	800ed8a <Button_Test+0xa>
		} else if (sw == CUSTOM_JS_U_TO_D) {
 800edc2:	78fb      	ldrb	r3, [r7, #3]
 800edc4:	2b08      	cmp	r3, #8
 800edc6:	d108      	bne.n	800edda <Button_Test+0x5a>
			i = i / 2;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	da00      	bge.n	800edd0 <Button_Test+0x50>
 800edce:	3301      	adds	r3, #1
 800edd0:	105b      	asrs	r3, r3, #1
 800edd2:	607b      	str	r3, [r7, #4]
			Custom_LCD_Clear();
 800edd4:	f7f2 f800 	bl	8000dd8 <Custom_LCD_Clear>
 800edd8:	e7d7      	b.n	800ed8a <Button_Test+0xa>
		} else if (sw == CUSTOM_JS_D_TO_U) {
 800edda:	78fb      	ldrb	r3, [r7, #3]
 800eddc:	2b04      	cmp	r3, #4
 800edde:	d105      	bne.n	800edec <Button_Test+0x6c>
			i = i * 2;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	005b      	lsls	r3, r3, #1
 800ede4:	607b      	str	r3, [r7, #4]
			Custom_LCD_Clear();
 800ede6:	f7f1 fff7 	bl	8000dd8 <Custom_LCD_Clear>
 800edea:	e7ce      	b.n	800ed8a <Button_Test+0xa>
		} else if (sw == CUSTOM_JS_C) {
 800edec:	78fb      	ldrb	r3, [r7, #3]
 800edee:	2b10      	cmp	r3, #16
 800edf0:	d000      	beq.n	800edf4 <Button_Test+0x74>
	while (1) {
 800edf2:	e7ca      	b.n	800ed8a <Button_Test+0xa>
			break;
 800edf4:	bf00      	nop
			Custom_LCD_Clear();
		}
	}
}
 800edf6:	bf00      	nop
 800edf8:	3708      	adds	r7, #8
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}
 800edfe:	bf00      	nop
 800ee00:	08011bc8 	.word	0x08011bc8

0800ee04 <Init>:





void Init() {
 800ee04:	b580      	push	{r7, lr}
 800ee06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 800ee08:	2201      	movs	r2, #1
 800ee0a:	2110      	movs	r1, #16
 800ee0c:	4814      	ldr	r0, [pc, #80]	@ (800ee60 <Init+0x5c>)
 800ee0e:	f7f5 fc1b 	bl	8004648 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 800ee12:	2201      	movs	r2, #1
 800ee14:	2102      	movs	r1, #2
 800ee16:	4813      	ldr	r0, [pc, #76]	@ (800ee64 <Init+0x60>)
 800ee18:	f7f5 fc16 	bl	8004648 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(E3_GPIO_Port, GPIO_PIN_3, GPIO_PIN_SET);
 800ee1c:	2201      	movs	r2, #1
 800ee1e:	2108      	movs	r1, #8
 800ee20:	4811      	ldr	r0, [pc, #68]	@ (800ee68 <Init+0x64>)
 800ee22:	f7f5 fc11 	bl	8004648 <HAL_GPIO_WritePin>

	Button_Test();
 800ee26:	f7ff ffab 	bl	800ed80 <Button_Test>

	HAL_Delay(1000);
 800ee2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800ee2e:	f7f3 fbc7 	bl	80025c0 <HAL_Delay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 800ee32:	2200      	movs	r2, #0
 800ee34:	2110      	movs	r1, #16
 800ee36:	480a      	ldr	r0, [pc, #40]	@ (800ee60 <Init+0x5c>)
 800ee38:	f7f5 fc06 	bl	8004648 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	2102      	movs	r1, #2
 800ee40:	4808      	ldr	r0, [pc, #32]	@ (800ee64 <Init+0x60>)
 800ee42:	f7f5 fc01 	bl	8004648 <HAL_GPIO_WritePin>

	while (1) {
		POINT_COLOR = WHITE;
 800ee46:	4b09      	ldr	r3, [pc, #36]	@ (800ee6c <Init+0x68>)
 800ee48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ee4c:	801a      	strh	r2, [r3, #0]
		BACK_COLOR = BLACK;
 800ee4e:	4b08      	ldr	r3, [pc, #32]	@ (800ee70 <Init+0x6c>)
 800ee50:	2200      	movs	r2, #0
 800ee52:	801a      	strh	r2, [r3, #0]

		while (1) {
			Custom_LCD_Printf(0, 0, "Main Menu");
 800ee54:	4a07      	ldr	r2, [pc, #28]	@ (800ee74 <Init+0x70>)
 800ee56:	2100      	movs	r1, #0
 800ee58:	2000      	movs	r0, #0
 800ee5a:	f7f1 ff6b 	bl	8000d34 <Custom_LCD_Printf>
 800ee5e:	e7f9      	b.n	800ee54 <Init+0x50>
 800ee60:	58020800 	.word	0x58020800
 800ee64:	58020000 	.word	0x58020000
 800ee68:	58021000 	.word	0x58021000
 800ee6c:	24000020 	.word	0x24000020
 800ee70:	240002c0 	.word	0x240002c0
 800ee74:	08011bcc 	.word	0x08011bcc

0800ee78 <Motor_LPTIM4_IRQ>:
}


// ★★★ 핵심 제어 루프 (Interrupt Service Routine) ★★★
// CONTROL_PERIOD(예: 0.5ms) 마다 실행됨
void Motor_LPTIM4_IRQ() {
 800ee78:	b480      	push	{r7}
 800ee7a:	af00      	add	r7, sp, #0
	// 2. 전압의 부호(+/-)에 따라 방향 핀(PH Pin) High/Low 제어
	// 3. 전압의 크기(절대값)를 PWM Duty(0 ~ ARR)로 변환하여 타이머에 설정
	//    수식: Duty = (Voltage / Battery_Voltage) * Timer_Period
	// ============================================================

}
 800ee7c:	bf00      	nop
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee84:	4770      	bx	lr
	...

0800ee88 <Battery_ADC_Read>:
		0x000F, 0x000F //
		};



__STATIC_INLINE uint32_t Battery_ADC_Read() {
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ee8c:	b672      	cpsid	i
}
 800ee8e:	bf00      	nop

	static uint32_t adcValue = 0;
	__disable_irq();
	HAL_ADC_Start(&hadc2);
 800ee90:	480c      	ldr	r0, [pc, #48]	@ (800eec4 <Battery_ADC_Read+0x3c>)
 800ee92:	f7f3 ffe3 	bl	8002e5c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK) {
 800ee96:	f04f 31ff 	mov.w	r1, #4294967295
 800ee9a:	480a      	ldr	r0, [pc, #40]	@ (800eec4 <Battery_ADC_Read+0x3c>)
 800ee9c:	f7f4 f8dc 	bl	8003058 <HAL_ADC_PollForConversion>
 800eea0:	4603      	mov	r3, r0
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d105      	bne.n	800eeb2 <Battery_ADC_Read+0x2a>
		adcValue = HAL_ADC_GetValue(&hadc2);
 800eea6:	4807      	ldr	r0, [pc, #28]	@ (800eec4 <Battery_ADC_Read+0x3c>)
 800eea8:	f7f4 f9ca 	bl	8003240 <HAL_ADC_GetValue>
 800eeac:	4603      	mov	r3, r0
 800eeae:	4a06      	ldr	r2, [pc, #24]	@ (800eec8 <Battery_ADC_Read+0x40>)
 800eeb0:	6013      	str	r3, [r2, #0]

	}

	HAL_ADC_Stop(&hadc2);
 800eeb2:	4804      	ldr	r0, [pc, #16]	@ (800eec4 <Battery_ADC_Read+0x3c>)
 800eeb4:	f7f4 f89c 	bl	8002ff0 <HAL_ADC_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 800eeb8:	b662      	cpsie	i
}
 800eeba:	bf00      	nop
	__enable_irq();
	return adcValue;
 800eebc:	4b02      	ldr	r3, [pc, #8]	@ (800eec8 <Battery_ADC_Read+0x40>)
 800eebe:	681b      	ldr	r3, [r3, #0]
}
 800eec0:	4618      	mov	r0, r3
 800eec2:	bd80      	pop	{r7, pc}
 800eec4:	2400083c 	.word	0x2400083c
 800eec8:	24000ee0 	.word	0x24000ee0

0800eecc <Battery_LPTIM3_IRQ>:




void Battery_LPTIM3_IRQ() {
 800eecc:	b580      	push	{r7, lr}
 800eece:	af00      	add	r7, sp, #0
	battery_adc_raw = Battery_ADC_Read();
 800eed0:	f7ff ffda 	bl	800ee88 <Battery_ADC_Read>
 800eed4:	4603      	mov	r3, r0
 800eed6:	4a0e      	ldr	r2, [pc, #56]	@ (800ef10 <Battery_LPTIM3_IRQ+0x44>)
 800eed8:	6013      	str	r3, [r2, #0]
    // 수식: (ADC / Max) * Ref * Slope + Offset
    batteryVolt = (((float)battery_adc_raw) / ADC_RESOLUTION_MAX) * ADC_REF_VOLTAGE * BATTERY_CALIB_SLOPE + BATTERY_CALIB_OFFSET;
 800eeda:	4b0d      	ldr	r3, [pc, #52]	@ (800ef10 <Battery_LPTIM3_IRQ+0x44>)
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	ee07 3a90 	vmov	s15, r3
 800eee2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800eee6:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800ef14 <Battery_LPTIM3_IRQ+0x48>
 800eeea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800eeee:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800ef18 <Battery_LPTIM3_IRQ+0x4c>
 800eef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eef6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800ef1c <Battery_LPTIM3_IRQ+0x50>
 800eefa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eefe:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800ef20 <Battery_LPTIM3_IRQ+0x54>
 800ef02:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef06:	4b07      	ldr	r3, [pc, #28]	@ (800ef24 <Battery_LPTIM3_IRQ+0x58>)
 800ef08:	edc3 7a00 	vstr	s15, [r3]
}
 800ef0c:	bf00      	nop
 800ef0e:	bd80      	pop	{r7, pc}
 800ef10:	24000edc 	.word	0x24000edc
 800ef14:	477fff00 	.word	0x477fff00
 800ef18:	40533333 	.word	0x40533333
 800ef1c:	4130f5c3 	.word	0x4130f5c3
 800ef20:	4013c6a8 	.word	0x4013c6a8
 800ef24:	24000ed8 	.word	0x24000ed8

0800ef28 <TIM6_Sensor_IRQ>:

}



void TIM6_Sensor_IRQ() {
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b086      	sub	sp, #24
 800ef2c:	af00      	add	r7, sp, #0
    static uint8_t i = 0;
    uint32_t rawValue = 0;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	613b      	str	r3, [r7, #16]

    // 1. 하드웨어 MUX 제어 (생략 없이 제공)
    HAL_GPIO_WritePin(Sensor_MUX0_GPIO_Port, Sensor_MUX0_Pin, i & 0x1);
 800ef32:	4b2e      	ldr	r3, [pc, #184]	@ (800efec <TIM6_Sensor_IRQ+0xc4>)
 800ef34:	781b      	ldrb	r3, [r3, #0]
 800ef36:	f003 0301 	and.w	r3, r3, #1
 800ef3a:	b2db      	uxtb	r3, r3
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	2140      	movs	r1, #64	@ 0x40
 800ef40:	482b      	ldr	r0, [pc, #172]	@ (800eff0 <TIM6_Sensor_IRQ+0xc8>)
 800ef42:	f7f5 fb81 	bl	8004648 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Sensor_MUX1_GPIO_Port, Sensor_MUX1_Pin, i & 0x2);
 800ef46:	4b29      	ldr	r3, [pc, #164]	@ (800efec <TIM6_Sensor_IRQ+0xc4>)
 800ef48:	781b      	ldrb	r3, [r3, #0]
 800ef4a:	f003 0302 	and.w	r3, r3, #2
 800ef4e:	b2db      	uxtb	r3, r3
 800ef50:	461a      	mov	r2, r3
 800ef52:	2120      	movs	r1, #32
 800ef54:	4826      	ldr	r0, [pc, #152]	@ (800eff0 <TIM6_Sensor_IRQ+0xc8>)
 800ef56:	f7f5 fb77 	bl	8004648 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Sensor_MUX2_GPIO_Port, Sensor_MUX2_Pin, i & 0x4);
 800ef5a:	4b24      	ldr	r3, [pc, #144]	@ (800efec <TIM6_Sensor_IRQ+0xc4>)
 800ef5c:	781b      	ldrb	r3, [r3, #0]
 800ef5e:	f003 0304 	and.w	r3, r3, #4
 800ef62:	b2db      	uxtb	r3, r3
 800ef64:	461a      	mov	r2, r3
 800ef66:	2110      	movs	r1, #16
 800ef68:	4821      	ldr	r0, [pc, #132]	@ (800eff0 <TIM6_Sensor_IRQ+0xc8>)
 800ef6a:	f7f5 fb6d 	bl	8004648 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Sensor_MUX3_GPIO_Port, Sensor_MUX3_Pin, i & 0x8);
 800ef6e:	4b1f      	ldr	r3, [pc, #124]	@ (800efec <TIM6_Sensor_IRQ+0xc4>)
 800ef70:	781b      	ldrb	r3, [r3, #0]
 800ef72:	f003 0308 	and.w	r3, r3, #8
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	461a      	mov	r2, r3
 800ef7a:	2108      	movs	r1, #8
 800ef7c:	481c      	ldr	r0, [pc, #112]	@ (800eff0 <TIM6_Sensor_IRQ+0xc8>)
 800ef7e:	f7f5 fb63 	bl	8004648 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Sensor_MUX4_GPIO_Port, Sensor_MUX4_Pin, GPIO_PIN_SET); // LED ON
 800ef82:	2201      	movs	r2, #1
 800ef84:	2104      	movs	r1, #4
 800ef86:	481a      	ldr	r0, [pc, #104]	@ (800eff0 <TIM6_Sensor_IRQ+0xc8>)
 800ef88:	f7f5 fb5e 	bl	8004648 <HAL_GPIO_WritePin>

    HAL_ADC_Start(&hadc1);
 800ef8c:	4819      	ldr	r0, [pc, #100]	@ (800eff4 <TIM6_Sensor_IRQ+0xcc>)
 800ef8e:	f7f3 ff65 	bl	8002e5c <HAL_ADC_Start>

    // ============================================================
    // [TODO 1] 노이즈 제거 (Median Filter)
    // - ADC를 3회 측정하여 중간값 추출
    // ============================================================
    if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 800ef92:	2101      	movs	r1, #1
 800ef94:	4817      	ldr	r0, [pc, #92]	@ (800eff4 <TIM6_Sensor_IRQ+0xcc>)
 800ef96:	f7f4 f85f 	bl	8003058 <HAL_ADC_PollForConversion>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d103      	bne.n	800efa8 <TIM6_Sensor_IRQ+0x80>
        rawValue = HAL_ADC_GetValue(&hadc1); // 현재는 1회만 읽음 -> 3회로 변경 필요
 800efa0:	4814      	ldr	r0, [pc, #80]	@ (800eff4 <TIM6_Sensor_IRQ+0xcc>)
 800efa2:	f7f4 f94d 	bl	8003240 <HAL_ADC_GetValue>
 800efa6:	6138      	str	r0, [r7, #16]
    }

    HAL_ADC_Stop(&hadc1);
 800efa8:	4812      	ldr	r0, [pc, #72]	@ (800eff4 <TIM6_Sensor_IRQ+0xcc>)
 800efaa:	f7f4 f821 	bl	8002ff0 <HAL_ADC_Stop>
    HAL_GPIO_WritePin(Sensor_MUX4_GPIO_Port, Sensor_MUX4_Pin, GPIO_PIN_RESET); // LED OFF
 800efae:	2200      	movs	r2, #0
 800efb0:	2104      	movs	r1, #4
 800efb2:	480f      	ldr	r0, [pc, #60]	@ (800eff0 <TIM6_Sensor_IRQ+0xc8>)
 800efb4:	f7f5 fb48 	bl	8004648 <HAL_GPIO_WritePin>
    // - 보정된 Min(Black)/Max(White) 값 활용
    // ============================================================


    // 3. 탐색 완료 시 위치 계산 (가장 중요한 부분)
    if (i == 15) {
 800efb8:	4b0c      	ldr	r3, [pc, #48]	@ (800efec <TIM6_Sensor_IRQ+0xc4>)
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	2b0f      	cmp	r3, #15
 800efbe:	d111      	bne.n	800efe4 <TIM6_Sensor_IRQ+0xbc>
        int32_t weightedSum = 0;
 800efc0:	2300      	movs	r3, #0
 800efc2:	60fb      	str	r3, [r7, #12]
        int32_t sumOfSensorValues = 0;
 800efc4:	2300      	movs	r3, #0
 800efc6:	60bb      	str	r3, [r7, #8]

        int startIdx = 0;
 800efc8:	2300      	movs	r3, #0
 800efca:	607b      	str	r3, [r7, #4]
        int endIdx = 15;
 800efcc:	230f      	movs	r3, #15
 800efce:	603b      	str	r3, [r7, #0]
        // ============================================================
        // [TODO 4] 가중 평균 계산 (Weighted Average)
        // 과제: 위에서 구한 startIdx ~ endIdx 범위 내의 센서값만 사용하여 위치를 계산하세요.
        // 수식: Position = Sum(Val * Pos_Weight) / Sum(Val)
        // ============================================================
        for (int k = startIdx; k <= endIdx; k++) {
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	617b      	str	r3, [r7, #20]
 800efd4:	e002      	b.n	800efdc <TIM6_Sensor_IRQ+0xb4>
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	3301      	adds	r3, #1
 800efda:	617b      	str	r3, [r7, #20]
 800efdc:	697a      	ldr	r2, [r7, #20]
 800efde:	683b      	ldr	r3, [r7, #0]
 800efe0:	429a      	cmp	r2, r3
 800efe2:	ddf8      	ble.n	800efd6 <TIM6_Sensor_IRQ+0xae>


    }


}
 800efe4:	bf00      	nop
 800efe6:	3718      	adds	r7, #24
 800efe8:	46bd      	mov	sp, r7
 800efea:	bd80      	pop	{r7, pc}
 800efec:	24000ee4 	.word	0x24000ee4
 800eff0:	58020000 	.word	0x58020000
 800eff4:	240007d8 	.word	0x240007d8

0800eff8 <malloc>:
 800eff8:	4b02      	ldr	r3, [pc, #8]	@ (800f004 <malloc+0xc>)
 800effa:	4601      	mov	r1, r0
 800effc:	6818      	ldr	r0, [r3, #0]
 800effe:	f000 b825 	b.w	800f04c <_malloc_r>
 800f002:	bf00      	nop
 800f004:	240000ac 	.word	0x240000ac

0800f008 <sbrk_aligned>:
 800f008:	b570      	push	{r4, r5, r6, lr}
 800f00a:	4e0f      	ldr	r6, [pc, #60]	@ (800f048 <sbrk_aligned+0x40>)
 800f00c:	460c      	mov	r4, r1
 800f00e:	6831      	ldr	r1, [r6, #0]
 800f010:	4605      	mov	r5, r0
 800f012:	b911      	cbnz	r1, 800f01a <sbrk_aligned+0x12>
 800f014:	f000 fe62 	bl	800fcdc <_sbrk_r>
 800f018:	6030      	str	r0, [r6, #0]
 800f01a:	4621      	mov	r1, r4
 800f01c:	4628      	mov	r0, r5
 800f01e:	f000 fe5d 	bl	800fcdc <_sbrk_r>
 800f022:	1c43      	adds	r3, r0, #1
 800f024:	d103      	bne.n	800f02e <sbrk_aligned+0x26>
 800f026:	f04f 34ff 	mov.w	r4, #4294967295
 800f02a:	4620      	mov	r0, r4
 800f02c:	bd70      	pop	{r4, r5, r6, pc}
 800f02e:	1cc4      	adds	r4, r0, #3
 800f030:	f024 0403 	bic.w	r4, r4, #3
 800f034:	42a0      	cmp	r0, r4
 800f036:	d0f8      	beq.n	800f02a <sbrk_aligned+0x22>
 800f038:	1a21      	subs	r1, r4, r0
 800f03a:	4628      	mov	r0, r5
 800f03c:	f000 fe4e 	bl	800fcdc <_sbrk_r>
 800f040:	3001      	adds	r0, #1
 800f042:	d1f2      	bne.n	800f02a <sbrk_aligned+0x22>
 800f044:	e7ef      	b.n	800f026 <sbrk_aligned+0x1e>
 800f046:	bf00      	nop
 800f048:	24000ee8 	.word	0x24000ee8

0800f04c <_malloc_r>:
 800f04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f050:	1ccd      	adds	r5, r1, #3
 800f052:	f025 0503 	bic.w	r5, r5, #3
 800f056:	3508      	adds	r5, #8
 800f058:	2d0c      	cmp	r5, #12
 800f05a:	bf38      	it	cc
 800f05c:	250c      	movcc	r5, #12
 800f05e:	2d00      	cmp	r5, #0
 800f060:	4606      	mov	r6, r0
 800f062:	db01      	blt.n	800f068 <_malloc_r+0x1c>
 800f064:	42a9      	cmp	r1, r5
 800f066:	d904      	bls.n	800f072 <_malloc_r+0x26>
 800f068:	230c      	movs	r3, #12
 800f06a:	6033      	str	r3, [r6, #0]
 800f06c:	2000      	movs	r0, #0
 800f06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f148 <_malloc_r+0xfc>
 800f076:	f000 f869 	bl	800f14c <__malloc_lock>
 800f07a:	f8d8 3000 	ldr.w	r3, [r8]
 800f07e:	461c      	mov	r4, r3
 800f080:	bb44      	cbnz	r4, 800f0d4 <_malloc_r+0x88>
 800f082:	4629      	mov	r1, r5
 800f084:	4630      	mov	r0, r6
 800f086:	f7ff ffbf 	bl	800f008 <sbrk_aligned>
 800f08a:	1c43      	adds	r3, r0, #1
 800f08c:	4604      	mov	r4, r0
 800f08e:	d158      	bne.n	800f142 <_malloc_r+0xf6>
 800f090:	f8d8 4000 	ldr.w	r4, [r8]
 800f094:	4627      	mov	r7, r4
 800f096:	2f00      	cmp	r7, #0
 800f098:	d143      	bne.n	800f122 <_malloc_r+0xd6>
 800f09a:	2c00      	cmp	r4, #0
 800f09c:	d04b      	beq.n	800f136 <_malloc_r+0xea>
 800f09e:	6823      	ldr	r3, [r4, #0]
 800f0a0:	4639      	mov	r1, r7
 800f0a2:	4630      	mov	r0, r6
 800f0a4:	eb04 0903 	add.w	r9, r4, r3
 800f0a8:	f000 fe18 	bl	800fcdc <_sbrk_r>
 800f0ac:	4581      	cmp	r9, r0
 800f0ae:	d142      	bne.n	800f136 <_malloc_r+0xea>
 800f0b0:	6821      	ldr	r1, [r4, #0]
 800f0b2:	1a6d      	subs	r5, r5, r1
 800f0b4:	4629      	mov	r1, r5
 800f0b6:	4630      	mov	r0, r6
 800f0b8:	f7ff ffa6 	bl	800f008 <sbrk_aligned>
 800f0bc:	3001      	adds	r0, #1
 800f0be:	d03a      	beq.n	800f136 <_malloc_r+0xea>
 800f0c0:	6823      	ldr	r3, [r4, #0]
 800f0c2:	442b      	add	r3, r5
 800f0c4:	6023      	str	r3, [r4, #0]
 800f0c6:	f8d8 3000 	ldr.w	r3, [r8]
 800f0ca:	685a      	ldr	r2, [r3, #4]
 800f0cc:	bb62      	cbnz	r2, 800f128 <_malloc_r+0xdc>
 800f0ce:	f8c8 7000 	str.w	r7, [r8]
 800f0d2:	e00f      	b.n	800f0f4 <_malloc_r+0xa8>
 800f0d4:	6822      	ldr	r2, [r4, #0]
 800f0d6:	1b52      	subs	r2, r2, r5
 800f0d8:	d420      	bmi.n	800f11c <_malloc_r+0xd0>
 800f0da:	2a0b      	cmp	r2, #11
 800f0dc:	d917      	bls.n	800f10e <_malloc_r+0xc2>
 800f0de:	1961      	adds	r1, r4, r5
 800f0e0:	42a3      	cmp	r3, r4
 800f0e2:	6025      	str	r5, [r4, #0]
 800f0e4:	bf18      	it	ne
 800f0e6:	6059      	strne	r1, [r3, #4]
 800f0e8:	6863      	ldr	r3, [r4, #4]
 800f0ea:	bf08      	it	eq
 800f0ec:	f8c8 1000 	streq.w	r1, [r8]
 800f0f0:	5162      	str	r2, [r4, r5]
 800f0f2:	604b      	str	r3, [r1, #4]
 800f0f4:	4630      	mov	r0, r6
 800f0f6:	f000 f82f 	bl	800f158 <__malloc_unlock>
 800f0fa:	f104 000b 	add.w	r0, r4, #11
 800f0fe:	1d23      	adds	r3, r4, #4
 800f100:	f020 0007 	bic.w	r0, r0, #7
 800f104:	1ac2      	subs	r2, r0, r3
 800f106:	bf1c      	itt	ne
 800f108:	1a1b      	subne	r3, r3, r0
 800f10a:	50a3      	strne	r3, [r4, r2]
 800f10c:	e7af      	b.n	800f06e <_malloc_r+0x22>
 800f10e:	6862      	ldr	r2, [r4, #4]
 800f110:	42a3      	cmp	r3, r4
 800f112:	bf0c      	ite	eq
 800f114:	f8c8 2000 	streq.w	r2, [r8]
 800f118:	605a      	strne	r2, [r3, #4]
 800f11a:	e7eb      	b.n	800f0f4 <_malloc_r+0xa8>
 800f11c:	4623      	mov	r3, r4
 800f11e:	6864      	ldr	r4, [r4, #4]
 800f120:	e7ae      	b.n	800f080 <_malloc_r+0x34>
 800f122:	463c      	mov	r4, r7
 800f124:	687f      	ldr	r7, [r7, #4]
 800f126:	e7b6      	b.n	800f096 <_malloc_r+0x4a>
 800f128:	461a      	mov	r2, r3
 800f12a:	685b      	ldr	r3, [r3, #4]
 800f12c:	42a3      	cmp	r3, r4
 800f12e:	d1fb      	bne.n	800f128 <_malloc_r+0xdc>
 800f130:	2300      	movs	r3, #0
 800f132:	6053      	str	r3, [r2, #4]
 800f134:	e7de      	b.n	800f0f4 <_malloc_r+0xa8>
 800f136:	230c      	movs	r3, #12
 800f138:	6033      	str	r3, [r6, #0]
 800f13a:	4630      	mov	r0, r6
 800f13c:	f000 f80c 	bl	800f158 <__malloc_unlock>
 800f140:	e794      	b.n	800f06c <_malloc_r+0x20>
 800f142:	6005      	str	r5, [r0, #0]
 800f144:	e7d6      	b.n	800f0f4 <_malloc_r+0xa8>
 800f146:	bf00      	nop
 800f148:	24000eec 	.word	0x24000eec

0800f14c <__malloc_lock>:
 800f14c:	4801      	ldr	r0, [pc, #4]	@ (800f154 <__malloc_lock+0x8>)
 800f14e:	f000 be12 	b.w	800fd76 <__retarget_lock_acquire_recursive>
 800f152:	bf00      	nop
 800f154:	24001030 	.word	0x24001030

0800f158 <__malloc_unlock>:
 800f158:	4801      	ldr	r0, [pc, #4]	@ (800f160 <__malloc_unlock+0x8>)
 800f15a:	f000 be0d 	b.w	800fd78 <__retarget_lock_release_recursive>
 800f15e:	bf00      	nop
 800f160:	24001030 	.word	0x24001030

0800f164 <__cvt>:
 800f164:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f166:	ed2d 8b02 	vpush	{d8}
 800f16a:	eeb0 8b40 	vmov.f64	d8, d0
 800f16e:	b085      	sub	sp, #20
 800f170:	4617      	mov	r7, r2
 800f172:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f174:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f176:	ee18 2a90 	vmov	r2, s17
 800f17a:	f025 0520 	bic.w	r5, r5, #32
 800f17e:	2a00      	cmp	r2, #0
 800f180:	bfb6      	itet	lt
 800f182:	222d      	movlt	r2, #45	@ 0x2d
 800f184:	2200      	movge	r2, #0
 800f186:	eeb1 8b40 	vneglt.f64	d8, d0
 800f18a:	2d46      	cmp	r5, #70	@ 0x46
 800f18c:	460c      	mov	r4, r1
 800f18e:	701a      	strb	r2, [r3, #0]
 800f190:	d004      	beq.n	800f19c <__cvt+0x38>
 800f192:	2d45      	cmp	r5, #69	@ 0x45
 800f194:	d100      	bne.n	800f198 <__cvt+0x34>
 800f196:	3401      	adds	r4, #1
 800f198:	2102      	movs	r1, #2
 800f19a:	e000      	b.n	800f19e <__cvt+0x3a>
 800f19c:	2103      	movs	r1, #3
 800f19e:	ab03      	add	r3, sp, #12
 800f1a0:	9301      	str	r3, [sp, #4]
 800f1a2:	ab02      	add	r3, sp, #8
 800f1a4:	9300      	str	r3, [sp, #0]
 800f1a6:	4622      	mov	r2, r4
 800f1a8:	4633      	mov	r3, r6
 800f1aa:	eeb0 0b48 	vmov.f64	d0, d8
 800f1ae:	f000 fe6f 	bl	800fe90 <_dtoa_r>
 800f1b2:	2d47      	cmp	r5, #71	@ 0x47
 800f1b4:	d114      	bne.n	800f1e0 <__cvt+0x7c>
 800f1b6:	07fb      	lsls	r3, r7, #31
 800f1b8:	d50a      	bpl.n	800f1d0 <__cvt+0x6c>
 800f1ba:	1902      	adds	r2, r0, r4
 800f1bc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c4:	bf08      	it	eq
 800f1c6:	9203      	streq	r2, [sp, #12]
 800f1c8:	2130      	movs	r1, #48	@ 0x30
 800f1ca:	9b03      	ldr	r3, [sp, #12]
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	d319      	bcc.n	800f204 <__cvt+0xa0>
 800f1d0:	9b03      	ldr	r3, [sp, #12]
 800f1d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1d4:	1a1b      	subs	r3, r3, r0
 800f1d6:	6013      	str	r3, [r2, #0]
 800f1d8:	b005      	add	sp, #20
 800f1da:	ecbd 8b02 	vpop	{d8}
 800f1de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1e0:	2d46      	cmp	r5, #70	@ 0x46
 800f1e2:	eb00 0204 	add.w	r2, r0, r4
 800f1e6:	d1e9      	bne.n	800f1bc <__cvt+0x58>
 800f1e8:	7803      	ldrb	r3, [r0, #0]
 800f1ea:	2b30      	cmp	r3, #48	@ 0x30
 800f1ec:	d107      	bne.n	800f1fe <__cvt+0x9a>
 800f1ee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f1f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1f6:	bf1c      	itt	ne
 800f1f8:	f1c4 0401 	rsbne	r4, r4, #1
 800f1fc:	6034      	strne	r4, [r6, #0]
 800f1fe:	6833      	ldr	r3, [r6, #0]
 800f200:	441a      	add	r2, r3
 800f202:	e7db      	b.n	800f1bc <__cvt+0x58>
 800f204:	1c5c      	adds	r4, r3, #1
 800f206:	9403      	str	r4, [sp, #12]
 800f208:	7019      	strb	r1, [r3, #0]
 800f20a:	e7de      	b.n	800f1ca <__cvt+0x66>

0800f20c <__exponent>:
 800f20c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f20e:	2900      	cmp	r1, #0
 800f210:	bfba      	itte	lt
 800f212:	4249      	neglt	r1, r1
 800f214:	232d      	movlt	r3, #45	@ 0x2d
 800f216:	232b      	movge	r3, #43	@ 0x2b
 800f218:	2909      	cmp	r1, #9
 800f21a:	7002      	strb	r2, [r0, #0]
 800f21c:	7043      	strb	r3, [r0, #1]
 800f21e:	dd29      	ble.n	800f274 <__exponent+0x68>
 800f220:	f10d 0307 	add.w	r3, sp, #7
 800f224:	461d      	mov	r5, r3
 800f226:	270a      	movs	r7, #10
 800f228:	461a      	mov	r2, r3
 800f22a:	fbb1 f6f7 	udiv	r6, r1, r7
 800f22e:	fb07 1416 	mls	r4, r7, r6, r1
 800f232:	3430      	adds	r4, #48	@ 0x30
 800f234:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f238:	460c      	mov	r4, r1
 800f23a:	2c63      	cmp	r4, #99	@ 0x63
 800f23c:	f103 33ff 	add.w	r3, r3, #4294967295
 800f240:	4631      	mov	r1, r6
 800f242:	dcf1      	bgt.n	800f228 <__exponent+0x1c>
 800f244:	3130      	adds	r1, #48	@ 0x30
 800f246:	1e94      	subs	r4, r2, #2
 800f248:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f24c:	1c41      	adds	r1, r0, #1
 800f24e:	4623      	mov	r3, r4
 800f250:	42ab      	cmp	r3, r5
 800f252:	d30a      	bcc.n	800f26a <__exponent+0x5e>
 800f254:	f10d 0309 	add.w	r3, sp, #9
 800f258:	1a9b      	subs	r3, r3, r2
 800f25a:	42ac      	cmp	r4, r5
 800f25c:	bf88      	it	hi
 800f25e:	2300      	movhi	r3, #0
 800f260:	3302      	adds	r3, #2
 800f262:	4403      	add	r3, r0
 800f264:	1a18      	subs	r0, r3, r0
 800f266:	b003      	add	sp, #12
 800f268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f26a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f26e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f272:	e7ed      	b.n	800f250 <__exponent+0x44>
 800f274:	2330      	movs	r3, #48	@ 0x30
 800f276:	3130      	adds	r1, #48	@ 0x30
 800f278:	7083      	strb	r3, [r0, #2]
 800f27a:	70c1      	strb	r1, [r0, #3]
 800f27c:	1d03      	adds	r3, r0, #4
 800f27e:	e7f1      	b.n	800f264 <__exponent+0x58>

0800f280 <_printf_float>:
 800f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f284:	b08d      	sub	sp, #52	@ 0x34
 800f286:	460c      	mov	r4, r1
 800f288:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f28c:	4616      	mov	r6, r2
 800f28e:	461f      	mov	r7, r3
 800f290:	4605      	mov	r5, r0
 800f292:	f000 fceb 	bl	800fc6c <_localeconv_r>
 800f296:	f8d0 b000 	ldr.w	fp, [r0]
 800f29a:	4658      	mov	r0, fp
 800f29c:	f7f1 f870 	bl	8000380 <strlen>
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2a4:	f8d8 3000 	ldr.w	r3, [r8]
 800f2a8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f2ac:	6822      	ldr	r2, [r4, #0]
 800f2ae:	9005      	str	r0, [sp, #20]
 800f2b0:	3307      	adds	r3, #7
 800f2b2:	f023 0307 	bic.w	r3, r3, #7
 800f2b6:	f103 0108 	add.w	r1, r3, #8
 800f2ba:	f8c8 1000 	str.w	r1, [r8]
 800f2be:	ed93 0b00 	vldr	d0, [r3]
 800f2c2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800f520 <_printf_float+0x2a0>
 800f2c6:	eeb0 7bc0 	vabs.f64	d7, d0
 800f2ca:	eeb4 7b46 	vcmp.f64	d7, d6
 800f2ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2d2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800f2d6:	dd24      	ble.n	800f322 <_printf_float+0xa2>
 800f2d8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2e0:	d502      	bpl.n	800f2e8 <_printf_float+0x68>
 800f2e2:	232d      	movs	r3, #45	@ 0x2d
 800f2e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2e8:	498f      	ldr	r1, [pc, #572]	@ (800f528 <_printf_float+0x2a8>)
 800f2ea:	4b90      	ldr	r3, [pc, #576]	@ (800f52c <_printf_float+0x2ac>)
 800f2ec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800f2f0:	bf8c      	ite	hi
 800f2f2:	4688      	movhi	r8, r1
 800f2f4:	4698      	movls	r8, r3
 800f2f6:	f022 0204 	bic.w	r2, r2, #4
 800f2fa:	2303      	movs	r3, #3
 800f2fc:	6123      	str	r3, [r4, #16]
 800f2fe:	6022      	str	r2, [r4, #0]
 800f300:	f04f 0a00 	mov.w	sl, #0
 800f304:	9700      	str	r7, [sp, #0]
 800f306:	4633      	mov	r3, r6
 800f308:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f30a:	4621      	mov	r1, r4
 800f30c:	4628      	mov	r0, r5
 800f30e:	f000 f9d1 	bl	800f6b4 <_printf_common>
 800f312:	3001      	adds	r0, #1
 800f314:	f040 8089 	bne.w	800f42a <_printf_float+0x1aa>
 800f318:	f04f 30ff 	mov.w	r0, #4294967295
 800f31c:	b00d      	add	sp, #52	@ 0x34
 800f31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f322:	eeb4 0b40 	vcmp.f64	d0, d0
 800f326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f32a:	d709      	bvc.n	800f340 <_printf_float+0xc0>
 800f32c:	ee10 3a90 	vmov	r3, s1
 800f330:	2b00      	cmp	r3, #0
 800f332:	bfbc      	itt	lt
 800f334:	232d      	movlt	r3, #45	@ 0x2d
 800f336:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f33a:	497d      	ldr	r1, [pc, #500]	@ (800f530 <_printf_float+0x2b0>)
 800f33c:	4b7d      	ldr	r3, [pc, #500]	@ (800f534 <_printf_float+0x2b4>)
 800f33e:	e7d5      	b.n	800f2ec <_printf_float+0x6c>
 800f340:	6863      	ldr	r3, [r4, #4]
 800f342:	1c59      	adds	r1, r3, #1
 800f344:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800f348:	d139      	bne.n	800f3be <_printf_float+0x13e>
 800f34a:	2306      	movs	r3, #6
 800f34c:	6063      	str	r3, [r4, #4]
 800f34e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f352:	2300      	movs	r3, #0
 800f354:	6022      	str	r2, [r4, #0]
 800f356:	9303      	str	r3, [sp, #12]
 800f358:	ab0a      	add	r3, sp, #40	@ 0x28
 800f35a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800f35e:	ab09      	add	r3, sp, #36	@ 0x24
 800f360:	9300      	str	r3, [sp, #0]
 800f362:	6861      	ldr	r1, [r4, #4]
 800f364:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f368:	4628      	mov	r0, r5
 800f36a:	f7ff fefb 	bl	800f164 <__cvt>
 800f36e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f372:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f374:	4680      	mov	r8, r0
 800f376:	d129      	bne.n	800f3cc <_printf_float+0x14c>
 800f378:	1cc8      	adds	r0, r1, #3
 800f37a:	db02      	blt.n	800f382 <_printf_float+0x102>
 800f37c:	6863      	ldr	r3, [r4, #4]
 800f37e:	4299      	cmp	r1, r3
 800f380:	dd41      	ble.n	800f406 <_printf_float+0x186>
 800f382:	f1a9 0902 	sub.w	r9, r9, #2
 800f386:	fa5f f989 	uxtb.w	r9, r9
 800f38a:	3901      	subs	r1, #1
 800f38c:	464a      	mov	r2, r9
 800f38e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f392:	9109      	str	r1, [sp, #36]	@ 0x24
 800f394:	f7ff ff3a 	bl	800f20c <__exponent>
 800f398:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f39a:	1813      	adds	r3, r2, r0
 800f39c:	2a01      	cmp	r2, #1
 800f39e:	4682      	mov	sl, r0
 800f3a0:	6123      	str	r3, [r4, #16]
 800f3a2:	dc02      	bgt.n	800f3aa <_printf_float+0x12a>
 800f3a4:	6822      	ldr	r2, [r4, #0]
 800f3a6:	07d2      	lsls	r2, r2, #31
 800f3a8:	d501      	bpl.n	800f3ae <_printf_float+0x12e>
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	6123      	str	r3, [r4, #16]
 800f3ae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d0a6      	beq.n	800f304 <_printf_float+0x84>
 800f3b6:	232d      	movs	r3, #45	@ 0x2d
 800f3b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3bc:	e7a2      	b.n	800f304 <_printf_float+0x84>
 800f3be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f3c2:	d1c4      	bne.n	800f34e <_printf_float+0xce>
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d1c2      	bne.n	800f34e <_printf_float+0xce>
 800f3c8:	2301      	movs	r3, #1
 800f3ca:	e7bf      	b.n	800f34c <_printf_float+0xcc>
 800f3cc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f3d0:	d9db      	bls.n	800f38a <_printf_float+0x10a>
 800f3d2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800f3d6:	d118      	bne.n	800f40a <_printf_float+0x18a>
 800f3d8:	2900      	cmp	r1, #0
 800f3da:	6863      	ldr	r3, [r4, #4]
 800f3dc:	dd0b      	ble.n	800f3f6 <_printf_float+0x176>
 800f3de:	6121      	str	r1, [r4, #16]
 800f3e0:	b913      	cbnz	r3, 800f3e8 <_printf_float+0x168>
 800f3e2:	6822      	ldr	r2, [r4, #0]
 800f3e4:	07d0      	lsls	r0, r2, #31
 800f3e6:	d502      	bpl.n	800f3ee <_printf_float+0x16e>
 800f3e8:	3301      	adds	r3, #1
 800f3ea:	440b      	add	r3, r1
 800f3ec:	6123      	str	r3, [r4, #16]
 800f3ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f3f0:	f04f 0a00 	mov.w	sl, #0
 800f3f4:	e7db      	b.n	800f3ae <_printf_float+0x12e>
 800f3f6:	b913      	cbnz	r3, 800f3fe <_printf_float+0x17e>
 800f3f8:	6822      	ldr	r2, [r4, #0]
 800f3fa:	07d2      	lsls	r2, r2, #31
 800f3fc:	d501      	bpl.n	800f402 <_printf_float+0x182>
 800f3fe:	3302      	adds	r3, #2
 800f400:	e7f4      	b.n	800f3ec <_printf_float+0x16c>
 800f402:	2301      	movs	r3, #1
 800f404:	e7f2      	b.n	800f3ec <_printf_float+0x16c>
 800f406:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800f40a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f40c:	4299      	cmp	r1, r3
 800f40e:	db05      	blt.n	800f41c <_printf_float+0x19c>
 800f410:	6823      	ldr	r3, [r4, #0]
 800f412:	6121      	str	r1, [r4, #16]
 800f414:	07d8      	lsls	r0, r3, #31
 800f416:	d5ea      	bpl.n	800f3ee <_printf_float+0x16e>
 800f418:	1c4b      	adds	r3, r1, #1
 800f41a:	e7e7      	b.n	800f3ec <_printf_float+0x16c>
 800f41c:	2900      	cmp	r1, #0
 800f41e:	bfd4      	ite	le
 800f420:	f1c1 0202 	rsble	r2, r1, #2
 800f424:	2201      	movgt	r2, #1
 800f426:	4413      	add	r3, r2
 800f428:	e7e0      	b.n	800f3ec <_printf_float+0x16c>
 800f42a:	6823      	ldr	r3, [r4, #0]
 800f42c:	055a      	lsls	r2, r3, #21
 800f42e:	d407      	bmi.n	800f440 <_printf_float+0x1c0>
 800f430:	6923      	ldr	r3, [r4, #16]
 800f432:	4642      	mov	r2, r8
 800f434:	4631      	mov	r1, r6
 800f436:	4628      	mov	r0, r5
 800f438:	47b8      	blx	r7
 800f43a:	3001      	adds	r0, #1
 800f43c:	d12a      	bne.n	800f494 <_printf_float+0x214>
 800f43e:	e76b      	b.n	800f318 <_printf_float+0x98>
 800f440:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f444:	f240 80e0 	bls.w	800f608 <_printf_float+0x388>
 800f448:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f44c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f454:	d133      	bne.n	800f4be <_printf_float+0x23e>
 800f456:	4a38      	ldr	r2, [pc, #224]	@ (800f538 <_printf_float+0x2b8>)
 800f458:	2301      	movs	r3, #1
 800f45a:	4631      	mov	r1, r6
 800f45c:	4628      	mov	r0, r5
 800f45e:	47b8      	blx	r7
 800f460:	3001      	adds	r0, #1
 800f462:	f43f af59 	beq.w	800f318 <_printf_float+0x98>
 800f466:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f46a:	4543      	cmp	r3, r8
 800f46c:	db02      	blt.n	800f474 <_printf_float+0x1f4>
 800f46e:	6823      	ldr	r3, [r4, #0]
 800f470:	07d8      	lsls	r0, r3, #31
 800f472:	d50f      	bpl.n	800f494 <_printf_float+0x214>
 800f474:	9b05      	ldr	r3, [sp, #20]
 800f476:	465a      	mov	r2, fp
 800f478:	4631      	mov	r1, r6
 800f47a:	4628      	mov	r0, r5
 800f47c:	47b8      	blx	r7
 800f47e:	3001      	adds	r0, #1
 800f480:	f43f af4a 	beq.w	800f318 <_printf_float+0x98>
 800f484:	f04f 0900 	mov.w	r9, #0
 800f488:	f108 38ff 	add.w	r8, r8, #4294967295
 800f48c:	f104 0a1a 	add.w	sl, r4, #26
 800f490:	45c8      	cmp	r8, r9
 800f492:	dc09      	bgt.n	800f4a8 <_printf_float+0x228>
 800f494:	6823      	ldr	r3, [r4, #0]
 800f496:	079b      	lsls	r3, r3, #30
 800f498:	f100 8107 	bmi.w	800f6aa <_printf_float+0x42a>
 800f49c:	68e0      	ldr	r0, [r4, #12]
 800f49e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4a0:	4298      	cmp	r0, r3
 800f4a2:	bfb8      	it	lt
 800f4a4:	4618      	movlt	r0, r3
 800f4a6:	e739      	b.n	800f31c <_printf_float+0x9c>
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	4652      	mov	r2, sl
 800f4ac:	4631      	mov	r1, r6
 800f4ae:	4628      	mov	r0, r5
 800f4b0:	47b8      	blx	r7
 800f4b2:	3001      	adds	r0, #1
 800f4b4:	f43f af30 	beq.w	800f318 <_printf_float+0x98>
 800f4b8:	f109 0901 	add.w	r9, r9, #1
 800f4bc:	e7e8      	b.n	800f490 <_printf_float+0x210>
 800f4be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	dc3b      	bgt.n	800f53c <_printf_float+0x2bc>
 800f4c4:	4a1c      	ldr	r2, [pc, #112]	@ (800f538 <_printf_float+0x2b8>)
 800f4c6:	2301      	movs	r3, #1
 800f4c8:	4631      	mov	r1, r6
 800f4ca:	4628      	mov	r0, r5
 800f4cc:	47b8      	blx	r7
 800f4ce:	3001      	adds	r0, #1
 800f4d0:	f43f af22 	beq.w	800f318 <_printf_float+0x98>
 800f4d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f4d8:	ea59 0303 	orrs.w	r3, r9, r3
 800f4dc:	d102      	bne.n	800f4e4 <_printf_float+0x264>
 800f4de:	6823      	ldr	r3, [r4, #0]
 800f4e0:	07d9      	lsls	r1, r3, #31
 800f4e2:	d5d7      	bpl.n	800f494 <_printf_float+0x214>
 800f4e4:	9b05      	ldr	r3, [sp, #20]
 800f4e6:	465a      	mov	r2, fp
 800f4e8:	4631      	mov	r1, r6
 800f4ea:	4628      	mov	r0, r5
 800f4ec:	47b8      	blx	r7
 800f4ee:	3001      	adds	r0, #1
 800f4f0:	f43f af12 	beq.w	800f318 <_printf_float+0x98>
 800f4f4:	f04f 0a00 	mov.w	sl, #0
 800f4f8:	f104 0b1a 	add.w	fp, r4, #26
 800f4fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4fe:	425b      	negs	r3, r3
 800f500:	4553      	cmp	r3, sl
 800f502:	dc01      	bgt.n	800f508 <_printf_float+0x288>
 800f504:	464b      	mov	r3, r9
 800f506:	e794      	b.n	800f432 <_printf_float+0x1b2>
 800f508:	2301      	movs	r3, #1
 800f50a:	465a      	mov	r2, fp
 800f50c:	4631      	mov	r1, r6
 800f50e:	4628      	mov	r0, r5
 800f510:	47b8      	blx	r7
 800f512:	3001      	adds	r0, #1
 800f514:	f43f af00 	beq.w	800f318 <_printf_float+0x98>
 800f518:	f10a 0a01 	add.w	sl, sl, #1
 800f51c:	e7ee      	b.n	800f4fc <_printf_float+0x27c>
 800f51e:	bf00      	nop
 800f520:	ffffffff 	.word	0xffffffff
 800f524:	7fefffff 	.word	0x7fefffff
 800f528:	08018a74 	.word	0x08018a74
 800f52c:	08018a70 	.word	0x08018a70
 800f530:	08018a7c 	.word	0x08018a7c
 800f534:	08018a78 	.word	0x08018a78
 800f538:	08018a80 	.word	0x08018a80
 800f53c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f53e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f542:	4553      	cmp	r3, sl
 800f544:	bfa8      	it	ge
 800f546:	4653      	movge	r3, sl
 800f548:	2b00      	cmp	r3, #0
 800f54a:	4699      	mov	r9, r3
 800f54c:	dc37      	bgt.n	800f5be <_printf_float+0x33e>
 800f54e:	2300      	movs	r3, #0
 800f550:	9307      	str	r3, [sp, #28]
 800f552:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f556:	f104 021a 	add.w	r2, r4, #26
 800f55a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f55c:	9907      	ldr	r1, [sp, #28]
 800f55e:	9306      	str	r3, [sp, #24]
 800f560:	eba3 0309 	sub.w	r3, r3, r9
 800f564:	428b      	cmp	r3, r1
 800f566:	dc31      	bgt.n	800f5cc <_printf_float+0x34c>
 800f568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f56a:	459a      	cmp	sl, r3
 800f56c:	dc3b      	bgt.n	800f5e6 <_printf_float+0x366>
 800f56e:	6823      	ldr	r3, [r4, #0]
 800f570:	07da      	lsls	r2, r3, #31
 800f572:	d438      	bmi.n	800f5e6 <_printf_float+0x366>
 800f574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f576:	ebaa 0903 	sub.w	r9, sl, r3
 800f57a:	9b06      	ldr	r3, [sp, #24]
 800f57c:	ebaa 0303 	sub.w	r3, sl, r3
 800f580:	4599      	cmp	r9, r3
 800f582:	bfa8      	it	ge
 800f584:	4699      	movge	r9, r3
 800f586:	f1b9 0f00 	cmp.w	r9, #0
 800f58a:	dc34      	bgt.n	800f5f6 <_printf_float+0x376>
 800f58c:	f04f 0800 	mov.w	r8, #0
 800f590:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f594:	f104 0b1a 	add.w	fp, r4, #26
 800f598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f59a:	ebaa 0303 	sub.w	r3, sl, r3
 800f59e:	eba3 0309 	sub.w	r3, r3, r9
 800f5a2:	4543      	cmp	r3, r8
 800f5a4:	f77f af76 	ble.w	800f494 <_printf_float+0x214>
 800f5a8:	2301      	movs	r3, #1
 800f5aa:	465a      	mov	r2, fp
 800f5ac:	4631      	mov	r1, r6
 800f5ae:	4628      	mov	r0, r5
 800f5b0:	47b8      	blx	r7
 800f5b2:	3001      	adds	r0, #1
 800f5b4:	f43f aeb0 	beq.w	800f318 <_printf_float+0x98>
 800f5b8:	f108 0801 	add.w	r8, r8, #1
 800f5bc:	e7ec      	b.n	800f598 <_printf_float+0x318>
 800f5be:	4642      	mov	r2, r8
 800f5c0:	4631      	mov	r1, r6
 800f5c2:	4628      	mov	r0, r5
 800f5c4:	47b8      	blx	r7
 800f5c6:	3001      	adds	r0, #1
 800f5c8:	d1c1      	bne.n	800f54e <_printf_float+0x2ce>
 800f5ca:	e6a5      	b.n	800f318 <_printf_float+0x98>
 800f5cc:	2301      	movs	r3, #1
 800f5ce:	4631      	mov	r1, r6
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	9206      	str	r2, [sp, #24]
 800f5d4:	47b8      	blx	r7
 800f5d6:	3001      	adds	r0, #1
 800f5d8:	f43f ae9e 	beq.w	800f318 <_printf_float+0x98>
 800f5dc:	9b07      	ldr	r3, [sp, #28]
 800f5de:	9a06      	ldr	r2, [sp, #24]
 800f5e0:	3301      	adds	r3, #1
 800f5e2:	9307      	str	r3, [sp, #28]
 800f5e4:	e7b9      	b.n	800f55a <_printf_float+0x2da>
 800f5e6:	9b05      	ldr	r3, [sp, #20]
 800f5e8:	465a      	mov	r2, fp
 800f5ea:	4631      	mov	r1, r6
 800f5ec:	4628      	mov	r0, r5
 800f5ee:	47b8      	blx	r7
 800f5f0:	3001      	adds	r0, #1
 800f5f2:	d1bf      	bne.n	800f574 <_printf_float+0x2f4>
 800f5f4:	e690      	b.n	800f318 <_printf_float+0x98>
 800f5f6:	9a06      	ldr	r2, [sp, #24]
 800f5f8:	464b      	mov	r3, r9
 800f5fa:	4442      	add	r2, r8
 800f5fc:	4631      	mov	r1, r6
 800f5fe:	4628      	mov	r0, r5
 800f600:	47b8      	blx	r7
 800f602:	3001      	adds	r0, #1
 800f604:	d1c2      	bne.n	800f58c <_printf_float+0x30c>
 800f606:	e687      	b.n	800f318 <_printf_float+0x98>
 800f608:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800f60c:	f1b9 0f01 	cmp.w	r9, #1
 800f610:	dc01      	bgt.n	800f616 <_printf_float+0x396>
 800f612:	07db      	lsls	r3, r3, #31
 800f614:	d536      	bpl.n	800f684 <_printf_float+0x404>
 800f616:	2301      	movs	r3, #1
 800f618:	4642      	mov	r2, r8
 800f61a:	4631      	mov	r1, r6
 800f61c:	4628      	mov	r0, r5
 800f61e:	47b8      	blx	r7
 800f620:	3001      	adds	r0, #1
 800f622:	f43f ae79 	beq.w	800f318 <_printf_float+0x98>
 800f626:	9b05      	ldr	r3, [sp, #20]
 800f628:	465a      	mov	r2, fp
 800f62a:	4631      	mov	r1, r6
 800f62c:	4628      	mov	r0, r5
 800f62e:	47b8      	blx	r7
 800f630:	3001      	adds	r0, #1
 800f632:	f43f ae71 	beq.w	800f318 <_printf_float+0x98>
 800f636:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f63a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f63e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f642:	f109 39ff 	add.w	r9, r9, #4294967295
 800f646:	d018      	beq.n	800f67a <_printf_float+0x3fa>
 800f648:	464b      	mov	r3, r9
 800f64a:	f108 0201 	add.w	r2, r8, #1
 800f64e:	4631      	mov	r1, r6
 800f650:	4628      	mov	r0, r5
 800f652:	47b8      	blx	r7
 800f654:	3001      	adds	r0, #1
 800f656:	d10c      	bne.n	800f672 <_printf_float+0x3f2>
 800f658:	e65e      	b.n	800f318 <_printf_float+0x98>
 800f65a:	2301      	movs	r3, #1
 800f65c:	465a      	mov	r2, fp
 800f65e:	4631      	mov	r1, r6
 800f660:	4628      	mov	r0, r5
 800f662:	47b8      	blx	r7
 800f664:	3001      	adds	r0, #1
 800f666:	f43f ae57 	beq.w	800f318 <_printf_float+0x98>
 800f66a:	f108 0801 	add.w	r8, r8, #1
 800f66e:	45c8      	cmp	r8, r9
 800f670:	dbf3      	blt.n	800f65a <_printf_float+0x3da>
 800f672:	4653      	mov	r3, sl
 800f674:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f678:	e6dc      	b.n	800f434 <_printf_float+0x1b4>
 800f67a:	f04f 0800 	mov.w	r8, #0
 800f67e:	f104 0b1a 	add.w	fp, r4, #26
 800f682:	e7f4      	b.n	800f66e <_printf_float+0x3ee>
 800f684:	2301      	movs	r3, #1
 800f686:	4642      	mov	r2, r8
 800f688:	e7e1      	b.n	800f64e <_printf_float+0x3ce>
 800f68a:	2301      	movs	r3, #1
 800f68c:	464a      	mov	r2, r9
 800f68e:	4631      	mov	r1, r6
 800f690:	4628      	mov	r0, r5
 800f692:	47b8      	blx	r7
 800f694:	3001      	adds	r0, #1
 800f696:	f43f ae3f 	beq.w	800f318 <_printf_float+0x98>
 800f69a:	f108 0801 	add.w	r8, r8, #1
 800f69e:	68e3      	ldr	r3, [r4, #12]
 800f6a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f6a2:	1a5b      	subs	r3, r3, r1
 800f6a4:	4543      	cmp	r3, r8
 800f6a6:	dcf0      	bgt.n	800f68a <_printf_float+0x40a>
 800f6a8:	e6f8      	b.n	800f49c <_printf_float+0x21c>
 800f6aa:	f04f 0800 	mov.w	r8, #0
 800f6ae:	f104 0919 	add.w	r9, r4, #25
 800f6b2:	e7f4      	b.n	800f69e <_printf_float+0x41e>

0800f6b4 <_printf_common>:
 800f6b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6b8:	4616      	mov	r6, r2
 800f6ba:	4698      	mov	r8, r3
 800f6bc:	688a      	ldr	r2, [r1, #8]
 800f6be:	690b      	ldr	r3, [r1, #16]
 800f6c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f6c4:	4293      	cmp	r3, r2
 800f6c6:	bfb8      	it	lt
 800f6c8:	4613      	movlt	r3, r2
 800f6ca:	6033      	str	r3, [r6, #0]
 800f6cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f6d0:	4607      	mov	r7, r0
 800f6d2:	460c      	mov	r4, r1
 800f6d4:	b10a      	cbz	r2, 800f6da <_printf_common+0x26>
 800f6d6:	3301      	adds	r3, #1
 800f6d8:	6033      	str	r3, [r6, #0]
 800f6da:	6823      	ldr	r3, [r4, #0]
 800f6dc:	0699      	lsls	r1, r3, #26
 800f6de:	bf42      	ittt	mi
 800f6e0:	6833      	ldrmi	r3, [r6, #0]
 800f6e2:	3302      	addmi	r3, #2
 800f6e4:	6033      	strmi	r3, [r6, #0]
 800f6e6:	6825      	ldr	r5, [r4, #0]
 800f6e8:	f015 0506 	ands.w	r5, r5, #6
 800f6ec:	d106      	bne.n	800f6fc <_printf_common+0x48>
 800f6ee:	f104 0a19 	add.w	sl, r4, #25
 800f6f2:	68e3      	ldr	r3, [r4, #12]
 800f6f4:	6832      	ldr	r2, [r6, #0]
 800f6f6:	1a9b      	subs	r3, r3, r2
 800f6f8:	42ab      	cmp	r3, r5
 800f6fa:	dc26      	bgt.n	800f74a <_printf_common+0x96>
 800f6fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f700:	6822      	ldr	r2, [r4, #0]
 800f702:	3b00      	subs	r3, #0
 800f704:	bf18      	it	ne
 800f706:	2301      	movne	r3, #1
 800f708:	0692      	lsls	r2, r2, #26
 800f70a:	d42b      	bmi.n	800f764 <_printf_common+0xb0>
 800f70c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f710:	4641      	mov	r1, r8
 800f712:	4638      	mov	r0, r7
 800f714:	47c8      	blx	r9
 800f716:	3001      	adds	r0, #1
 800f718:	d01e      	beq.n	800f758 <_printf_common+0xa4>
 800f71a:	6823      	ldr	r3, [r4, #0]
 800f71c:	6922      	ldr	r2, [r4, #16]
 800f71e:	f003 0306 	and.w	r3, r3, #6
 800f722:	2b04      	cmp	r3, #4
 800f724:	bf02      	ittt	eq
 800f726:	68e5      	ldreq	r5, [r4, #12]
 800f728:	6833      	ldreq	r3, [r6, #0]
 800f72a:	1aed      	subeq	r5, r5, r3
 800f72c:	68a3      	ldr	r3, [r4, #8]
 800f72e:	bf0c      	ite	eq
 800f730:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f734:	2500      	movne	r5, #0
 800f736:	4293      	cmp	r3, r2
 800f738:	bfc4      	itt	gt
 800f73a:	1a9b      	subgt	r3, r3, r2
 800f73c:	18ed      	addgt	r5, r5, r3
 800f73e:	2600      	movs	r6, #0
 800f740:	341a      	adds	r4, #26
 800f742:	42b5      	cmp	r5, r6
 800f744:	d11a      	bne.n	800f77c <_printf_common+0xc8>
 800f746:	2000      	movs	r0, #0
 800f748:	e008      	b.n	800f75c <_printf_common+0xa8>
 800f74a:	2301      	movs	r3, #1
 800f74c:	4652      	mov	r2, sl
 800f74e:	4641      	mov	r1, r8
 800f750:	4638      	mov	r0, r7
 800f752:	47c8      	blx	r9
 800f754:	3001      	adds	r0, #1
 800f756:	d103      	bne.n	800f760 <_printf_common+0xac>
 800f758:	f04f 30ff 	mov.w	r0, #4294967295
 800f75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f760:	3501      	adds	r5, #1
 800f762:	e7c6      	b.n	800f6f2 <_printf_common+0x3e>
 800f764:	18e1      	adds	r1, r4, r3
 800f766:	1c5a      	adds	r2, r3, #1
 800f768:	2030      	movs	r0, #48	@ 0x30
 800f76a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f76e:	4422      	add	r2, r4
 800f770:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f774:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f778:	3302      	adds	r3, #2
 800f77a:	e7c7      	b.n	800f70c <_printf_common+0x58>
 800f77c:	2301      	movs	r3, #1
 800f77e:	4622      	mov	r2, r4
 800f780:	4641      	mov	r1, r8
 800f782:	4638      	mov	r0, r7
 800f784:	47c8      	blx	r9
 800f786:	3001      	adds	r0, #1
 800f788:	d0e6      	beq.n	800f758 <_printf_common+0xa4>
 800f78a:	3601      	adds	r6, #1
 800f78c:	e7d9      	b.n	800f742 <_printf_common+0x8e>
	...

0800f790 <_printf_i>:
 800f790:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f794:	7e0f      	ldrb	r7, [r1, #24]
 800f796:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f798:	2f78      	cmp	r7, #120	@ 0x78
 800f79a:	4691      	mov	r9, r2
 800f79c:	4680      	mov	r8, r0
 800f79e:	460c      	mov	r4, r1
 800f7a0:	469a      	mov	sl, r3
 800f7a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f7a6:	d807      	bhi.n	800f7b8 <_printf_i+0x28>
 800f7a8:	2f62      	cmp	r7, #98	@ 0x62
 800f7aa:	d80a      	bhi.n	800f7c2 <_printf_i+0x32>
 800f7ac:	2f00      	cmp	r7, #0
 800f7ae:	f000 80d1 	beq.w	800f954 <_printf_i+0x1c4>
 800f7b2:	2f58      	cmp	r7, #88	@ 0x58
 800f7b4:	f000 80b8 	beq.w	800f928 <_printf_i+0x198>
 800f7b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f7bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f7c0:	e03a      	b.n	800f838 <_printf_i+0xa8>
 800f7c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f7c6:	2b15      	cmp	r3, #21
 800f7c8:	d8f6      	bhi.n	800f7b8 <_printf_i+0x28>
 800f7ca:	a101      	add	r1, pc, #4	@ (adr r1, 800f7d0 <_printf_i+0x40>)
 800f7cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f7d0:	0800f829 	.word	0x0800f829
 800f7d4:	0800f83d 	.word	0x0800f83d
 800f7d8:	0800f7b9 	.word	0x0800f7b9
 800f7dc:	0800f7b9 	.word	0x0800f7b9
 800f7e0:	0800f7b9 	.word	0x0800f7b9
 800f7e4:	0800f7b9 	.word	0x0800f7b9
 800f7e8:	0800f83d 	.word	0x0800f83d
 800f7ec:	0800f7b9 	.word	0x0800f7b9
 800f7f0:	0800f7b9 	.word	0x0800f7b9
 800f7f4:	0800f7b9 	.word	0x0800f7b9
 800f7f8:	0800f7b9 	.word	0x0800f7b9
 800f7fc:	0800f93b 	.word	0x0800f93b
 800f800:	0800f867 	.word	0x0800f867
 800f804:	0800f8f5 	.word	0x0800f8f5
 800f808:	0800f7b9 	.word	0x0800f7b9
 800f80c:	0800f7b9 	.word	0x0800f7b9
 800f810:	0800f95d 	.word	0x0800f95d
 800f814:	0800f7b9 	.word	0x0800f7b9
 800f818:	0800f867 	.word	0x0800f867
 800f81c:	0800f7b9 	.word	0x0800f7b9
 800f820:	0800f7b9 	.word	0x0800f7b9
 800f824:	0800f8fd 	.word	0x0800f8fd
 800f828:	6833      	ldr	r3, [r6, #0]
 800f82a:	1d1a      	adds	r2, r3, #4
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	6032      	str	r2, [r6, #0]
 800f830:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f834:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f838:	2301      	movs	r3, #1
 800f83a:	e09c      	b.n	800f976 <_printf_i+0x1e6>
 800f83c:	6833      	ldr	r3, [r6, #0]
 800f83e:	6820      	ldr	r0, [r4, #0]
 800f840:	1d19      	adds	r1, r3, #4
 800f842:	6031      	str	r1, [r6, #0]
 800f844:	0606      	lsls	r6, r0, #24
 800f846:	d501      	bpl.n	800f84c <_printf_i+0xbc>
 800f848:	681d      	ldr	r5, [r3, #0]
 800f84a:	e003      	b.n	800f854 <_printf_i+0xc4>
 800f84c:	0645      	lsls	r5, r0, #25
 800f84e:	d5fb      	bpl.n	800f848 <_printf_i+0xb8>
 800f850:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f854:	2d00      	cmp	r5, #0
 800f856:	da03      	bge.n	800f860 <_printf_i+0xd0>
 800f858:	232d      	movs	r3, #45	@ 0x2d
 800f85a:	426d      	negs	r5, r5
 800f85c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f860:	4858      	ldr	r0, [pc, #352]	@ (800f9c4 <_printf_i+0x234>)
 800f862:	230a      	movs	r3, #10
 800f864:	e011      	b.n	800f88a <_printf_i+0xfa>
 800f866:	6821      	ldr	r1, [r4, #0]
 800f868:	6833      	ldr	r3, [r6, #0]
 800f86a:	0608      	lsls	r0, r1, #24
 800f86c:	f853 5b04 	ldr.w	r5, [r3], #4
 800f870:	d402      	bmi.n	800f878 <_printf_i+0xe8>
 800f872:	0649      	lsls	r1, r1, #25
 800f874:	bf48      	it	mi
 800f876:	b2ad      	uxthmi	r5, r5
 800f878:	2f6f      	cmp	r7, #111	@ 0x6f
 800f87a:	4852      	ldr	r0, [pc, #328]	@ (800f9c4 <_printf_i+0x234>)
 800f87c:	6033      	str	r3, [r6, #0]
 800f87e:	bf14      	ite	ne
 800f880:	230a      	movne	r3, #10
 800f882:	2308      	moveq	r3, #8
 800f884:	2100      	movs	r1, #0
 800f886:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f88a:	6866      	ldr	r6, [r4, #4]
 800f88c:	60a6      	str	r6, [r4, #8]
 800f88e:	2e00      	cmp	r6, #0
 800f890:	db05      	blt.n	800f89e <_printf_i+0x10e>
 800f892:	6821      	ldr	r1, [r4, #0]
 800f894:	432e      	orrs	r6, r5
 800f896:	f021 0104 	bic.w	r1, r1, #4
 800f89a:	6021      	str	r1, [r4, #0]
 800f89c:	d04b      	beq.n	800f936 <_printf_i+0x1a6>
 800f89e:	4616      	mov	r6, r2
 800f8a0:	fbb5 f1f3 	udiv	r1, r5, r3
 800f8a4:	fb03 5711 	mls	r7, r3, r1, r5
 800f8a8:	5dc7      	ldrb	r7, [r0, r7]
 800f8aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f8ae:	462f      	mov	r7, r5
 800f8b0:	42bb      	cmp	r3, r7
 800f8b2:	460d      	mov	r5, r1
 800f8b4:	d9f4      	bls.n	800f8a0 <_printf_i+0x110>
 800f8b6:	2b08      	cmp	r3, #8
 800f8b8:	d10b      	bne.n	800f8d2 <_printf_i+0x142>
 800f8ba:	6823      	ldr	r3, [r4, #0]
 800f8bc:	07df      	lsls	r7, r3, #31
 800f8be:	d508      	bpl.n	800f8d2 <_printf_i+0x142>
 800f8c0:	6923      	ldr	r3, [r4, #16]
 800f8c2:	6861      	ldr	r1, [r4, #4]
 800f8c4:	4299      	cmp	r1, r3
 800f8c6:	bfde      	ittt	le
 800f8c8:	2330      	movle	r3, #48	@ 0x30
 800f8ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f8ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f8d2:	1b92      	subs	r2, r2, r6
 800f8d4:	6122      	str	r2, [r4, #16]
 800f8d6:	f8cd a000 	str.w	sl, [sp]
 800f8da:	464b      	mov	r3, r9
 800f8dc:	aa03      	add	r2, sp, #12
 800f8de:	4621      	mov	r1, r4
 800f8e0:	4640      	mov	r0, r8
 800f8e2:	f7ff fee7 	bl	800f6b4 <_printf_common>
 800f8e6:	3001      	adds	r0, #1
 800f8e8:	d14a      	bne.n	800f980 <_printf_i+0x1f0>
 800f8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ee:	b004      	add	sp, #16
 800f8f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8f4:	6823      	ldr	r3, [r4, #0]
 800f8f6:	f043 0320 	orr.w	r3, r3, #32
 800f8fa:	6023      	str	r3, [r4, #0]
 800f8fc:	4832      	ldr	r0, [pc, #200]	@ (800f9c8 <_printf_i+0x238>)
 800f8fe:	2778      	movs	r7, #120	@ 0x78
 800f900:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f904:	6823      	ldr	r3, [r4, #0]
 800f906:	6831      	ldr	r1, [r6, #0]
 800f908:	061f      	lsls	r7, r3, #24
 800f90a:	f851 5b04 	ldr.w	r5, [r1], #4
 800f90e:	d402      	bmi.n	800f916 <_printf_i+0x186>
 800f910:	065f      	lsls	r7, r3, #25
 800f912:	bf48      	it	mi
 800f914:	b2ad      	uxthmi	r5, r5
 800f916:	6031      	str	r1, [r6, #0]
 800f918:	07d9      	lsls	r1, r3, #31
 800f91a:	bf44      	itt	mi
 800f91c:	f043 0320 	orrmi.w	r3, r3, #32
 800f920:	6023      	strmi	r3, [r4, #0]
 800f922:	b11d      	cbz	r5, 800f92c <_printf_i+0x19c>
 800f924:	2310      	movs	r3, #16
 800f926:	e7ad      	b.n	800f884 <_printf_i+0xf4>
 800f928:	4826      	ldr	r0, [pc, #152]	@ (800f9c4 <_printf_i+0x234>)
 800f92a:	e7e9      	b.n	800f900 <_printf_i+0x170>
 800f92c:	6823      	ldr	r3, [r4, #0]
 800f92e:	f023 0320 	bic.w	r3, r3, #32
 800f932:	6023      	str	r3, [r4, #0]
 800f934:	e7f6      	b.n	800f924 <_printf_i+0x194>
 800f936:	4616      	mov	r6, r2
 800f938:	e7bd      	b.n	800f8b6 <_printf_i+0x126>
 800f93a:	6833      	ldr	r3, [r6, #0]
 800f93c:	6825      	ldr	r5, [r4, #0]
 800f93e:	6961      	ldr	r1, [r4, #20]
 800f940:	1d18      	adds	r0, r3, #4
 800f942:	6030      	str	r0, [r6, #0]
 800f944:	062e      	lsls	r6, r5, #24
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	d501      	bpl.n	800f94e <_printf_i+0x1be>
 800f94a:	6019      	str	r1, [r3, #0]
 800f94c:	e002      	b.n	800f954 <_printf_i+0x1c4>
 800f94e:	0668      	lsls	r0, r5, #25
 800f950:	d5fb      	bpl.n	800f94a <_printf_i+0x1ba>
 800f952:	8019      	strh	r1, [r3, #0]
 800f954:	2300      	movs	r3, #0
 800f956:	6123      	str	r3, [r4, #16]
 800f958:	4616      	mov	r6, r2
 800f95a:	e7bc      	b.n	800f8d6 <_printf_i+0x146>
 800f95c:	6833      	ldr	r3, [r6, #0]
 800f95e:	1d1a      	adds	r2, r3, #4
 800f960:	6032      	str	r2, [r6, #0]
 800f962:	681e      	ldr	r6, [r3, #0]
 800f964:	6862      	ldr	r2, [r4, #4]
 800f966:	2100      	movs	r1, #0
 800f968:	4630      	mov	r0, r6
 800f96a:	f7f0 fcb9 	bl	80002e0 <memchr>
 800f96e:	b108      	cbz	r0, 800f974 <_printf_i+0x1e4>
 800f970:	1b80      	subs	r0, r0, r6
 800f972:	6060      	str	r0, [r4, #4]
 800f974:	6863      	ldr	r3, [r4, #4]
 800f976:	6123      	str	r3, [r4, #16]
 800f978:	2300      	movs	r3, #0
 800f97a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f97e:	e7aa      	b.n	800f8d6 <_printf_i+0x146>
 800f980:	6923      	ldr	r3, [r4, #16]
 800f982:	4632      	mov	r2, r6
 800f984:	4649      	mov	r1, r9
 800f986:	4640      	mov	r0, r8
 800f988:	47d0      	blx	sl
 800f98a:	3001      	adds	r0, #1
 800f98c:	d0ad      	beq.n	800f8ea <_printf_i+0x15a>
 800f98e:	6823      	ldr	r3, [r4, #0]
 800f990:	079b      	lsls	r3, r3, #30
 800f992:	d413      	bmi.n	800f9bc <_printf_i+0x22c>
 800f994:	68e0      	ldr	r0, [r4, #12]
 800f996:	9b03      	ldr	r3, [sp, #12]
 800f998:	4298      	cmp	r0, r3
 800f99a:	bfb8      	it	lt
 800f99c:	4618      	movlt	r0, r3
 800f99e:	e7a6      	b.n	800f8ee <_printf_i+0x15e>
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	4632      	mov	r2, r6
 800f9a4:	4649      	mov	r1, r9
 800f9a6:	4640      	mov	r0, r8
 800f9a8:	47d0      	blx	sl
 800f9aa:	3001      	adds	r0, #1
 800f9ac:	d09d      	beq.n	800f8ea <_printf_i+0x15a>
 800f9ae:	3501      	adds	r5, #1
 800f9b0:	68e3      	ldr	r3, [r4, #12]
 800f9b2:	9903      	ldr	r1, [sp, #12]
 800f9b4:	1a5b      	subs	r3, r3, r1
 800f9b6:	42ab      	cmp	r3, r5
 800f9b8:	dcf2      	bgt.n	800f9a0 <_printf_i+0x210>
 800f9ba:	e7eb      	b.n	800f994 <_printf_i+0x204>
 800f9bc:	2500      	movs	r5, #0
 800f9be:	f104 0619 	add.w	r6, r4, #25
 800f9c2:	e7f5      	b.n	800f9b0 <_printf_i+0x220>
 800f9c4:	08018a82 	.word	0x08018a82
 800f9c8:	08018a93 	.word	0x08018a93

0800f9cc <std>:
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	b510      	push	{r4, lr}
 800f9d0:	4604      	mov	r4, r0
 800f9d2:	e9c0 3300 	strd	r3, r3, [r0]
 800f9d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f9da:	6083      	str	r3, [r0, #8]
 800f9dc:	8181      	strh	r1, [r0, #12]
 800f9de:	6643      	str	r3, [r0, #100]	@ 0x64
 800f9e0:	81c2      	strh	r2, [r0, #14]
 800f9e2:	6183      	str	r3, [r0, #24]
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	2208      	movs	r2, #8
 800f9e8:	305c      	adds	r0, #92	@ 0x5c
 800f9ea:	f000 f937 	bl	800fc5c <memset>
 800f9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800fa24 <std+0x58>)
 800f9f0:	6263      	str	r3, [r4, #36]	@ 0x24
 800f9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800fa28 <std+0x5c>)
 800f9f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f9f6:	4b0d      	ldr	r3, [pc, #52]	@ (800fa2c <std+0x60>)
 800f9f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f9fa:	4b0d      	ldr	r3, [pc, #52]	@ (800fa30 <std+0x64>)
 800f9fc:	6323      	str	r3, [r4, #48]	@ 0x30
 800f9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800fa34 <std+0x68>)
 800fa00:	6224      	str	r4, [r4, #32]
 800fa02:	429c      	cmp	r4, r3
 800fa04:	d006      	beq.n	800fa14 <std+0x48>
 800fa06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fa0a:	4294      	cmp	r4, r2
 800fa0c:	d002      	beq.n	800fa14 <std+0x48>
 800fa0e:	33d0      	adds	r3, #208	@ 0xd0
 800fa10:	429c      	cmp	r4, r3
 800fa12:	d105      	bne.n	800fa20 <std+0x54>
 800fa14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fa18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa1c:	f000 b9aa 	b.w	800fd74 <__retarget_lock_init_recursive>
 800fa20:	bd10      	pop	{r4, pc}
 800fa22:	bf00      	nop
 800fa24:	0800fb95 	.word	0x0800fb95
 800fa28:	0800fbb7 	.word	0x0800fbb7
 800fa2c:	0800fbef 	.word	0x0800fbef
 800fa30:	0800fc13 	.word	0x0800fc13
 800fa34:	24000ef0 	.word	0x24000ef0

0800fa38 <stdio_exit_handler>:
 800fa38:	4a02      	ldr	r2, [pc, #8]	@ (800fa44 <stdio_exit_handler+0xc>)
 800fa3a:	4903      	ldr	r1, [pc, #12]	@ (800fa48 <stdio_exit_handler+0x10>)
 800fa3c:	4803      	ldr	r0, [pc, #12]	@ (800fa4c <stdio_exit_handler+0x14>)
 800fa3e:	f000 b869 	b.w	800fb14 <_fwalk_sglue>
 800fa42:	bf00      	nop
 800fa44:	240000a0 	.word	0x240000a0
 800fa48:	0801148d 	.word	0x0801148d
 800fa4c:	240000b0 	.word	0x240000b0

0800fa50 <cleanup_stdio>:
 800fa50:	6841      	ldr	r1, [r0, #4]
 800fa52:	4b0c      	ldr	r3, [pc, #48]	@ (800fa84 <cleanup_stdio+0x34>)
 800fa54:	4299      	cmp	r1, r3
 800fa56:	b510      	push	{r4, lr}
 800fa58:	4604      	mov	r4, r0
 800fa5a:	d001      	beq.n	800fa60 <cleanup_stdio+0x10>
 800fa5c:	f001 fd16 	bl	801148c <_fflush_r>
 800fa60:	68a1      	ldr	r1, [r4, #8]
 800fa62:	4b09      	ldr	r3, [pc, #36]	@ (800fa88 <cleanup_stdio+0x38>)
 800fa64:	4299      	cmp	r1, r3
 800fa66:	d002      	beq.n	800fa6e <cleanup_stdio+0x1e>
 800fa68:	4620      	mov	r0, r4
 800fa6a:	f001 fd0f 	bl	801148c <_fflush_r>
 800fa6e:	68e1      	ldr	r1, [r4, #12]
 800fa70:	4b06      	ldr	r3, [pc, #24]	@ (800fa8c <cleanup_stdio+0x3c>)
 800fa72:	4299      	cmp	r1, r3
 800fa74:	d004      	beq.n	800fa80 <cleanup_stdio+0x30>
 800fa76:	4620      	mov	r0, r4
 800fa78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa7c:	f001 bd06 	b.w	801148c <_fflush_r>
 800fa80:	bd10      	pop	{r4, pc}
 800fa82:	bf00      	nop
 800fa84:	24000ef0 	.word	0x24000ef0
 800fa88:	24000f58 	.word	0x24000f58
 800fa8c:	24000fc0 	.word	0x24000fc0

0800fa90 <global_stdio_init.part.0>:
 800fa90:	b510      	push	{r4, lr}
 800fa92:	4b0b      	ldr	r3, [pc, #44]	@ (800fac0 <global_stdio_init.part.0+0x30>)
 800fa94:	4c0b      	ldr	r4, [pc, #44]	@ (800fac4 <global_stdio_init.part.0+0x34>)
 800fa96:	4a0c      	ldr	r2, [pc, #48]	@ (800fac8 <global_stdio_init.part.0+0x38>)
 800fa98:	601a      	str	r2, [r3, #0]
 800fa9a:	4620      	mov	r0, r4
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	2104      	movs	r1, #4
 800faa0:	f7ff ff94 	bl	800f9cc <std>
 800faa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800faa8:	2201      	movs	r2, #1
 800faaa:	2109      	movs	r1, #9
 800faac:	f7ff ff8e 	bl	800f9cc <std>
 800fab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fab4:	2202      	movs	r2, #2
 800fab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800faba:	2112      	movs	r1, #18
 800fabc:	f7ff bf86 	b.w	800f9cc <std>
 800fac0:	24001028 	.word	0x24001028
 800fac4:	24000ef0 	.word	0x24000ef0
 800fac8:	0800fa39 	.word	0x0800fa39

0800facc <__sfp_lock_acquire>:
 800facc:	4801      	ldr	r0, [pc, #4]	@ (800fad4 <__sfp_lock_acquire+0x8>)
 800face:	f000 b952 	b.w	800fd76 <__retarget_lock_acquire_recursive>
 800fad2:	bf00      	nop
 800fad4:	24001031 	.word	0x24001031

0800fad8 <__sfp_lock_release>:
 800fad8:	4801      	ldr	r0, [pc, #4]	@ (800fae0 <__sfp_lock_release+0x8>)
 800fada:	f000 b94d 	b.w	800fd78 <__retarget_lock_release_recursive>
 800fade:	bf00      	nop
 800fae0:	24001031 	.word	0x24001031

0800fae4 <__sinit>:
 800fae4:	b510      	push	{r4, lr}
 800fae6:	4604      	mov	r4, r0
 800fae8:	f7ff fff0 	bl	800facc <__sfp_lock_acquire>
 800faec:	6a23      	ldr	r3, [r4, #32]
 800faee:	b11b      	cbz	r3, 800faf8 <__sinit+0x14>
 800faf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800faf4:	f7ff bff0 	b.w	800fad8 <__sfp_lock_release>
 800faf8:	4b04      	ldr	r3, [pc, #16]	@ (800fb0c <__sinit+0x28>)
 800fafa:	6223      	str	r3, [r4, #32]
 800fafc:	4b04      	ldr	r3, [pc, #16]	@ (800fb10 <__sinit+0x2c>)
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d1f5      	bne.n	800faf0 <__sinit+0xc>
 800fb04:	f7ff ffc4 	bl	800fa90 <global_stdio_init.part.0>
 800fb08:	e7f2      	b.n	800faf0 <__sinit+0xc>
 800fb0a:	bf00      	nop
 800fb0c:	0800fa51 	.word	0x0800fa51
 800fb10:	24001028 	.word	0x24001028

0800fb14 <_fwalk_sglue>:
 800fb14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb18:	4607      	mov	r7, r0
 800fb1a:	4688      	mov	r8, r1
 800fb1c:	4614      	mov	r4, r2
 800fb1e:	2600      	movs	r6, #0
 800fb20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb24:	f1b9 0901 	subs.w	r9, r9, #1
 800fb28:	d505      	bpl.n	800fb36 <_fwalk_sglue+0x22>
 800fb2a:	6824      	ldr	r4, [r4, #0]
 800fb2c:	2c00      	cmp	r4, #0
 800fb2e:	d1f7      	bne.n	800fb20 <_fwalk_sglue+0xc>
 800fb30:	4630      	mov	r0, r6
 800fb32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb36:	89ab      	ldrh	r3, [r5, #12]
 800fb38:	2b01      	cmp	r3, #1
 800fb3a:	d907      	bls.n	800fb4c <_fwalk_sglue+0x38>
 800fb3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb40:	3301      	adds	r3, #1
 800fb42:	d003      	beq.n	800fb4c <_fwalk_sglue+0x38>
 800fb44:	4629      	mov	r1, r5
 800fb46:	4638      	mov	r0, r7
 800fb48:	47c0      	blx	r8
 800fb4a:	4306      	orrs	r6, r0
 800fb4c:	3568      	adds	r5, #104	@ 0x68
 800fb4e:	e7e9      	b.n	800fb24 <_fwalk_sglue+0x10>

0800fb50 <siprintf>:
 800fb50:	b40e      	push	{r1, r2, r3}
 800fb52:	b510      	push	{r4, lr}
 800fb54:	b09d      	sub	sp, #116	@ 0x74
 800fb56:	ab1f      	add	r3, sp, #124	@ 0x7c
 800fb58:	9002      	str	r0, [sp, #8]
 800fb5a:	9006      	str	r0, [sp, #24]
 800fb5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fb60:	480a      	ldr	r0, [pc, #40]	@ (800fb8c <siprintf+0x3c>)
 800fb62:	9107      	str	r1, [sp, #28]
 800fb64:	9104      	str	r1, [sp, #16]
 800fb66:	490a      	ldr	r1, [pc, #40]	@ (800fb90 <siprintf+0x40>)
 800fb68:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb6c:	9105      	str	r1, [sp, #20]
 800fb6e:	2400      	movs	r4, #0
 800fb70:	a902      	add	r1, sp, #8
 800fb72:	6800      	ldr	r0, [r0, #0]
 800fb74:	9301      	str	r3, [sp, #4]
 800fb76:	941b      	str	r4, [sp, #108]	@ 0x6c
 800fb78:	f001 fb08 	bl	801118c <_svfiprintf_r>
 800fb7c:	9b02      	ldr	r3, [sp, #8]
 800fb7e:	701c      	strb	r4, [r3, #0]
 800fb80:	b01d      	add	sp, #116	@ 0x74
 800fb82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb86:	b003      	add	sp, #12
 800fb88:	4770      	bx	lr
 800fb8a:	bf00      	nop
 800fb8c:	240000ac 	.word	0x240000ac
 800fb90:	ffff0208 	.word	0xffff0208

0800fb94 <__sread>:
 800fb94:	b510      	push	{r4, lr}
 800fb96:	460c      	mov	r4, r1
 800fb98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb9c:	f000 f88c 	bl	800fcb8 <_read_r>
 800fba0:	2800      	cmp	r0, #0
 800fba2:	bfab      	itete	ge
 800fba4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fba6:	89a3      	ldrhlt	r3, [r4, #12]
 800fba8:	181b      	addge	r3, r3, r0
 800fbaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fbae:	bfac      	ite	ge
 800fbb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fbb2:	81a3      	strhlt	r3, [r4, #12]
 800fbb4:	bd10      	pop	{r4, pc}

0800fbb6 <__swrite>:
 800fbb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbba:	461f      	mov	r7, r3
 800fbbc:	898b      	ldrh	r3, [r1, #12]
 800fbbe:	05db      	lsls	r3, r3, #23
 800fbc0:	4605      	mov	r5, r0
 800fbc2:	460c      	mov	r4, r1
 800fbc4:	4616      	mov	r6, r2
 800fbc6:	d505      	bpl.n	800fbd4 <__swrite+0x1e>
 800fbc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbcc:	2302      	movs	r3, #2
 800fbce:	2200      	movs	r2, #0
 800fbd0:	f000 f860 	bl	800fc94 <_lseek_r>
 800fbd4:	89a3      	ldrh	r3, [r4, #12]
 800fbd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fbde:	81a3      	strh	r3, [r4, #12]
 800fbe0:	4632      	mov	r2, r6
 800fbe2:	463b      	mov	r3, r7
 800fbe4:	4628      	mov	r0, r5
 800fbe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbea:	f000 b887 	b.w	800fcfc <_write_r>

0800fbee <__sseek>:
 800fbee:	b510      	push	{r4, lr}
 800fbf0:	460c      	mov	r4, r1
 800fbf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbf6:	f000 f84d 	bl	800fc94 <_lseek_r>
 800fbfa:	1c43      	adds	r3, r0, #1
 800fbfc:	89a3      	ldrh	r3, [r4, #12]
 800fbfe:	bf15      	itete	ne
 800fc00:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fc02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fc06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fc0a:	81a3      	strheq	r3, [r4, #12]
 800fc0c:	bf18      	it	ne
 800fc0e:	81a3      	strhne	r3, [r4, #12]
 800fc10:	bd10      	pop	{r4, pc}

0800fc12 <__sclose>:
 800fc12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc16:	f000 b82d 	b.w	800fc74 <_close_r>
	...

0800fc1c <_vsiprintf_r>:
 800fc1c:	b510      	push	{r4, lr}
 800fc1e:	b09a      	sub	sp, #104	@ 0x68
 800fc20:	2400      	movs	r4, #0
 800fc22:	9100      	str	r1, [sp, #0]
 800fc24:	9104      	str	r1, [sp, #16]
 800fc26:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fc2a:	9105      	str	r1, [sp, #20]
 800fc2c:	9102      	str	r1, [sp, #8]
 800fc2e:	4905      	ldr	r1, [pc, #20]	@ (800fc44 <_vsiprintf_r+0x28>)
 800fc30:	9103      	str	r1, [sp, #12]
 800fc32:	4669      	mov	r1, sp
 800fc34:	9419      	str	r4, [sp, #100]	@ 0x64
 800fc36:	f001 faa9 	bl	801118c <_svfiprintf_r>
 800fc3a:	9b00      	ldr	r3, [sp, #0]
 800fc3c:	701c      	strb	r4, [r3, #0]
 800fc3e:	b01a      	add	sp, #104	@ 0x68
 800fc40:	bd10      	pop	{r4, pc}
 800fc42:	bf00      	nop
 800fc44:	ffff0208 	.word	0xffff0208

0800fc48 <vsiprintf>:
 800fc48:	4613      	mov	r3, r2
 800fc4a:	460a      	mov	r2, r1
 800fc4c:	4601      	mov	r1, r0
 800fc4e:	4802      	ldr	r0, [pc, #8]	@ (800fc58 <vsiprintf+0x10>)
 800fc50:	6800      	ldr	r0, [r0, #0]
 800fc52:	f7ff bfe3 	b.w	800fc1c <_vsiprintf_r>
 800fc56:	bf00      	nop
 800fc58:	240000ac 	.word	0x240000ac

0800fc5c <memset>:
 800fc5c:	4402      	add	r2, r0
 800fc5e:	4603      	mov	r3, r0
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d100      	bne.n	800fc66 <memset+0xa>
 800fc64:	4770      	bx	lr
 800fc66:	f803 1b01 	strb.w	r1, [r3], #1
 800fc6a:	e7f9      	b.n	800fc60 <memset+0x4>

0800fc6c <_localeconv_r>:
 800fc6c:	4800      	ldr	r0, [pc, #0]	@ (800fc70 <_localeconv_r+0x4>)
 800fc6e:	4770      	bx	lr
 800fc70:	240001ec 	.word	0x240001ec

0800fc74 <_close_r>:
 800fc74:	b538      	push	{r3, r4, r5, lr}
 800fc76:	4d06      	ldr	r5, [pc, #24]	@ (800fc90 <_close_r+0x1c>)
 800fc78:	2300      	movs	r3, #0
 800fc7a:	4604      	mov	r4, r0
 800fc7c:	4608      	mov	r0, r1
 800fc7e:	602b      	str	r3, [r5, #0]
 800fc80:	f7fe fb74 	bl	800e36c <_close>
 800fc84:	1c43      	adds	r3, r0, #1
 800fc86:	d102      	bne.n	800fc8e <_close_r+0x1a>
 800fc88:	682b      	ldr	r3, [r5, #0]
 800fc8a:	b103      	cbz	r3, 800fc8e <_close_r+0x1a>
 800fc8c:	6023      	str	r3, [r4, #0]
 800fc8e:	bd38      	pop	{r3, r4, r5, pc}
 800fc90:	2400102c 	.word	0x2400102c

0800fc94 <_lseek_r>:
 800fc94:	b538      	push	{r3, r4, r5, lr}
 800fc96:	4d07      	ldr	r5, [pc, #28]	@ (800fcb4 <_lseek_r+0x20>)
 800fc98:	4604      	mov	r4, r0
 800fc9a:	4608      	mov	r0, r1
 800fc9c:	4611      	mov	r1, r2
 800fc9e:	2200      	movs	r2, #0
 800fca0:	602a      	str	r2, [r5, #0]
 800fca2:	461a      	mov	r2, r3
 800fca4:	f7fe fb89 	bl	800e3ba <_lseek>
 800fca8:	1c43      	adds	r3, r0, #1
 800fcaa:	d102      	bne.n	800fcb2 <_lseek_r+0x1e>
 800fcac:	682b      	ldr	r3, [r5, #0]
 800fcae:	b103      	cbz	r3, 800fcb2 <_lseek_r+0x1e>
 800fcb0:	6023      	str	r3, [r4, #0]
 800fcb2:	bd38      	pop	{r3, r4, r5, pc}
 800fcb4:	2400102c 	.word	0x2400102c

0800fcb8 <_read_r>:
 800fcb8:	b538      	push	{r3, r4, r5, lr}
 800fcba:	4d07      	ldr	r5, [pc, #28]	@ (800fcd8 <_read_r+0x20>)
 800fcbc:	4604      	mov	r4, r0
 800fcbe:	4608      	mov	r0, r1
 800fcc0:	4611      	mov	r1, r2
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	602a      	str	r2, [r5, #0]
 800fcc6:	461a      	mov	r2, r3
 800fcc8:	f7fe fb17 	bl	800e2fa <_read>
 800fccc:	1c43      	adds	r3, r0, #1
 800fcce:	d102      	bne.n	800fcd6 <_read_r+0x1e>
 800fcd0:	682b      	ldr	r3, [r5, #0]
 800fcd2:	b103      	cbz	r3, 800fcd6 <_read_r+0x1e>
 800fcd4:	6023      	str	r3, [r4, #0]
 800fcd6:	bd38      	pop	{r3, r4, r5, pc}
 800fcd8:	2400102c 	.word	0x2400102c

0800fcdc <_sbrk_r>:
 800fcdc:	b538      	push	{r3, r4, r5, lr}
 800fcde:	4d06      	ldr	r5, [pc, #24]	@ (800fcf8 <_sbrk_r+0x1c>)
 800fce0:	2300      	movs	r3, #0
 800fce2:	4604      	mov	r4, r0
 800fce4:	4608      	mov	r0, r1
 800fce6:	602b      	str	r3, [r5, #0]
 800fce8:	f7fe fb74 	bl	800e3d4 <_sbrk>
 800fcec:	1c43      	adds	r3, r0, #1
 800fcee:	d102      	bne.n	800fcf6 <_sbrk_r+0x1a>
 800fcf0:	682b      	ldr	r3, [r5, #0]
 800fcf2:	b103      	cbz	r3, 800fcf6 <_sbrk_r+0x1a>
 800fcf4:	6023      	str	r3, [r4, #0]
 800fcf6:	bd38      	pop	{r3, r4, r5, pc}
 800fcf8:	2400102c 	.word	0x2400102c

0800fcfc <_write_r>:
 800fcfc:	b538      	push	{r3, r4, r5, lr}
 800fcfe:	4d07      	ldr	r5, [pc, #28]	@ (800fd1c <_write_r+0x20>)
 800fd00:	4604      	mov	r4, r0
 800fd02:	4608      	mov	r0, r1
 800fd04:	4611      	mov	r1, r2
 800fd06:	2200      	movs	r2, #0
 800fd08:	602a      	str	r2, [r5, #0]
 800fd0a:	461a      	mov	r2, r3
 800fd0c:	f7fe fb12 	bl	800e334 <_write>
 800fd10:	1c43      	adds	r3, r0, #1
 800fd12:	d102      	bne.n	800fd1a <_write_r+0x1e>
 800fd14:	682b      	ldr	r3, [r5, #0]
 800fd16:	b103      	cbz	r3, 800fd1a <_write_r+0x1e>
 800fd18:	6023      	str	r3, [r4, #0]
 800fd1a:	bd38      	pop	{r3, r4, r5, pc}
 800fd1c:	2400102c 	.word	0x2400102c

0800fd20 <__errno>:
 800fd20:	4b01      	ldr	r3, [pc, #4]	@ (800fd28 <__errno+0x8>)
 800fd22:	6818      	ldr	r0, [r3, #0]
 800fd24:	4770      	bx	lr
 800fd26:	bf00      	nop
 800fd28:	240000ac 	.word	0x240000ac

0800fd2c <__libc_init_array>:
 800fd2c:	b570      	push	{r4, r5, r6, lr}
 800fd2e:	4d0d      	ldr	r5, [pc, #52]	@ (800fd64 <__libc_init_array+0x38>)
 800fd30:	4c0d      	ldr	r4, [pc, #52]	@ (800fd68 <__libc_init_array+0x3c>)
 800fd32:	1b64      	subs	r4, r4, r5
 800fd34:	10a4      	asrs	r4, r4, #2
 800fd36:	2600      	movs	r6, #0
 800fd38:	42a6      	cmp	r6, r4
 800fd3a:	d109      	bne.n	800fd50 <__libc_init_array+0x24>
 800fd3c:	4d0b      	ldr	r5, [pc, #44]	@ (800fd6c <__libc_init_array+0x40>)
 800fd3e:	4c0c      	ldr	r4, [pc, #48]	@ (800fd70 <__libc_init_array+0x44>)
 800fd40:	f001 ff32 	bl	8011ba8 <_init>
 800fd44:	1b64      	subs	r4, r4, r5
 800fd46:	10a4      	asrs	r4, r4, #2
 800fd48:	2600      	movs	r6, #0
 800fd4a:	42a6      	cmp	r6, r4
 800fd4c:	d105      	bne.n	800fd5a <__libc_init_array+0x2e>
 800fd4e:	bd70      	pop	{r4, r5, r6, pc}
 800fd50:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd54:	4798      	blx	r3
 800fd56:	3601      	adds	r6, #1
 800fd58:	e7ee      	b.n	800fd38 <__libc_init_array+0xc>
 800fd5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd5e:	4798      	blx	r3
 800fd60:	3601      	adds	r6, #1
 800fd62:	e7f2      	b.n	800fd4a <__libc_init_array+0x1e>
 800fd64:	08018dec 	.word	0x08018dec
 800fd68:	08018dec 	.word	0x08018dec
 800fd6c:	08018dec 	.word	0x08018dec
 800fd70:	08018df0 	.word	0x08018df0

0800fd74 <__retarget_lock_init_recursive>:
 800fd74:	4770      	bx	lr

0800fd76 <__retarget_lock_acquire_recursive>:
 800fd76:	4770      	bx	lr

0800fd78 <__retarget_lock_release_recursive>:
 800fd78:	4770      	bx	lr

0800fd7a <quorem>:
 800fd7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd7e:	6903      	ldr	r3, [r0, #16]
 800fd80:	690c      	ldr	r4, [r1, #16]
 800fd82:	42a3      	cmp	r3, r4
 800fd84:	4607      	mov	r7, r0
 800fd86:	db7e      	blt.n	800fe86 <quorem+0x10c>
 800fd88:	3c01      	subs	r4, #1
 800fd8a:	f101 0814 	add.w	r8, r1, #20
 800fd8e:	00a3      	lsls	r3, r4, #2
 800fd90:	f100 0514 	add.w	r5, r0, #20
 800fd94:	9300      	str	r3, [sp, #0]
 800fd96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fd9a:	9301      	str	r3, [sp, #4]
 800fd9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fda0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fda4:	3301      	adds	r3, #1
 800fda6:	429a      	cmp	r2, r3
 800fda8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fdac:	fbb2 f6f3 	udiv	r6, r2, r3
 800fdb0:	d32e      	bcc.n	800fe10 <quorem+0x96>
 800fdb2:	f04f 0a00 	mov.w	sl, #0
 800fdb6:	46c4      	mov	ip, r8
 800fdb8:	46ae      	mov	lr, r5
 800fdba:	46d3      	mov	fp, sl
 800fdbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fdc0:	b298      	uxth	r0, r3
 800fdc2:	fb06 a000 	mla	r0, r6, r0, sl
 800fdc6:	0c02      	lsrs	r2, r0, #16
 800fdc8:	0c1b      	lsrs	r3, r3, #16
 800fdca:	fb06 2303 	mla	r3, r6, r3, r2
 800fdce:	f8de 2000 	ldr.w	r2, [lr]
 800fdd2:	b280      	uxth	r0, r0
 800fdd4:	b292      	uxth	r2, r2
 800fdd6:	1a12      	subs	r2, r2, r0
 800fdd8:	445a      	add	r2, fp
 800fdda:	f8de 0000 	ldr.w	r0, [lr]
 800fdde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fde2:	b29b      	uxth	r3, r3
 800fde4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fde8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fdec:	b292      	uxth	r2, r2
 800fdee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fdf2:	45e1      	cmp	r9, ip
 800fdf4:	f84e 2b04 	str.w	r2, [lr], #4
 800fdf8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fdfc:	d2de      	bcs.n	800fdbc <quorem+0x42>
 800fdfe:	9b00      	ldr	r3, [sp, #0]
 800fe00:	58eb      	ldr	r3, [r5, r3]
 800fe02:	b92b      	cbnz	r3, 800fe10 <quorem+0x96>
 800fe04:	9b01      	ldr	r3, [sp, #4]
 800fe06:	3b04      	subs	r3, #4
 800fe08:	429d      	cmp	r5, r3
 800fe0a:	461a      	mov	r2, r3
 800fe0c:	d32f      	bcc.n	800fe6e <quorem+0xf4>
 800fe0e:	613c      	str	r4, [r7, #16]
 800fe10:	4638      	mov	r0, r7
 800fe12:	f001 f857 	bl	8010ec4 <__mcmp>
 800fe16:	2800      	cmp	r0, #0
 800fe18:	db25      	blt.n	800fe66 <quorem+0xec>
 800fe1a:	4629      	mov	r1, r5
 800fe1c:	2000      	movs	r0, #0
 800fe1e:	f858 2b04 	ldr.w	r2, [r8], #4
 800fe22:	f8d1 c000 	ldr.w	ip, [r1]
 800fe26:	fa1f fe82 	uxth.w	lr, r2
 800fe2a:	fa1f f38c 	uxth.w	r3, ip
 800fe2e:	eba3 030e 	sub.w	r3, r3, lr
 800fe32:	4403      	add	r3, r0
 800fe34:	0c12      	lsrs	r2, r2, #16
 800fe36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fe3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fe3e:	b29b      	uxth	r3, r3
 800fe40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe44:	45c1      	cmp	r9, r8
 800fe46:	f841 3b04 	str.w	r3, [r1], #4
 800fe4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fe4e:	d2e6      	bcs.n	800fe1e <quorem+0xa4>
 800fe50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe58:	b922      	cbnz	r2, 800fe64 <quorem+0xea>
 800fe5a:	3b04      	subs	r3, #4
 800fe5c:	429d      	cmp	r5, r3
 800fe5e:	461a      	mov	r2, r3
 800fe60:	d30b      	bcc.n	800fe7a <quorem+0x100>
 800fe62:	613c      	str	r4, [r7, #16]
 800fe64:	3601      	adds	r6, #1
 800fe66:	4630      	mov	r0, r6
 800fe68:	b003      	add	sp, #12
 800fe6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe6e:	6812      	ldr	r2, [r2, #0]
 800fe70:	3b04      	subs	r3, #4
 800fe72:	2a00      	cmp	r2, #0
 800fe74:	d1cb      	bne.n	800fe0e <quorem+0x94>
 800fe76:	3c01      	subs	r4, #1
 800fe78:	e7c6      	b.n	800fe08 <quorem+0x8e>
 800fe7a:	6812      	ldr	r2, [r2, #0]
 800fe7c:	3b04      	subs	r3, #4
 800fe7e:	2a00      	cmp	r2, #0
 800fe80:	d1ef      	bne.n	800fe62 <quorem+0xe8>
 800fe82:	3c01      	subs	r4, #1
 800fe84:	e7ea      	b.n	800fe5c <quorem+0xe2>
 800fe86:	2000      	movs	r0, #0
 800fe88:	e7ee      	b.n	800fe68 <quorem+0xee>
 800fe8a:	0000      	movs	r0, r0
 800fe8c:	0000      	movs	r0, r0
	...

0800fe90 <_dtoa_r>:
 800fe90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe94:	ed2d 8b02 	vpush	{d8}
 800fe98:	69c7      	ldr	r7, [r0, #28]
 800fe9a:	b091      	sub	sp, #68	@ 0x44
 800fe9c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800fea0:	ec55 4b10 	vmov	r4, r5, d0
 800fea4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800fea6:	9107      	str	r1, [sp, #28]
 800fea8:	4681      	mov	r9, r0
 800feaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800feac:	930d      	str	r3, [sp, #52]	@ 0x34
 800feae:	b97f      	cbnz	r7, 800fed0 <_dtoa_r+0x40>
 800feb0:	2010      	movs	r0, #16
 800feb2:	f7ff f8a1 	bl	800eff8 <malloc>
 800feb6:	4602      	mov	r2, r0
 800feb8:	f8c9 001c 	str.w	r0, [r9, #28]
 800febc:	b920      	cbnz	r0, 800fec8 <_dtoa_r+0x38>
 800febe:	4ba0      	ldr	r3, [pc, #640]	@ (8010140 <_dtoa_r+0x2b0>)
 800fec0:	21ef      	movs	r1, #239	@ 0xef
 800fec2:	48a0      	ldr	r0, [pc, #640]	@ (8010144 <_dtoa_r+0x2b4>)
 800fec4:	f001 fb32 	bl	801152c <__assert_func>
 800fec8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fecc:	6007      	str	r7, [r0, #0]
 800fece:	60c7      	str	r7, [r0, #12]
 800fed0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fed4:	6819      	ldr	r1, [r3, #0]
 800fed6:	b159      	cbz	r1, 800fef0 <_dtoa_r+0x60>
 800fed8:	685a      	ldr	r2, [r3, #4]
 800feda:	604a      	str	r2, [r1, #4]
 800fedc:	2301      	movs	r3, #1
 800fede:	4093      	lsls	r3, r2
 800fee0:	608b      	str	r3, [r1, #8]
 800fee2:	4648      	mov	r0, r9
 800fee4:	f000 fdbc 	bl	8010a60 <_Bfree>
 800fee8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800feec:	2200      	movs	r2, #0
 800feee:	601a      	str	r2, [r3, #0]
 800fef0:	1e2b      	subs	r3, r5, #0
 800fef2:	bfbb      	ittet	lt
 800fef4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fef8:	9303      	strlt	r3, [sp, #12]
 800fefa:	2300      	movge	r3, #0
 800fefc:	2201      	movlt	r2, #1
 800fefe:	bfac      	ite	ge
 800ff00:	6033      	strge	r3, [r6, #0]
 800ff02:	6032      	strlt	r2, [r6, #0]
 800ff04:	4b90      	ldr	r3, [pc, #576]	@ (8010148 <_dtoa_r+0x2b8>)
 800ff06:	9e03      	ldr	r6, [sp, #12]
 800ff08:	43b3      	bics	r3, r6
 800ff0a:	d110      	bne.n	800ff2e <_dtoa_r+0x9e>
 800ff0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ff0e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ff12:	6013      	str	r3, [r2, #0]
 800ff14:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ff18:	4323      	orrs	r3, r4
 800ff1a:	f000 84e6 	beq.w	80108ea <_dtoa_r+0xa5a>
 800ff1e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ff20:	4f8a      	ldr	r7, [pc, #552]	@ (801014c <_dtoa_r+0x2bc>)
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	f000 84e8 	beq.w	80108f8 <_dtoa_r+0xa68>
 800ff28:	1cfb      	adds	r3, r7, #3
 800ff2a:	f000 bce3 	b.w	80108f4 <_dtoa_r+0xa64>
 800ff2e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ff32:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ff36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff3a:	d10a      	bne.n	800ff52 <_dtoa_r+0xc2>
 800ff3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ff3e:	2301      	movs	r3, #1
 800ff40:	6013      	str	r3, [r2, #0]
 800ff42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ff44:	b113      	cbz	r3, 800ff4c <_dtoa_r+0xbc>
 800ff46:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ff48:	4b81      	ldr	r3, [pc, #516]	@ (8010150 <_dtoa_r+0x2c0>)
 800ff4a:	6013      	str	r3, [r2, #0]
 800ff4c:	4f81      	ldr	r7, [pc, #516]	@ (8010154 <_dtoa_r+0x2c4>)
 800ff4e:	f000 bcd3 	b.w	80108f8 <_dtoa_r+0xa68>
 800ff52:	aa0e      	add	r2, sp, #56	@ 0x38
 800ff54:	a90f      	add	r1, sp, #60	@ 0x3c
 800ff56:	4648      	mov	r0, r9
 800ff58:	eeb0 0b48 	vmov.f64	d0, d8
 800ff5c:	f001 f862 	bl	8011024 <__d2b>
 800ff60:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ff64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ff66:	9001      	str	r0, [sp, #4]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d045      	beq.n	800fff8 <_dtoa_r+0x168>
 800ff6c:	eeb0 7b48 	vmov.f64	d7, d8
 800ff70:	ee18 1a90 	vmov	r1, s17
 800ff74:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ff78:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ff7c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ff80:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ff84:	2500      	movs	r5, #0
 800ff86:	ee07 1a90 	vmov	s15, r1
 800ff8a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800ff8e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010128 <_dtoa_r+0x298>
 800ff92:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ff96:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010130 <_dtoa_r+0x2a0>
 800ff9a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ff9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010138 <_dtoa_r+0x2a8>
 800ffa2:	ee07 3a90 	vmov	s15, r3
 800ffa6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ffaa:	eeb0 7b46 	vmov.f64	d7, d6
 800ffae:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ffb2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ffb6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ffba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffbe:	ee16 8a90 	vmov	r8, s13
 800ffc2:	d508      	bpl.n	800ffd6 <_dtoa_r+0x146>
 800ffc4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ffc8:	eeb4 6b47 	vcmp.f64	d6, d7
 800ffcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffd0:	bf18      	it	ne
 800ffd2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800ffd6:	f1b8 0f16 	cmp.w	r8, #22
 800ffda:	d82b      	bhi.n	8010034 <_dtoa_r+0x1a4>
 800ffdc:	495e      	ldr	r1, [pc, #376]	@ (8010158 <_dtoa_r+0x2c8>)
 800ffde:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ffe2:	ed91 7b00 	vldr	d7, [r1]
 800ffe6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ffea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffee:	d501      	bpl.n	800fff4 <_dtoa_r+0x164>
 800fff0:	f108 38ff 	add.w	r8, r8, #4294967295
 800fff4:	2100      	movs	r1, #0
 800fff6:	e01e      	b.n	8010036 <_dtoa_r+0x1a6>
 800fff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fffa:	4413      	add	r3, r2
 800fffc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010000:	2920      	cmp	r1, #32
 8010002:	bfc1      	itttt	gt
 8010004:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010008:	408e      	lslgt	r6, r1
 801000a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801000e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8010012:	bfd6      	itet	le
 8010014:	f1c1 0120 	rsble	r1, r1, #32
 8010018:	4331      	orrgt	r1, r6
 801001a:	fa04 f101 	lslle.w	r1, r4, r1
 801001e:	ee07 1a90 	vmov	s15, r1
 8010022:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010026:	3b01      	subs	r3, #1
 8010028:	ee17 1a90 	vmov	r1, s15
 801002c:	2501      	movs	r5, #1
 801002e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8010032:	e7a8      	b.n	800ff86 <_dtoa_r+0xf6>
 8010034:	2101      	movs	r1, #1
 8010036:	1ad2      	subs	r2, r2, r3
 8010038:	1e53      	subs	r3, r2, #1
 801003a:	9306      	str	r3, [sp, #24]
 801003c:	bf45      	ittet	mi
 801003e:	f1c2 0301 	rsbmi	r3, r2, #1
 8010042:	9304      	strmi	r3, [sp, #16]
 8010044:	2300      	movpl	r3, #0
 8010046:	2300      	movmi	r3, #0
 8010048:	bf4c      	ite	mi
 801004a:	9306      	strmi	r3, [sp, #24]
 801004c:	9304      	strpl	r3, [sp, #16]
 801004e:	f1b8 0f00 	cmp.w	r8, #0
 8010052:	910c      	str	r1, [sp, #48]	@ 0x30
 8010054:	db18      	blt.n	8010088 <_dtoa_r+0x1f8>
 8010056:	9b06      	ldr	r3, [sp, #24]
 8010058:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801005c:	4443      	add	r3, r8
 801005e:	9306      	str	r3, [sp, #24]
 8010060:	2300      	movs	r3, #0
 8010062:	9a07      	ldr	r2, [sp, #28]
 8010064:	2a09      	cmp	r2, #9
 8010066:	d845      	bhi.n	80100f4 <_dtoa_r+0x264>
 8010068:	2a05      	cmp	r2, #5
 801006a:	bfc4      	itt	gt
 801006c:	3a04      	subgt	r2, #4
 801006e:	9207      	strgt	r2, [sp, #28]
 8010070:	9a07      	ldr	r2, [sp, #28]
 8010072:	f1a2 0202 	sub.w	r2, r2, #2
 8010076:	bfcc      	ite	gt
 8010078:	2400      	movgt	r4, #0
 801007a:	2401      	movle	r4, #1
 801007c:	2a03      	cmp	r2, #3
 801007e:	d844      	bhi.n	801010a <_dtoa_r+0x27a>
 8010080:	e8df f002 	tbb	[pc, r2]
 8010084:	0b173634 	.word	0x0b173634
 8010088:	9b04      	ldr	r3, [sp, #16]
 801008a:	2200      	movs	r2, #0
 801008c:	eba3 0308 	sub.w	r3, r3, r8
 8010090:	9304      	str	r3, [sp, #16]
 8010092:	920a      	str	r2, [sp, #40]	@ 0x28
 8010094:	f1c8 0300 	rsb	r3, r8, #0
 8010098:	e7e3      	b.n	8010062 <_dtoa_r+0x1d2>
 801009a:	2201      	movs	r2, #1
 801009c:	9208      	str	r2, [sp, #32]
 801009e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80100a0:	eb08 0b02 	add.w	fp, r8, r2
 80100a4:	f10b 0a01 	add.w	sl, fp, #1
 80100a8:	4652      	mov	r2, sl
 80100aa:	2a01      	cmp	r2, #1
 80100ac:	bfb8      	it	lt
 80100ae:	2201      	movlt	r2, #1
 80100b0:	e006      	b.n	80100c0 <_dtoa_r+0x230>
 80100b2:	2201      	movs	r2, #1
 80100b4:	9208      	str	r2, [sp, #32]
 80100b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80100b8:	2a00      	cmp	r2, #0
 80100ba:	dd29      	ble.n	8010110 <_dtoa_r+0x280>
 80100bc:	4693      	mov	fp, r2
 80100be:	4692      	mov	sl, r2
 80100c0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80100c4:	2100      	movs	r1, #0
 80100c6:	2004      	movs	r0, #4
 80100c8:	f100 0614 	add.w	r6, r0, #20
 80100cc:	4296      	cmp	r6, r2
 80100ce:	d926      	bls.n	801011e <_dtoa_r+0x28e>
 80100d0:	6079      	str	r1, [r7, #4]
 80100d2:	4648      	mov	r0, r9
 80100d4:	9305      	str	r3, [sp, #20]
 80100d6:	f000 fc83 	bl	80109e0 <_Balloc>
 80100da:	9b05      	ldr	r3, [sp, #20]
 80100dc:	4607      	mov	r7, r0
 80100de:	2800      	cmp	r0, #0
 80100e0:	d13e      	bne.n	8010160 <_dtoa_r+0x2d0>
 80100e2:	4b1e      	ldr	r3, [pc, #120]	@ (801015c <_dtoa_r+0x2cc>)
 80100e4:	4602      	mov	r2, r0
 80100e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80100ea:	e6ea      	b.n	800fec2 <_dtoa_r+0x32>
 80100ec:	2200      	movs	r2, #0
 80100ee:	e7e1      	b.n	80100b4 <_dtoa_r+0x224>
 80100f0:	2200      	movs	r2, #0
 80100f2:	e7d3      	b.n	801009c <_dtoa_r+0x20c>
 80100f4:	2401      	movs	r4, #1
 80100f6:	2200      	movs	r2, #0
 80100f8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80100fc:	f04f 3bff 	mov.w	fp, #4294967295
 8010100:	2100      	movs	r1, #0
 8010102:	46da      	mov	sl, fp
 8010104:	2212      	movs	r2, #18
 8010106:	9109      	str	r1, [sp, #36]	@ 0x24
 8010108:	e7da      	b.n	80100c0 <_dtoa_r+0x230>
 801010a:	2201      	movs	r2, #1
 801010c:	9208      	str	r2, [sp, #32]
 801010e:	e7f5      	b.n	80100fc <_dtoa_r+0x26c>
 8010110:	f04f 0b01 	mov.w	fp, #1
 8010114:	46da      	mov	sl, fp
 8010116:	465a      	mov	r2, fp
 8010118:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801011c:	e7d0      	b.n	80100c0 <_dtoa_r+0x230>
 801011e:	3101      	adds	r1, #1
 8010120:	0040      	lsls	r0, r0, #1
 8010122:	e7d1      	b.n	80100c8 <_dtoa_r+0x238>
 8010124:	f3af 8000 	nop.w
 8010128:	636f4361 	.word	0x636f4361
 801012c:	3fd287a7 	.word	0x3fd287a7
 8010130:	8b60c8b3 	.word	0x8b60c8b3
 8010134:	3fc68a28 	.word	0x3fc68a28
 8010138:	509f79fb 	.word	0x509f79fb
 801013c:	3fd34413 	.word	0x3fd34413
 8010140:	08018ab1 	.word	0x08018ab1
 8010144:	08018ac8 	.word	0x08018ac8
 8010148:	7ff00000 	.word	0x7ff00000
 801014c:	08018aad 	.word	0x08018aad
 8010150:	08018a81 	.word	0x08018a81
 8010154:	08018a80 	.word	0x08018a80
 8010158:	08018c18 	.word	0x08018c18
 801015c:	08018b20 	.word	0x08018b20
 8010160:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010164:	f1ba 0f0e 	cmp.w	sl, #14
 8010168:	6010      	str	r0, [r2, #0]
 801016a:	d86e      	bhi.n	801024a <_dtoa_r+0x3ba>
 801016c:	2c00      	cmp	r4, #0
 801016e:	d06c      	beq.n	801024a <_dtoa_r+0x3ba>
 8010170:	f1b8 0f00 	cmp.w	r8, #0
 8010174:	f340 80b4 	ble.w	80102e0 <_dtoa_r+0x450>
 8010178:	4ac8      	ldr	r2, [pc, #800]	@ (801049c <_dtoa_r+0x60c>)
 801017a:	f008 010f 	and.w	r1, r8, #15
 801017e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010182:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8010186:	ed92 7b00 	vldr	d7, [r2]
 801018a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801018e:	f000 809b 	beq.w	80102c8 <_dtoa_r+0x438>
 8010192:	4ac3      	ldr	r2, [pc, #780]	@ (80104a0 <_dtoa_r+0x610>)
 8010194:	ed92 6b08 	vldr	d6, [r2, #32]
 8010198:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801019c:	ed8d 6b02 	vstr	d6, [sp, #8]
 80101a0:	f001 010f 	and.w	r1, r1, #15
 80101a4:	2203      	movs	r2, #3
 80101a6:	48be      	ldr	r0, [pc, #760]	@ (80104a0 <_dtoa_r+0x610>)
 80101a8:	2900      	cmp	r1, #0
 80101aa:	f040 808f 	bne.w	80102cc <_dtoa_r+0x43c>
 80101ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80101b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80101b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80101ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80101bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80101c0:	2900      	cmp	r1, #0
 80101c2:	f000 80b3 	beq.w	801032c <_dtoa_r+0x49c>
 80101c6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80101ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80101ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101d2:	f140 80ab 	bpl.w	801032c <_dtoa_r+0x49c>
 80101d6:	f1ba 0f00 	cmp.w	sl, #0
 80101da:	f000 80a7 	beq.w	801032c <_dtoa_r+0x49c>
 80101de:	f1bb 0f00 	cmp.w	fp, #0
 80101e2:	dd30      	ble.n	8010246 <_dtoa_r+0x3b6>
 80101e4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80101e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80101ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80101f0:	f108 31ff 	add.w	r1, r8, #4294967295
 80101f4:	9105      	str	r1, [sp, #20]
 80101f6:	3201      	adds	r2, #1
 80101f8:	465c      	mov	r4, fp
 80101fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80101fe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8010202:	ee07 2a90 	vmov	s15, r2
 8010206:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801020a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801020e:	ee15 2a90 	vmov	r2, s11
 8010212:	ec51 0b15 	vmov	r0, r1, d5
 8010216:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801021a:	2c00      	cmp	r4, #0
 801021c:	f040 808a 	bne.w	8010334 <_dtoa_r+0x4a4>
 8010220:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8010224:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010228:	ec41 0b17 	vmov	d7, r0, r1
 801022c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010234:	f300 826a 	bgt.w	801070c <_dtoa_r+0x87c>
 8010238:	eeb1 7b47 	vneg.f64	d7, d7
 801023c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010244:	d423      	bmi.n	801028e <_dtoa_r+0x3fe>
 8010246:	ed8d 8b02 	vstr	d8, [sp, #8]
 801024a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801024c:	2a00      	cmp	r2, #0
 801024e:	f2c0 8129 	blt.w	80104a4 <_dtoa_r+0x614>
 8010252:	f1b8 0f0e 	cmp.w	r8, #14
 8010256:	f300 8125 	bgt.w	80104a4 <_dtoa_r+0x614>
 801025a:	4b90      	ldr	r3, [pc, #576]	@ (801049c <_dtoa_r+0x60c>)
 801025c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010260:	ed93 6b00 	vldr	d6, [r3]
 8010264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010266:	2b00      	cmp	r3, #0
 8010268:	f280 80c8 	bge.w	80103fc <_dtoa_r+0x56c>
 801026c:	f1ba 0f00 	cmp.w	sl, #0
 8010270:	f300 80c4 	bgt.w	80103fc <_dtoa_r+0x56c>
 8010274:	d10b      	bne.n	801028e <_dtoa_r+0x3fe>
 8010276:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801027a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801027e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010282:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801028a:	f2c0 823c 	blt.w	8010706 <_dtoa_r+0x876>
 801028e:	2400      	movs	r4, #0
 8010290:	4625      	mov	r5, r4
 8010292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010294:	43db      	mvns	r3, r3
 8010296:	9305      	str	r3, [sp, #20]
 8010298:	463e      	mov	r6, r7
 801029a:	f04f 0800 	mov.w	r8, #0
 801029e:	4621      	mov	r1, r4
 80102a0:	4648      	mov	r0, r9
 80102a2:	f000 fbdd 	bl	8010a60 <_Bfree>
 80102a6:	2d00      	cmp	r5, #0
 80102a8:	f000 80a2 	beq.w	80103f0 <_dtoa_r+0x560>
 80102ac:	f1b8 0f00 	cmp.w	r8, #0
 80102b0:	d005      	beq.n	80102be <_dtoa_r+0x42e>
 80102b2:	45a8      	cmp	r8, r5
 80102b4:	d003      	beq.n	80102be <_dtoa_r+0x42e>
 80102b6:	4641      	mov	r1, r8
 80102b8:	4648      	mov	r0, r9
 80102ba:	f000 fbd1 	bl	8010a60 <_Bfree>
 80102be:	4629      	mov	r1, r5
 80102c0:	4648      	mov	r0, r9
 80102c2:	f000 fbcd 	bl	8010a60 <_Bfree>
 80102c6:	e093      	b.n	80103f0 <_dtoa_r+0x560>
 80102c8:	2202      	movs	r2, #2
 80102ca:	e76c      	b.n	80101a6 <_dtoa_r+0x316>
 80102cc:	07cc      	lsls	r4, r1, #31
 80102ce:	d504      	bpl.n	80102da <_dtoa_r+0x44a>
 80102d0:	ed90 6b00 	vldr	d6, [r0]
 80102d4:	3201      	adds	r2, #1
 80102d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80102da:	1049      	asrs	r1, r1, #1
 80102dc:	3008      	adds	r0, #8
 80102de:	e763      	b.n	80101a8 <_dtoa_r+0x318>
 80102e0:	d022      	beq.n	8010328 <_dtoa_r+0x498>
 80102e2:	f1c8 0100 	rsb	r1, r8, #0
 80102e6:	4a6d      	ldr	r2, [pc, #436]	@ (801049c <_dtoa_r+0x60c>)
 80102e8:	f001 000f 	and.w	r0, r1, #15
 80102ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80102f0:	ed92 7b00 	vldr	d7, [r2]
 80102f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80102f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80102fc:	4868      	ldr	r0, [pc, #416]	@ (80104a0 <_dtoa_r+0x610>)
 80102fe:	1109      	asrs	r1, r1, #4
 8010300:	2400      	movs	r4, #0
 8010302:	2202      	movs	r2, #2
 8010304:	b929      	cbnz	r1, 8010312 <_dtoa_r+0x482>
 8010306:	2c00      	cmp	r4, #0
 8010308:	f43f af57 	beq.w	80101ba <_dtoa_r+0x32a>
 801030c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010310:	e753      	b.n	80101ba <_dtoa_r+0x32a>
 8010312:	07ce      	lsls	r6, r1, #31
 8010314:	d505      	bpl.n	8010322 <_dtoa_r+0x492>
 8010316:	ed90 6b00 	vldr	d6, [r0]
 801031a:	3201      	adds	r2, #1
 801031c:	2401      	movs	r4, #1
 801031e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010322:	1049      	asrs	r1, r1, #1
 8010324:	3008      	adds	r0, #8
 8010326:	e7ed      	b.n	8010304 <_dtoa_r+0x474>
 8010328:	2202      	movs	r2, #2
 801032a:	e746      	b.n	80101ba <_dtoa_r+0x32a>
 801032c:	f8cd 8014 	str.w	r8, [sp, #20]
 8010330:	4654      	mov	r4, sl
 8010332:	e762      	b.n	80101fa <_dtoa_r+0x36a>
 8010334:	4a59      	ldr	r2, [pc, #356]	@ (801049c <_dtoa_r+0x60c>)
 8010336:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801033a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801033e:	9a08      	ldr	r2, [sp, #32]
 8010340:	ec41 0b17 	vmov	d7, r0, r1
 8010344:	443c      	add	r4, r7
 8010346:	b34a      	cbz	r2, 801039c <_dtoa_r+0x50c>
 8010348:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801034c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8010350:	463e      	mov	r6, r7
 8010352:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8010356:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801035a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801035e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010362:	ee14 2a90 	vmov	r2, s9
 8010366:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801036a:	3230      	adds	r2, #48	@ 0x30
 801036c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010370:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010378:	f806 2b01 	strb.w	r2, [r6], #1
 801037c:	d438      	bmi.n	80103f0 <_dtoa_r+0x560>
 801037e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8010382:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8010386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801038a:	d46e      	bmi.n	801046a <_dtoa_r+0x5da>
 801038c:	42a6      	cmp	r6, r4
 801038e:	f43f af5a 	beq.w	8010246 <_dtoa_r+0x3b6>
 8010392:	ee27 7b03 	vmul.f64	d7, d7, d3
 8010396:	ee26 6b03 	vmul.f64	d6, d6, d3
 801039a:	e7e0      	b.n	801035e <_dtoa_r+0x4ce>
 801039c:	4621      	mov	r1, r4
 801039e:	463e      	mov	r6, r7
 80103a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80103a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80103a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80103ac:	ee14 2a90 	vmov	r2, s9
 80103b0:	3230      	adds	r2, #48	@ 0x30
 80103b2:	f806 2b01 	strb.w	r2, [r6], #1
 80103b6:	42a6      	cmp	r6, r4
 80103b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80103bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80103c0:	d119      	bne.n	80103f6 <_dtoa_r+0x566>
 80103c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80103c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80103ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80103ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103d2:	dc4a      	bgt.n	801046a <_dtoa_r+0x5da>
 80103d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80103d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80103dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103e0:	f57f af31 	bpl.w	8010246 <_dtoa_r+0x3b6>
 80103e4:	460e      	mov	r6, r1
 80103e6:	3901      	subs	r1, #1
 80103e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80103ec:	2b30      	cmp	r3, #48	@ 0x30
 80103ee:	d0f9      	beq.n	80103e4 <_dtoa_r+0x554>
 80103f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80103f4:	e027      	b.n	8010446 <_dtoa_r+0x5b6>
 80103f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80103fa:	e7d5      	b.n	80103a8 <_dtoa_r+0x518>
 80103fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010400:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8010404:	463e      	mov	r6, r7
 8010406:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801040a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801040e:	ee15 3a10 	vmov	r3, s10
 8010412:	3330      	adds	r3, #48	@ 0x30
 8010414:	f806 3b01 	strb.w	r3, [r6], #1
 8010418:	1bf3      	subs	r3, r6, r7
 801041a:	459a      	cmp	sl, r3
 801041c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8010420:	eea3 7b46 	vfms.f64	d7, d3, d6
 8010424:	d132      	bne.n	801048c <_dtoa_r+0x5fc>
 8010426:	ee37 7b07 	vadd.f64	d7, d7, d7
 801042a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801042e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010432:	dc18      	bgt.n	8010466 <_dtoa_r+0x5d6>
 8010434:	eeb4 7b46 	vcmp.f64	d7, d6
 8010438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801043c:	d103      	bne.n	8010446 <_dtoa_r+0x5b6>
 801043e:	ee15 3a10 	vmov	r3, s10
 8010442:	07db      	lsls	r3, r3, #31
 8010444:	d40f      	bmi.n	8010466 <_dtoa_r+0x5d6>
 8010446:	9901      	ldr	r1, [sp, #4]
 8010448:	4648      	mov	r0, r9
 801044a:	f000 fb09 	bl	8010a60 <_Bfree>
 801044e:	2300      	movs	r3, #0
 8010450:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010452:	7033      	strb	r3, [r6, #0]
 8010454:	f108 0301 	add.w	r3, r8, #1
 8010458:	6013      	str	r3, [r2, #0]
 801045a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801045c:	2b00      	cmp	r3, #0
 801045e:	f000 824b 	beq.w	80108f8 <_dtoa_r+0xa68>
 8010462:	601e      	str	r6, [r3, #0]
 8010464:	e248      	b.n	80108f8 <_dtoa_r+0xa68>
 8010466:	f8cd 8014 	str.w	r8, [sp, #20]
 801046a:	4633      	mov	r3, r6
 801046c:	461e      	mov	r6, r3
 801046e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010472:	2a39      	cmp	r2, #57	@ 0x39
 8010474:	d106      	bne.n	8010484 <_dtoa_r+0x5f4>
 8010476:	429f      	cmp	r7, r3
 8010478:	d1f8      	bne.n	801046c <_dtoa_r+0x5dc>
 801047a:	9a05      	ldr	r2, [sp, #20]
 801047c:	3201      	adds	r2, #1
 801047e:	9205      	str	r2, [sp, #20]
 8010480:	2230      	movs	r2, #48	@ 0x30
 8010482:	703a      	strb	r2, [r7, #0]
 8010484:	781a      	ldrb	r2, [r3, #0]
 8010486:	3201      	adds	r2, #1
 8010488:	701a      	strb	r2, [r3, #0]
 801048a:	e7b1      	b.n	80103f0 <_dtoa_r+0x560>
 801048c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010490:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010498:	d1b5      	bne.n	8010406 <_dtoa_r+0x576>
 801049a:	e7d4      	b.n	8010446 <_dtoa_r+0x5b6>
 801049c:	08018c18 	.word	0x08018c18
 80104a0:	08018bf0 	.word	0x08018bf0
 80104a4:	9908      	ldr	r1, [sp, #32]
 80104a6:	2900      	cmp	r1, #0
 80104a8:	f000 80e9 	beq.w	801067e <_dtoa_r+0x7ee>
 80104ac:	9907      	ldr	r1, [sp, #28]
 80104ae:	2901      	cmp	r1, #1
 80104b0:	f300 80cb 	bgt.w	801064a <_dtoa_r+0x7ba>
 80104b4:	2d00      	cmp	r5, #0
 80104b6:	f000 80c4 	beq.w	8010642 <_dtoa_r+0x7b2>
 80104ba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80104be:	9e04      	ldr	r6, [sp, #16]
 80104c0:	461c      	mov	r4, r3
 80104c2:	9305      	str	r3, [sp, #20]
 80104c4:	9b04      	ldr	r3, [sp, #16]
 80104c6:	4413      	add	r3, r2
 80104c8:	9304      	str	r3, [sp, #16]
 80104ca:	9b06      	ldr	r3, [sp, #24]
 80104cc:	2101      	movs	r1, #1
 80104ce:	4413      	add	r3, r2
 80104d0:	4648      	mov	r0, r9
 80104d2:	9306      	str	r3, [sp, #24]
 80104d4:	f000 fb78 	bl	8010bc8 <__i2b>
 80104d8:	9b05      	ldr	r3, [sp, #20]
 80104da:	4605      	mov	r5, r0
 80104dc:	b166      	cbz	r6, 80104f8 <_dtoa_r+0x668>
 80104de:	9a06      	ldr	r2, [sp, #24]
 80104e0:	2a00      	cmp	r2, #0
 80104e2:	dd09      	ble.n	80104f8 <_dtoa_r+0x668>
 80104e4:	42b2      	cmp	r2, r6
 80104e6:	9904      	ldr	r1, [sp, #16]
 80104e8:	bfa8      	it	ge
 80104ea:	4632      	movge	r2, r6
 80104ec:	1a89      	subs	r1, r1, r2
 80104ee:	9104      	str	r1, [sp, #16]
 80104f0:	9906      	ldr	r1, [sp, #24]
 80104f2:	1ab6      	subs	r6, r6, r2
 80104f4:	1a8a      	subs	r2, r1, r2
 80104f6:	9206      	str	r2, [sp, #24]
 80104f8:	b30b      	cbz	r3, 801053e <_dtoa_r+0x6ae>
 80104fa:	9a08      	ldr	r2, [sp, #32]
 80104fc:	2a00      	cmp	r2, #0
 80104fe:	f000 80c5 	beq.w	801068c <_dtoa_r+0x7fc>
 8010502:	2c00      	cmp	r4, #0
 8010504:	f000 80bf 	beq.w	8010686 <_dtoa_r+0x7f6>
 8010508:	4629      	mov	r1, r5
 801050a:	4622      	mov	r2, r4
 801050c:	4648      	mov	r0, r9
 801050e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010510:	f000 fc12 	bl	8010d38 <__pow5mult>
 8010514:	9a01      	ldr	r2, [sp, #4]
 8010516:	4601      	mov	r1, r0
 8010518:	4605      	mov	r5, r0
 801051a:	4648      	mov	r0, r9
 801051c:	f000 fb6a 	bl	8010bf4 <__multiply>
 8010520:	9901      	ldr	r1, [sp, #4]
 8010522:	9005      	str	r0, [sp, #20]
 8010524:	4648      	mov	r0, r9
 8010526:	f000 fa9b 	bl	8010a60 <_Bfree>
 801052a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801052c:	1b1b      	subs	r3, r3, r4
 801052e:	f000 80b0 	beq.w	8010692 <_dtoa_r+0x802>
 8010532:	9905      	ldr	r1, [sp, #20]
 8010534:	461a      	mov	r2, r3
 8010536:	4648      	mov	r0, r9
 8010538:	f000 fbfe 	bl	8010d38 <__pow5mult>
 801053c:	9001      	str	r0, [sp, #4]
 801053e:	2101      	movs	r1, #1
 8010540:	4648      	mov	r0, r9
 8010542:	f000 fb41 	bl	8010bc8 <__i2b>
 8010546:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010548:	4604      	mov	r4, r0
 801054a:	2b00      	cmp	r3, #0
 801054c:	f000 81da 	beq.w	8010904 <_dtoa_r+0xa74>
 8010550:	461a      	mov	r2, r3
 8010552:	4601      	mov	r1, r0
 8010554:	4648      	mov	r0, r9
 8010556:	f000 fbef 	bl	8010d38 <__pow5mult>
 801055a:	9b07      	ldr	r3, [sp, #28]
 801055c:	2b01      	cmp	r3, #1
 801055e:	4604      	mov	r4, r0
 8010560:	f300 80a0 	bgt.w	80106a4 <_dtoa_r+0x814>
 8010564:	9b02      	ldr	r3, [sp, #8]
 8010566:	2b00      	cmp	r3, #0
 8010568:	f040 8096 	bne.w	8010698 <_dtoa_r+0x808>
 801056c:	9b03      	ldr	r3, [sp, #12]
 801056e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8010572:	2a00      	cmp	r2, #0
 8010574:	f040 8092 	bne.w	801069c <_dtoa_r+0x80c>
 8010578:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801057c:	0d12      	lsrs	r2, r2, #20
 801057e:	0512      	lsls	r2, r2, #20
 8010580:	2a00      	cmp	r2, #0
 8010582:	f000 808d 	beq.w	80106a0 <_dtoa_r+0x810>
 8010586:	9b04      	ldr	r3, [sp, #16]
 8010588:	3301      	adds	r3, #1
 801058a:	9304      	str	r3, [sp, #16]
 801058c:	9b06      	ldr	r3, [sp, #24]
 801058e:	3301      	adds	r3, #1
 8010590:	9306      	str	r3, [sp, #24]
 8010592:	2301      	movs	r3, #1
 8010594:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010596:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010598:	2b00      	cmp	r3, #0
 801059a:	f000 81b9 	beq.w	8010910 <_dtoa_r+0xa80>
 801059e:	6922      	ldr	r2, [r4, #16]
 80105a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80105a4:	6910      	ldr	r0, [r2, #16]
 80105a6:	f000 fac3 	bl	8010b30 <__hi0bits>
 80105aa:	f1c0 0020 	rsb	r0, r0, #32
 80105ae:	9b06      	ldr	r3, [sp, #24]
 80105b0:	4418      	add	r0, r3
 80105b2:	f010 001f 	ands.w	r0, r0, #31
 80105b6:	f000 8081 	beq.w	80106bc <_dtoa_r+0x82c>
 80105ba:	f1c0 0220 	rsb	r2, r0, #32
 80105be:	2a04      	cmp	r2, #4
 80105c0:	dd73      	ble.n	80106aa <_dtoa_r+0x81a>
 80105c2:	9b04      	ldr	r3, [sp, #16]
 80105c4:	f1c0 001c 	rsb	r0, r0, #28
 80105c8:	4403      	add	r3, r0
 80105ca:	9304      	str	r3, [sp, #16]
 80105cc:	9b06      	ldr	r3, [sp, #24]
 80105ce:	4406      	add	r6, r0
 80105d0:	4403      	add	r3, r0
 80105d2:	9306      	str	r3, [sp, #24]
 80105d4:	9b04      	ldr	r3, [sp, #16]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	dd05      	ble.n	80105e6 <_dtoa_r+0x756>
 80105da:	9901      	ldr	r1, [sp, #4]
 80105dc:	461a      	mov	r2, r3
 80105de:	4648      	mov	r0, r9
 80105e0:	f000 fc04 	bl	8010dec <__lshift>
 80105e4:	9001      	str	r0, [sp, #4]
 80105e6:	9b06      	ldr	r3, [sp, #24]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	dd05      	ble.n	80105f8 <_dtoa_r+0x768>
 80105ec:	4621      	mov	r1, r4
 80105ee:	461a      	mov	r2, r3
 80105f0:	4648      	mov	r0, r9
 80105f2:	f000 fbfb 	bl	8010dec <__lshift>
 80105f6:	4604      	mov	r4, r0
 80105f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d060      	beq.n	80106c0 <_dtoa_r+0x830>
 80105fe:	9801      	ldr	r0, [sp, #4]
 8010600:	4621      	mov	r1, r4
 8010602:	f000 fc5f 	bl	8010ec4 <__mcmp>
 8010606:	2800      	cmp	r0, #0
 8010608:	da5a      	bge.n	80106c0 <_dtoa_r+0x830>
 801060a:	f108 33ff 	add.w	r3, r8, #4294967295
 801060e:	9305      	str	r3, [sp, #20]
 8010610:	9901      	ldr	r1, [sp, #4]
 8010612:	2300      	movs	r3, #0
 8010614:	220a      	movs	r2, #10
 8010616:	4648      	mov	r0, r9
 8010618:	f000 fa44 	bl	8010aa4 <__multadd>
 801061c:	9b08      	ldr	r3, [sp, #32]
 801061e:	9001      	str	r0, [sp, #4]
 8010620:	2b00      	cmp	r3, #0
 8010622:	f000 8177 	beq.w	8010914 <_dtoa_r+0xa84>
 8010626:	4629      	mov	r1, r5
 8010628:	2300      	movs	r3, #0
 801062a:	220a      	movs	r2, #10
 801062c:	4648      	mov	r0, r9
 801062e:	f000 fa39 	bl	8010aa4 <__multadd>
 8010632:	f1bb 0f00 	cmp.w	fp, #0
 8010636:	4605      	mov	r5, r0
 8010638:	dc6e      	bgt.n	8010718 <_dtoa_r+0x888>
 801063a:	9b07      	ldr	r3, [sp, #28]
 801063c:	2b02      	cmp	r3, #2
 801063e:	dc48      	bgt.n	80106d2 <_dtoa_r+0x842>
 8010640:	e06a      	b.n	8010718 <_dtoa_r+0x888>
 8010642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010644:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010648:	e739      	b.n	80104be <_dtoa_r+0x62e>
 801064a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801064e:	42a3      	cmp	r3, r4
 8010650:	db07      	blt.n	8010662 <_dtoa_r+0x7d2>
 8010652:	f1ba 0f00 	cmp.w	sl, #0
 8010656:	eba3 0404 	sub.w	r4, r3, r4
 801065a:	db0b      	blt.n	8010674 <_dtoa_r+0x7e4>
 801065c:	9e04      	ldr	r6, [sp, #16]
 801065e:	4652      	mov	r2, sl
 8010660:	e72f      	b.n	80104c2 <_dtoa_r+0x632>
 8010662:	1ae2      	subs	r2, r4, r3
 8010664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010666:	9e04      	ldr	r6, [sp, #16]
 8010668:	4413      	add	r3, r2
 801066a:	930a      	str	r3, [sp, #40]	@ 0x28
 801066c:	4652      	mov	r2, sl
 801066e:	4623      	mov	r3, r4
 8010670:	2400      	movs	r4, #0
 8010672:	e726      	b.n	80104c2 <_dtoa_r+0x632>
 8010674:	9a04      	ldr	r2, [sp, #16]
 8010676:	eba2 060a 	sub.w	r6, r2, sl
 801067a:	2200      	movs	r2, #0
 801067c:	e721      	b.n	80104c2 <_dtoa_r+0x632>
 801067e:	9e04      	ldr	r6, [sp, #16]
 8010680:	9d08      	ldr	r5, [sp, #32]
 8010682:	461c      	mov	r4, r3
 8010684:	e72a      	b.n	80104dc <_dtoa_r+0x64c>
 8010686:	9a01      	ldr	r2, [sp, #4]
 8010688:	9205      	str	r2, [sp, #20]
 801068a:	e752      	b.n	8010532 <_dtoa_r+0x6a2>
 801068c:	9901      	ldr	r1, [sp, #4]
 801068e:	461a      	mov	r2, r3
 8010690:	e751      	b.n	8010536 <_dtoa_r+0x6a6>
 8010692:	9b05      	ldr	r3, [sp, #20]
 8010694:	9301      	str	r3, [sp, #4]
 8010696:	e752      	b.n	801053e <_dtoa_r+0x6ae>
 8010698:	2300      	movs	r3, #0
 801069a:	e77b      	b.n	8010594 <_dtoa_r+0x704>
 801069c:	9b02      	ldr	r3, [sp, #8]
 801069e:	e779      	b.n	8010594 <_dtoa_r+0x704>
 80106a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80106a2:	e778      	b.n	8010596 <_dtoa_r+0x706>
 80106a4:	2300      	movs	r3, #0
 80106a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80106a8:	e779      	b.n	801059e <_dtoa_r+0x70e>
 80106aa:	d093      	beq.n	80105d4 <_dtoa_r+0x744>
 80106ac:	9b04      	ldr	r3, [sp, #16]
 80106ae:	321c      	adds	r2, #28
 80106b0:	4413      	add	r3, r2
 80106b2:	9304      	str	r3, [sp, #16]
 80106b4:	9b06      	ldr	r3, [sp, #24]
 80106b6:	4416      	add	r6, r2
 80106b8:	4413      	add	r3, r2
 80106ba:	e78a      	b.n	80105d2 <_dtoa_r+0x742>
 80106bc:	4602      	mov	r2, r0
 80106be:	e7f5      	b.n	80106ac <_dtoa_r+0x81c>
 80106c0:	f1ba 0f00 	cmp.w	sl, #0
 80106c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80106c8:	46d3      	mov	fp, sl
 80106ca:	dc21      	bgt.n	8010710 <_dtoa_r+0x880>
 80106cc:	9b07      	ldr	r3, [sp, #28]
 80106ce:	2b02      	cmp	r3, #2
 80106d0:	dd1e      	ble.n	8010710 <_dtoa_r+0x880>
 80106d2:	f1bb 0f00 	cmp.w	fp, #0
 80106d6:	f47f addc 	bne.w	8010292 <_dtoa_r+0x402>
 80106da:	4621      	mov	r1, r4
 80106dc:	465b      	mov	r3, fp
 80106de:	2205      	movs	r2, #5
 80106e0:	4648      	mov	r0, r9
 80106e2:	f000 f9df 	bl	8010aa4 <__multadd>
 80106e6:	4601      	mov	r1, r0
 80106e8:	4604      	mov	r4, r0
 80106ea:	9801      	ldr	r0, [sp, #4]
 80106ec:	f000 fbea 	bl	8010ec4 <__mcmp>
 80106f0:	2800      	cmp	r0, #0
 80106f2:	f77f adce 	ble.w	8010292 <_dtoa_r+0x402>
 80106f6:	463e      	mov	r6, r7
 80106f8:	2331      	movs	r3, #49	@ 0x31
 80106fa:	f806 3b01 	strb.w	r3, [r6], #1
 80106fe:	9b05      	ldr	r3, [sp, #20]
 8010700:	3301      	adds	r3, #1
 8010702:	9305      	str	r3, [sp, #20]
 8010704:	e5c9      	b.n	801029a <_dtoa_r+0x40a>
 8010706:	f8cd 8014 	str.w	r8, [sp, #20]
 801070a:	4654      	mov	r4, sl
 801070c:	4625      	mov	r5, r4
 801070e:	e7f2      	b.n	80106f6 <_dtoa_r+0x866>
 8010710:	9b08      	ldr	r3, [sp, #32]
 8010712:	2b00      	cmp	r3, #0
 8010714:	f000 8102 	beq.w	801091c <_dtoa_r+0xa8c>
 8010718:	2e00      	cmp	r6, #0
 801071a:	dd05      	ble.n	8010728 <_dtoa_r+0x898>
 801071c:	4629      	mov	r1, r5
 801071e:	4632      	mov	r2, r6
 8010720:	4648      	mov	r0, r9
 8010722:	f000 fb63 	bl	8010dec <__lshift>
 8010726:	4605      	mov	r5, r0
 8010728:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801072a:	2b00      	cmp	r3, #0
 801072c:	d058      	beq.n	80107e0 <_dtoa_r+0x950>
 801072e:	6869      	ldr	r1, [r5, #4]
 8010730:	4648      	mov	r0, r9
 8010732:	f000 f955 	bl	80109e0 <_Balloc>
 8010736:	4606      	mov	r6, r0
 8010738:	b928      	cbnz	r0, 8010746 <_dtoa_r+0x8b6>
 801073a:	4b82      	ldr	r3, [pc, #520]	@ (8010944 <_dtoa_r+0xab4>)
 801073c:	4602      	mov	r2, r0
 801073e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010742:	f7ff bbbe 	b.w	800fec2 <_dtoa_r+0x32>
 8010746:	692a      	ldr	r2, [r5, #16]
 8010748:	3202      	adds	r2, #2
 801074a:	0092      	lsls	r2, r2, #2
 801074c:	f105 010c 	add.w	r1, r5, #12
 8010750:	300c      	adds	r0, #12
 8010752:	f000 fedd 	bl	8011510 <memcpy>
 8010756:	2201      	movs	r2, #1
 8010758:	4631      	mov	r1, r6
 801075a:	4648      	mov	r0, r9
 801075c:	f000 fb46 	bl	8010dec <__lshift>
 8010760:	1c7b      	adds	r3, r7, #1
 8010762:	9304      	str	r3, [sp, #16]
 8010764:	eb07 030b 	add.w	r3, r7, fp
 8010768:	9309      	str	r3, [sp, #36]	@ 0x24
 801076a:	9b02      	ldr	r3, [sp, #8]
 801076c:	f003 0301 	and.w	r3, r3, #1
 8010770:	46a8      	mov	r8, r5
 8010772:	9308      	str	r3, [sp, #32]
 8010774:	4605      	mov	r5, r0
 8010776:	9b04      	ldr	r3, [sp, #16]
 8010778:	9801      	ldr	r0, [sp, #4]
 801077a:	4621      	mov	r1, r4
 801077c:	f103 3bff 	add.w	fp, r3, #4294967295
 8010780:	f7ff fafb 	bl	800fd7a <quorem>
 8010784:	4641      	mov	r1, r8
 8010786:	9002      	str	r0, [sp, #8]
 8010788:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801078c:	9801      	ldr	r0, [sp, #4]
 801078e:	f000 fb99 	bl	8010ec4 <__mcmp>
 8010792:	462a      	mov	r2, r5
 8010794:	9006      	str	r0, [sp, #24]
 8010796:	4621      	mov	r1, r4
 8010798:	4648      	mov	r0, r9
 801079a:	f000 fbaf 	bl	8010efc <__mdiff>
 801079e:	68c2      	ldr	r2, [r0, #12]
 80107a0:	4606      	mov	r6, r0
 80107a2:	b9fa      	cbnz	r2, 80107e4 <_dtoa_r+0x954>
 80107a4:	4601      	mov	r1, r0
 80107a6:	9801      	ldr	r0, [sp, #4]
 80107a8:	f000 fb8c 	bl	8010ec4 <__mcmp>
 80107ac:	4602      	mov	r2, r0
 80107ae:	4631      	mov	r1, r6
 80107b0:	4648      	mov	r0, r9
 80107b2:	920a      	str	r2, [sp, #40]	@ 0x28
 80107b4:	f000 f954 	bl	8010a60 <_Bfree>
 80107b8:	9b07      	ldr	r3, [sp, #28]
 80107ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80107bc:	9e04      	ldr	r6, [sp, #16]
 80107be:	ea42 0103 	orr.w	r1, r2, r3
 80107c2:	9b08      	ldr	r3, [sp, #32]
 80107c4:	4319      	orrs	r1, r3
 80107c6:	d10f      	bne.n	80107e8 <_dtoa_r+0x958>
 80107c8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80107cc:	d028      	beq.n	8010820 <_dtoa_r+0x990>
 80107ce:	9b06      	ldr	r3, [sp, #24]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	dd02      	ble.n	80107da <_dtoa_r+0x94a>
 80107d4:	9b02      	ldr	r3, [sp, #8]
 80107d6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80107da:	f88b a000 	strb.w	sl, [fp]
 80107de:	e55e      	b.n	801029e <_dtoa_r+0x40e>
 80107e0:	4628      	mov	r0, r5
 80107e2:	e7bd      	b.n	8010760 <_dtoa_r+0x8d0>
 80107e4:	2201      	movs	r2, #1
 80107e6:	e7e2      	b.n	80107ae <_dtoa_r+0x91e>
 80107e8:	9b06      	ldr	r3, [sp, #24]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	db04      	blt.n	80107f8 <_dtoa_r+0x968>
 80107ee:	9907      	ldr	r1, [sp, #28]
 80107f0:	430b      	orrs	r3, r1
 80107f2:	9908      	ldr	r1, [sp, #32]
 80107f4:	430b      	orrs	r3, r1
 80107f6:	d120      	bne.n	801083a <_dtoa_r+0x9aa>
 80107f8:	2a00      	cmp	r2, #0
 80107fa:	ddee      	ble.n	80107da <_dtoa_r+0x94a>
 80107fc:	9901      	ldr	r1, [sp, #4]
 80107fe:	2201      	movs	r2, #1
 8010800:	4648      	mov	r0, r9
 8010802:	f000 faf3 	bl	8010dec <__lshift>
 8010806:	4621      	mov	r1, r4
 8010808:	9001      	str	r0, [sp, #4]
 801080a:	f000 fb5b 	bl	8010ec4 <__mcmp>
 801080e:	2800      	cmp	r0, #0
 8010810:	dc03      	bgt.n	801081a <_dtoa_r+0x98a>
 8010812:	d1e2      	bne.n	80107da <_dtoa_r+0x94a>
 8010814:	f01a 0f01 	tst.w	sl, #1
 8010818:	d0df      	beq.n	80107da <_dtoa_r+0x94a>
 801081a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801081e:	d1d9      	bne.n	80107d4 <_dtoa_r+0x944>
 8010820:	2339      	movs	r3, #57	@ 0x39
 8010822:	f88b 3000 	strb.w	r3, [fp]
 8010826:	4633      	mov	r3, r6
 8010828:	461e      	mov	r6, r3
 801082a:	3b01      	subs	r3, #1
 801082c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010830:	2a39      	cmp	r2, #57	@ 0x39
 8010832:	d052      	beq.n	80108da <_dtoa_r+0xa4a>
 8010834:	3201      	adds	r2, #1
 8010836:	701a      	strb	r2, [r3, #0]
 8010838:	e531      	b.n	801029e <_dtoa_r+0x40e>
 801083a:	2a00      	cmp	r2, #0
 801083c:	dd07      	ble.n	801084e <_dtoa_r+0x9be>
 801083e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010842:	d0ed      	beq.n	8010820 <_dtoa_r+0x990>
 8010844:	f10a 0301 	add.w	r3, sl, #1
 8010848:	f88b 3000 	strb.w	r3, [fp]
 801084c:	e527      	b.n	801029e <_dtoa_r+0x40e>
 801084e:	9b04      	ldr	r3, [sp, #16]
 8010850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010852:	f803 ac01 	strb.w	sl, [r3, #-1]
 8010856:	4293      	cmp	r3, r2
 8010858:	d029      	beq.n	80108ae <_dtoa_r+0xa1e>
 801085a:	9901      	ldr	r1, [sp, #4]
 801085c:	2300      	movs	r3, #0
 801085e:	220a      	movs	r2, #10
 8010860:	4648      	mov	r0, r9
 8010862:	f000 f91f 	bl	8010aa4 <__multadd>
 8010866:	45a8      	cmp	r8, r5
 8010868:	9001      	str	r0, [sp, #4]
 801086a:	f04f 0300 	mov.w	r3, #0
 801086e:	f04f 020a 	mov.w	r2, #10
 8010872:	4641      	mov	r1, r8
 8010874:	4648      	mov	r0, r9
 8010876:	d107      	bne.n	8010888 <_dtoa_r+0x9f8>
 8010878:	f000 f914 	bl	8010aa4 <__multadd>
 801087c:	4680      	mov	r8, r0
 801087e:	4605      	mov	r5, r0
 8010880:	9b04      	ldr	r3, [sp, #16]
 8010882:	3301      	adds	r3, #1
 8010884:	9304      	str	r3, [sp, #16]
 8010886:	e776      	b.n	8010776 <_dtoa_r+0x8e6>
 8010888:	f000 f90c 	bl	8010aa4 <__multadd>
 801088c:	4629      	mov	r1, r5
 801088e:	4680      	mov	r8, r0
 8010890:	2300      	movs	r3, #0
 8010892:	220a      	movs	r2, #10
 8010894:	4648      	mov	r0, r9
 8010896:	f000 f905 	bl	8010aa4 <__multadd>
 801089a:	4605      	mov	r5, r0
 801089c:	e7f0      	b.n	8010880 <_dtoa_r+0x9f0>
 801089e:	f1bb 0f00 	cmp.w	fp, #0
 80108a2:	bfcc      	ite	gt
 80108a4:	465e      	movgt	r6, fp
 80108a6:	2601      	movle	r6, #1
 80108a8:	443e      	add	r6, r7
 80108aa:	f04f 0800 	mov.w	r8, #0
 80108ae:	9901      	ldr	r1, [sp, #4]
 80108b0:	2201      	movs	r2, #1
 80108b2:	4648      	mov	r0, r9
 80108b4:	f000 fa9a 	bl	8010dec <__lshift>
 80108b8:	4621      	mov	r1, r4
 80108ba:	9001      	str	r0, [sp, #4]
 80108bc:	f000 fb02 	bl	8010ec4 <__mcmp>
 80108c0:	2800      	cmp	r0, #0
 80108c2:	dcb0      	bgt.n	8010826 <_dtoa_r+0x996>
 80108c4:	d102      	bne.n	80108cc <_dtoa_r+0xa3c>
 80108c6:	f01a 0f01 	tst.w	sl, #1
 80108ca:	d1ac      	bne.n	8010826 <_dtoa_r+0x996>
 80108cc:	4633      	mov	r3, r6
 80108ce:	461e      	mov	r6, r3
 80108d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80108d4:	2a30      	cmp	r2, #48	@ 0x30
 80108d6:	d0fa      	beq.n	80108ce <_dtoa_r+0xa3e>
 80108d8:	e4e1      	b.n	801029e <_dtoa_r+0x40e>
 80108da:	429f      	cmp	r7, r3
 80108dc:	d1a4      	bne.n	8010828 <_dtoa_r+0x998>
 80108de:	9b05      	ldr	r3, [sp, #20]
 80108e0:	3301      	adds	r3, #1
 80108e2:	9305      	str	r3, [sp, #20]
 80108e4:	2331      	movs	r3, #49	@ 0x31
 80108e6:	703b      	strb	r3, [r7, #0]
 80108e8:	e4d9      	b.n	801029e <_dtoa_r+0x40e>
 80108ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80108ec:	4f16      	ldr	r7, [pc, #88]	@ (8010948 <_dtoa_r+0xab8>)
 80108ee:	b11b      	cbz	r3, 80108f8 <_dtoa_r+0xa68>
 80108f0:	f107 0308 	add.w	r3, r7, #8
 80108f4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80108f6:	6013      	str	r3, [r2, #0]
 80108f8:	4638      	mov	r0, r7
 80108fa:	b011      	add	sp, #68	@ 0x44
 80108fc:	ecbd 8b02 	vpop	{d8}
 8010900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010904:	9b07      	ldr	r3, [sp, #28]
 8010906:	2b01      	cmp	r3, #1
 8010908:	f77f ae2c 	ble.w	8010564 <_dtoa_r+0x6d4>
 801090c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801090e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010910:	2001      	movs	r0, #1
 8010912:	e64c      	b.n	80105ae <_dtoa_r+0x71e>
 8010914:	f1bb 0f00 	cmp.w	fp, #0
 8010918:	f77f aed8 	ble.w	80106cc <_dtoa_r+0x83c>
 801091c:	463e      	mov	r6, r7
 801091e:	9801      	ldr	r0, [sp, #4]
 8010920:	4621      	mov	r1, r4
 8010922:	f7ff fa2a 	bl	800fd7a <quorem>
 8010926:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801092a:	f806 ab01 	strb.w	sl, [r6], #1
 801092e:	1bf2      	subs	r2, r6, r7
 8010930:	4593      	cmp	fp, r2
 8010932:	ddb4      	ble.n	801089e <_dtoa_r+0xa0e>
 8010934:	9901      	ldr	r1, [sp, #4]
 8010936:	2300      	movs	r3, #0
 8010938:	220a      	movs	r2, #10
 801093a:	4648      	mov	r0, r9
 801093c:	f000 f8b2 	bl	8010aa4 <__multadd>
 8010940:	9001      	str	r0, [sp, #4]
 8010942:	e7ec      	b.n	801091e <_dtoa_r+0xa8e>
 8010944:	08018b20 	.word	0x08018b20
 8010948:	08018aa4 	.word	0x08018aa4

0801094c <_free_r>:
 801094c:	b538      	push	{r3, r4, r5, lr}
 801094e:	4605      	mov	r5, r0
 8010950:	2900      	cmp	r1, #0
 8010952:	d041      	beq.n	80109d8 <_free_r+0x8c>
 8010954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010958:	1f0c      	subs	r4, r1, #4
 801095a:	2b00      	cmp	r3, #0
 801095c:	bfb8      	it	lt
 801095e:	18e4      	addlt	r4, r4, r3
 8010960:	f7fe fbf4 	bl	800f14c <__malloc_lock>
 8010964:	4a1d      	ldr	r2, [pc, #116]	@ (80109dc <_free_r+0x90>)
 8010966:	6813      	ldr	r3, [r2, #0]
 8010968:	b933      	cbnz	r3, 8010978 <_free_r+0x2c>
 801096a:	6063      	str	r3, [r4, #4]
 801096c:	6014      	str	r4, [r2, #0]
 801096e:	4628      	mov	r0, r5
 8010970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010974:	f7fe bbf0 	b.w	800f158 <__malloc_unlock>
 8010978:	42a3      	cmp	r3, r4
 801097a:	d908      	bls.n	801098e <_free_r+0x42>
 801097c:	6820      	ldr	r0, [r4, #0]
 801097e:	1821      	adds	r1, r4, r0
 8010980:	428b      	cmp	r3, r1
 8010982:	bf01      	itttt	eq
 8010984:	6819      	ldreq	r1, [r3, #0]
 8010986:	685b      	ldreq	r3, [r3, #4]
 8010988:	1809      	addeq	r1, r1, r0
 801098a:	6021      	streq	r1, [r4, #0]
 801098c:	e7ed      	b.n	801096a <_free_r+0x1e>
 801098e:	461a      	mov	r2, r3
 8010990:	685b      	ldr	r3, [r3, #4]
 8010992:	b10b      	cbz	r3, 8010998 <_free_r+0x4c>
 8010994:	42a3      	cmp	r3, r4
 8010996:	d9fa      	bls.n	801098e <_free_r+0x42>
 8010998:	6811      	ldr	r1, [r2, #0]
 801099a:	1850      	adds	r0, r2, r1
 801099c:	42a0      	cmp	r0, r4
 801099e:	d10b      	bne.n	80109b8 <_free_r+0x6c>
 80109a0:	6820      	ldr	r0, [r4, #0]
 80109a2:	4401      	add	r1, r0
 80109a4:	1850      	adds	r0, r2, r1
 80109a6:	4283      	cmp	r3, r0
 80109a8:	6011      	str	r1, [r2, #0]
 80109aa:	d1e0      	bne.n	801096e <_free_r+0x22>
 80109ac:	6818      	ldr	r0, [r3, #0]
 80109ae:	685b      	ldr	r3, [r3, #4]
 80109b0:	6053      	str	r3, [r2, #4]
 80109b2:	4408      	add	r0, r1
 80109b4:	6010      	str	r0, [r2, #0]
 80109b6:	e7da      	b.n	801096e <_free_r+0x22>
 80109b8:	d902      	bls.n	80109c0 <_free_r+0x74>
 80109ba:	230c      	movs	r3, #12
 80109bc:	602b      	str	r3, [r5, #0]
 80109be:	e7d6      	b.n	801096e <_free_r+0x22>
 80109c0:	6820      	ldr	r0, [r4, #0]
 80109c2:	1821      	adds	r1, r4, r0
 80109c4:	428b      	cmp	r3, r1
 80109c6:	bf04      	itt	eq
 80109c8:	6819      	ldreq	r1, [r3, #0]
 80109ca:	685b      	ldreq	r3, [r3, #4]
 80109cc:	6063      	str	r3, [r4, #4]
 80109ce:	bf04      	itt	eq
 80109d0:	1809      	addeq	r1, r1, r0
 80109d2:	6021      	streq	r1, [r4, #0]
 80109d4:	6054      	str	r4, [r2, #4]
 80109d6:	e7ca      	b.n	801096e <_free_r+0x22>
 80109d8:	bd38      	pop	{r3, r4, r5, pc}
 80109da:	bf00      	nop
 80109dc:	24000eec 	.word	0x24000eec

080109e0 <_Balloc>:
 80109e0:	b570      	push	{r4, r5, r6, lr}
 80109e2:	69c6      	ldr	r6, [r0, #28]
 80109e4:	4604      	mov	r4, r0
 80109e6:	460d      	mov	r5, r1
 80109e8:	b976      	cbnz	r6, 8010a08 <_Balloc+0x28>
 80109ea:	2010      	movs	r0, #16
 80109ec:	f7fe fb04 	bl	800eff8 <malloc>
 80109f0:	4602      	mov	r2, r0
 80109f2:	61e0      	str	r0, [r4, #28]
 80109f4:	b920      	cbnz	r0, 8010a00 <_Balloc+0x20>
 80109f6:	4b18      	ldr	r3, [pc, #96]	@ (8010a58 <_Balloc+0x78>)
 80109f8:	4818      	ldr	r0, [pc, #96]	@ (8010a5c <_Balloc+0x7c>)
 80109fa:	216b      	movs	r1, #107	@ 0x6b
 80109fc:	f000 fd96 	bl	801152c <__assert_func>
 8010a00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a04:	6006      	str	r6, [r0, #0]
 8010a06:	60c6      	str	r6, [r0, #12]
 8010a08:	69e6      	ldr	r6, [r4, #28]
 8010a0a:	68f3      	ldr	r3, [r6, #12]
 8010a0c:	b183      	cbz	r3, 8010a30 <_Balloc+0x50>
 8010a0e:	69e3      	ldr	r3, [r4, #28]
 8010a10:	68db      	ldr	r3, [r3, #12]
 8010a12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010a16:	b9b8      	cbnz	r0, 8010a48 <_Balloc+0x68>
 8010a18:	2101      	movs	r1, #1
 8010a1a:	fa01 f605 	lsl.w	r6, r1, r5
 8010a1e:	1d72      	adds	r2, r6, #5
 8010a20:	0092      	lsls	r2, r2, #2
 8010a22:	4620      	mov	r0, r4
 8010a24:	f000 fda0 	bl	8011568 <_calloc_r>
 8010a28:	b160      	cbz	r0, 8010a44 <_Balloc+0x64>
 8010a2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010a2e:	e00e      	b.n	8010a4e <_Balloc+0x6e>
 8010a30:	2221      	movs	r2, #33	@ 0x21
 8010a32:	2104      	movs	r1, #4
 8010a34:	4620      	mov	r0, r4
 8010a36:	f000 fd97 	bl	8011568 <_calloc_r>
 8010a3a:	69e3      	ldr	r3, [r4, #28]
 8010a3c:	60f0      	str	r0, [r6, #12]
 8010a3e:	68db      	ldr	r3, [r3, #12]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d1e4      	bne.n	8010a0e <_Balloc+0x2e>
 8010a44:	2000      	movs	r0, #0
 8010a46:	bd70      	pop	{r4, r5, r6, pc}
 8010a48:	6802      	ldr	r2, [r0, #0]
 8010a4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010a4e:	2300      	movs	r3, #0
 8010a50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010a54:	e7f7      	b.n	8010a46 <_Balloc+0x66>
 8010a56:	bf00      	nop
 8010a58:	08018ab1 	.word	0x08018ab1
 8010a5c:	08018b31 	.word	0x08018b31

08010a60 <_Bfree>:
 8010a60:	b570      	push	{r4, r5, r6, lr}
 8010a62:	69c6      	ldr	r6, [r0, #28]
 8010a64:	4605      	mov	r5, r0
 8010a66:	460c      	mov	r4, r1
 8010a68:	b976      	cbnz	r6, 8010a88 <_Bfree+0x28>
 8010a6a:	2010      	movs	r0, #16
 8010a6c:	f7fe fac4 	bl	800eff8 <malloc>
 8010a70:	4602      	mov	r2, r0
 8010a72:	61e8      	str	r0, [r5, #28]
 8010a74:	b920      	cbnz	r0, 8010a80 <_Bfree+0x20>
 8010a76:	4b09      	ldr	r3, [pc, #36]	@ (8010a9c <_Bfree+0x3c>)
 8010a78:	4809      	ldr	r0, [pc, #36]	@ (8010aa0 <_Bfree+0x40>)
 8010a7a:	218f      	movs	r1, #143	@ 0x8f
 8010a7c:	f000 fd56 	bl	801152c <__assert_func>
 8010a80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a84:	6006      	str	r6, [r0, #0]
 8010a86:	60c6      	str	r6, [r0, #12]
 8010a88:	b13c      	cbz	r4, 8010a9a <_Bfree+0x3a>
 8010a8a:	69eb      	ldr	r3, [r5, #28]
 8010a8c:	6862      	ldr	r2, [r4, #4]
 8010a8e:	68db      	ldr	r3, [r3, #12]
 8010a90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010a94:	6021      	str	r1, [r4, #0]
 8010a96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010a9a:	bd70      	pop	{r4, r5, r6, pc}
 8010a9c:	08018ab1 	.word	0x08018ab1
 8010aa0:	08018b31 	.word	0x08018b31

08010aa4 <__multadd>:
 8010aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010aa8:	690d      	ldr	r5, [r1, #16]
 8010aaa:	4607      	mov	r7, r0
 8010aac:	460c      	mov	r4, r1
 8010aae:	461e      	mov	r6, r3
 8010ab0:	f101 0c14 	add.w	ip, r1, #20
 8010ab4:	2000      	movs	r0, #0
 8010ab6:	f8dc 3000 	ldr.w	r3, [ip]
 8010aba:	b299      	uxth	r1, r3
 8010abc:	fb02 6101 	mla	r1, r2, r1, r6
 8010ac0:	0c1e      	lsrs	r6, r3, #16
 8010ac2:	0c0b      	lsrs	r3, r1, #16
 8010ac4:	fb02 3306 	mla	r3, r2, r6, r3
 8010ac8:	b289      	uxth	r1, r1
 8010aca:	3001      	adds	r0, #1
 8010acc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010ad0:	4285      	cmp	r5, r0
 8010ad2:	f84c 1b04 	str.w	r1, [ip], #4
 8010ad6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010ada:	dcec      	bgt.n	8010ab6 <__multadd+0x12>
 8010adc:	b30e      	cbz	r6, 8010b22 <__multadd+0x7e>
 8010ade:	68a3      	ldr	r3, [r4, #8]
 8010ae0:	42ab      	cmp	r3, r5
 8010ae2:	dc19      	bgt.n	8010b18 <__multadd+0x74>
 8010ae4:	6861      	ldr	r1, [r4, #4]
 8010ae6:	4638      	mov	r0, r7
 8010ae8:	3101      	adds	r1, #1
 8010aea:	f7ff ff79 	bl	80109e0 <_Balloc>
 8010aee:	4680      	mov	r8, r0
 8010af0:	b928      	cbnz	r0, 8010afe <__multadd+0x5a>
 8010af2:	4602      	mov	r2, r0
 8010af4:	4b0c      	ldr	r3, [pc, #48]	@ (8010b28 <__multadd+0x84>)
 8010af6:	480d      	ldr	r0, [pc, #52]	@ (8010b2c <__multadd+0x88>)
 8010af8:	21ba      	movs	r1, #186	@ 0xba
 8010afa:	f000 fd17 	bl	801152c <__assert_func>
 8010afe:	6922      	ldr	r2, [r4, #16]
 8010b00:	3202      	adds	r2, #2
 8010b02:	f104 010c 	add.w	r1, r4, #12
 8010b06:	0092      	lsls	r2, r2, #2
 8010b08:	300c      	adds	r0, #12
 8010b0a:	f000 fd01 	bl	8011510 <memcpy>
 8010b0e:	4621      	mov	r1, r4
 8010b10:	4638      	mov	r0, r7
 8010b12:	f7ff ffa5 	bl	8010a60 <_Bfree>
 8010b16:	4644      	mov	r4, r8
 8010b18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010b1c:	3501      	adds	r5, #1
 8010b1e:	615e      	str	r6, [r3, #20]
 8010b20:	6125      	str	r5, [r4, #16]
 8010b22:	4620      	mov	r0, r4
 8010b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b28:	08018b20 	.word	0x08018b20
 8010b2c:	08018b31 	.word	0x08018b31

08010b30 <__hi0bits>:
 8010b30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010b34:	4603      	mov	r3, r0
 8010b36:	bf36      	itet	cc
 8010b38:	0403      	lslcc	r3, r0, #16
 8010b3a:	2000      	movcs	r0, #0
 8010b3c:	2010      	movcc	r0, #16
 8010b3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010b42:	bf3c      	itt	cc
 8010b44:	021b      	lslcc	r3, r3, #8
 8010b46:	3008      	addcc	r0, #8
 8010b48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b4c:	bf3c      	itt	cc
 8010b4e:	011b      	lslcc	r3, r3, #4
 8010b50:	3004      	addcc	r0, #4
 8010b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b56:	bf3c      	itt	cc
 8010b58:	009b      	lslcc	r3, r3, #2
 8010b5a:	3002      	addcc	r0, #2
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	db05      	blt.n	8010b6c <__hi0bits+0x3c>
 8010b60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010b64:	f100 0001 	add.w	r0, r0, #1
 8010b68:	bf08      	it	eq
 8010b6a:	2020      	moveq	r0, #32
 8010b6c:	4770      	bx	lr

08010b6e <__lo0bits>:
 8010b6e:	6803      	ldr	r3, [r0, #0]
 8010b70:	4602      	mov	r2, r0
 8010b72:	f013 0007 	ands.w	r0, r3, #7
 8010b76:	d00b      	beq.n	8010b90 <__lo0bits+0x22>
 8010b78:	07d9      	lsls	r1, r3, #31
 8010b7a:	d421      	bmi.n	8010bc0 <__lo0bits+0x52>
 8010b7c:	0798      	lsls	r0, r3, #30
 8010b7e:	bf49      	itett	mi
 8010b80:	085b      	lsrmi	r3, r3, #1
 8010b82:	089b      	lsrpl	r3, r3, #2
 8010b84:	2001      	movmi	r0, #1
 8010b86:	6013      	strmi	r3, [r2, #0]
 8010b88:	bf5c      	itt	pl
 8010b8a:	6013      	strpl	r3, [r2, #0]
 8010b8c:	2002      	movpl	r0, #2
 8010b8e:	4770      	bx	lr
 8010b90:	b299      	uxth	r1, r3
 8010b92:	b909      	cbnz	r1, 8010b98 <__lo0bits+0x2a>
 8010b94:	0c1b      	lsrs	r3, r3, #16
 8010b96:	2010      	movs	r0, #16
 8010b98:	b2d9      	uxtb	r1, r3
 8010b9a:	b909      	cbnz	r1, 8010ba0 <__lo0bits+0x32>
 8010b9c:	3008      	adds	r0, #8
 8010b9e:	0a1b      	lsrs	r3, r3, #8
 8010ba0:	0719      	lsls	r1, r3, #28
 8010ba2:	bf04      	itt	eq
 8010ba4:	091b      	lsreq	r3, r3, #4
 8010ba6:	3004      	addeq	r0, #4
 8010ba8:	0799      	lsls	r1, r3, #30
 8010baa:	bf04      	itt	eq
 8010bac:	089b      	lsreq	r3, r3, #2
 8010bae:	3002      	addeq	r0, #2
 8010bb0:	07d9      	lsls	r1, r3, #31
 8010bb2:	d403      	bmi.n	8010bbc <__lo0bits+0x4e>
 8010bb4:	085b      	lsrs	r3, r3, #1
 8010bb6:	f100 0001 	add.w	r0, r0, #1
 8010bba:	d003      	beq.n	8010bc4 <__lo0bits+0x56>
 8010bbc:	6013      	str	r3, [r2, #0]
 8010bbe:	4770      	bx	lr
 8010bc0:	2000      	movs	r0, #0
 8010bc2:	4770      	bx	lr
 8010bc4:	2020      	movs	r0, #32
 8010bc6:	4770      	bx	lr

08010bc8 <__i2b>:
 8010bc8:	b510      	push	{r4, lr}
 8010bca:	460c      	mov	r4, r1
 8010bcc:	2101      	movs	r1, #1
 8010bce:	f7ff ff07 	bl	80109e0 <_Balloc>
 8010bd2:	4602      	mov	r2, r0
 8010bd4:	b928      	cbnz	r0, 8010be2 <__i2b+0x1a>
 8010bd6:	4b05      	ldr	r3, [pc, #20]	@ (8010bec <__i2b+0x24>)
 8010bd8:	4805      	ldr	r0, [pc, #20]	@ (8010bf0 <__i2b+0x28>)
 8010bda:	f240 1145 	movw	r1, #325	@ 0x145
 8010bde:	f000 fca5 	bl	801152c <__assert_func>
 8010be2:	2301      	movs	r3, #1
 8010be4:	6144      	str	r4, [r0, #20]
 8010be6:	6103      	str	r3, [r0, #16]
 8010be8:	bd10      	pop	{r4, pc}
 8010bea:	bf00      	nop
 8010bec:	08018b20 	.word	0x08018b20
 8010bf0:	08018b31 	.word	0x08018b31

08010bf4 <__multiply>:
 8010bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bf8:	4617      	mov	r7, r2
 8010bfa:	690a      	ldr	r2, [r1, #16]
 8010bfc:	693b      	ldr	r3, [r7, #16]
 8010bfe:	429a      	cmp	r2, r3
 8010c00:	bfa8      	it	ge
 8010c02:	463b      	movge	r3, r7
 8010c04:	4689      	mov	r9, r1
 8010c06:	bfa4      	itt	ge
 8010c08:	460f      	movge	r7, r1
 8010c0a:	4699      	movge	r9, r3
 8010c0c:	693d      	ldr	r5, [r7, #16]
 8010c0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010c12:	68bb      	ldr	r3, [r7, #8]
 8010c14:	6879      	ldr	r1, [r7, #4]
 8010c16:	eb05 060a 	add.w	r6, r5, sl
 8010c1a:	42b3      	cmp	r3, r6
 8010c1c:	b085      	sub	sp, #20
 8010c1e:	bfb8      	it	lt
 8010c20:	3101      	addlt	r1, #1
 8010c22:	f7ff fedd 	bl	80109e0 <_Balloc>
 8010c26:	b930      	cbnz	r0, 8010c36 <__multiply+0x42>
 8010c28:	4602      	mov	r2, r0
 8010c2a:	4b41      	ldr	r3, [pc, #260]	@ (8010d30 <__multiply+0x13c>)
 8010c2c:	4841      	ldr	r0, [pc, #260]	@ (8010d34 <__multiply+0x140>)
 8010c2e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010c32:	f000 fc7b 	bl	801152c <__assert_func>
 8010c36:	f100 0414 	add.w	r4, r0, #20
 8010c3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010c3e:	4623      	mov	r3, r4
 8010c40:	2200      	movs	r2, #0
 8010c42:	4573      	cmp	r3, lr
 8010c44:	d320      	bcc.n	8010c88 <__multiply+0x94>
 8010c46:	f107 0814 	add.w	r8, r7, #20
 8010c4a:	f109 0114 	add.w	r1, r9, #20
 8010c4e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010c52:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010c56:	9302      	str	r3, [sp, #8]
 8010c58:	1beb      	subs	r3, r5, r7
 8010c5a:	3b15      	subs	r3, #21
 8010c5c:	f023 0303 	bic.w	r3, r3, #3
 8010c60:	3304      	adds	r3, #4
 8010c62:	3715      	adds	r7, #21
 8010c64:	42bd      	cmp	r5, r7
 8010c66:	bf38      	it	cc
 8010c68:	2304      	movcc	r3, #4
 8010c6a:	9301      	str	r3, [sp, #4]
 8010c6c:	9b02      	ldr	r3, [sp, #8]
 8010c6e:	9103      	str	r1, [sp, #12]
 8010c70:	428b      	cmp	r3, r1
 8010c72:	d80c      	bhi.n	8010c8e <__multiply+0x9a>
 8010c74:	2e00      	cmp	r6, #0
 8010c76:	dd03      	ble.n	8010c80 <__multiply+0x8c>
 8010c78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d055      	beq.n	8010d2c <__multiply+0x138>
 8010c80:	6106      	str	r6, [r0, #16]
 8010c82:	b005      	add	sp, #20
 8010c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c88:	f843 2b04 	str.w	r2, [r3], #4
 8010c8c:	e7d9      	b.n	8010c42 <__multiply+0x4e>
 8010c8e:	f8b1 a000 	ldrh.w	sl, [r1]
 8010c92:	f1ba 0f00 	cmp.w	sl, #0
 8010c96:	d01f      	beq.n	8010cd8 <__multiply+0xe4>
 8010c98:	46c4      	mov	ip, r8
 8010c9a:	46a1      	mov	r9, r4
 8010c9c:	2700      	movs	r7, #0
 8010c9e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010ca2:	f8d9 3000 	ldr.w	r3, [r9]
 8010ca6:	fa1f fb82 	uxth.w	fp, r2
 8010caa:	b29b      	uxth	r3, r3
 8010cac:	fb0a 330b 	mla	r3, sl, fp, r3
 8010cb0:	443b      	add	r3, r7
 8010cb2:	f8d9 7000 	ldr.w	r7, [r9]
 8010cb6:	0c12      	lsrs	r2, r2, #16
 8010cb8:	0c3f      	lsrs	r7, r7, #16
 8010cba:	fb0a 7202 	mla	r2, sl, r2, r7
 8010cbe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010cc2:	b29b      	uxth	r3, r3
 8010cc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010cc8:	4565      	cmp	r5, ip
 8010cca:	f849 3b04 	str.w	r3, [r9], #4
 8010cce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010cd2:	d8e4      	bhi.n	8010c9e <__multiply+0xaa>
 8010cd4:	9b01      	ldr	r3, [sp, #4]
 8010cd6:	50e7      	str	r7, [r4, r3]
 8010cd8:	9b03      	ldr	r3, [sp, #12]
 8010cda:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010cde:	3104      	adds	r1, #4
 8010ce0:	f1b9 0f00 	cmp.w	r9, #0
 8010ce4:	d020      	beq.n	8010d28 <__multiply+0x134>
 8010ce6:	6823      	ldr	r3, [r4, #0]
 8010ce8:	4647      	mov	r7, r8
 8010cea:	46a4      	mov	ip, r4
 8010cec:	f04f 0a00 	mov.w	sl, #0
 8010cf0:	f8b7 b000 	ldrh.w	fp, [r7]
 8010cf4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010cf8:	fb09 220b 	mla	r2, r9, fp, r2
 8010cfc:	4452      	add	r2, sl
 8010cfe:	b29b      	uxth	r3, r3
 8010d00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d04:	f84c 3b04 	str.w	r3, [ip], #4
 8010d08:	f857 3b04 	ldr.w	r3, [r7], #4
 8010d0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d10:	f8bc 3000 	ldrh.w	r3, [ip]
 8010d14:	fb09 330a 	mla	r3, r9, sl, r3
 8010d18:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010d1c:	42bd      	cmp	r5, r7
 8010d1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d22:	d8e5      	bhi.n	8010cf0 <__multiply+0xfc>
 8010d24:	9a01      	ldr	r2, [sp, #4]
 8010d26:	50a3      	str	r3, [r4, r2]
 8010d28:	3404      	adds	r4, #4
 8010d2a:	e79f      	b.n	8010c6c <__multiply+0x78>
 8010d2c:	3e01      	subs	r6, #1
 8010d2e:	e7a1      	b.n	8010c74 <__multiply+0x80>
 8010d30:	08018b20 	.word	0x08018b20
 8010d34:	08018b31 	.word	0x08018b31

08010d38 <__pow5mult>:
 8010d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d3c:	4615      	mov	r5, r2
 8010d3e:	f012 0203 	ands.w	r2, r2, #3
 8010d42:	4607      	mov	r7, r0
 8010d44:	460e      	mov	r6, r1
 8010d46:	d007      	beq.n	8010d58 <__pow5mult+0x20>
 8010d48:	4c25      	ldr	r4, [pc, #148]	@ (8010de0 <__pow5mult+0xa8>)
 8010d4a:	3a01      	subs	r2, #1
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010d52:	f7ff fea7 	bl	8010aa4 <__multadd>
 8010d56:	4606      	mov	r6, r0
 8010d58:	10ad      	asrs	r5, r5, #2
 8010d5a:	d03d      	beq.n	8010dd8 <__pow5mult+0xa0>
 8010d5c:	69fc      	ldr	r4, [r7, #28]
 8010d5e:	b97c      	cbnz	r4, 8010d80 <__pow5mult+0x48>
 8010d60:	2010      	movs	r0, #16
 8010d62:	f7fe f949 	bl	800eff8 <malloc>
 8010d66:	4602      	mov	r2, r0
 8010d68:	61f8      	str	r0, [r7, #28]
 8010d6a:	b928      	cbnz	r0, 8010d78 <__pow5mult+0x40>
 8010d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8010de4 <__pow5mult+0xac>)
 8010d6e:	481e      	ldr	r0, [pc, #120]	@ (8010de8 <__pow5mult+0xb0>)
 8010d70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010d74:	f000 fbda 	bl	801152c <__assert_func>
 8010d78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010d7c:	6004      	str	r4, [r0, #0]
 8010d7e:	60c4      	str	r4, [r0, #12]
 8010d80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010d84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010d88:	b94c      	cbnz	r4, 8010d9e <__pow5mult+0x66>
 8010d8a:	f240 2171 	movw	r1, #625	@ 0x271
 8010d8e:	4638      	mov	r0, r7
 8010d90:	f7ff ff1a 	bl	8010bc8 <__i2b>
 8010d94:	2300      	movs	r3, #0
 8010d96:	f8c8 0008 	str.w	r0, [r8, #8]
 8010d9a:	4604      	mov	r4, r0
 8010d9c:	6003      	str	r3, [r0, #0]
 8010d9e:	f04f 0900 	mov.w	r9, #0
 8010da2:	07eb      	lsls	r3, r5, #31
 8010da4:	d50a      	bpl.n	8010dbc <__pow5mult+0x84>
 8010da6:	4631      	mov	r1, r6
 8010da8:	4622      	mov	r2, r4
 8010daa:	4638      	mov	r0, r7
 8010dac:	f7ff ff22 	bl	8010bf4 <__multiply>
 8010db0:	4631      	mov	r1, r6
 8010db2:	4680      	mov	r8, r0
 8010db4:	4638      	mov	r0, r7
 8010db6:	f7ff fe53 	bl	8010a60 <_Bfree>
 8010dba:	4646      	mov	r6, r8
 8010dbc:	106d      	asrs	r5, r5, #1
 8010dbe:	d00b      	beq.n	8010dd8 <__pow5mult+0xa0>
 8010dc0:	6820      	ldr	r0, [r4, #0]
 8010dc2:	b938      	cbnz	r0, 8010dd4 <__pow5mult+0x9c>
 8010dc4:	4622      	mov	r2, r4
 8010dc6:	4621      	mov	r1, r4
 8010dc8:	4638      	mov	r0, r7
 8010dca:	f7ff ff13 	bl	8010bf4 <__multiply>
 8010dce:	6020      	str	r0, [r4, #0]
 8010dd0:	f8c0 9000 	str.w	r9, [r0]
 8010dd4:	4604      	mov	r4, r0
 8010dd6:	e7e4      	b.n	8010da2 <__pow5mult+0x6a>
 8010dd8:	4630      	mov	r0, r6
 8010dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010dde:	bf00      	nop
 8010de0:	08018be4 	.word	0x08018be4
 8010de4:	08018ab1 	.word	0x08018ab1
 8010de8:	08018b31 	.word	0x08018b31

08010dec <__lshift>:
 8010dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010df0:	460c      	mov	r4, r1
 8010df2:	6849      	ldr	r1, [r1, #4]
 8010df4:	6923      	ldr	r3, [r4, #16]
 8010df6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010dfa:	68a3      	ldr	r3, [r4, #8]
 8010dfc:	4607      	mov	r7, r0
 8010dfe:	4691      	mov	r9, r2
 8010e00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010e04:	f108 0601 	add.w	r6, r8, #1
 8010e08:	42b3      	cmp	r3, r6
 8010e0a:	db0b      	blt.n	8010e24 <__lshift+0x38>
 8010e0c:	4638      	mov	r0, r7
 8010e0e:	f7ff fde7 	bl	80109e0 <_Balloc>
 8010e12:	4605      	mov	r5, r0
 8010e14:	b948      	cbnz	r0, 8010e2a <__lshift+0x3e>
 8010e16:	4602      	mov	r2, r0
 8010e18:	4b28      	ldr	r3, [pc, #160]	@ (8010ebc <__lshift+0xd0>)
 8010e1a:	4829      	ldr	r0, [pc, #164]	@ (8010ec0 <__lshift+0xd4>)
 8010e1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010e20:	f000 fb84 	bl	801152c <__assert_func>
 8010e24:	3101      	adds	r1, #1
 8010e26:	005b      	lsls	r3, r3, #1
 8010e28:	e7ee      	b.n	8010e08 <__lshift+0x1c>
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	f100 0114 	add.w	r1, r0, #20
 8010e30:	f100 0210 	add.w	r2, r0, #16
 8010e34:	4618      	mov	r0, r3
 8010e36:	4553      	cmp	r3, sl
 8010e38:	db33      	blt.n	8010ea2 <__lshift+0xb6>
 8010e3a:	6920      	ldr	r0, [r4, #16]
 8010e3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010e40:	f104 0314 	add.w	r3, r4, #20
 8010e44:	f019 091f 	ands.w	r9, r9, #31
 8010e48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010e50:	d02b      	beq.n	8010eaa <__lshift+0xbe>
 8010e52:	f1c9 0e20 	rsb	lr, r9, #32
 8010e56:	468a      	mov	sl, r1
 8010e58:	2200      	movs	r2, #0
 8010e5a:	6818      	ldr	r0, [r3, #0]
 8010e5c:	fa00 f009 	lsl.w	r0, r0, r9
 8010e60:	4310      	orrs	r0, r2
 8010e62:	f84a 0b04 	str.w	r0, [sl], #4
 8010e66:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e6a:	459c      	cmp	ip, r3
 8010e6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010e70:	d8f3      	bhi.n	8010e5a <__lshift+0x6e>
 8010e72:	ebac 0304 	sub.w	r3, ip, r4
 8010e76:	3b15      	subs	r3, #21
 8010e78:	f023 0303 	bic.w	r3, r3, #3
 8010e7c:	3304      	adds	r3, #4
 8010e7e:	f104 0015 	add.w	r0, r4, #21
 8010e82:	4560      	cmp	r0, ip
 8010e84:	bf88      	it	hi
 8010e86:	2304      	movhi	r3, #4
 8010e88:	50ca      	str	r2, [r1, r3]
 8010e8a:	b10a      	cbz	r2, 8010e90 <__lshift+0xa4>
 8010e8c:	f108 0602 	add.w	r6, r8, #2
 8010e90:	3e01      	subs	r6, #1
 8010e92:	4638      	mov	r0, r7
 8010e94:	612e      	str	r6, [r5, #16]
 8010e96:	4621      	mov	r1, r4
 8010e98:	f7ff fde2 	bl	8010a60 <_Bfree>
 8010e9c:	4628      	mov	r0, r5
 8010e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ea2:	f842 0f04 	str.w	r0, [r2, #4]!
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	e7c5      	b.n	8010e36 <__lshift+0x4a>
 8010eaa:	3904      	subs	r1, #4
 8010eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8010eb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8010eb4:	459c      	cmp	ip, r3
 8010eb6:	d8f9      	bhi.n	8010eac <__lshift+0xc0>
 8010eb8:	e7ea      	b.n	8010e90 <__lshift+0xa4>
 8010eba:	bf00      	nop
 8010ebc:	08018b20 	.word	0x08018b20
 8010ec0:	08018b31 	.word	0x08018b31

08010ec4 <__mcmp>:
 8010ec4:	690a      	ldr	r2, [r1, #16]
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	6900      	ldr	r0, [r0, #16]
 8010eca:	1a80      	subs	r0, r0, r2
 8010ecc:	b530      	push	{r4, r5, lr}
 8010ece:	d10e      	bne.n	8010eee <__mcmp+0x2a>
 8010ed0:	3314      	adds	r3, #20
 8010ed2:	3114      	adds	r1, #20
 8010ed4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010ed8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010edc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010ee0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010ee4:	4295      	cmp	r5, r2
 8010ee6:	d003      	beq.n	8010ef0 <__mcmp+0x2c>
 8010ee8:	d205      	bcs.n	8010ef6 <__mcmp+0x32>
 8010eea:	f04f 30ff 	mov.w	r0, #4294967295
 8010eee:	bd30      	pop	{r4, r5, pc}
 8010ef0:	42a3      	cmp	r3, r4
 8010ef2:	d3f3      	bcc.n	8010edc <__mcmp+0x18>
 8010ef4:	e7fb      	b.n	8010eee <__mcmp+0x2a>
 8010ef6:	2001      	movs	r0, #1
 8010ef8:	e7f9      	b.n	8010eee <__mcmp+0x2a>
	...

08010efc <__mdiff>:
 8010efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f00:	4689      	mov	r9, r1
 8010f02:	4606      	mov	r6, r0
 8010f04:	4611      	mov	r1, r2
 8010f06:	4648      	mov	r0, r9
 8010f08:	4614      	mov	r4, r2
 8010f0a:	f7ff ffdb 	bl	8010ec4 <__mcmp>
 8010f0e:	1e05      	subs	r5, r0, #0
 8010f10:	d112      	bne.n	8010f38 <__mdiff+0x3c>
 8010f12:	4629      	mov	r1, r5
 8010f14:	4630      	mov	r0, r6
 8010f16:	f7ff fd63 	bl	80109e0 <_Balloc>
 8010f1a:	4602      	mov	r2, r0
 8010f1c:	b928      	cbnz	r0, 8010f2a <__mdiff+0x2e>
 8010f1e:	4b3f      	ldr	r3, [pc, #252]	@ (801101c <__mdiff+0x120>)
 8010f20:	f240 2137 	movw	r1, #567	@ 0x237
 8010f24:	483e      	ldr	r0, [pc, #248]	@ (8011020 <__mdiff+0x124>)
 8010f26:	f000 fb01 	bl	801152c <__assert_func>
 8010f2a:	2301      	movs	r3, #1
 8010f2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010f30:	4610      	mov	r0, r2
 8010f32:	b003      	add	sp, #12
 8010f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f38:	bfbc      	itt	lt
 8010f3a:	464b      	movlt	r3, r9
 8010f3c:	46a1      	movlt	r9, r4
 8010f3e:	4630      	mov	r0, r6
 8010f40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010f44:	bfba      	itte	lt
 8010f46:	461c      	movlt	r4, r3
 8010f48:	2501      	movlt	r5, #1
 8010f4a:	2500      	movge	r5, #0
 8010f4c:	f7ff fd48 	bl	80109e0 <_Balloc>
 8010f50:	4602      	mov	r2, r0
 8010f52:	b918      	cbnz	r0, 8010f5c <__mdiff+0x60>
 8010f54:	4b31      	ldr	r3, [pc, #196]	@ (801101c <__mdiff+0x120>)
 8010f56:	f240 2145 	movw	r1, #581	@ 0x245
 8010f5a:	e7e3      	b.n	8010f24 <__mdiff+0x28>
 8010f5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010f60:	6926      	ldr	r6, [r4, #16]
 8010f62:	60c5      	str	r5, [r0, #12]
 8010f64:	f109 0310 	add.w	r3, r9, #16
 8010f68:	f109 0514 	add.w	r5, r9, #20
 8010f6c:	f104 0e14 	add.w	lr, r4, #20
 8010f70:	f100 0b14 	add.w	fp, r0, #20
 8010f74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010f78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010f7c:	9301      	str	r3, [sp, #4]
 8010f7e:	46d9      	mov	r9, fp
 8010f80:	f04f 0c00 	mov.w	ip, #0
 8010f84:	9b01      	ldr	r3, [sp, #4]
 8010f86:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010f8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010f8e:	9301      	str	r3, [sp, #4]
 8010f90:	fa1f f38a 	uxth.w	r3, sl
 8010f94:	4619      	mov	r1, r3
 8010f96:	b283      	uxth	r3, r0
 8010f98:	1acb      	subs	r3, r1, r3
 8010f9a:	0c00      	lsrs	r0, r0, #16
 8010f9c:	4463      	add	r3, ip
 8010f9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010fa2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010fa6:	b29b      	uxth	r3, r3
 8010fa8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010fac:	4576      	cmp	r6, lr
 8010fae:	f849 3b04 	str.w	r3, [r9], #4
 8010fb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010fb6:	d8e5      	bhi.n	8010f84 <__mdiff+0x88>
 8010fb8:	1b33      	subs	r3, r6, r4
 8010fba:	3b15      	subs	r3, #21
 8010fbc:	f023 0303 	bic.w	r3, r3, #3
 8010fc0:	3415      	adds	r4, #21
 8010fc2:	3304      	adds	r3, #4
 8010fc4:	42a6      	cmp	r6, r4
 8010fc6:	bf38      	it	cc
 8010fc8:	2304      	movcc	r3, #4
 8010fca:	441d      	add	r5, r3
 8010fcc:	445b      	add	r3, fp
 8010fce:	461e      	mov	r6, r3
 8010fd0:	462c      	mov	r4, r5
 8010fd2:	4544      	cmp	r4, r8
 8010fd4:	d30e      	bcc.n	8010ff4 <__mdiff+0xf8>
 8010fd6:	f108 0103 	add.w	r1, r8, #3
 8010fda:	1b49      	subs	r1, r1, r5
 8010fdc:	f021 0103 	bic.w	r1, r1, #3
 8010fe0:	3d03      	subs	r5, #3
 8010fe2:	45a8      	cmp	r8, r5
 8010fe4:	bf38      	it	cc
 8010fe6:	2100      	movcc	r1, #0
 8010fe8:	440b      	add	r3, r1
 8010fea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010fee:	b191      	cbz	r1, 8011016 <__mdiff+0x11a>
 8010ff0:	6117      	str	r7, [r2, #16]
 8010ff2:	e79d      	b.n	8010f30 <__mdiff+0x34>
 8010ff4:	f854 1b04 	ldr.w	r1, [r4], #4
 8010ff8:	46e6      	mov	lr, ip
 8010ffa:	0c08      	lsrs	r0, r1, #16
 8010ffc:	fa1c fc81 	uxtah	ip, ip, r1
 8011000:	4471      	add	r1, lr
 8011002:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011006:	b289      	uxth	r1, r1
 8011008:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801100c:	f846 1b04 	str.w	r1, [r6], #4
 8011010:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011014:	e7dd      	b.n	8010fd2 <__mdiff+0xd6>
 8011016:	3f01      	subs	r7, #1
 8011018:	e7e7      	b.n	8010fea <__mdiff+0xee>
 801101a:	bf00      	nop
 801101c:	08018b20 	.word	0x08018b20
 8011020:	08018b31 	.word	0x08018b31

08011024 <__d2b>:
 8011024:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011028:	460f      	mov	r7, r1
 801102a:	2101      	movs	r1, #1
 801102c:	ec59 8b10 	vmov	r8, r9, d0
 8011030:	4616      	mov	r6, r2
 8011032:	f7ff fcd5 	bl	80109e0 <_Balloc>
 8011036:	4604      	mov	r4, r0
 8011038:	b930      	cbnz	r0, 8011048 <__d2b+0x24>
 801103a:	4602      	mov	r2, r0
 801103c:	4b23      	ldr	r3, [pc, #140]	@ (80110cc <__d2b+0xa8>)
 801103e:	4824      	ldr	r0, [pc, #144]	@ (80110d0 <__d2b+0xac>)
 8011040:	f240 310f 	movw	r1, #783	@ 0x30f
 8011044:	f000 fa72 	bl	801152c <__assert_func>
 8011048:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801104c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011050:	b10d      	cbz	r5, 8011056 <__d2b+0x32>
 8011052:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011056:	9301      	str	r3, [sp, #4]
 8011058:	f1b8 0300 	subs.w	r3, r8, #0
 801105c:	d023      	beq.n	80110a6 <__d2b+0x82>
 801105e:	4668      	mov	r0, sp
 8011060:	9300      	str	r3, [sp, #0]
 8011062:	f7ff fd84 	bl	8010b6e <__lo0bits>
 8011066:	e9dd 1200 	ldrd	r1, r2, [sp]
 801106a:	b1d0      	cbz	r0, 80110a2 <__d2b+0x7e>
 801106c:	f1c0 0320 	rsb	r3, r0, #32
 8011070:	fa02 f303 	lsl.w	r3, r2, r3
 8011074:	430b      	orrs	r3, r1
 8011076:	40c2      	lsrs	r2, r0
 8011078:	6163      	str	r3, [r4, #20]
 801107a:	9201      	str	r2, [sp, #4]
 801107c:	9b01      	ldr	r3, [sp, #4]
 801107e:	61a3      	str	r3, [r4, #24]
 8011080:	2b00      	cmp	r3, #0
 8011082:	bf0c      	ite	eq
 8011084:	2201      	moveq	r2, #1
 8011086:	2202      	movne	r2, #2
 8011088:	6122      	str	r2, [r4, #16]
 801108a:	b1a5      	cbz	r5, 80110b6 <__d2b+0x92>
 801108c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011090:	4405      	add	r5, r0
 8011092:	603d      	str	r5, [r7, #0]
 8011094:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011098:	6030      	str	r0, [r6, #0]
 801109a:	4620      	mov	r0, r4
 801109c:	b003      	add	sp, #12
 801109e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80110a2:	6161      	str	r1, [r4, #20]
 80110a4:	e7ea      	b.n	801107c <__d2b+0x58>
 80110a6:	a801      	add	r0, sp, #4
 80110a8:	f7ff fd61 	bl	8010b6e <__lo0bits>
 80110ac:	9b01      	ldr	r3, [sp, #4]
 80110ae:	6163      	str	r3, [r4, #20]
 80110b0:	3020      	adds	r0, #32
 80110b2:	2201      	movs	r2, #1
 80110b4:	e7e8      	b.n	8011088 <__d2b+0x64>
 80110b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80110ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80110be:	6038      	str	r0, [r7, #0]
 80110c0:	6918      	ldr	r0, [r3, #16]
 80110c2:	f7ff fd35 	bl	8010b30 <__hi0bits>
 80110c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80110ca:	e7e5      	b.n	8011098 <__d2b+0x74>
 80110cc:	08018b20 	.word	0x08018b20
 80110d0:	08018b31 	.word	0x08018b31

080110d4 <__ssputs_r>:
 80110d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80110d8:	688e      	ldr	r6, [r1, #8]
 80110da:	461f      	mov	r7, r3
 80110dc:	42be      	cmp	r6, r7
 80110de:	680b      	ldr	r3, [r1, #0]
 80110e0:	4682      	mov	sl, r0
 80110e2:	460c      	mov	r4, r1
 80110e4:	4690      	mov	r8, r2
 80110e6:	d82d      	bhi.n	8011144 <__ssputs_r+0x70>
 80110e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80110ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80110f0:	d026      	beq.n	8011140 <__ssputs_r+0x6c>
 80110f2:	6965      	ldr	r5, [r4, #20]
 80110f4:	6909      	ldr	r1, [r1, #16]
 80110f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80110fa:	eba3 0901 	sub.w	r9, r3, r1
 80110fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011102:	1c7b      	adds	r3, r7, #1
 8011104:	444b      	add	r3, r9
 8011106:	106d      	asrs	r5, r5, #1
 8011108:	429d      	cmp	r5, r3
 801110a:	bf38      	it	cc
 801110c:	461d      	movcc	r5, r3
 801110e:	0553      	lsls	r3, r2, #21
 8011110:	d527      	bpl.n	8011162 <__ssputs_r+0x8e>
 8011112:	4629      	mov	r1, r5
 8011114:	f7fd ff9a 	bl	800f04c <_malloc_r>
 8011118:	4606      	mov	r6, r0
 801111a:	b360      	cbz	r0, 8011176 <__ssputs_r+0xa2>
 801111c:	6921      	ldr	r1, [r4, #16]
 801111e:	464a      	mov	r2, r9
 8011120:	f000 f9f6 	bl	8011510 <memcpy>
 8011124:	89a3      	ldrh	r3, [r4, #12]
 8011126:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801112a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801112e:	81a3      	strh	r3, [r4, #12]
 8011130:	6126      	str	r6, [r4, #16]
 8011132:	6165      	str	r5, [r4, #20]
 8011134:	444e      	add	r6, r9
 8011136:	eba5 0509 	sub.w	r5, r5, r9
 801113a:	6026      	str	r6, [r4, #0]
 801113c:	60a5      	str	r5, [r4, #8]
 801113e:	463e      	mov	r6, r7
 8011140:	42be      	cmp	r6, r7
 8011142:	d900      	bls.n	8011146 <__ssputs_r+0x72>
 8011144:	463e      	mov	r6, r7
 8011146:	6820      	ldr	r0, [r4, #0]
 8011148:	4632      	mov	r2, r6
 801114a:	4641      	mov	r1, r8
 801114c:	f000 f9c6 	bl	80114dc <memmove>
 8011150:	68a3      	ldr	r3, [r4, #8]
 8011152:	1b9b      	subs	r3, r3, r6
 8011154:	60a3      	str	r3, [r4, #8]
 8011156:	6823      	ldr	r3, [r4, #0]
 8011158:	4433      	add	r3, r6
 801115a:	6023      	str	r3, [r4, #0]
 801115c:	2000      	movs	r0, #0
 801115e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011162:	462a      	mov	r2, r5
 8011164:	f000 fa26 	bl	80115b4 <_realloc_r>
 8011168:	4606      	mov	r6, r0
 801116a:	2800      	cmp	r0, #0
 801116c:	d1e0      	bne.n	8011130 <__ssputs_r+0x5c>
 801116e:	6921      	ldr	r1, [r4, #16]
 8011170:	4650      	mov	r0, sl
 8011172:	f7ff fbeb 	bl	801094c <_free_r>
 8011176:	230c      	movs	r3, #12
 8011178:	f8ca 3000 	str.w	r3, [sl]
 801117c:	89a3      	ldrh	r3, [r4, #12]
 801117e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011182:	81a3      	strh	r3, [r4, #12]
 8011184:	f04f 30ff 	mov.w	r0, #4294967295
 8011188:	e7e9      	b.n	801115e <__ssputs_r+0x8a>
	...

0801118c <_svfiprintf_r>:
 801118c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011190:	4698      	mov	r8, r3
 8011192:	898b      	ldrh	r3, [r1, #12]
 8011194:	061b      	lsls	r3, r3, #24
 8011196:	b09d      	sub	sp, #116	@ 0x74
 8011198:	4607      	mov	r7, r0
 801119a:	460d      	mov	r5, r1
 801119c:	4614      	mov	r4, r2
 801119e:	d510      	bpl.n	80111c2 <_svfiprintf_r+0x36>
 80111a0:	690b      	ldr	r3, [r1, #16]
 80111a2:	b973      	cbnz	r3, 80111c2 <_svfiprintf_r+0x36>
 80111a4:	2140      	movs	r1, #64	@ 0x40
 80111a6:	f7fd ff51 	bl	800f04c <_malloc_r>
 80111aa:	6028      	str	r0, [r5, #0]
 80111ac:	6128      	str	r0, [r5, #16]
 80111ae:	b930      	cbnz	r0, 80111be <_svfiprintf_r+0x32>
 80111b0:	230c      	movs	r3, #12
 80111b2:	603b      	str	r3, [r7, #0]
 80111b4:	f04f 30ff 	mov.w	r0, #4294967295
 80111b8:	b01d      	add	sp, #116	@ 0x74
 80111ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111be:	2340      	movs	r3, #64	@ 0x40
 80111c0:	616b      	str	r3, [r5, #20]
 80111c2:	2300      	movs	r3, #0
 80111c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80111c6:	2320      	movs	r3, #32
 80111c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80111cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80111d0:	2330      	movs	r3, #48	@ 0x30
 80111d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011370 <_svfiprintf_r+0x1e4>
 80111d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80111da:	f04f 0901 	mov.w	r9, #1
 80111de:	4623      	mov	r3, r4
 80111e0:	469a      	mov	sl, r3
 80111e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80111e6:	b10a      	cbz	r2, 80111ec <_svfiprintf_r+0x60>
 80111e8:	2a25      	cmp	r2, #37	@ 0x25
 80111ea:	d1f9      	bne.n	80111e0 <_svfiprintf_r+0x54>
 80111ec:	ebba 0b04 	subs.w	fp, sl, r4
 80111f0:	d00b      	beq.n	801120a <_svfiprintf_r+0x7e>
 80111f2:	465b      	mov	r3, fp
 80111f4:	4622      	mov	r2, r4
 80111f6:	4629      	mov	r1, r5
 80111f8:	4638      	mov	r0, r7
 80111fa:	f7ff ff6b 	bl	80110d4 <__ssputs_r>
 80111fe:	3001      	adds	r0, #1
 8011200:	f000 80a7 	beq.w	8011352 <_svfiprintf_r+0x1c6>
 8011204:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011206:	445a      	add	r2, fp
 8011208:	9209      	str	r2, [sp, #36]	@ 0x24
 801120a:	f89a 3000 	ldrb.w	r3, [sl]
 801120e:	2b00      	cmp	r3, #0
 8011210:	f000 809f 	beq.w	8011352 <_svfiprintf_r+0x1c6>
 8011214:	2300      	movs	r3, #0
 8011216:	f04f 32ff 	mov.w	r2, #4294967295
 801121a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801121e:	f10a 0a01 	add.w	sl, sl, #1
 8011222:	9304      	str	r3, [sp, #16]
 8011224:	9307      	str	r3, [sp, #28]
 8011226:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801122a:	931a      	str	r3, [sp, #104]	@ 0x68
 801122c:	4654      	mov	r4, sl
 801122e:	2205      	movs	r2, #5
 8011230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011234:	484e      	ldr	r0, [pc, #312]	@ (8011370 <_svfiprintf_r+0x1e4>)
 8011236:	f7ef f853 	bl	80002e0 <memchr>
 801123a:	9a04      	ldr	r2, [sp, #16]
 801123c:	b9d8      	cbnz	r0, 8011276 <_svfiprintf_r+0xea>
 801123e:	06d0      	lsls	r0, r2, #27
 8011240:	bf44      	itt	mi
 8011242:	2320      	movmi	r3, #32
 8011244:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011248:	0711      	lsls	r1, r2, #28
 801124a:	bf44      	itt	mi
 801124c:	232b      	movmi	r3, #43	@ 0x2b
 801124e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011252:	f89a 3000 	ldrb.w	r3, [sl]
 8011256:	2b2a      	cmp	r3, #42	@ 0x2a
 8011258:	d015      	beq.n	8011286 <_svfiprintf_r+0xfa>
 801125a:	9a07      	ldr	r2, [sp, #28]
 801125c:	4654      	mov	r4, sl
 801125e:	2000      	movs	r0, #0
 8011260:	f04f 0c0a 	mov.w	ip, #10
 8011264:	4621      	mov	r1, r4
 8011266:	f811 3b01 	ldrb.w	r3, [r1], #1
 801126a:	3b30      	subs	r3, #48	@ 0x30
 801126c:	2b09      	cmp	r3, #9
 801126e:	d94b      	bls.n	8011308 <_svfiprintf_r+0x17c>
 8011270:	b1b0      	cbz	r0, 80112a0 <_svfiprintf_r+0x114>
 8011272:	9207      	str	r2, [sp, #28]
 8011274:	e014      	b.n	80112a0 <_svfiprintf_r+0x114>
 8011276:	eba0 0308 	sub.w	r3, r0, r8
 801127a:	fa09 f303 	lsl.w	r3, r9, r3
 801127e:	4313      	orrs	r3, r2
 8011280:	9304      	str	r3, [sp, #16]
 8011282:	46a2      	mov	sl, r4
 8011284:	e7d2      	b.n	801122c <_svfiprintf_r+0xa0>
 8011286:	9b03      	ldr	r3, [sp, #12]
 8011288:	1d19      	adds	r1, r3, #4
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	9103      	str	r1, [sp, #12]
 801128e:	2b00      	cmp	r3, #0
 8011290:	bfbb      	ittet	lt
 8011292:	425b      	neglt	r3, r3
 8011294:	f042 0202 	orrlt.w	r2, r2, #2
 8011298:	9307      	strge	r3, [sp, #28]
 801129a:	9307      	strlt	r3, [sp, #28]
 801129c:	bfb8      	it	lt
 801129e:	9204      	strlt	r2, [sp, #16]
 80112a0:	7823      	ldrb	r3, [r4, #0]
 80112a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80112a4:	d10a      	bne.n	80112bc <_svfiprintf_r+0x130>
 80112a6:	7863      	ldrb	r3, [r4, #1]
 80112a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80112aa:	d132      	bne.n	8011312 <_svfiprintf_r+0x186>
 80112ac:	9b03      	ldr	r3, [sp, #12]
 80112ae:	1d1a      	adds	r2, r3, #4
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	9203      	str	r2, [sp, #12]
 80112b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80112b8:	3402      	adds	r4, #2
 80112ba:	9305      	str	r3, [sp, #20]
 80112bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011380 <_svfiprintf_r+0x1f4>
 80112c0:	7821      	ldrb	r1, [r4, #0]
 80112c2:	2203      	movs	r2, #3
 80112c4:	4650      	mov	r0, sl
 80112c6:	f7ef f80b 	bl	80002e0 <memchr>
 80112ca:	b138      	cbz	r0, 80112dc <_svfiprintf_r+0x150>
 80112cc:	9b04      	ldr	r3, [sp, #16]
 80112ce:	eba0 000a 	sub.w	r0, r0, sl
 80112d2:	2240      	movs	r2, #64	@ 0x40
 80112d4:	4082      	lsls	r2, r0
 80112d6:	4313      	orrs	r3, r2
 80112d8:	3401      	adds	r4, #1
 80112da:	9304      	str	r3, [sp, #16]
 80112dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112e0:	4824      	ldr	r0, [pc, #144]	@ (8011374 <_svfiprintf_r+0x1e8>)
 80112e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80112e6:	2206      	movs	r2, #6
 80112e8:	f7ee fffa 	bl	80002e0 <memchr>
 80112ec:	2800      	cmp	r0, #0
 80112ee:	d036      	beq.n	801135e <_svfiprintf_r+0x1d2>
 80112f0:	4b21      	ldr	r3, [pc, #132]	@ (8011378 <_svfiprintf_r+0x1ec>)
 80112f2:	bb1b      	cbnz	r3, 801133c <_svfiprintf_r+0x1b0>
 80112f4:	9b03      	ldr	r3, [sp, #12]
 80112f6:	3307      	adds	r3, #7
 80112f8:	f023 0307 	bic.w	r3, r3, #7
 80112fc:	3308      	adds	r3, #8
 80112fe:	9303      	str	r3, [sp, #12]
 8011300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011302:	4433      	add	r3, r6
 8011304:	9309      	str	r3, [sp, #36]	@ 0x24
 8011306:	e76a      	b.n	80111de <_svfiprintf_r+0x52>
 8011308:	fb0c 3202 	mla	r2, ip, r2, r3
 801130c:	460c      	mov	r4, r1
 801130e:	2001      	movs	r0, #1
 8011310:	e7a8      	b.n	8011264 <_svfiprintf_r+0xd8>
 8011312:	2300      	movs	r3, #0
 8011314:	3401      	adds	r4, #1
 8011316:	9305      	str	r3, [sp, #20]
 8011318:	4619      	mov	r1, r3
 801131a:	f04f 0c0a 	mov.w	ip, #10
 801131e:	4620      	mov	r0, r4
 8011320:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011324:	3a30      	subs	r2, #48	@ 0x30
 8011326:	2a09      	cmp	r2, #9
 8011328:	d903      	bls.n	8011332 <_svfiprintf_r+0x1a6>
 801132a:	2b00      	cmp	r3, #0
 801132c:	d0c6      	beq.n	80112bc <_svfiprintf_r+0x130>
 801132e:	9105      	str	r1, [sp, #20]
 8011330:	e7c4      	b.n	80112bc <_svfiprintf_r+0x130>
 8011332:	fb0c 2101 	mla	r1, ip, r1, r2
 8011336:	4604      	mov	r4, r0
 8011338:	2301      	movs	r3, #1
 801133a:	e7f0      	b.n	801131e <_svfiprintf_r+0x192>
 801133c:	ab03      	add	r3, sp, #12
 801133e:	9300      	str	r3, [sp, #0]
 8011340:	462a      	mov	r2, r5
 8011342:	4b0e      	ldr	r3, [pc, #56]	@ (801137c <_svfiprintf_r+0x1f0>)
 8011344:	a904      	add	r1, sp, #16
 8011346:	4638      	mov	r0, r7
 8011348:	f7fd ff9a 	bl	800f280 <_printf_float>
 801134c:	1c42      	adds	r2, r0, #1
 801134e:	4606      	mov	r6, r0
 8011350:	d1d6      	bne.n	8011300 <_svfiprintf_r+0x174>
 8011352:	89ab      	ldrh	r3, [r5, #12]
 8011354:	065b      	lsls	r3, r3, #25
 8011356:	f53f af2d 	bmi.w	80111b4 <_svfiprintf_r+0x28>
 801135a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801135c:	e72c      	b.n	80111b8 <_svfiprintf_r+0x2c>
 801135e:	ab03      	add	r3, sp, #12
 8011360:	9300      	str	r3, [sp, #0]
 8011362:	462a      	mov	r2, r5
 8011364:	4b05      	ldr	r3, [pc, #20]	@ (801137c <_svfiprintf_r+0x1f0>)
 8011366:	a904      	add	r1, sp, #16
 8011368:	4638      	mov	r0, r7
 801136a:	f7fe fa11 	bl	800f790 <_printf_i>
 801136e:	e7ed      	b.n	801134c <_svfiprintf_r+0x1c0>
 8011370:	08018b8a 	.word	0x08018b8a
 8011374:	08018b94 	.word	0x08018b94
 8011378:	0800f281 	.word	0x0800f281
 801137c:	080110d5 	.word	0x080110d5
 8011380:	08018b90 	.word	0x08018b90

08011384 <__sflush_r>:
 8011384:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801138c:	0716      	lsls	r6, r2, #28
 801138e:	4605      	mov	r5, r0
 8011390:	460c      	mov	r4, r1
 8011392:	d454      	bmi.n	801143e <__sflush_r+0xba>
 8011394:	684b      	ldr	r3, [r1, #4]
 8011396:	2b00      	cmp	r3, #0
 8011398:	dc02      	bgt.n	80113a0 <__sflush_r+0x1c>
 801139a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801139c:	2b00      	cmp	r3, #0
 801139e:	dd48      	ble.n	8011432 <__sflush_r+0xae>
 80113a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113a2:	2e00      	cmp	r6, #0
 80113a4:	d045      	beq.n	8011432 <__sflush_r+0xae>
 80113a6:	2300      	movs	r3, #0
 80113a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80113ac:	682f      	ldr	r7, [r5, #0]
 80113ae:	6a21      	ldr	r1, [r4, #32]
 80113b0:	602b      	str	r3, [r5, #0]
 80113b2:	d030      	beq.n	8011416 <__sflush_r+0x92>
 80113b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80113b6:	89a3      	ldrh	r3, [r4, #12]
 80113b8:	0759      	lsls	r1, r3, #29
 80113ba:	d505      	bpl.n	80113c8 <__sflush_r+0x44>
 80113bc:	6863      	ldr	r3, [r4, #4]
 80113be:	1ad2      	subs	r2, r2, r3
 80113c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80113c2:	b10b      	cbz	r3, 80113c8 <__sflush_r+0x44>
 80113c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113c6:	1ad2      	subs	r2, r2, r3
 80113c8:	2300      	movs	r3, #0
 80113ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113cc:	6a21      	ldr	r1, [r4, #32]
 80113ce:	4628      	mov	r0, r5
 80113d0:	47b0      	blx	r6
 80113d2:	1c43      	adds	r3, r0, #1
 80113d4:	89a3      	ldrh	r3, [r4, #12]
 80113d6:	d106      	bne.n	80113e6 <__sflush_r+0x62>
 80113d8:	6829      	ldr	r1, [r5, #0]
 80113da:	291d      	cmp	r1, #29
 80113dc:	d82b      	bhi.n	8011436 <__sflush_r+0xb2>
 80113de:	4a2a      	ldr	r2, [pc, #168]	@ (8011488 <__sflush_r+0x104>)
 80113e0:	40ca      	lsrs	r2, r1
 80113e2:	07d6      	lsls	r6, r2, #31
 80113e4:	d527      	bpl.n	8011436 <__sflush_r+0xb2>
 80113e6:	2200      	movs	r2, #0
 80113e8:	6062      	str	r2, [r4, #4]
 80113ea:	04d9      	lsls	r1, r3, #19
 80113ec:	6922      	ldr	r2, [r4, #16]
 80113ee:	6022      	str	r2, [r4, #0]
 80113f0:	d504      	bpl.n	80113fc <__sflush_r+0x78>
 80113f2:	1c42      	adds	r2, r0, #1
 80113f4:	d101      	bne.n	80113fa <__sflush_r+0x76>
 80113f6:	682b      	ldr	r3, [r5, #0]
 80113f8:	b903      	cbnz	r3, 80113fc <__sflush_r+0x78>
 80113fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80113fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80113fe:	602f      	str	r7, [r5, #0]
 8011400:	b1b9      	cbz	r1, 8011432 <__sflush_r+0xae>
 8011402:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011406:	4299      	cmp	r1, r3
 8011408:	d002      	beq.n	8011410 <__sflush_r+0x8c>
 801140a:	4628      	mov	r0, r5
 801140c:	f7ff fa9e 	bl	801094c <_free_r>
 8011410:	2300      	movs	r3, #0
 8011412:	6363      	str	r3, [r4, #52]	@ 0x34
 8011414:	e00d      	b.n	8011432 <__sflush_r+0xae>
 8011416:	2301      	movs	r3, #1
 8011418:	4628      	mov	r0, r5
 801141a:	47b0      	blx	r6
 801141c:	4602      	mov	r2, r0
 801141e:	1c50      	adds	r0, r2, #1
 8011420:	d1c9      	bne.n	80113b6 <__sflush_r+0x32>
 8011422:	682b      	ldr	r3, [r5, #0]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d0c6      	beq.n	80113b6 <__sflush_r+0x32>
 8011428:	2b1d      	cmp	r3, #29
 801142a:	d001      	beq.n	8011430 <__sflush_r+0xac>
 801142c:	2b16      	cmp	r3, #22
 801142e:	d11e      	bne.n	801146e <__sflush_r+0xea>
 8011430:	602f      	str	r7, [r5, #0]
 8011432:	2000      	movs	r0, #0
 8011434:	e022      	b.n	801147c <__sflush_r+0xf8>
 8011436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801143a:	b21b      	sxth	r3, r3
 801143c:	e01b      	b.n	8011476 <__sflush_r+0xf2>
 801143e:	690f      	ldr	r7, [r1, #16]
 8011440:	2f00      	cmp	r7, #0
 8011442:	d0f6      	beq.n	8011432 <__sflush_r+0xae>
 8011444:	0793      	lsls	r3, r2, #30
 8011446:	680e      	ldr	r6, [r1, #0]
 8011448:	bf08      	it	eq
 801144a:	694b      	ldreq	r3, [r1, #20]
 801144c:	600f      	str	r7, [r1, #0]
 801144e:	bf18      	it	ne
 8011450:	2300      	movne	r3, #0
 8011452:	eba6 0807 	sub.w	r8, r6, r7
 8011456:	608b      	str	r3, [r1, #8]
 8011458:	f1b8 0f00 	cmp.w	r8, #0
 801145c:	dde9      	ble.n	8011432 <__sflush_r+0xae>
 801145e:	6a21      	ldr	r1, [r4, #32]
 8011460:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011462:	4643      	mov	r3, r8
 8011464:	463a      	mov	r2, r7
 8011466:	4628      	mov	r0, r5
 8011468:	47b0      	blx	r6
 801146a:	2800      	cmp	r0, #0
 801146c:	dc08      	bgt.n	8011480 <__sflush_r+0xfc>
 801146e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011476:	81a3      	strh	r3, [r4, #12]
 8011478:	f04f 30ff 	mov.w	r0, #4294967295
 801147c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011480:	4407      	add	r7, r0
 8011482:	eba8 0800 	sub.w	r8, r8, r0
 8011486:	e7e7      	b.n	8011458 <__sflush_r+0xd4>
 8011488:	20400001 	.word	0x20400001

0801148c <_fflush_r>:
 801148c:	b538      	push	{r3, r4, r5, lr}
 801148e:	690b      	ldr	r3, [r1, #16]
 8011490:	4605      	mov	r5, r0
 8011492:	460c      	mov	r4, r1
 8011494:	b913      	cbnz	r3, 801149c <_fflush_r+0x10>
 8011496:	2500      	movs	r5, #0
 8011498:	4628      	mov	r0, r5
 801149a:	bd38      	pop	{r3, r4, r5, pc}
 801149c:	b118      	cbz	r0, 80114a6 <_fflush_r+0x1a>
 801149e:	6a03      	ldr	r3, [r0, #32]
 80114a0:	b90b      	cbnz	r3, 80114a6 <_fflush_r+0x1a>
 80114a2:	f7fe fb1f 	bl	800fae4 <__sinit>
 80114a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d0f3      	beq.n	8011496 <_fflush_r+0xa>
 80114ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80114b0:	07d0      	lsls	r0, r2, #31
 80114b2:	d404      	bmi.n	80114be <_fflush_r+0x32>
 80114b4:	0599      	lsls	r1, r3, #22
 80114b6:	d402      	bmi.n	80114be <_fflush_r+0x32>
 80114b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114ba:	f7fe fc5c 	bl	800fd76 <__retarget_lock_acquire_recursive>
 80114be:	4628      	mov	r0, r5
 80114c0:	4621      	mov	r1, r4
 80114c2:	f7ff ff5f 	bl	8011384 <__sflush_r>
 80114c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80114c8:	07da      	lsls	r2, r3, #31
 80114ca:	4605      	mov	r5, r0
 80114cc:	d4e4      	bmi.n	8011498 <_fflush_r+0xc>
 80114ce:	89a3      	ldrh	r3, [r4, #12]
 80114d0:	059b      	lsls	r3, r3, #22
 80114d2:	d4e1      	bmi.n	8011498 <_fflush_r+0xc>
 80114d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114d6:	f7fe fc4f 	bl	800fd78 <__retarget_lock_release_recursive>
 80114da:	e7dd      	b.n	8011498 <_fflush_r+0xc>

080114dc <memmove>:
 80114dc:	4288      	cmp	r0, r1
 80114de:	b510      	push	{r4, lr}
 80114e0:	eb01 0402 	add.w	r4, r1, r2
 80114e4:	d902      	bls.n	80114ec <memmove+0x10>
 80114e6:	4284      	cmp	r4, r0
 80114e8:	4623      	mov	r3, r4
 80114ea:	d807      	bhi.n	80114fc <memmove+0x20>
 80114ec:	1e43      	subs	r3, r0, #1
 80114ee:	42a1      	cmp	r1, r4
 80114f0:	d008      	beq.n	8011504 <memmove+0x28>
 80114f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80114f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80114fa:	e7f8      	b.n	80114ee <memmove+0x12>
 80114fc:	4402      	add	r2, r0
 80114fe:	4601      	mov	r1, r0
 8011500:	428a      	cmp	r2, r1
 8011502:	d100      	bne.n	8011506 <memmove+0x2a>
 8011504:	bd10      	pop	{r4, pc}
 8011506:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801150a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801150e:	e7f7      	b.n	8011500 <memmove+0x24>

08011510 <memcpy>:
 8011510:	440a      	add	r2, r1
 8011512:	4291      	cmp	r1, r2
 8011514:	f100 33ff 	add.w	r3, r0, #4294967295
 8011518:	d100      	bne.n	801151c <memcpy+0xc>
 801151a:	4770      	bx	lr
 801151c:	b510      	push	{r4, lr}
 801151e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011522:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011526:	4291      	cmp	r1, r2
 8011528:	d1f9      	bne.n	801151e <memcpy+0xe>
 801152a:	bd10      	pop	{r4, pc}

0801152c <__assert_func>:
 801152c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801152e:	4614      	mov	r4, r2
 8011530:	461a      	mov	r2, r3
 8011532:	4b09      	ldr	r3, [pc, #36]	@ (8011558 <__assert_func+0x2c>)
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	4605      	mov	r5, r0
 8011538:	68d8      	ldr	r0, [r3, #12]
 801153a:	b14c      	cbz	r4, 8011550 <__assert_func+0x24>
 801153c:	4b07      	ldr	r3, [pc, #28]	@ (801155c <__assert_func+0x30>)
 801153e:	9100      	str	r1, [sp, #0]
 8011540:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011544:	4906      	ldr	r1, [pc, #24]	@ (8011560 <__assert_func+0x34>)
 8011546:	462b      	mov	r3, r5
 8011548:	f000 f870 	bl	801162c <fiprintf>
 801154c:	f000 f880 	bl	8011650 <abort>
 8011550:	4b04      	ldr	r3, [pc, #16]	@ (8011564 <__assert_func+0x38>)
 8011552:	461c      	mov	r4, r3
 8011554:	e7f3      	b.n	801153e <__assert_func+0x12>
 8011556:	bf00      	nop
 8011558:	240000ac 	.word	0x240000ac
 801155c:	08018ba5 	.word	0x08018ba5
 8011560:	08018bb2 	.word	0x08018bb2
 8011564:	08018be0 	.word	0x08018be0

08011568 <_calloc_r>:
 8011568:	b570      	push	{r4, r5, r6, lr}
 801156a:	fba1 5402 	umull	r5, r4, r1, r2
 801156e:	b934      	cbnz	r4, 801157e <_calloc_r+0x16>
 8011570:	4629      	mov	r1, r5
 8011572:	f7fd fd6b 	bl	800f04c <_malloc_r>
 8011576:	4606      	mov	r6, r0
 8011578:	b928      	cbnz	r0, 8011586 <_calloc_r+0x1e>
 801157a:	4630      	mov	r0, r6
 801157c:	bd70      	pop	{r4, r5, r6, pc}
 801157e:	220c      	movs	r2, #12
 8011580:	6002      	str	r2, [r0, #0]
 8011582:	2600      	movs	r6, #0
 8011584:	e7f9      	b.n	801157a <_calloc_r+0x12>
 8011586:	462a      	mov	r2, r5
 8011588:	4621      	mov	r1, r4
 801158a:	f7fe fb67 	bl	800fc5c <memset>
 801158e:	e7f4      	b.n	801157a <_calloc_r+0x12>

08011590 <__ascii_mbtowc>:
 8011590:	b082      	sub	sp, #8
 8011592:	b901      	cbnz	r1, 8011596 <__ascii_mbtowc+0x6>
 8011594:	a901      	add	r1, sp, #4
 8011596:	b142      	cbz	r2, 80115aa <__ascii_mbtowc+0x1a>
 8011598:	b14b      	cbz	r3, 80115ae <__ascii_mbtowc+0x1e>
 801159a:	7813      	ldrb	r3, [r2, #0]
 801159c:	600b      	str	r3, [r1, #0]
 801159e:	7812      	ldrb	r2, [r2, #0]
 80115a0:	1e10      	subs	r0, r2, #0
 80115a2:	bf18      	it	ne
 80115a4:	2001      	movne	r0, #1
 80115a6:	b002      	add	sp, #8
 80115a8:	4770      	bx	lr
 80115aa:	4610      	mov	r0, r2
 80115ac:	e7fb      	b.n	80115a6 <__ascii_mbtowc+0x16>
 80115ae:	f06f 0001 	mvn.w	r0, #1
 80115b2:	e7f8      	b.n	80115a6 <__ascii_mbtowc+0x16>

080115b4 <_realloc_r>:
 80115b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115b8:	4607      	mov	r7, r0
 80115ba:	4614      	mov	r4, r2
 80115bc:	460d      	mov	r5, r1
 80115be:	b921      	cbnz	r1, 80115ca <_realloc_r+0x16>
 80115c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80115c4:	4611      	mov	r1, r2
 80115c6:	f7fd bd41 	b.w	800f04c <_malloc_r>
 80115ca:	b92a      	cbnz	r2, 80115d8 <_realloc_r+0x24>
 80115cc:	f7ff f9be 	bl	801094c <_free_r>
 80115d0:	4625      	mov	r5, r4
 80115d2:	4628      	mov	r0, r5
 80115d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115d8:	f000 f841 	bl	801165e <_malloc_usable_size_r>
 80115dc:	4284      	cmp	r4, r0
 80115de:	4606      	mov	r6, r0
 80115e0:	d802      	bhi.n	80115e8 <_realloc_r+0x34>
 80115e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80115e6:	d8f4      	bhi.n	80115d2 <_realloc_r+0x1e>
 80115e8:	4621      	mov	r1, r4
 80115ea:	4638      	mov	r0, r7
 80115ec:	f7fd fd2e 	bl	800f04c <_malloc_r>
 80115f0:	4680      	mov	r8, r0
 80115f2:	b908      	cbnz	r0, 80115f8 <_realloc_r+0x44>
 80115f4:	4645      	mov	r5, r8
 80115f6:	e7ec      	b.n	80115d2 <_realloc_r+0x1e>
 80115f8:	42b4      	cmp	r4, r6
 80115fa:	4622      	mov	r2, r4
 80115fc:	4629      	mov	r1, r5
 80115fe:	bf28      	it	cs
 8011600:	4632      	movcs	r2, r6
 8011602:	f7ff ff85 	bl	8011510 <memcpy>
 8011606:	4629      	mov	r1, r5
 8011608:	4638      	mov	r0, r7
 801160a:	f7ff f99f 	bl	801094c <_free_r>
 801160e:	e7f1      	b.n	80115f4 <_realloc_r+0x40>

08011610 <__ascii_wctomb>:
 8011610:	4603      	mov	r3, r0
 8011612:	4608      	mov	r0, r1
 8011614:	b141      	cbz	r1, 8011628 <__ascii_wctomb+0x18>
 8011616:	2aff      	cmp	r2, #255	@ 0xff
 8011618:	d904      	bls.n	8011624 <__ascii_wctomb+0x14>
 801161a:	228a      	movs	r2, #138	@ 0x8a
 801161c:	601a      	str	r2, [r3, #0]
 801161e:	f04f 30ff 	mov.w	r0, #4294967295
 8011622:	4770      	bx	lr
 8011624:	700a      	strb	r2, [r1, #0]
 8011626:	2001      	movs	r0, #1
 8011628:	4770      	bx	lr
	...

0801162c <fiprintf>:
 801162c:	b40e      	push	{r1, r2, r3}
 801162e:	b503      	push	{r0, r1, lr}
 8011630:	4601      	mov	r1, r0
 8011632:	ab03      	add	r3, sp, #12
 8011634:	4805      	ldr	r0, [pc, #20]	@ (801164c <fiprintf+0x20>)
 8011636:	f853 2b04 	ldr.w	r2, [r3], #4
 801163a:	6800      	ldr	r0, [r0, #0]
 801163c:	9301      	str	r3, [sp, #4]
 801163e:	f000 f83f 	bl	80116c0 <_vfiprintf_r>
 8011642:	b002      	add	sp, #8
 8011644:	f85d eb04 	ldr.w	lr, [sp], #4
 8011648:	b003      	add	sp, #12
 801164a:	4770      	bx	lr
 801164c:	240000ac 	.word	0x240000ac

08011650 <abort>:
 8011650:	b508      	push	{r3, lr}
 8011652:	2006      	movs	r0, #6
 8011654:	f000 fa08 	bl	8011a68 <raise>
 8011658:	2001      	movs	r0, #1
 801165a:	f7fc fe43 	bl	800e2e4 <_exit>

0801165e <_malloc_usable_size_r>:
 801165e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011662:	1f18      	subs	r0, r3, #4
 8011664:	2b00      	cmp	r3, #0
 8011666:	bfbc      	itt	lt
 8011668:	580b      	ldrlt	r3, [r1, r0]
 801166a:	18c0      	addlt	r0, r0, r3
 801166c:	4770      	bx	lr

0801166e <__sfputc_r>:
 801166e:	6893      	ldr	r3, [r2, #8]
 8011670:	3b01      	subs	r3, #1
 8011672:	2b00      	cmp	r3, #0
 8011674:	b410      	push	{r4}
 8011676:	6093      	str	r3, [r2, #8]
 8011678:	da08      	bge.n	801168c <__sfputc_r+0x1e>
 801167a:	6994      	ldr	r4, [r2, #24]
 801167c:	42a3      	cmp	r3, r4
 801167e:	db01      	blt.n	8011684 <__sfputc_r+0x16>
 8011680:	290a      	cmp	r1, #10
 8011682:	d103      	bne.n	801168c <__sfputc_r+0x1e>
 8011684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011688:	f000 b932 	b.w	80118f0 <__swbuf_r>
 801168c:	6813      	ldr	r3, [r2, #0]
 801168e:	1c58      	adds	r0, r3, #1
 8011690:	6010      	str	r0, [r2, #0]
 8011692:	7019      	strb	r1, [r3, #0]
 8011694:	4608      	mov	r0, r1
 8011696:	f85d 4b04 	ldr.w	r4, [sp], #4
 801169a:	4770      	bx	lr

0801169c <__sfputs_r>:
 801169c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801169e:	4606      	mov	r6, r0
 80116a0:	460f      	mov	r7, r1
 80116a2:	4614      	mov	r4, r2
 80116a4:	18d5      	adds	r5, r2, r3
 80116a6:	42ac      	cmp	r4, r5
 80116a8:	d101      	bne.n	80116ae <__sfputs_r+0x12>
 80116aa:	2000      	movs	r0, #0
 80116ac:	e007      	b.n	80116be <__sfputs_r+0x22>
 80116ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116b2:	463a      	mov	r2, r7
 80116b4:	4630      	mov	r0, r6
 80116b6:	f7ff ffda 	bl	801166e <__sfputc_r>
 80116ba:	1c43      	adds	r3, r0, #1
 80116bc:	d1f3      	bne.n	80116a6 <__sfputs_r+0xa>
 80116be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080116c0 <_vfiprintf_r>:
 80116c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116c4:	460d      	mov	r5, r1
 80116c6:	b09d      	sub	sp, #116	@ 0x74
 80116c8:	4614      	mov	r4, r2
 80116ca:	4698      	mov	r8, r3
 80116cc:	4606      	mov	r6, r0
 80116ce:	b118      	cbz	r0, 80116d8 <_vfiprintf_r+0x18>
 80116d0:	6a03      	ldr	r3, [r0, #32]
 80116d2:	b90b      	cbnz	r3, 80116d8 <_vfiprintf_r+0x18>
 80116d4:	f7fe fa06 	bl	800fae4 <__sinit>
 80116d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80116da:	07d9      	lsls	r1, r3, #31
 80116dc:	d405      	bmi.n	80116ea <_vfiprintf_r+0x2a>
 80116de:	89ab      	ldrh	r3, [r5, #12]
 80116e0:	059a      	lsls	r2, r3, #22
 80116e2:	d402      	bmi.n	80116ea <_vfiprintf_r+0x2a>
 80116e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80116e6:	f7fe fb46 	bl	800fd76 <__retarget_lock_acquire_recursive>
 80116ea:	89ab      	ldrh	r3, [r5, #12]
 80116ec:	071b      	lsls	r3, r3, #28
 80116ee:	d501      	bpl.n	80116f4 <_vfiprintf_r+0x34>
 80116f0:	692b      	ldr	r3, [r5, #16]
 80116f2:	b99b      	cbnz	r3, 801171c <_vfiprintf_r+0x5c>
 80116f4:	4629      	mov	r1, r5
 80116f6:	4630      	mov	r0, r6
 80116f8:	f000 f938 	bl	801196c <__swsetup_r>
 80116fc:	b170      	cbz	r0, 801171c <_vfiprintf_r+0x5c>
 80116fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011700:	07dc      	lsls	r4, r3, #31
 8011702:	d504      	bpl.n	801170e <_vfiprintf_r+0x4e>
 8011704:	f04f 30ff 	mov.w	r0, #4294967295
 8011708:	b01d      	add	sp, #116	@ 0x74
 801170a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170e:	89ab      	ldrh	r3, [r5, #12]
 8011710:	0598      	lsls	r0, r3, #22
 8011712:	d4f7      	bmi.n	8011704 <_vfiprintf_r+0x44>
 8011714:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011716:	f7fe fb2f 	bl	800fd78 <__retarget_lock_release_recursive>
 801171a:	e7f3      	b.n	8011704 <_vfiprintf_r+0x44>
 801171c:	2300      	movs	r3, #0
 801171e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011720:	2320      	movs	r3, #32
 8011722:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011726:	f8cd 800c 	str.w	r8, [sp, #12]
 801172a:	2330      	movs	r3, #48	@ 0x30
 801172c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80118dc <_vfiprintf_r+0x21c>
 8011730:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011734:	f04f 0901 	mov.w	r9, #1
 8011738:	4623      	mov	r3, r4
 801173a:	469a      	mov	sl, r3
 801173c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011740:	b10a      	cbz	r2, 8011746 <_vfiprintf_r+0x86>
 8011742:	2a25      	cmp	r2, #37	@ 0x25
 8011744:	d1f9      	bne.n	801173a <_vfiprintf_r+0x7a>
 8011746:	ebba 0b04 	subs.w	fp, sl, r4
 801174a:	d00b      	beq.n	8011764 <_vfiprintf_r+0xa4>
 801174c:	465b      	mov	r3, fp
 801174e:	4622      	mov	r2, r4
 8011750:	4629      	mov	r1, r5
 8011752:	4630      	mov	r0, r6
 8011754:	f7ff ffa2 	bl	801169c <__sfputs_r>
 8011758:	3001      	adds	r0, #1
 801175a:	f000 80a7 	beq.w	80118ac <_vfiprintf_r+0x1ec>
 801175e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011760:	445a      	add	r2, fp
 8011762:	9209      	str	r2, [sp, #36]	@ 0x24
 8011764:	f89a 3000 	ldrb.w	r3, [sl]
 8011768:	2b00      	cmp	r3, #0
 801176a:	f000 809f 	beq.w	80118ac <_vfiprintf_r+0x1ec>
 801176e:	2300      	movs	r3, #0
 8011770:	f04f 32ff 	mov.w	r2, #4294967295
 8011774:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011778:	f10a 0a01 	add.w	sl, sl, #1
 801177c:	9304      	str	r3, [sp, #16]
 801177e:	9307      	str	r3, [sp, #28]
 8011780:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011784:	931a      	str	r3, [sp, #104]	@ 0x68
 8011786:	4654      	mov	r4, sl
 8011788:	2205      	movs	r2, #5
 801178a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801178e:	4853      	ldr	r0, [pc, #332]	@ (80118dc <_vfiprintf_r+0x21c>)
 8011790:	f7ee fda6 	bl	80002e0 <memchr>
 8011794:	9a04      	ldr	r2, [sp, #16]
 8011796:	b9d8      	cbnz	r0, 80117d0 <_vfiprintf_r+0x110>
 8011798:	06d1      	lsls	r1, r2, #27
 801179a:	bf44      	itt	mi
 801179c:	2320      	movmi	r3, #32
 801179e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80117a2:	0713      	lsls	r3, r2, #28
 80117a4:	bf44      	itt	mi
 80117a6:	232b      	movmi	r3, #43	@ 0x2b
 80117a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80117ac:	f89a 3000 	ldrb.w	r3, [sl]
 80117b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80117b2:	d015      	beq.n	80117e0 <_vfiprintf_r+0x120>
 80117b4:	9a07      	ldr	r2, [sp, #28]
 80117b6:	4654      	mov	r4, sl
 80117b8:	2000      	movs	r0, #0
 80117ba:	f04f 0c0a 	mov.w	ip, #10
 80117be:	4621      	mov	r1, r4
 80117c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80117c4:	3b30      	subs	r3, #48	@ 0x30
 80117c6:	2b09      	cmp	r3, #9
 80117c8:	d94b      	bls.n	8011862 <_vfiprintf_r+0x1a2>
 80117ca:	b1b0      	cbz	r0, 80117fa <_vfiprintf_r+0x13a>
 80117cc:	9207      	str	r2, [sp, #28]
 80117ce:	e014      	b.n	80117fa <_vfiprintf_r+0x13a>
 80117d0:	eba0 0308 	sub.w	r3, r0, r8
 80117d4:	fa09 f303 	lsl.w	r3, r9, r3
 80117d8:	4313      	orrs	r3, r2
 80117da:	9304      	str	r3, [sp, #16]
 80117dc:	46a2      	mov	sl, r4
 80117de:	e7d2      	b.n	8011786 <_vfiprintf_r+0xc6>
 80117e0:	9b03      	ldr	r3, [sp, #12]
 80117e2:	1d19      	adds	r1, r3, #4
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	9103      	str	r1, [sp, #12]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	bfbb      	ittet	lt
 80117ec:	425b      	neglt	r3, r3
 80117ee:	f042 0202 	orrlt.w	r2, r2, #2
 80117f2:	9307      	strge	r3, [sp, #28]
 80117f4:	9307      	strlt	r3, [sp, #28]
 80117f6:	bfb8      	it	lt
 80117f8:	9204      	strlt	r2, [sp, #16]
 80117fa:	7823      	ldrb	r3, [r4, #0]
 80117fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80117fe:	d10a      	bne.n	8011816 <_vfiprintf_r+0x156>
 8011800:	7863      	ldrb	r3, [r4, #1]
 8011802:	2b2a      	cmp	r3, #42	@ 0x2a
 8011804:	d132      	bne.n	801186c <_vfiprintf_r+0x1ac>
 8011806:	9b03      	ldr	r3, [sp, #12]
 8011808:	1d1a      	adds	r2, r3, #4
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	9203      	str	r2, [sp, #12]
 801180e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011812:	3402      	adds	r4, #2
 8011814:	9305      	str	r3, [sp, #20]
 8011816:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80118ec <_vfiprintf_r+0x22c>
 801181a:	7821      	ldrb	r1, [r4, #0]
 801181c:	2203      	movs	r2, #3
 801181e:	4650      	mov	r0, sl
 8011820:	f7ee fd5e 	bl	80002e0 <memchr>
 8011824:	b138      	cbz	r0, 8011836 <_vfiprintf_r+0x176>
 8011826:	9b04      	ldr	r3, [sp, #16]
 8011828:	eba0 000a 	sub.w	r0, r0, sl
 801182c:	2240      	movs	r2, #64	@ 0x40
 801182e:	4082      	lsls	r2, r0
 8011830:	4313      	orrs	r3, r2
 8011832:	3401      	adds	r4, #1
 8011834:	9304      	str	r3, [sp, #16]
 8011836:	f814 1b01 	ldrb.w	r1, [r4], #1
 801183a:	4829      	ldr	r0, [pc, #164]	@ (80118e0 <_vfiprintf_r+0x220>)
 801183c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011840:	2206      	movs	r2, #6
 8011842:	f7ee fd4d 	bl	80002e0 <memchr>
 8011846:	2800      	cmp	r0, #0
 8011848:	d03f      	beq.n	80118ca <_vfiprintf_r+0x20a>
 801184a:	4b26      	ldr	r3, [pc, #152]	@ (80118e4 <_vfiprintf_r+0x224>)
 801184c:	bb1b      	cbnz	r3, 8011896 <_vfiprintf_r+0x1d6>
 801184e:	9b03      	ldr	r3, [sp, #12]
 8011850:	3307      	adds	r3, #7
 8011852:	f023 0307 	bic.w	r3, r3, #7
 8011856:	3308      	adds	r3, #8
 8011858:	9303      	str	r3, [sp, #12]
 801185a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801185c:	443b      	add	r3, r7
 801185e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011860:	e76a      	b.n	8011738 <_vfiprintf_r+0x78>
 8011862:	fb0c 3202 	mla	r2, ip, r2, r3
 8011866:	460c      	mov	r4, r1
 8011868:	2001      	movs	r0, #1
 801186a:	e7a8      	b.n	80117be <_vfiprintf_r+0xfe>
 801186c:	2300      	movs	r3, #0
 801186e:	3401      	adds	r4, #1
 8011870:	9305      	str	r3, [sp, #20]
 8011872:	4619      	mov	r1, r3
 8011874:	f04f 0c0a 	mov.w	ip, #10
 8011878:	4620      	mov	r0, r4
 801187a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801187e:	3a30      	subs	r2, #48	@ 0x30
 8011880:	2a09      	cmp	r2, #9
 8011882:	d903      	bls.n	801188c <_vfiprintf_r+0x1cc>
 8011884:	2b00      	cmp	r3, #0
 8011886:	d0c6      	beq.n	8011816 <_vfiprintf_r+0x156>
 8011888:	9105      	str	r1, [sp, #20]
 801188a:	e7c4      	b.n	8011816 <_vfiprintf_r+0x156>
 801188c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011890:	4604      	mov	r4, r0
 8011892:	2301      	movs	r3, #1
 8011894:	e7f0      	b.n	8011878 <_vfiprintf_r+0x1b8>
 8011896:	ab03      	add	r3, sp, #12
 8011898:	9300      	str	r3, [sp, #0]
 801189a:	462a      	mov	r2, r5
 801189c:	4b12      	ldr	r3, [pc, #72]	@ (80118e8 <_vfiprintf_r+0x228>)
 801189e:	a904      	add	r1, sp, #16
 80118a0:	4630      	mov	r0, r6
 80118a2:	f7fd fced 	bl	800f280 <_printf_float>
 80118a6:	4607      	mov	r7, r0
 80118a8:	1c78      	adds	r0, r7, #1
 80118aa:	d1d6      	bne.n	801185a <_vfiprintf_r+0x19a>
 80118ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80118ae:	07d9      	lsls	r1, r3, #31
 80118b0:	d405      	bmi.n	80118be <_vfiprintf_r+0x1fe>
 80118b2:	89ab      	ldrh	r3, [r5, #12]
 80118b4:	059a      	lsls	r2, r3, #22
 80118b6:	d402      	bmi.n	80118be <_vfiprintf_r+0x1fe>
 80118b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80118ba:	f7fe fa5d 	bl	800fd78 <__retarget_lock_release_recursive>
 80118be:	89ab      	ldrh	r3, [r5, #12]
 80118c0:	065b      	lsls	r3, r3, #25
 80118c2:	f53f af1f 	bmi.w	8011704 <_vfiprintf_r+0x44>
 80118c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80118c8:	e71e      	b.n	8011708 <_vfiprintf_r+0x48>
 80118ca:	ab03      	add	r3, sp, #12
 80118cc:	9300      	str	r3, [sp, #0]
 80118ce:	462a      	mov	r2, r5
 80118d0:	4b05      	ldr	r3, [pc, #20]	@ (80118e8 <_vfiprintf_r+0x228>)
 80118d2:	a904      	add	r1, sp, #16
 80118d4:	4630      	mov	r0, r6
 80118d6:	f7fd ff5b 	bl	800f790 <_printf_i>
 80118da:	e7e4      	b.n	80118a6 <_vfiprintf_r+0x1e6>
 80118dc:	08018b8a 	.word	0x08018b8a
 80118e0:	08018b94 	.word	0x08018b94
 80118e4:	0800f281 	.word	0x0800f281
 80118e8:	0801169d 	.word	0x0801169d
 80118ec:	08018b90 	.word	0x08018b90

080118f0 <__swbuf_r>:
 80118f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118f2:	460e      	mov	r6, r1
 80118f4:	4614      	mov	r4, r2
 80118f6:	4605      	mov	r5, r0
 80118f8:	b118      	cbz	r0, 8011902 <__swbuf_r+0x12>
 80118fa:	6a03      	ldr	r3, [r0, #32]
 80118fc:	b90b      	cbnz	r3, 8011902 <__swbuf_r+0x12>
 80118fe:	f7fe f8f1 	bl	800fae4 <__sinit>
 8011902:	69a3      	ldr	r3, [r4, #24]
 8011904:	60a3      	str	r3, [r4, #8]
 8011906:	89a3      	ldrh	r3, [r4, #12]
 8011908:	071a      	lsls	r2, r3, #28
 801190a:	d501      	bpl.n	8011910 <__swbuf_r+0x20>
 801190c:	6923      	ldr	r3, [r4, #16]
 801190e:	b943      	cbnz	r3, 8011922 <__swbuf_r+0x32>
 8011910:	4621      	mov	r1, r4
 8011912:	4628      	mov	r0, r5
 8011914:	f000 f82a 	bl	801196c <__swsetup_r>
 8011918:	b118      	cbz	r0, 8011922 <__swbuf_r+0x32>
 801191a:	f04f 37ff 	mov.w	r7, #4294967295
 801191e:	4638      	mov	r0, r7
 8011920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011922:	6823      	ldr	r3, [r4, #0]
 8011924:	6922      	ldr	r2, [r4, #16]
 8011926:	1a98      	subs	r0, r3, r2
 8011928:	6963      	ldr	r3, [r4, #20]
 801192a:	b2f6      	uxtb	r6, r6
 801192c:	4283      	cmp	r3, r0
 801192e:	4637      	mov	r7, r6
 8011930:	dc05      	bgt.n	801193e <__swbuf_r+0x4e>
 8011932:	4621      	mov	r1, r4
 8011934:	4628      	mov	r0, r5
 8011936:	f7ff fda9 	bl	801148c <_fflush_r>
 801193a:	2800      	cmp	r0, #0
 801193c:	d1ed      	bne.n	801191a <__swbuf_r+0x2a>
 801193e:	68a3      	ldr	r3, [r4, #8]
 8011940:	3b01      	subs	r3, #1
 8011942:	60a3      	str	r3, [r4, #8]
 8011944:	6823      	ldr	r3, [r4, #0]
 8011946:	1c5a      	adds	r2, r3, #1
 8011948:	6022      	str	r2, [r4, #0]
 801194a:	701e      	strb	r6, [r3, #0]
 801194c:	6962      	ldr	r2, [r4, #20]
 801194e:	1c43      	adds	r3, r0, #1
 8011950:	429a      	cmp	r2, r3
 8011952:	d004      	beq.n	801195e <__swbuf_r+0x6e>
 8011954:	89a3      	ldrh	r3, [r4, #12]
 8011956:	07db      	lsls	r3, r3, #31
 8011958:	d5e1      	bpl.n	801191e <__swbuf_r+0x2e>
 801195a:	2e0a      	cmp	r6, #10
 801195c:	d1df      	bne.n	801191e <__swbuf_r+0x2e>
 801195e:	4621      	mov	r1, r4
 8011960:	4628      	mov	r0, r5
 8011962:	f7ff fd93 	bl	801148c <_fflush_r>
 8011966:	2800      	cmp	r0, #0
 8011968:	d0d9      	beq.n	801191e <__swbuf_r+0x2e>
 801196a:	e7d6      	b.n	801191a <__swbuf_r+0x2a>

0801196c <__swsetup_r>:
 801196c:	b538      	push	{r3, r4, r5, lr}
 801196e:	4b29      	ldr	r3, [pc, #164]	@ (8011a14 <__swsetup_r+0xa8>)
 8011970:	4605      	mov	r5, r0
 8011972:	6818      	ldr	r0, [r3, #0]
 8011974:	460c      	mov	r4, r1
 8011976:	b118      	cbz	r0, 8011980 <__swsetup_r+0x14>
 8011978:	6a03      	ldr	r3, [r0, #32]
 801197a:	b90b      	cbnz	r3, 8011980 <__swsetup_r+0x14>
 801197c:	f7fe f8b2 	bl	800fae4 <__sinit>
 8011980:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011984:	0719      	lsls	r1, r3, #28
 8011986:	d422      	bmi.n	80119ce <__swsetup_r+0x62>
 8011988:	06da      	lsls	r2, r3, #27
 801198a:	d407      	bmi.n	801199c <__swsetup_r+0x30>
 801198c:	2209      	movs	r2, #9
 801198e:	602a      	str	r2, [r5, #0]
 8011990:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011994:	81a3      	strh	r3, [r4, #12]
 8011996:	f04f 30ff 	mov.w	r0, #4294967295
 801199a:	e033      	b.n	8011a04 <__swsetup_r+0x98>
 801199c:	0758      	lsls	r0, r3, #29
 801199e:	d512      	bpl.n	80119c6 <__swsetup_r+0x5a>
 80119a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80119a2:	b141      	cbz	r1, 80119b6 <__swsetup_r+0x4a>
 80119a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80119a8:	4299      	cmp	r1, r3
 80119aa:	d002      	beq.n	80119b2 <__swsetup_r+0x46>
 80119ac:	4628      	mov	r0, r5
 80119ae:	f7fe ffcd 	bl	801094c <_free_r>
 80119b2:	2300      	movs	r3, #0
 80119b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80119b6:	89a3      	ldrh	r3, [r4, #12]
 80119b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80119bc:	81a3      	strh	r3, [r4, #12]
 80119be:	2300      	movs	r3, #0
 80119c0:	6063      	str	r3, [r4, #4]
 80119c2:	6923      	ldr	r3, [r4, #16]
 80119c4:	6023      	str	r3, [r4, #0]
 80119c6:	89a3      	ldrh	r3, [r4, #12]
 80119c8:	f043 0308 	orr.w	r3, r3, #8
 80119cc:	81a3      	strh	r3, [r4, #12]
 80119ce:	6923      	ldr	r3, [r4, #16]
 80119d0:	b94b      	cbnz	r3, 80119e6 <__swsetup_r+0x7a>
 80119d2:	89a3      	ldrh	r3, [r4, #12]
 80119d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80119d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80119dc:	d003      	beq.n	80119e6 <__swsetup_r+0x7a>
 80119de:	4621      	mov	r1, r4
 80119e0:	4628      	mov	r0, r5
 80119e2:	f000 f883 	bl	8011aec <__smakebuf_r>
 80119e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80119ea:	f013 0201 	ands.w	r2, r3, #1
 80119ee:	d00a      	beq.n	8011a06 <__swsetup_r+0x9a>
 80119f0:	2200      	movs	r2, #0
 80119f2:	60a2      	str	r2, [r4, #8]
 80119f4:	6962      	ldr	r2, [r4, #20]
 80119f6:	4252      	negs	r2, r2
 80119f8:	61a2      	str	r2, [r4, #24]
 80119fa:	6922      	ldr	r2, [r4, #16]
 80119fc:	b942      	cbnz	r2, 8011a10 <__swsetup_r+0xa4>
 80119fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011a02:	d1c5      	bne.n	8011990 <__swsetup_r+0x24>
 8011a04:	bd38      	pop	{r3, r4, r5, pc}
 8011a06:	0799      	lsls	r1, r3, #30
 8011a08:	bf58      	it	pl
 8011a0a:	6962      	ldrpl	r2, [r4, #20]
 8011a0c:	60a2      	str	r2, [r4, #8]
 8011a0e:	e7f4      	b.n	80119fa <__swsetup_r+0x8e>
 8011a10:	2000      	movs	r0, #0
 8011a12:	e7f7      	b.n	8011a04 <__swsetup_r+0x98>
 8011a14:	240000ac 	.word	0x240000ac

08011a18 <_raise_r>:
 8011a18:	291f      	cmp	r1, #31
 8011a1a:	b538      	push	{r3, r4, r5, lr}
 8011a1c:	4605      	mov	r5, r0
 8011a1e:	460c      	mov	r4, r1
 8011a20:	d904      	bls.n	8011a2c <_raise_r+0x14>
 8011a22:	2316      	movs	r3, #22
 8011a24:	6003      	str	r3, [r0, #0]
 8011a26:	f04f 30ff 	mov.w	r0, #4294967295
 8011a2a:	bd38      	pop	{r3, r4, r5, pc}
 8011a2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011a2e:	b112      	cbz	r2, 8011a36 <_raise_r+0x1e>
 8011a30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011a34:	b94b      	cbnz	r3, 8011a4a <_raise_r+0x32>
 8011a36:	4628      	mov	r0, r5
 8011a38:	f000 f830 	bl	8011a9c <_getpid_r>
 8011a3c:	4622      	mov	r2, r4
 8011a3e:	4601      	mov	r1, r0
 8011a40:	4628      	mov	r0, r5
 8011a42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a46:	f000 b817 	b.w	8011a78 <_kill_r>
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	d00a      	beq.n	8011a64 <_raise_r+0x4c>
 8011a4e:	1c59      	adds	r1, r3, #1
 8011a50:	d103      	bne.n	8011a5a <_raise_r+0x42>
 8011a52:	2316      	movs	r3, #22
 8011a54:	6003      	str	r3, [r0, #0]
 8011a56:	2001      	movs	r0, #1
 8011a58:	e7e7      	b.n	8011a2a <_raise_r+0x12>
 8011a5a:	2100      	movs	r1, #0
 8011a5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011a60:	4620      	mov	r0, r4
 8011a62:	4798      	blx	r3
 8011a64:	2000      	movs	r0, #0
 8011a66:	e7e0      	b.n	8011a2a <_raise_r+0x12>

08011a68 <raise>:
 8011a68:	4b02      	ldr	r3, [pc, #8]	@ (8011a74 <raise+0xc>)
 8011a6a:	4601      	mov	r1, r0
 8011a6c:	6818      	ldr	r0, [r3, #0]
 8011a6e:	f7ff bfd3 	b.w	8011a18 <_raise_r>
 8011a72:	bf00      	nop
 8011a74:	240000ac 	.word	0x240000ac

08011a78 <_kill_r>:
 8011a78:	b538      	push	{r3, r4, r5, lr}
 8011a7a:	4d07      	ldr	r5, [pc, #28]	@ (8011a98 <_kill_r+0x20>)
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	4604      	mov	r4, r0
 8011a80:	4608      	mov	r0, r1
 8011a82:	4611      	mov	r1, r2
 8011a84:	602b      	str	r3, [r5, #0]
 8011a86:	f7fc fc1d 	bl	800e2c4 <_kill>
 8011a8a:	1c43      	adds	r3, r0, #1
 8011a8c:	d102      	bne.n	8011a94 <_kill_r+0x1c>
 8011a8e:	682b      	ldr	r3, [r5, #0]
 8011a90:	b103      	cbz	r3, 8011a94 <_kill_r+0x1c>
 8011a92:	6023      	str	r3, [r4, #0]
 8011a94:	bd38      	pop	{r3, r4, r5, pc}
 8011a96:	bf00      	nop
 8011a98:	2400102c 	.word	0x2400102c

08011a9c <_getpid_r>:
 8011a9c:	f7fc bc0a 	b.w	800e2b4 <_getpid>

08011aa0 <__swhatbuf_r>:
 8011aa0:	b570      	push	{r4, r5, r6, lr}
 8011aa2:	460c      	mov	r4, r1
 8011aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011aa8:	2900      	cmp	r1, #0
 8011aaa:	b096      	sub	sp, #88	@ 0x58
 8011aac:	4615      	mov	r5, r2
 8011aae:	461e      	mov	r6, r3
 8011ab0:	da0d      	bge.n	8011ace <__swhatbuf_r+0x2e>
 8011ab2:	89a3      	ldrh	r3, [r4, #12]
 8011ab4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011ab8:	f04f 0100 	mov.w	r1, #0
 8011abc:	bf14      	ite	ne
 8011abe:	2340      	movne	r3, #64	@ 0x40
 8011ac0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011ac4:	2000      	movs	r0, #0
 8011ac6:	6031      	str	r1, [r6, #0]
 8011ac8:	602b      	str	r3, [r5, #0]
 8011aca:	b016      	add	sp, #88	@ 0x58
 8011acc:	bd70      	pop	{r4, r5, r6, pc}
 8011ace:	466a      	mov	r2, sp
 8011ad0:	f000 f848 	bl	8011b64 <_fstat_r>
 8011ad4:	2800      	cmp	r0, #0
 8011ad6:	dbec      	blt.n	8011ab2 <__swhatbuf_r+0x12>
 8011ad8:	9901      	ldr	r1, [sp, #4]
 8011ada:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ade:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011ae2:	4259      	negs	r1, r3
 8011ae4:	4159      	adcs	r1, r3
 8011ae6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011aea:	e7eb      	b.n	8011ac4 <__swhatbuf_r+0x24>

08011aec <__smakebuf_r>:
 8011aec:	898b      	ldrh	r3, [r1, #12]
 8011aee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011af0:	079d      	lsls	r5, r3, #30
 8011af2:	4606      	mov	r6, r0
 8011af4:	460c      	mov	r4, r1
 8011af6:	d507      	bpl.n	8011b08 <__smakebuf_r+0x1c>
 8011af8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011afc:	6023      	str	r3, [r4, #0]
 8011afe:	6123      	str	r3, [r4, #16]
 8011b00:	2301      	movs	r3, #1
 8011b02:	6163      	str	r3, [r4, #20]
 8011b04:	b003      	add	sp, #12
 8011b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b08:	ab01      	add	r3, sp, #4
 8011b0a:	466a      	mov	r2, sp
 8011b0c:	f7ff ffc8 	bl	8011aa0 <__swhatbuf_r>
 8011b10:	9f00      	ldr	r7, [sp, #0]
 8011b12:	4605      	mov	r5, r0
 8011b14:	4639      	mov	r1, r7
 8011b16:	4630      	mov	r0, r6
 8011b18:	f7fd fa98 	bl	800f04c <_malloc_r>
 8011b1c:	b948      	cbnz	r0, 8011b32 <__smakebuf_r+0x46>
 8011b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b22:	059a      	lsls	r2, r3, #22
 8011b24:	d4ee      	bmi.n	8011b04 <__smakebuf_r+0x18>
 8011b26:	f023 0303 	bic.w	r3, r3, #3
 8011b2a:	f043 0302 	orr.w	r3, r3, #2
 8011b2e:	81a3      	strh	r3, [r4, #12]
 8011b30:	e7e2      	b.n	8011af8 <__smakebuf_r+0xc>
 8011b32:	89a3      	ldrh	r3, [r4, #12]
 8011b34:	6020      	str	r0, [r4, #0]
 8011b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b3a:	81a3      	strh	r3, [r4, #12]
 8011b3c:	9b01      	ldr	r3, [sp, #4]
 8011b3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011b42:	b15b      	cbz	r3, 8011b5c <__smakebuf_r+0x70>
 8011b44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b48:	4630      	mov	r0, r6
 8011b4a:	f000 f81d 	bl	8011b88 <_isatty_r>
 8011b4e:	b128      	cbz	r0, 8011b5c <__smakebuf_r+0x70>
 8011b50:	89a3      	ldrh	r3, [r4, #12]
 8011b52:	f023 0303 	bic.w	r3, r3, #3
 8011b56:	f043 0301 	orr.w	r3, r3, #1
 8011b5a:	81a3      	strh	r3, [r4, #12]
 8011b5c:	89a3      	ldrh	r3, [r4, #12]
 8011b5e:	431d      	orrs	r5, r3
 8011b60:	81a5      	strh	r5, [r4, #12]
 8011b62:	e7cf      	b.n	8011b04 <__smakebuf_r+0x18>

08011b64 <_fstat_r>:
 8011b64:	b538      	push	{r3, r4, r5, lr}
 8011b66:	4d07      	ldr	r5, [pc, #28]	@ (8011b84 <_fstat_r+0x20>)
 8011b68:	2300      	movs	r3, #0
 8011b6a:	4604      	mov	r4, r0
 8011b6c:	4608      	mov	r0, r1
 8011b6e:	4611      	mov	r1, r2
 8011b70:	602b      	str	r3, [r5, #0]
 8011b72:	f7fc fc07 	bl	800e384 <_fstat>
 8011b76:	1c43      	adds	r3, r0, #1
 8011b78:	d102      	bne.n	8011b80 <_fstat_r+0x1c>
 8011b7a:	682b      	ldr	r3, [r5, #0]
 8011b7c:	b103      	cbz	r3, 8011b80 <_fstat_r+0x1c>
 8011b7e:	6023      	str	r3, [r4, #0]
 8011b80:	bd38      	pop	{r3, r4, r5, pc}
 8011b82:	bf00      	nop
 8011b84:	2400102c 	.word	0x2400102c

08011b88 <_isatty_r>:
 8011b88:	b538      	push	{r3, r4, r5, lr}
 8011b8a:	4d06      	ldr	r5, [pc, #24]	@ (8011ba4 <_isatty_r+0x1c>)
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	4604      	mov	r4, r0
 8011b90:	4608      	mov	r0, r1
 8011b92:	602b      	str	r3, [r5, #0]
 8011b94:	f7fc fc06 	bl	800e3a4 <_isatty>
 8011b98:	1c43      	adds	r3, r0, #1
 8011b9a:	d102      	bne.n	8011ba2 <_isatty_r+0x1a>
 8011b9c:	682b      	ldr	r3, [r5, #0]
 8011b9e:	b103      	cbz	r3, 8011ba2 <_isatty_r+0x1a>
 8011ba0:	6023      	str	r3, [r4, #0]
 8011ba2:	bd38      	pop	{r3, r4, r5, pc}
 8011ba4:	2400102c 	.word	0x2400102c

08011ba8 <_init>:
 8011ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011baa:	bf00      	nop
 8011bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bae:	bc08      	pop	{r3}
 8011bb0:	469e      	mov	lr, r3
 8011bb2:	4770      	bx	lr

08011bb4 <_fini>:
 8011bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bb6:	bf00      	nop
 8011bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bba:	bc08      	pop	{r3}
 8011bbc:	469e      	mov	lr, r3
 8011bbe:	4770      	bx	lr
