{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622007426713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622007426713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 00:37:06 2021 " "Processing started: Wed May 26 00:37:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622007426713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007426713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_NN -c NN_AND " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_NN -c NN_AND" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007426713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622007427228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622007427228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "modules/testbench.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007435528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "modules/sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007435528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/nn_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/nn_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NN_AND " "Found entity 1: NN_AND" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007435544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "modules/neuron.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007435544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "w0 n0 neuron matching object in present scope does not have an equivalent data type NN_AND.sv(24) " "SystemVerilog error at NN_AND.sv(24): can't implicitly connect port \"w0\" on instance \"n0\" of module \"neuron\" - matching object in present scope does not have an equivalent data type" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 24 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "w0 neuron.sv(3) " "HDL error at neuron.sv(3): see declaration for object \"w0\"" {  } { { "modules/neuron.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/neuron.sv" 3 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "w0 NN_AND.sv(7) " "HDL error at NN_AND.sv(7): see declaration for object \"w0\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "w1 n0 neuron matching object in present scope does not have an equivalent data type NN_AND.sv(24) " "SystemVerilog error at NN_AND.sv(24): can't implicitly connect port \"w1\" on instance \"n0\" of module \"neuron\" - matching object in present scope does not have an equivalent data type" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 24 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "w1 neuron.sv(3) " "HDL error at neuron.sv(3): see declaration for object \"w1\"" {  } { { "modules/neuron.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/neuron.sv" 3 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "w1 NN_AND.sv(7) " "HDL error at NN_AND.sv(7): see declaration for object \"w1\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007435544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622007435591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 00:37:15 2021 " "Processing ended: Wed May 26 00:37:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622007435591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622007435591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622007435591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007435591 ""}
