
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
33       E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44)

*******************************************************************
Modules that may have changed as a result of file changes: 46
MID:  lib.cell.view
15       work.abs_cost.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
16       work.adc_controller.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
17       work.adc_pcm_gear.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
18       work.bigfifo.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
19       work.clock138master.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (module definition)
20       work.clock_divider.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
22       work.crc16.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
23       work.crc7.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
24       work.dem.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (module definition)
25       work.dop_gear.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
26       work.dsd_gen.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (module definition)
27       work.dsd_input_gear.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
28       work.dsd_tx.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
29       work.dsdout.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
30       work.ext_i1.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
31       work.ext_i2.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
32       work.ext_i3.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
33       work.ext_i4.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
34       work.ext_i5.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
35       work.fir_stage_1.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
36       work.fir_stage_2.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
37       work.i2s32_input_gear.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
38       work.inctrl.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
39       work.mem_controller.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
40       work.mi1a1.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
41       work.mi2a2.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
42       work.mi3a3.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
43       work.mi4a4.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
44       work.mi5a5.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
45       work.mi6b6.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
46       work.mulb1.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
47       work.mult28x32.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
48       work.outctrl.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
49       work.pcm2dsd.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
50       work.pcm_tx.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
51       work.pcmin.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
52       work.pipe_pcm.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
53       work.pipe_sdm.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
54       work.ram_2p.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
55       work.sd_data.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
56       work.sdtop.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
57       work.spdif_tx.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
58       work.sync_logic.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
59       work.tap_rom.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
60       work.tap_rom2.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (may instantiate this module)
61       work.test.verilog may have changed because the following files changed:
                        E:\DAC\igloo\work\test.v (2021-08-10 18:11:27, 2021-08-13 12:44:44) <-- (module definition)

*******************************************************************
Unmodified files: 33
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v (2020-11-03 15:58:10)
1        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v (2020-11-03 15:58:13)
2        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v (2020-11-03 15:58:13)
3        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-11-03 15:58:13)
4        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v (2020-11-03 15:58:13)
5        E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v (2021-07-22 15:48:19)
6        E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v (2021-07-22 15:48:19)
7        E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v (2021-07-22 15:48:19)
8        E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v (2021-07-22 15:48:19)
9        E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v (2021-07-22 15:48:19)
10       E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v (2021-07-22 15:48:19)
11       E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v (2021-07-22 15:48:19)
12       E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2021-07-22 15:48:19)
13       E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2021-07-22 15:48:19)
14       E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2021-07-22 15:48:21)
15       E:\DAC\igloo\soc\sdio25\component\work\u8\u8.v (2021-08-10 17:39:20)
16       E:\DAC\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v (2021-08-10 15:34:33)
17       E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v (2021-08-10 15:34:35)
18       E:\DAC\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v (2021-08-10 15:34:35)
19       E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v (2021-08-10 15:34:30)
20       E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v (2021-08-10 15:34:30)
21       E:\DAC\igloo\work\bigfifo.v (2021-08-13 12:00:31)
22       E:\DAC\igloo\work\crc7.v (2017-10-25 19:52:43)
23       E:\DAC\igloo\work\fir.v (2021-08-10 12:58:47)
24       E:\DAC\igloo\work\fir2.v (2017-10-25 19:52:43)
25       E:\DAC\igloo\work\mult28x32.v (2017-10-25 19:52:43)
26       E:\DAC\igloo\work\pipe_pcm.v (2021-08-10 12:58:47)
27       E:\DAC\igloo\work\ram.v (2021-08-11 16:17:43)
28       E:\DAC\igloo\work\sd.v (2021-08-12 16:34:44)
29       E:\DAC\igloo\work\sdm.v (2021-08-10 12:58:47)
30       E:\DAC\igloo\work\sound.v (2021-08-10 12:58:47)
31       E:\DAC\igloo\work\tap_rom.v (2017-10-25 19:52:43)
32       E:\DAC\igloo\work\tap_rom2.v (2017-10-25 19:52:43)

*******************************************************************
Unchanged modules: 21
MID:  lib.cell.view
0        COREAHBLITE_LIB.COREAHBLITE_ADDRDEC.verilog
1        COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM.verilog
2        COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE.verilog
3        COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16.verilog
4        COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER.verilog
5        COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE.verilog
6        COREAHBLITE_LIB.CoreAHBLite.verilog
7        work.CoreResetP.verilog
8        work.MSS_025.verilog
9        work.RCOSC_1MHZ.verilog
10       work.RCOSC_1MHZ_FAB.verilog
11       work.RCOSC_25_50MHZ.verilog
12       work.RCOSC_25_50MHZ_FAB.verilog
13       work.XTLOSC.verilog
14       work.XTLOSC_FAB.verilog
21       work.coreresetp_pcie_hotreset.verilog
62       work.u8.verilog
63       work.u8_sb.verilog
64       work.u8_sb_CCC_0_FCCC.verilog
65       work.u8_sb_FABOSC_0_OSC.verilog
66       work.u8_sb_HPMS.verilog
