set ::env(PROJECT_NAME) RC_arm_core
set ::env(DESIGN_TOP) single_port_ram_21_8
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_arm_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_arm_core/rtl/arm_core.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
