--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise C:/270/Lab7/Lab7.ise
-intstyle ise -e 3 -s 4 -xml calculator calculator.ncd -o calculator.twr
calculator.pcf -ucf calculator.ucf

Design file:              calculator.ncd
Physical constraint file: calculator.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock reset to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSD<0>      |   13.325(F)|reset_IBUF        |   0.000|
SSD<1>      |   14.196(F)|reset_IBUF        |   0.000|
SSD<2>      |   13.565(F)|reset_IBUF        |   0.000|
SSD<3>      |   13.442(F)|reset_IBUF        |   0.000|
SSD<4>      |   14.042(F)|reset_IBUF        |   0.000|
SSD<5>      |   12.962(F)|reset_IBUF        |   0.000|
SSD<6>      |   13.986(F)|reset_IBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.367|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |SSD<0>         |    9.200|
reset          |SSD<1>         |   10.071|
reset          |SSD<2>         |    9.440|
reset          |SSD<3>         |    9.317|
reset          |SSD<4>         |    9.917|
reset          |SSD<5>         |    8.837|
reset          |SSD<6>         |    9.861|
---------------+---------------+---------+


Analysis completed Fri Jul 28 20:56:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



