CAPI=1
[main]
description = or1200 Debug Interface

[verilog]
src_files = 
 rtl/verilog/dbg_cpu.v
 rtl/verilog/dbg_cpu_registers.v
 rtl/verilog/dbg_crc32_d1.v
 rtl/verilog/dbg_register.v
 rtl/verilog/dbg_top.v
 rtl/verilog/dbg_wb.v
include_files =
 rtl/verilog/dbg_cpu_defines.v
 rtl/verilog/dbg_defines.v
 rtl/verilog/dbg_wb_defines.v

[provider]
name = opencores
repo_name = dbg_interface
repo_root = trunk
revision = 158
