docs: Verilog HDL을 이용한 Timer/Counter 
 
--------
• Logic diagram
--------
   
   ![logic diagram](./image/logic diagram.png)

   
   
