{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 21:47:27 2014 " "Info: Processing started: Mon Jun 02 21:47:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FrameTrans:comb_93\|DataIn " "Info: Detected ripple clock \"FrameTrans:comb_93\|DataIn\" as buffer" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FrameTrans:comb_93\|DataIn" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_94\|Probe:u0\|S " "Info: Detected ripple clock \"FramesyncFSM:comb_94\|Probe:u0\|S\" as buffer" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_94\|Probe:u0\|S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_94\|inter " "Info: Detected ripple clock \"FramesyncFSM:comb_94\|inter\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_94\|inter" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FrameTrans:comb_93\|Clk_10ms " "Info: Detected ripple clock \"FrameTrans:comb_93\|Clk_10ms\" as buffer" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FrameTrans:comb_93\|Clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register FramesyncFSM:comb_94\|inter register FramesyncFSM:comb_94\|State\[1\] 186.78 MHz 5.354 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 186.78 MHz between source register \"FramesyncFSM:comb_94\|inter\" and destination register \"FramesyncFSM:comb_94\|State\[1\]\" (period= 5.354 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.062 ns + Longest register register " "Info: + Longest register to register delay is 3.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_94\|inter 1 REG LCFF_X57_Y19_N27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y19_N27; Fanout = 8; REG Node = 'FramesyncFSM:comb_94\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_94|inter } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.275 ns) 0.841 ns FramesyncFSM:comb_94\|State\[1\]~387 2 COMB LCCOMB_X57_Y19_N6 2 " "Info: 2: + IC(0.566 ns) + CELL(0.275 ns) = 0.841 ns; Loc. = LCCOMB_X57_Y19_N6; Fanout = 2; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~387'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { FramesyncFSM:comb_94|inter FramesyncFSM:comb_94|State[1]~387 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 1.256 ns FramesyncFSM:comb_94\|State\[1\]~392 3 COMB LCCOMB_X57_Y19_N0 1 " "Info: 3: + IC(0.265 ns) + CELL(0.150 ns) = 1.256 ns; Loc. = LCCOMB_X57_Y19_N0; Fanout = 1; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~392'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { FramesyncFSM:comb_94|State[1]~387 FramesyncFSM:comb_94|State[1]~392 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.648 ns FramesyncFSM:comb_94\|State\[1\]~393 4 COMB LCCOMB_X57_Y19_N4 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 1.648 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~393'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { FramesyncFSM:comb_94|State[1]~392 FramesyncFSM:comb_94|State[1]~393 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.245 ns) 2.173 ns FramesyncFSM:comb_94\|State\[1\]~394 5 COMB LCCOMB_X57_Y19_N20 2 " "Info: 5: + IC(0.280 ns) + CELL(0.245 ns) = 2.173 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 2; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~394'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { FramesyncFSM:comb_94|State[1]~393 FramesyncFSM:comb_94|State[1]~394 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.660 ns) 3.062 ns FramesyncFSM:comb_94\|State\[1\] 6 REG LCFF_X57_Y19_N23 9 " "Info: 6: + IC(0.229 ns) + CELL(0.660 ns) = 3.062 ns; Loc. = LCFF_X57_Y19_N23; Fanout = 9; REG Node = 'FramesyncFSM:comb_94\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { FramesyncFSM:comb_94|State[1]~394 FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 48.33 % ) " "Info: Total cell delay = 1.480 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 51.67 % ) " "Info: Total interconnect delay = 1.582 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { FramesyncFSM:comb_94|inter FramesyncFSM:comb_94|State[1]~387 FramesyncFSM:comb_94|State[1]~392 FramesyncFSM:comb_94|State[1]~393 FramesyncFSM:comb_94|State[1]~394 FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { FramesyncFSM:comb_94|inter {} FramesyncFSM:comb_94|State[1]~387 {} FramesyncFSM:comb_94|State[1]~392 {} FramesyncFSM:comb_94|State[1]~393 {} FramesyncFSM:comb_94|State[1]~394 {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.566ns 0.265ns 0.242ns 0.280ns 0.229ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.245ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.599 ns - Smallest " "Info: - Smallest clock skew is 0.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.286 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 6.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.787 ns) 3.086 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y25_N29 5 " "Info: 2: + IC(1.300 ns) + CELL(0.787 ns) = 3.086 ns; Loc. = LCFF_X9_Y25_N29; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.715 ns FrameTrans:comb_93\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G0 68 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.715 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'FrameTrans:comb_93\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 6.286 ns FramesyncFSM:comb_94\|State\[1\] 4 REG LCFF_X57_Y19_N23 9 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 6.286 ns; Loc. = LCFF_X57_Y19_N23; Fanout = 9; REG Node = 'FramesyncFSM:comb_94\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.96 % ) " "Info: Total cell delay = 2.323 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.963 ns ( 63.04 % ) " "Info: Total interconnect delay = 3.963 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 5.687 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 5.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.787 ns) 3.086 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y25_N29 5 " "Info: 2: + IC(1.300 ns) + CELL(0.787 ns) = 3.086 ns; Loc. = LCFF_X9_Y25_N29; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.537 ns) 5.687 ns FramesyncFSM:comb_94\|inter 3 REG LCFF_X57_Y19_N27 8 " "Info: 3: + IC(2.064 ns) + CELL(0.537 ns) = 5.687 ns; Loc. = LCFF_X57_Y19_N27; Fanout = 8; REG Node = 'FramesyncFSM:comb_94\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.85 % ) " "Info: Total cell delay = 2.323 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.364 ns ( 59.15 % ) " "Info: Total interconnect delay = 3.364 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|inter {} } { 0.000ns 0.000ns 1.300ns 2.064ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|inter {} } { 0.000ns 0.000ns 1.300ns 2.064ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { FramesyncFSM:comb_94|inter FramesyncFSM:comb_94|State[1]~387 FramesyncFSM:comb_94|State[1]~392 FramesyncFSM:comb_94|State[1]~393 FramesyncFSM:comb_94|State[1]~394 FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { FramesyncFSM:comb_94|inter {} FramesyncFSM:comb_94|State[1]~387 {} FramesyncFSM:comb_94|State[1]~392 {} FramesyncFSM:comb_94|State[1]~393 {} FramesyncFSM:comb_94|State[1]~394 {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.566ns 0.265ns 0.242ns 0.280ns 0.229ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.245ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|inter {} } { 0.000ns 0.000ns 1.300ns 2.064ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[1\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register model\[0\] model\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"model\[0\]\" and destination register \"model\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.558 ns + Longest register register " "Info: + Longest register to register delay is 0.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns model\[0\] 1 REG LCFF_X37_Y27_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y27_N7; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.150 ns) 0.474 ns model\[1\]~6 2 COMB LCCOMB_X37_Y27_N8 1 " "Info: 2: + IC(0.324 ns) + CELL(0.150 ns) = 0.474 ns; Loc. = LCCOMB_X37_Y27_N8; Fanout = 1; COMB Node = 'model\[1\]~6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { model[0] model[1]~6 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.558 ns model\[1\] 3 REG LCFF_X37_Y27_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.558 ns; Loc. = LCFF_X37_Y27_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { model[1]~6 model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.94 % ) " "Info: Total cell delay = 0.234 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.324 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.558 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.324ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.996 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.537 ns) 2.996 ns model\[1\] 2 REG LCFF_X37_Y27_N9 3 " "Info: 2: + IC(1.597 ns) + CELL(0.537 ns) = 2.996 ns; Loc. = LCFF_X37_Y27_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { KEY[0] model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.70 % ) " "Info: Total cell delay = 1.399 ns ( 46.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 53.30 % ) " "Info: Total interconnect delay = 1.597 ns ( 53.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.996 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.996 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.537 ns) 2.996 ns model\[0\] 2 REG LCFF_X37_Y27_N7 4 " "Info: 2: + IC(1.597 ns) + CELL(0.537 ns) = 2.996 ns; Loc. = LCFF_X37_Y27_N7; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { KEY[0] model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.70 % ) " "Info: Total cell delay = 1.399 ns ( 46.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 53.30 % ) " "Info: Total interconnect delay = 1.597 ns ( 53.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.996 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.996 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.996 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.558 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.324ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.996 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.996 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { model[1] {} } {  } {  } "" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "FramesyncFSM:comb_94\|RecCount\[0\] KEY\[2\] sysclk 1.075 ns register " "Info: tsu for register \"FramesyncFSM:comb_94\|RecCount\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is 1.075 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.397 ns + Longest pin register " "Info: + Longest pin to register delay is 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 5; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.116 ns) + CELL(0.150 ns) 6.108 ns FramesyncFSM:comb_94\|RecCount\[1\]~131 2 COMB LCCOMB_X57_Y19_N24 1 " "Info: 2: + IC(5.116 ns) + CELL(0.150 ns) = 6.108 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'FramesyncFSM:comb_94\|RecCount\[1\]~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.266 ns" { KEY[2] FramesyncFSM:comb_94|RecCount[1]~131 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.660 ns) 7.397 ns FramesyncFSM:comb_94\|RecCount\[0\] 3 REG LCFF_X56_Y19_N31 3 " "Info: 3: + IC(0.629 ns) + CELL(0.660 ns) = 7.397 ns; Loc. = LCFF_X56_Y19_N31; Fanout = 3; REG Node = 'FramesyncFSM:comb_94\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { FramesyncFSM:comb_94|RecCount[1]~131 FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 22.33 % ) " "Info: Total cell delay = 1.652 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.745 ns ( 77.67 % ) " "Info: Total interconnect delay = 5.745 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { KEY[2] FramesyncFSM:comb_94|RecCount[1]~131 FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|RecCount[1]~131 {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 5.116ns 0.629ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.286 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 6.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.787 ns) 3.086 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y25_N29 5 " "Info: 2: + IC(1.300 ns) + CELL(0.787 ns) = 3.086 ns; Loc. = LCFF_X9_Y25_N29; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.715 ns FrameTrans:comb_93\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G0 68 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.715 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'FrameTrans:comb_93\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 6.286 ns FramesyncFSM:comb_94\|RecCount\[0\] 4 REG LCFF_X56_Y19_N31 3 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 6.286 ns; Loc. = LCFF_X56_Y19_N31; Fanout = 3; REG Node = 'FramesyncFSM:comb_94\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.96 % ) " "Info: Total cell delay = 2.323 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.963 ns ( 63.04 % ) " "Info: Total interconnect delay = 3.963 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { KEY[2] FramesyncFSM:comb_94|RecCount[1]~131 FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|RecCount[1]~131 {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 5.116ns 0.629ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk LED\[17\] led 13.199 ns register " "Info: tco from clock \"sysclk\" to destination pin \"LED\[17\]\" through register \"led\" is 13.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 7.247 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 7.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.787 ns) 3.086 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y25_N29 5 " "Info: 2: + IC(1.300 ns) + CELL(0.787 ns) = 3.086 ns; Loc. = LCFF_X9_Y25_N29; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.787 ns) 5.937 ns FramesyncFSM:comb_94\|inter 3 REG LCFF_X57_Y19_N27 8 " "Info: 3: + IC(2.064 ns) + CELL(0.787 ns) = 5.937 ns; Loc. = LCFF_X57_Y19_N27; Fanout = 8; REG Node = 'FramesyncFSM:comb_94\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.537 ns) 7.247 ns led 4 REG LCFF_X57_Y18_N25 2 " "Info: 4: + IC(0.773 ns) + CELL(0.537 ns) = 7.247 ns; Loc. = LCFF_X57_Y18_N25; Fanout = 2; REG Node = 'led'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { FramesyncFSM:comb_94|inter led } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 42.91 % ) " "Info: Total cell delay = 3.110 ns ( 42.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 57.09 % ) " "Info: Total interconnect delay = 4.137 ns ( 57.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter led } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|inter {} led {} } { 0.000ns 0.000ns 1.300ns 2.064ns 0.773ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.702 ns + Longest register pin " "Info: + Longest register to pin delay is 5.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led 1 REG LCFF_X57_Y18_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y18_N25; Fanout = 2; REG Node = 'led'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.904 ns) + CELL(2.798 ns) 5.702 ns LED\[17\] 2 PIN PIN_AD12 0 " "Info: 2: + IC(2.904 ns) + CELL(2.798 ns) = 5.702 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'LED\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.702 ns" { led LED[17] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 49.07 % ) " "Info: Total cell delay = 2.798 ns ( 49.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.904 ns ( 50.93 % ) " "Info: Total interconnect delay = 2.904 ns ( 50.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.702 ns" { led LED[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.702 ns" { led {} LED[17] {} } { 0.000ns 2.904ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|inter led } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|inter {} led {} } { 0.000ns 0.000ns 1.300ns 2.064ns 0.773ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.702 ns" { led LED[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.702 ns" { led {} LED[17] {} } { 0.000ns 2.904ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "FramesyncFSM:comb_94\|count\[3\] KEY\[2\] sysclk -0.549 ns register " "Info: th for register \"FramesyncFSM:comb_94\|count\[3\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is -0.549 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.288 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 6.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.787 ns) 3.086 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y25_N29 5 " "Info: 2: + IC(1.300 ns) + CELL(0.787 ns) = 3.086 ns; Loc. = LCFF_X9_Y25_N29; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.715 ns FrameTrans:comb_93\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G0 68 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.715 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'FrameTrans:comb_93\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.288 ns FramesyncFSM:comb_94\|count\[3\] 4 REG LCFF_X59_Y19_N9 4 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.288 ns; Loc. = LCFF_X59_Y19_N9; Fanout = 4; REG Node = 'FramesyncFSM:comb_94\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.94 % ) " "Info: Total cell delay = 2.323 ns ( 36.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 63.06 % ) " "Info: Total interconnect delay = 3.965 ns ( 63.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.103 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 5; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.102 ns) + CELL(0.420 ns) 6.364 ns FramesyncFSM:comb_94\|count\[7\]~198 2 COMB LCCOMB_X59_Y19_N20 8 " "Info: 2: + IC(5.102 ns) + CELL(0.420 ns) = 6.364 ns; Loc. = LCCOMB_X59_Y19_N20; Fanout = 8; COMB Node = 'FramesyncFSM:comb_94\|count\[7\]~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { KEY[2] FramesyncFSM:comb_94|count[7]~198 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.510 ns) 7.103 ns FramesyncFSM:comb_94\|count\[3\] 3 REG LCFF_X59_Y19_N9 4 " "Info: 3: + IC(0.229 ns) + CELL(0.510 ns) = 7.103 ns; Loc. = LCFF_X59_Y19_N9; Fanout = 4; REG Node = 'FramesyncFSM:comb_94\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { FramesyncFSM:comb_94|count[7]~198 FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 24.95 % ) " "Info: Total cell delay = 1.772 ns ( 24.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.331 ns ( 75.05 % ) " "Info: Total interconnect delay = 5.331 ns ( 75.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.103 ns" { KEY[2] FramesyncFSM:comb_94|count[7]~198 FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.103 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|count[7]~198 {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 5.102ns 0.229ns } { 0.000ns 0.842ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 1.300ns 1.629ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.103 ns" { KEY[2] FramesyncFSM:comb_94|count[7]~198 FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.103 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|count[7]~198 {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 5.102ns 0.229ns } { 0.000ns 0.842ns 0.420ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 21:47:28 2014 " "Info: Processing ended: Mon Jun 02 21:47:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
