\hypertarget{struct_r_n_g___type_def}{}\doxysection{RNG\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_n_g___type_def}\index{RNG\_TypeDef@{RNG\_TypeDef}}


RNG.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RNG. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}\label{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RNG\+\_\+\+Type\+Def\+::\+CR}

RNG control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}\label{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RNG\+\_\+\+Type\+Def\+::\+DR}

RNG data register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}\label{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RNG\+\_\+\+Type\+Def\+::\+SR}

RNG status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
