{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562267998625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562267998626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 16:19:58 2019 " "Processing started: Thu Jul 04 16:19:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562267998626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562267998626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562267998626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562267999390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem_cache.v " "Can't analyze file -- file mem_cache.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562267999474 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem_block.v " "Can't analyze file -- file mem_block.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562267999474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 system.v(16) " "Verilog HDL Expression warning at system.v(16): truncated literal to match 8 bits" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 system.v(17) " "Verilog HDL Expression warning at system.v(17): truncated literal to match 8 bits" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 system.v(3) " "Verilog HDL Declaration information at system.v(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 system.v(3) " "Verilog HDL Declaration information at system.v(3): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 system.v(3) " "Verilog HDL Declaration information at system.v(3): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 system.v(3) " "Verilog HDL Declaration information at system.v(3): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 system.v(3) " "Verilog HDL Declaration information at system.v(3): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 system.v(3) " "Verilog HDL Declaration information at system.v(3): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1562267999490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system.v 1 1 " "Found 1 design units, including 1 entities, in source file src/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999497 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(103) " "Verilog HDL warning at processor.v(103): extended using \"x\" or \"z\"" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562267999500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(124) " "Verilog HDL information at processor.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1562267999500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(165) " "Verilog HDL information at processor.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1562267999500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(212) " "Verilog HDL warning at processor.v(212): extended using \"x\" or \"z\"" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 212 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(224) " "Verilog HDL warning at processor.v(224): extended using \"x\" or \"z\"" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(238) " "Verilog HDL warning at processor.v(238): extended using \"x\" or \"z\"" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(245) " "Verilog HDL warning at processor.v(245): extended using \"x\" or \"z\"" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(251) " "Verilog HDL warning at processor.v(251): extended using \"x\" or \"z\"" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(206) " "Verilog HDL information at processor.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(279) " "Verilog HDL information at processor.v(279): always construct contains both blocking and non-blocking assignments" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 279 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1562267999501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor.v 8 8 " "Found 8 design units, including 8 entities, in source file src/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_reg7 " "Found entity 2: PC_reg7" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "3 registerFile " "Found entity 3: registerFile" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4_1_16bits " "Found entity 5: mux4_1_16bits" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "6 register16bits " "Found entity 6: register16bits" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "7 register16bits_i " "Found entity 7: register16bits_i" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_block " "Found entity 1: mem_block" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cache_way.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cache_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_way " "Found entity 1: cache_way" {  } { { "src/cache_way.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "src/cache.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/principal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "src/SEG7.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/SEG7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562267999522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562267999522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dirty_v0 cache_way.v(15) " "Verilog HDL Implicit Net warning at cache_way.v(15): created implicit net for \"dirty_v0\"" {  } { { "src/cache_way.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache_way.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562267999523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562267999602 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..2\] system.v(4) " "Output port \"LEDR\[16..2\]\" at system.v(4) has no driver" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1562267999604 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:hex0 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:hex0\"" {  } { { "src/system.v" "hex0" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999608 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dado SEG7.v(10) " "Verilog HDL Always Construct warning at SEG7.v(10): variable \"dado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/SEG7.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/SEG7.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999609 "|system|SEG7:hex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc1 " "Elaborating entity \"processor\" for hierarchy \"processor:proc1\"" {  } { { "src/system.v" "proc1" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "controlMux processor.v(27) " "Verilog HDL or VHDL warning at processor.v(27): object \"controlMux\" assigned a value but never read" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isLoad processor.v(115) " "Verilog HDL Always Construct warning at processor.v(115): variable \"isLoad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataIn processor.v(147) " "Verilog HDL Always Construct warning at processor.v(147): variable \"DataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "processor.v(156) " "Verilog HDL Case Statement warning at processor.v(156): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 156 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(126) " "Verilog HDL Case Statement warning at processor.v(126): incomplete case statement has no default case item" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "copy processor.v(124) " "Verilog HDL Always Construct warning at processor.v(124): inferring latch(es) for variable \"copy\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadAddressRF2 processor.v(124) " "Verilog HDL Always Construct warning at processor.v(124): inferring latch(es) for variable \"ReadAddressRF2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadAddressRF1 processor.v(124) " "Verilog HDL Always Construct warning at processor.v(124): inferring latch(es) for variable \"ReadAddressRF1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRFOut1 processor.v(178) " "Verilog HDL Always Construct warning at processor.v(178): variable \"dataRFOut1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(169) " "Verilog HDL Case Statement warning at processor.v(169): incomplete case statement has no default case item" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegDout processor.v(165) " "Verilog HDL Always Construct warning at processor.v(165): inferring latch(es) for variable \"writeEnableRegDout\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loadAddress processor.v(165) " "Verilog HDL Always Construct warning at processor.v(165): inferring latch(es) for variable \"loadAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999627 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlAlu processor.v(165) " "Verilog HDL Always Construct warning at processor.v(165): inferring latch(es) for variable \"controlAlu\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRFOut2 processor.v(218) " "Verilog HDL Always Construct warning at processor.v(218): variable \"dataRFOut2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(208) " "Verilog HDL Case Statement warning at processor.v(208): incomplete case statement has no default case item" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 208 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegisterFile4 processor.v(206) " "Verilog HDL Always Construct warning at processor.v(206): inferring latch(es) for variable \"writeEnableRegisterFile4\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeAddress processor.v(206) " "Verilog HDL Always Construct warning at processor.v(206): inferring latch(es) for variable \"storeAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isStore processor.v(206) " "Verilog HDL Always Construct warning at processor.v(206): inferring latch(es) for variable \"isStore\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isStore processor.v(206) " "Inferred latch for \"isStore\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[0\] processor.v(206) " "Inferred latch for \"storeAddress\[0\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[1\] processor.v(206) " "Inferred latch for \"storeAddress\[1\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[2\] processor.v(206) " "Inferred latch for \"storeAddress\[2\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[3\] processor.v(206) " "Inferred latch for \"storeAddress\[3\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[4\] processor.v(206) " "Inferred latch for \"storeAddress\[4\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[5\] processor.v(206) " "Inferred latch for \"storeAddress\[5\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[6\] processor.v(206) " "Inferred latch for \"storeAddress\[6\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[7\] processor.v(206) " "Inferred latch for \"storeAddress\[7\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[8\] processor.v(206) " "Inferred latch for \"storeAddress\[8\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999628 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[9\] processor.v(206) " "Inferred latch for \"storeAddress\[9\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[10\] processor.v(206) " "Inferred latch for \"storeAddress\[10\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[11\] processor.v(206) " "Inferred latch for \"storeAddress\[11\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[12\] processor.v(206) " "Inferred latch for \"storeAddress\[12\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[13\] processor.v(206) " "Inferred latch for \"storeAddress\[13\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[14\] processor.v(206) " "Inferred latch for \"storeAddress\[14\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeAddress\[15\] processor.v(206) " "Inferred latch for \"storeAddress\[15\]\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegisterFile4 processor.v(206) " "Inferred latch for \"writeEnableRegisterFile4\" at processor.v(206)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlAlu\[0\] processor.v(165) " "Inferred latch for \"controlAlu\[0\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlAlu\[1\] processor.v(165) " "Inferred latch for \"controlAlu\[1\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[0\] processor.v(165) " "Inferred latch for \"loadAddress\[0\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[1\] processor.v(165) " "Inferred latch for \"loadAddress\[1\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[2\] processor.v(165) " "Inferred latch for \"loadAddress\[2\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[3\] processor.v(165) " "Inferred latch for \"loadAddress\[3\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[4\] processor.v(165) " "Inferred latch for \"loadAddress\[4\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999629 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[5\] processor.v(165) " "Inferred latch for \"loadAddress\[5\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[6\] processor.v(165) " "Inferred latch for \"loadAddress\[6\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[7\] processor.v(165) " "Inferred latch for \"loadAddress\[7\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[8\] processor.v(165) " "Inferred latch for \"loadAddress\[8\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[9\] processor.v(165) " "Inferred latch for \"loadAddress\[9\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[10\] processor.v(165) " "Inferred latch for \"loadAddress\[10\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[11\] processor.v(165) " "Inferred latch for \"loadAddress\[11\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[12\] processor.v(165) " "Inferred latch for \"loadAddress\[12\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[13\] processor.v(165) " "Inferred latch for \"loadAddress\[13\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[14\] processor.v(165) " "Inferred latch for \"loadAddress\[14\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadAddress\[15\] processor.v(165) " "Inferred latch for \"loadAddress\[15\]\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegDout processor.v(165) " "Inferred latch for \"writeEnableRegDout\" at processor.v(165)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF1\[0\] processor.v(124) " "Inferred latch for \"ReadAddressRF1\[0\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF1\[1\] processor.v(124) " "Inferred latch for \"ReadAddressRF1\[1\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF1\[2\] processor.v(124) " "Inferred latch for \"ReadAddressRF1\[2\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF2\[0\] processor.v(124) " "Inferred latch for \"ReadAddressRF2\[0\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF2\[1\] processor.v(124) " "Inferred latch for \"ReadAddressRF2\[1\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999630 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF2\[2\] processor.v(124) " "Inferred latch for \"ReadAddressRF2\[2\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[0\] processor.v(124) " "Inferred latch for \"copy\[0\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[1\] processor.v(124) " "Inferred latch for \"copy\[1\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[2\] processor.v(124) " "Inferred latch for \"copy\[2\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[3\] processor.v(124) " "Inferred latch for \"copy\[3\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[4\] processor.v(124) " "Inferred latch for \"copy\[4\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[5\] processor.v(124) " "Inferred latch for \"copy\[5\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[6\] processor.v(124) " "Inferred latch for \"copy\[6\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[7\] processor.v(124) " "Inferred latch for \"copy\[7\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[8\] processor.v(124) " "Inferred latch for \"copy\[8\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[9\] processor.v(124) " "Inferred latch for \"copy\[9\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[10\] processor.v(124) " "Inferred latch for \"copy\[10\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[11\] processor.v(124) " "Inferred latch for \"copy\[11\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[12\] processor.v(124) " "Inferred latch for \"copy\[12\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[13\] processor.v(124) " "Inferred latch for \"copy\[13\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[14\] processor.v(124) " "Inferred latch for \"copy\[14\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "copy\[15\] processor.v(124) " "Inferred latch for \"copy\[15\]\" at processor.v(124)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999631 "|system|processor:proc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg7 processor:proc1\|PC_reg7:PC " "Elaborating entity \"PC_reg7\" for hierarchy \"processor:proc1\|PC_reg7:PC\"" {  } { { "src/processor.v" "PC" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile processor:proc1\|registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"processor:proc1\|registerFile:rf\"" {  } { { "src/processor.v" "rf" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999636 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[7\] 0 processor.v(295) " "Net \"register\[7\]\" at processor.v(295) has no driver or initial value, using a default initial value '0'" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 295 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1562267999637 "|system|processor:proc1|registerFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:proc1\|registerFile:rf\|decoder:dec1 " "Elaborating entity \"decoder\" for hierarchy \"processor:proc1\|registerFile:rf\|decoder:dec1\"" {  } { { "src/processor.v" "dec1" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processor.v(314) " "Verilog HDL assignment warning at processor.v(314): truncated value with size 32 to match size of target (8)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999640 "|system|processor:proc1|registerFile:rf|decoder:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits processor:proc1\|registerFile:rf\|register16bits:register1 " "Elaborating entity \"register16bits\" for hierarchy \"processor:proc1\|registerFile:rf\|register16bits:register1\"" {  } { { "src/processor.v" "register1" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:proc1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"processor:proc1\|alu:alu1\"" {  } { { "src/processor.v" "alu1" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits_i processor:proc1\|register16bits_i:RegAddress " "Elaborating entity \"register16bits_i\" for hierarchy \"processor:proc1\|register16bits_i:RegAddress\"" {  } { { "src/processor.v" "RegAddress" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999666 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rin processor.v(374) " "Verilog HDL Always Construct warning at processor.v(374): variable \"Rin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999667 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R processor.v(375) " "Verilog HDL Always Construct warning at processor.v(375): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 375 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1562267999667 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q processor.v(373) " "Verilog HDL Always Construct warning at processor.v(373): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562267999667 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] processor.v(373) " "Inferred latch for \"Q\[0\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] processor.v(373) " "Inferred latch for \"Q\[1\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] processor.v(373) " "Inferred latch for \"Q\[2\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] processor.v(373) " "Inferred latch for \"Q\[3\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] processor.v(373) " "Inferred latch for \"Q\[4\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] processor.v(373) " "Inferred latch for \"Q\[5\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] processor.v(373) " "Inferred latch for \"Q\[6\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] processor.v(373) " "Inferred latch for \"Q\[7\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] processor.v(373) " "Inferred latch for \"Q\[8\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] processor.v(373) " "Inferred latch for \"Q\[9\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] processor.v(373) " "Inferred latch for \"Q\[10\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] processor.v(373) " "Inferred latch for \"Q\[11\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] processor.v(373) " "Inferred latch for \"Q\[12\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] processor.v(373) " "Inferred latch for \"Q\[13\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] processor.v(373) " "Inferred latch for \"Q\[14\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999668 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] processor.v(373) " "Inferred latch for \"Q\[15\]\" at processor.v(373)" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562267999669 "|system|processor:proc1|register16bits_i:RegAddress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:mem1 " "Elaborating entity \"cache\" for hierarchy \"cache:mem1\"" {  } { { "src/system.v" "mem1" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_way cache:mem1\|cache_way:way0 " "Elaborating entity \"cache_way\" for hierarchy \"cache:mem1\|cache_way:way0\"" {  } { { "src/cache.v" "way0" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirty_v0 cache_way.v(15) " "Verilog HDL or VHDL warning at cache_way.v(15): object \"dirty_v0\" assigned a value but never read" {  } { { "src/cache_way.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache_way.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562267999688 "|system|cache:mem1|cache_way:way0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_block cache:mem1\|cache_way:way0\|mem_block:cache_v0 " "Elaborating entity \"mem_block\" for hierarchy \"cache:mem1\|cache_way:way0\|mem_block:cache_v0\"" {  } { { "src/cache_way.v" "cache_v0" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache_way.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_block cache:mem1\|mem_block:LRU_mem_v " "Elaborating entity \"mem_block\" for hierarchy \"cache:mem1\|mem_block:LRU_mem_v\"" {  } { { "src/cache.v" "LRU_mem_v" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(13) " "Verilog HDL assignment warning at mem_block.v(13): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(14) " "Verilog HDL assignment warning at mem_block.v(14): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(15) " "Verilog HDL assignment warning at mem_block.v(15): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(16) " "Verilog HDL assignment warning at mem_block.v(16): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(17) " "Verilog HDL assignment warning at mem_block.v(17): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(18) " "Verilog HDL assignment warning at mem_block.v(18): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(19) " "Verilog HDL assignment warning at mem_block.v(19): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mem_block.v(20) " "Verilog HDL assignment warning at mem_block.v(20): truncated value with size 16 to match size of target (2)" {  } { { "src/mem_block.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562267999711 "|system|cache:mem1|mem_block:LRU_mem_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_block cache:mem1\|mem_block:main_memory " "Elaborating entity \"mem_block\" for hierarchy \"cache:mem1\|mem_block:main_memory\"" {  } { { "src/cache.v" "main_memory" { Text "C:/Users/Aluno/Downloads/P4/P4/src/cache.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562267999718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[1\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[1\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[2\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[2\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[3\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[3\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[4\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[4\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[5\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[5\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[6\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[6\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[7\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[7\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[8\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[8\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[9\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[9\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[10\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[10\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[11\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[11\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[12\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[12\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[13\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[13\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[14\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[14\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[15\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[15\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:proc1\|register16bits_i:RegAddress\|Q\[0\] " "LATCH primitive \"processor:proc1\|register16bits_i:RegAddress\|Q\[0\]\" is permanently enabled" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 373 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1562267999874 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[10\]~0 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[10\]~0\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[9\]~1 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[9\]~1\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[8\]~2 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[8\]~2\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[7\]~3 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[7\]~3\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[6\]~4 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[6\]~4\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[5\]~5 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[5\]~5\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[4\]~6 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[4\]~6\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[3\]~7 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[3\]~7\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[2\]~8 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[2\]~8\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[1\]~9 " "Converted tri-state buffer \"processor:proc1\|storeAddress\[1\]~9\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[0\] " "Converted tri-state buffer \"processor:proc1\|storeAddress\[0\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[11\] " "Converted tri-state buffer \"processor:proc1\|storeAddress\[11\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[12\] " "Converted tri-state buffer \"processor:proc1\|storeAddress\[12\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[13\] " "Converted tri-state buffer \"processor:proc1\|storeAddress\[13\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[14\] " "Converted tri-state buffer \"processor:proc1\|storeAddress\[14\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|storeAddress\[15\] " "Converted tri-state buffer \"processor:proc1\|storeAddress\[15\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 206 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[0\] " "Converted tri-state buffer \"processor:proc1\|s1\[0\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[1\] " "Converted tri-state buffer \"processor:proc1\|s1\[1\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[2\] " "Converted tri-state buffer \"processor:proc1\|s1\[2\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[3\] " "Converted tri-state buffer \"processor:proc1\|s1\[3\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[4\] " "Converted tri-state buffer \"processor:proc1\|s1\[4\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[5\] " "Converted tri-state buffer \"processor:proc1\|s1\[5\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[6\] " "Converted tri-state buffer \"processor:proc1\|s1\[6\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[7\] " "Converted tri-state buffer \"processor:proc1\|s1\[7\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[8\] " "Converted tri-state buffer \"processor:proc1\|s1\[8\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[9\] " "Converted tri-state buffer \"processor:proc1\|s1\[9\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[10\] " "Converted tri-state buffer \"processor:proc1\|s1\[10\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[11\] " "Converted tri-state buffer \"processor:proc1\|s1\[11\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[12\] " "Converted tri-state buffer \"processor:proc1\|s1\[12\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[13\] " "Converted tri-state buffer \"processor:proc1\|s1\[13\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[14\] " "Converted tri-state buffer \"processor:proc1\|s1\[14\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:proc1\|s1\[15\] " "Converted tri-state buffer \"processor:proc1\|s1\[15\]\" feeding internal logic into a wire" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1562267999911 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1562267999911 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cache:mem1\|mem_block:main_memory\|Mem " "RAM logic \"cache:mem1\|mem_block:main_memory\|Mem\" is uninferred due to asynchronous read logic" {  } { { "src/mem_block.v" "Mem" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1562267999985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:mem1\|cache_way:way0\|mem_block:cache_v0\|Mem " "RAM logic \"cache:mem1\|cache_way:way0\|mem_block:cache_v0\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "src/mem_block.v" "Mem" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1562267999985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:mem1\|cache_way:way1\|mem_block:cache_v0\|Mem " "RAM logic \"cache:mem1\|cache_way:way1\|mem_block:cache_v0\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "src/mem_block.v" "Mem" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1562267999985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:mem1\|mem_block:LRU_mem_v\|Mem " "RAM logic \"cache:mem1\|mem_block:LRU_mem_v\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "src/mem_block.v" "Mem" { Text "C:/Users/Aluno/Downloads/P4/P4/src/mem_block.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1562267999985 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1562267999985 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Aluno/Downloads/P4/P4/db/system.ram0_mem_block_4f97bfcc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Aluno/Downloads/P4/P4/db/system.ram0_mem_block_4f97bfcc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1562268000140 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1562268000759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|isStore " "Latch processor:proc1\|isStore has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_4\[12\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_4\[12\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000796 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|ReadAddressRF1\[1\] " "Latch processor:proc1\|ReadAddressRF1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_2\[12\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_2\[12\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|ReadAddressRF1\[2\] " "Latch processor:proc1\|ReadAddressRF1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_2\[12\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_2\[12\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|ReadAddressRF1\[0\] " "Latch processor:proc1\|ReadAddressRF1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_2\[12\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_2\[12\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|ReadAddressRF2\[1\] " "Latch processor:proc1\|ReadAddressRF2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_2\[13\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_2\[13\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|ReadAddressRF2\[2\] " "Latch processor:proc1\|ReadAddressRF2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_2\[13\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_2\[13\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|ReadAddressRF2\[0\] " "Latch processor:proc1\|ReadAddressRF2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_2\[13\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_2\[13\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|writeEnableRegDout " "Latch processor:proc1\|writeEnableRegDout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_3\[14\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_3\[14\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000797 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc1\|writeEnableRegisterFile4 " "Latch processor:proc1\|writeEnableRegisterFile4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc1\|estagio_4\[15\] " "Ports D and ENA on the latch are fed by the same signal processor:proc1\|estagio_4\[15\]" {  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562268000798 ""}  } { { "src/processor.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/processor.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562268000798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] VCC " "Pin \"HEX6\[7\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] VCC " "Pin \"HEX7\[7\]\" is stuck at VCC" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|HEX7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562268001226 "|system|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562268001226 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "160 " "160 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562268004067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Downloads/P4/P4/output_files/cache.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Downloads/P4/P4/output_files/cache.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1562268004205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562268004414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "src/system.v" "" { Text "C:/Users/Aluno/Downloads/P4/P4/src/system.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562268004585 "|system|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562268004585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2042 " "Implemented 2042 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562268004588 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562268004588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1938 " "Implemented 1938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562268004588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562268004588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562268004624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 16:20:04 2019 " "Processing ended: Thu Jul 04 16:20:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562268004624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562268004624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562268004624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562268004624 ""}
