Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../lab8_uart_tx/ipcore_dir" "../lab9_uart_rx/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../lab9_uart_rx/ipcore_dir/fifo_rx.v" in library work
Compiling verilog file "../lab8_uart_tx/ipcore_dir/fifo.v" in library work
Module <fifo_rx> compiled
Compiling verilog file "../lab8_uart_tx/baudgen.v" in library work
Module <fifo> compiled
Compiling verilog file "../lab9_uart_rx/uart_rx.v" in library work
Module <baudgen> compiled
Compiling verilog file "../lab8_uart_tx/uart_tx.v" in library work
Module <uart_rx> compiled
WARNING:HDLCompilers:38 - "../lab8_uart_tx/uart_tx.v" line 63 Macro 'period' redefined
WARNING:HDLCompilers:38 - "../lab8_uart_tx/uart_tx.v" line 65 Macro 'control' redefined
WARNING:HDLCompilers:38 - "../lab8_uart_tx/uart_tx.v" line 66 Macro 'WAIT' redefined
WARNING:HDLCompilers:38 - "../lab8_uart_tx/uart_tx.v" line 67 Macro 'SHIFT1' redefined
WARNING:HDLCompilers:38 - "../lab8_uart_tx/uart_tx.v" line 68 Macro 'SHIFT2' redefined
Compiling verilog file "uart.v" in library work
Module <uart_tx> compiled
WARNING:HDLCompilers:38 - "uart.v" line 37 Macro 'START' redefined
WARNING:HDLCompilers:38 - "uart.v" line 44 Macro 'STOP' redefined
Module <uart> compiled
WARNING:HDLCompilers:258 - "../lab9_uart_rx/uart_rx.v" line 28 Range on redeclaration of 'dout' overrides range on output declaration at "../lab9_uart_rx/uart_rx.v" line 24 
No errors in compilation
Analysis of file <"uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <uart_rx> in library <work> with parameters.
	PERIOD = "00001100"

Analyzing hierarchy for module <uart_tx> in library <work> with parameters.
	PERIOD = "00001100"

Analyzing hierarchy for module <baudgen> in library <work> with parameters.
	PERIOD = "00001100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart>.
Module <uart> is correct for synthesis.
 
Analyzing module <uart_rx> in library <work>.
	PERIOD = 8'b00001100
WARNING:Xst:2211 - "../lab9_uart_rx/ipcore_dir/fifo_rx.v" line 85: Instantiating black box module <fifo_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <baudgen> in library <work>.
	PERIOD = 8'b00001100
Module <baudgen> is correct for synthesis.
 
Analyzing module <uart_tx> in library <work>.
	PERIOD = 8'b00001100
WARNING:Xst:2211 - "../lab8_uart_tx/ipcore_dir/fifo.v" line 83: Instantiating black box module <fifo>.
Module <uart_tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <control<7>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<6>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<5>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<4>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<3>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<7>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<6>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<5>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<4>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<3>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<2>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <baudgen>.
    Related source file is "../lab8_uart_tx/baudgen.v".
    Found 1-bit register for signal <baud>.
    Found 8-bit comparator equal for signal <baud$cmp_eq0000> created at line 60.
    Found 8-bit register for signal <period>.
    Found 8-bit register for signal <timer>.
    Found 8-bit adder for signal <timer$addsub0000> created at line 37.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <baudgen> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "../lab9_uart_rx/uart_rx.v".
    Using one-hot encoding for signal <pstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pstate> of Case statement line 252 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit up counter for signal <bitcounter>.
    Found 4-bit up counter for signal <bittimer>.
    Found 3-bit register for signal <control<2:0>>.
    Found 9-bit register for signal <frame_error>.
    Found 1-bit register for signal <frame_ready>.
    Found 1-bit register for signal <in_one>.
    Found 1-bit register for signal <in_two>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <loaded>.
    Found 6-bit register for signal <pstate>.
    Found 10-bit register for signal <shift>.
    Summary:
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "../lab8_uart_tx/uart_tx.v".
    Found finite state machine <FSM_0> for signal <pstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <bitcounter>.
    Found 4-bit up counter for signal <bittimer>.
    Found 2-bit register for signal <control<1:0>>.
    Found 10-bit register for signal <shift_out>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
WARNING:Xst:1780 - Signal <din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pstate> of Case statement line 123 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <addmux> of Case statement line 83 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <addmux> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 111 is never reached in FSM <pstate>.
    Found finite state machine <FSM_1> for signal <pstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <addmux>.
    Found 8-bit register for signal <cache>.
    Found 8-bit adder for signal <cache$addsub0000> created at line 101.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 4
 4-bit up counter                                      : 4
# Registers                                            : 30
 1-bit register                                        : 21
 10-bit register                                       : 2
 6-bit register                                        : 1
 8-bit register                                        : 6
# Comparators                                          : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <pstate/FSM> on signal <pstate[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0010000
 100   | 0100000
 101   | 1000000
 110   | 0001000
 111   | unreached
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <TX/pstate/FSM> on signal <pstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Reading core <../lab9_uart_rx/ipcore_dir/fifo_rx.ngc>.
Reading core <../lab8_uart_tx/ipcore_dir/fifo.ngc>.
Loading core <fifo_rx> for timing and area information for instance <fifo1>.
Loading core <fifo> for timing and area information for instance <fifo1>.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_out_9> (without init value) has a constant value of 1 in block <TX>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 4
 4-bit up counter                                      : 4
# Registers                                            : 95
 Flip-Flops                                            : 95
# Comparators                                          : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shift_out_9> (without init value) has a constant value of 1 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <baud1/period_7> (without init value) has a constant value of 0 in block <uart_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baud1/period_6> (without init value) has a constant value of 0 in block <uart_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baud1/period_5> (without init value) has a constant value of 0 in block <uart_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baud1/period_4> (without init value) has a constant value of 0 in block <uart_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baud1/period_1> (without init value) has a constant value of 0 in block <uart_rx>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <baud1/period_3> in Unit <uart_rx> is equivalent to the following FF/Latch, which will be removed : <baud1/period_2> 

Optimizing unit <uart> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 16.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <RX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <RX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <TX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <TX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <RX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <RX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <TX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <TX/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <uart> :
	Found 2-bit shift register for signal <RX/in_two>.
Unit <uart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 249
#      GND                         : 3
#      INV                         : 8
#      LUT2                        : 29
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 52
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 116
#      LUT4_D                      : 8
#      LUT4_L                      : 13
#      MUXF5                       : 12
#      VCC                         : 1
# FlipFlops/Latches                : 186
#      FD                          : 10
#      FDC                         : 35
#      FDCE                        : 50
#      FDCE_1                      : 1
#      FDP                         : 14
#      FDPE                        : 41
#      FDR                         : 1
#      FDRE                        : 31
#      FDRSE                       : 1
#      FDSE                        : 2
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      152  out of    960    15%  
 Number of Slice Flip Flops:            186  out of   1920     9%  
 Number of 4 input LUTs:                234  out of   1920    12%  
    Number used as logic:               233
    Number used as Shift registers:       1
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     83    14%  
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 181   |
RX/baud1/baud                      | NONE(RX/bittimer_3)    | 4     |
TX/baud1/baud                      | NONE(TX/bittimer_3)    | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                   | Buffer(FF name)                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
reset                                                                                                                                            | IBUF                                                                                                                | 115   |
TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 13    |
TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                     | 8     |
TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                        | 2     |
TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)           | 2     |
TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(TX/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                        | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.140ns (Maximum Frequency: 109.409MHz)
   Minimum input arrival time before clock: 5.422ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.140ns (frequency: 109.409MHz)
  Total number of paths / destination ports: 3319 / 364
-------------------------------------------------------------------------
Delay:               9.140ns (Levels of Logic = 6)
  Source:            pstate_FSM_FFd2 (FF)
  Destination:       cache_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pstate_FSM_FFd2 to cache_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.089  pstate_FSM_FFd2 (pstate_FSM_FFd2)
     LUT4_D:I3->O          6   0.704   0.704  RX/dout<0>11_SW1 (N94)
     LUT3:I2->O            8   0.704   0.761  RX/dout<0>11 (RX/rd_fifo)
     LUT4:I3->O            9   0.704   0.824  RX/dout<1>1 (Madd_cache_addsub0000_lut<1>)
     LUT4:I3->O            3   0.704   0.535  cache_mux0000<0>3_SW1 (N59)
     LUT4_L:I3->LO         1   0.704   0.104  cache_mux0000<0>3 (N10)
     LUT4:I3->O            1   0.704   0.000  cache_mux0000<1> (cache_mux0000<1>)
     FDPE:D                    0.308          cache_6
    ----------------------------------------
    Total                      9.140ns (5.123ns logic, 4.017ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX/baud1/baud'
  Clock period: 2.692ns (frequency: 371.471MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 1)
  Source:            RX/bittimer_0 (FF)
  Destination:       RX/bittimer_0 (FF)
  Source Clock:      RX/baud1/baud rising
  Destination Clock: RX/baud1/baud rising

  Data Path: RX/bittimer_0 to RX/bittimer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.669  RX/bittimer_0 (RX/bittimer_0)
     INV:I->O              1   0.704   0.420  RX/Mcount_bittimer_xor<0>11_INV_0 (RX/Result<0>)
     FDCE:D                    0.308          RX/bittimer_0
    ----------------------------------------
    Total                      2.692ns (1.603ns logic, 1.089ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TX/baud1/baud'
  Clock period: 2.656ns (frequency: 376.506MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.656ns (Levels of Logic = 1)
  Source:            TX/bittimer_0 (FF)
  Destination:       TX/bittimer_0 (FF)
  Source Clock:      TX/baud1/baud rising
  Destination Clock: TX/baud1/baud rising

  Data Path: TX/bittimer_0 to TX/bittimer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.633  TX/bittimer_0 (TX/bittimer_0)
     INV:I->O              1   0.704   0.420  TX/Mcount_bittimer_xor<0>11_INV_0 (TX/Result<0>)
     FDCE:D                    0.308          TX/bittimer_0
    ----------------------------------------
    Total                      2.656ns (1.603ns logic, 1.053ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14 / 11
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 5)
  Source:            rxin (PAD)
  Destination:       RX/baud1/timer_6 (FF)
  Destination Clock: clk rising

  Data Path: rxin to RX/baud1/timer_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  rxin_IBUF (rxin_IBUF)
     LUT4_D:I0->LO         1   0.704   0.135  RX/baud1/timer_mux0000<0>41 (N148)
     LUT3:I2->O            3   0.704   0.566  RX/baud1/timer_mux0000<0>31 (RX/N12)
     LUT3:I2->O            1   0.704   0.000  RX/baud1/timer_mux0000<1>2 (RX/baud1/timer_mux0000<1>2)
     MUXF5:I0->O           1   0.321   0.000  RX/baud1/timer_mux0000<1>_f5 (RX/baud1/timer_mux0000<1>)
     FDC:D                     0.308          RX/baud1/timer_6
    ----------------------------------------
    Total                      5.422ns (3.959ns logic, 1.463ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            TX/shift_out_0 (FF)
  Destination:       txout (PAD)
  Source Clock:      clk rising

  Data Path: TX/shift_out_0 to txout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.591   0.420  TX/shift_out_0 (TX/shift_out_0)
     OBUF:I->O                 3.272          txout_OBUF (txout)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.55 secs
 
--> 

Total memory usage is 248368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   27 (   0 filtered)

