# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_45_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_45 {C:/Users/home/Documents/Fpga_proj/q_5_45/q_5_45.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:13 on Oct 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_45" C:/Users/home/Documents/Fpga_proj/q_5_45/q_5_45.v 
# -- Compiling module q_5_45
# 
# Top level modules:
# 	q_5_45
# End time: 19:53:13 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_45/q_5_45_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:24 on Oct 19,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_45/q_5_45_tb.v 
# -- Compiling module q_5_45_tb
# 
# Top level modules:
# 	q_5_45_tb
# End time: 19:53:24 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_45_tb
# vsim work.q_5_45_tb 
# Start time: 19:53:28 on Oct 19,2019
# Loading work.q_5_45_tb
# Loading work.q_5_45
add wave -position insertpoint  \
sim:/q_5_45_tb/rstn \
sim:/q_5_45_tb/clk \
sim:/q_5_45_tb/x_in \
sim:/q_5_45_tb/y_out \
sim:/q_5_45_tb/state
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_45/q_5_45_tb.v(19)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_45_tb
# 1
# Break in Module q_5_45_tb at C:/Users/home/Documents/Fpga_proj/q_5_45/q_5_45_tb.v line 19
# End time: 19:54:37 on Oct 19,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
