{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "34899",
    "Latency": "34898"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114464988",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_row_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_7_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_51_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_61_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_row_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_65_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_7_24_1_1.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_51_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_61_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657",
          "BindInstances": "icmp_ln47_fu_295_p2 add_ln47_1_fu_301_p2 add_ln47_fu_331_p2 icmp_ln49_fu_337_p2 select_ln47_fu_343_p3 select_ln47_1_fu_351_p3 select_ln47_2_fu_359_p3 add_ln53_fu_435_p2 add_ln53_1_fu_440_p2 xor_ln53_fu_462_p2 and_ln53_fu_468_p2 xor_ln53_1_fu_474_p2 select_ln53_fu_480_p3 select_ln53_1_fu_488_p3 add_ln49_fu_496_p2 icmp_ln49_1_fu_502_p2 add_ln55_fu_512_p2 xor_ln55_fu_538_p2 and_ln55_fu_544_p2 xor_ln55_1_fu_550_p2 select_ln55_fu_556_p3 select_ln55_1_fu_564_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682",
          "BindInstances": "icmp_ln59_fu_1673_p2 add_ln59_1_fu_1679_p2 add_ln59_fu_1691_p2 icmp_ln61_fu_1697_p2 select_ln59_fu_1703_p3 select_ln59_1_fu_1711_p3 add_ln69_fu_1740_p2 sdiv_38ns_24s_38_42_1_U12 icmp_ln69_fu_1929_p2 icmp_ln69_1_fu_1935_p2 or_ln69_fu_1941_p2 xor_ln69_fu_1947_p2 and_ln69_fu_1953_p2 xor_ln69_1_fu_1959_p2 or_ln69_1_fu_1965_p2 and_ln69_1_fu_1971_p2 select_ln69_fu_1977_p3 or_ln69_2_fu_1985_p2 t_1_fu_1991_p3 sparsemux_17_3_24_1_1_U20 col_sum_lane_64_fu_2071_p2 add_ln71_1_fu_2077_p2 icmp_ln71_fu_2083_p2 xor_ln71_fu_2202_p2 and_ln71_fu_2208_p2 xor_ln71_1_fu_2214_p2 and_ln71_1_fu_2220_p2 xor_ln71_2_fu_2226_p2 sdiv_38ns_24s_38_42_1_U13 icmp_ln69_2_fu_2359_p2 icmp_ln69_3_fu_2365_p2 or_ln69_3_fu_2371_p2 xor_ln69_2_fu_2377_p2 and_ln69_2_fu_2383_p2 xor_ln69_3_fu_2389_p2 or_ln69_4_fu_2395_p2 and_ln69_3_fu_2401_p2 select_ln69_2_fu_2407_p3 or_ln69_5_fu_2415_p2 t_3_fu_2421_p3 sparsemux_17_3_24_1_1_U21 col_sum_lane_65_fu_2501_p2 add_ln71_2_fu_2507_p2 icmp_ln71_3_fu_2513_p2 xor_ln71_3_fu_2632_p2 and_ln71_2_fu_2638_p2 xor_ln71_4_fu_2644_p2 and_ln71_3_fu_2650_p2 xor_ln71_5_fu_2656_p2 sdiv_38ns_24s_38_42_1_U14 icmp_ln69_4_fu_2789_p2 icmp_ln69_5_fu_2795_p2 or_ln69_6_fu_2801_p2 xor_ln69_4_fu_2807_p2 and_ln69_4_fu_2813_p2 xor_ln69_5_fu_2819_p2 or_ln69_7_fu_2825_p2 and_ln69_5_fu_2831_p2 select_ln69_4_fu_2837_p3 or_ln69_8_fu_2845_p2 t_5_fu_2851_p3 sparsemux_17_3_24_1_1_U22 col_sum_lane_66_fu_2931_p2 add_ln71_3_fu_2937_p2 icmp_ln71_4_fu_2943_p2 xor_ln71_6_fu_3062_p2 and_ln71_4_fu_3068_p2 xor_ln71_7_fu_3074_p2 and_ln71_5_fu_3080_p2 xor_ln71_8_fu_3086_p2 sdiv_38ns_24s_38_42_1_U15 icmp_ln69_6_fu_3219_p2 icmp_ln69_7_fu_3225_p2 or_ln69_9_fu_3231_p2 xor_ln69_6_fu_3237_p2 and_ln69_6_fu_3243_p2 xor_ln69_7_fu_3249_p2 or_ln69_10_fu_3255_p2 and_ln69_7_fu_3261_p2 select_ln69_6_fu_3267_p3 or_ln69_11_fu_3275_p2 t_7_fu_3281_p3 sparsemux_17_3_24_1_1_U23 col_sum_lane_67_fu_3361_p2 add_ln71_4_fu_3367_p2 icmp_ln71_5_fu_3373_p2 xor_ln71_9_fu_3492_p2 and_ln71_6_fu_3498_p2 xor_ln71_10_fu_3504_p2 and_ln71_7_fu_3510_p2 xor_ln71_11_fu_3516_p2 sdiv_38ns_24s_38_42_1_U16 icmp_ln69_8_fu_3649_p2 icmp_ln69_9_fu_3655_p2 or_ln69_12_fu_3661_p2 xor_ln69_8_fu_3667_p2 and_ln69_8_fu_3673_p2 xor_ln69_9_fu_3679_p2 or_ln69_13_fu_3685_p2 and_ln69_9_fu_3691_p2 select_ln69_8_fu_3697_p3 or_ln69_14_fu_3705_p2 t_9_fu_3711_p3 sparsemux_17_3_24_1_1_U24 col_sum_lane_68_fu_3791_p2 add_ln71_5_fu_3797_p2 icmp_ln71_6_fu_3803_p2 xor_ln71_12_fu_3922_p2 and_ln71_8_fu_3928_p2 xor_ln71_13_fu_3934_p2 and_ln71_9_fu_3940_p2 xor_ln71_14_fu_3946_p2 sdiv_38ns_24s_38_42_1_U17 icmp_ln69_10_fu_4079_p2 icmp_ln69_11_fu_4085_p2 or_ln69_15_fu_4091_p2 xor_ln69_10_fu_4097_p2 and_ln69_10_fu_4103_p2 xor_ln69_11_fu_4109_p2 or_ln69_16_fu_4115_p2 and_ln69_11_fu_4121_p2 select_ln69_10_fu_4127_p3 or_ln69_17_fu_4135_p2 t_11_fu_4141_p3 sparsemux_17_3_24_1_1_U25 col_sum_lane_69_fu_4221_p2 add_ln71_6_fu_4227_p2 icmp_ln71_7_fu_4233_p2 xor_ln71_15_fu_4352_p2 and_ln71_10_fu_4358_p2 xor_ln71_16_fu_4364_p2 and_ln71_11_fu_4370_p2 xor_ln71_17_fu_4376_p2 sdiv_38ns_24s_38_42_1_U18 icmp_ln69_12_fu_4509_p2 icmp_ln69_13_fu_4515_p2 or_ln69_18_fu_4521_p2 xor_ln69_12_fu_4527_p2 and_ln69_12_fu_4533_p2 xor_ln69_13_fu_4539_p2 or_ln69_19_fu_4545_p2 and_ln69_13_fu_4551_p2 select_ln69_12_fu_4557_p3 or_ln69_20_fu_4565_p2 t_13_fu_4571_p3 sparsemux_17_3_24_1_1_U26 col_sum_lane_70_fu_4651_p2 add_ln71_7_fu_4657_p2 icmp_ln71_8_fu_4663_p2 xor_ln71_18_fu_4782_p2 and_ln71_12_fu_4788_p2 xor_ln71_19_fu_4794_p2 and_ln71_13_fu_4800_p2 xor_ln71_20_fu_4806_p2 sdiv_38ns_24s_38_42_1_U19 icmp_ln69_14_fu_4939_p2 icmp_ln69_15_fu_4945_p2 or_ln69_21_fu_4951_p2 xor_ln69_14_fu_4957_p2 and_ln69_14_fu_4963_p2 xor_ln69_15_fu_4969_p2 or_ln69_22_fu_4975_p2 and_ln69_15_fu_4981_p2 select_ln69_14_fu_4987_p3 or_ln69_23_fu_4995_p2 t_15_fu_5001_p3 sparsemux_17_3_24_1_1_U27 col_sum_lane_71_fu_5081_p2 add_ln71_8_fu_5087_p2 icmp_ln71_9_fu_5093_p2 xor_ln71_21_fu_5212_p2 and_ln71_14_fu_5218_p2 xor_ln71_22_fu_5224_p2 and_ln71_15_fu_5230_p2 xor_ln71_23_fu_5236_p2 add_ln61_fu_1762_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_77_8",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784",
          "BindInstances": "icmp_ln77_fu_1424_p2 add_ln77_fu_1430_p2 sparsemux_17_3_24_1_1_U111 sub_ln81_fu_1496_p2 sub_ln81_1_fu_1516_p2 scale_lane_64_fu_1536_p3 sparsemux_17_3_24_1_1_U112 sub_ln81_2_fu_1604_p2 sub_ln81_3_fu_1624_p2 scale_lane_65_fu_1644_p3 sparsemux_17_3_24_1_1_U113 sub_ln81_4_fu_1712_p2 sub_ln81_5_fu_1732_p2 scale_lane_66_fu_1752_p3 sparsemux_17_3_24_1_1_U114 sub_ln81_6_fu_1820_p2 sub_ln81_7_fu_1840_p2 scale_lane_67_fu_1860_p3 sparsemux_17_3_24_1_1_U115 sub_ln81_8_fu_1928_p2 sub_ln81_9_fu_1948_p2 scale_lane_68_fu_1968_p3 sparsemux_17_3_24_1_1_U116 sub_ln81_10_fu_2036_p2 sub_ln81_11_fu_2056_p2 scale_lane_69_fu_2076_p3 sparsemux_17_3_24_1_1_U117 sub_ln81_12_fu_2144_p2 sub_ln81_13_fu_2164_p2 scale_lane_70_fu_2184_p3 sparsemux_17_3_24_1_1_U118 sub_ln81_14_fu_2252_p2 sub_ln81_15_fu_2272_p2 scale_lane_71_fu_2292_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916",
          "BindInstances": "icmp_ln86_fu_869_p2 add_ln86_1_fu_875_p2 add_ln86_fu_890_p2 icmp_ln87_fu_896_p2 select_ln86_fu_902_p3 xor_ln86_fu_910_p2 icmp_ln89_fu_916_p2 and_ln86_fu_922_p2 select_ln86_1_fu_928_p3 add_ln87_fu_940_p2 empty_fu_946_p2 k_mid2_fu_952_p3 select_ln87_fu_960_p3 first_iter_2_fu_968_p2 empty_25_fu_986_p2 sparsemux_17_3_24_1_1_U248 sparsemux_17_3_24_1_1_U249 sparsemux_17_3_24_1_1_U250 sparsemux_17_3_24_1_1_U251 sparsemux_17_3_24_1_1_U252 sparsemux_17_3_24_1_1_U253 sparsemux_17_3_24_1_1_U254 sparsemux_17_3_24_1_1_U255 sparsemux_17_3_24_1_1_U257 sparsemux_17_3_24_1_1_U256 mul_24s_24s_48_1_1_U247 add_ln92_fu_1503_p2 xor_ln92_fu_1517_p2 and_ln92_fu_1523_p2 icmp_ln92_fu_1545_p2 icmp_ln92_1_fu_1559_p2 icmp_ln92_2_fu_1565_p2 select_ln92_fu_1571_p3 xor_ln92_1_fu_1579_p2 and_ln92_1_fu_1585_p2 select_ln92_1_fu_1591_p3 and_ln92_2_fu_1599_p2 xor_ln92_2_fu_1605_p2 or_ln92_fu_1611_p2 xor_ln92_3_fu_1617_p2 and_ln92_3_fu_1623_p2 and_ln92_4_fu_1629_p2 or_ln92_2_fu_1635_p2 xor_ln92_4_fu_1641_p2 and_ln92_5_fu_1647_p2 select_ln92_2_fu_1653_p3 or_ln92_1_fu_1661_p2 select_ln92_3_fu_1667_p3 add_ln89_fu_1308_p2 add_ln87_1_fu_1314_p2 select_ln87_1_fu_1320_p3"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_77_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_3_VITIS_LOOP_49_4",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "85",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "423",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6": {
        "Latency": {
          "LatencyBest": "2091",
          "LatencyAvg": "2091",
          "LatencyWorst": "2091",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.307"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_5_VITIS_LOOP_61_6",
            "TripCount": "2048",
            "Latency": "2089",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "27365",
          "AVAIL_FF": "141120",
          "UTIL_FF": "19",
          "LUT": "23047",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "32",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_77_8": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.993"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_8",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1542",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1083",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12": {
        "Latency": {
          "LatencyBest": "16388",
          "LatencyAvg": "16388",
          "LatencyWorst": "16388",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12",
            "TripCount": "16384",
            "Latency": "16386",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "319",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "906",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "34898",
          "LatencyAvg": "34898",
          "LatencyWorst": "34898",
          "PipelineII": "34899",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "51",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "11",
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "30920",
          "AVAIL_FF": "141120",
          "UTIL_FF": "21",
          "LUT": "27950",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "39",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-03 21:08:10 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
