;redcode
;assert 1
	SPL 0, <-42
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 0
	SUB -7, <-20
	SUB #72, @203
	MOV @121, 103
	MOV @121, 103
	SPL -61, @-20
	SPL -61, @-20
	MOV -1, <-20
	ADD 270, 0
	MOV -1, <-20
	ADD 270, 0
	MOV @121, 103
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @121, 103
	SUB #72, @200
	SPL -1, @-20
	SPL -1, @-20
	CMP 12, @10
	CMP 12, @10
	SUB @127, 100
	SUB @127, 100
	JMP -7, <-28
	SPL -1, @-20
	SUB #72, @201
	ADD 270, 60
	SUB 17, @10
	MOV #72, @201
	SUB @127, 100
	DJN 12, <10
	SUB @127, 106
	SUB @127, 100
	SPL 0, <-42
	ADD 270, 0
	SUB @121, 106
	ADD -1, <-20
	SPL -1, @-20
	SUB @121, 106
	ADD 210, 31
	MOV -7, <-20
	CMP -7, <-420
	CMP -7, <-420
	MOV @121, 103
	MOV -7, <-20
	CMP -7, <-420
	MOV -1, <-20
