Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar 26 18:42:35 2024
| Host         : LAPTOP-30UJUB2A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -file C:/MyWork/AFI_Tool/Designs/design_0/Graphs/timing_report.txt
| Design       : top_function
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

ap_rst
ap_start
n[0]
n[10]
n[11]
n[12]
n[13]
n[14]
n[15]
n[16]
n[17]
n[18]
n[19]
n[1]
n[20]
n[21]
n[22]
n[23]
n[24]
n[25]
n[26]
n[27]
n[28]
n[29]
n[2]
n[30]
n[31]
n[3]
n[4]
n[5]
n[6]
n[7]
n[8]
n[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

ap_done
ap_idle
ap_ready
ap_return[0]
ap_return[1]
ap_return[2]
ap_return[3]
ap_return[4]
ap_return[5]
ap_return[6]
ap_return[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.637        0.000                      0                  377        0.132        0.000                      0                  377        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.637        0.000                      0                  377        0.132        0.000                      0                  377        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/a_4_reg_512_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.269ns (24.278%)  route 3.958ns (75.722%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_3_reg_486
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/O
                         net (fo=4, unplaced)         0.473     4.626    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[0]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.750 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         1.122     5.872    grp_G256_inv_fu_176/grp_G16_mul_fu_48/xor_ln74_1_fu_92_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.996 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/O
                         net (fo=3, unplaced)         0.467     6.463    grp_G256_inv_fu_176/ap_return[5]
                                                                      r  grp_G256_inv_fu_176/tmp_8_reg_496[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.587 r  grp_G256_inv_fu_176/tmp_8_reg_496[0]_i_1/O
                         net (fo=3, unplaced)         0.920     7.507    grp_G256_inv_fu_176/tmp_8_fu_264_p3
                                                                      r  grp_G256_inv_fu_176/a_4_reg_512[0]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  grp_G256_inv_fu_176/a_4_reg_512[0]_i_2/O
                         net (fo=1, unplaced)         0.000     7.631    grp_G256_inv_fu_176/xor_ln103_fu_340_p2[1]
                         FDRE                                         r  grp_G256_inv_fu_176/a_4_reg_512_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/a_4_reg_512_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/a_4_reg_512_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/xor_ln24_reg_519_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.269ns (24.278%)  route 3.958ns (75.722%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_3_reg_486
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/O
                         net (fo=4, unplaced)         0.473     4.626    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[0]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.750 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         1.122     5.872    grp_G256_inv_fu_176/grp_G16_mul_fu_48/xor_ln74_1_fu_92_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.996 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/O
                         net (fo=3, unplaced)         0.467     6.463    grp_G256_inv_fu_176/ap_return[5]
                                                                      r  grp_G256_inv_fu_176/tmp_8_reg_496[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.587 r  grp_G256_inv_fu_176/tmp_8_reg_496[0]_i_1/O
                         net (fo=3, unplaced)         0.920     7.507    grp_G256_inv_fu_176/tmp_8_fu_264_p3
                                                                      r  grp_G256_inv_fu_176/xor_ln24_reg_519[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     7.631 r  grp_G256_inv_fu_176/xor_ln24_reg_519[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.631    grp_G256_inv_fu_176/xor_ln24_fu_354_p2
                         FDRE                                         r  grp_G256_inv_fu_176/xor_ln24_reg_519_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/xor_ln24_reg_519_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/xor_ln24_reg_519_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/xor_ln28_reg_502_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.269ns (26.587%)  route 3.504ns (73.413%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_3_reg_486
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/O
                         net (fo=4, unplaced)         0.473     4.626    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[0]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.750 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         1.122     5.872    grp_G256_inv_fu_176/grp_G16_mul_fu_48/xor_ln74_1_fu_92_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.996 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0/O
                         net (fo=2, unplaced)         0.460     6.456    grp_G256_inv_fu_176/ap_return[7]
                                                                      r  grp_G256_inv_fu_176/tmp_7_reg_491[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  grp_G256_inv_fu_176/tmp_7_reg_491[0]_i_1/O
                         net (fo=4, unplaced)         0.473     7.053    grp_G256_inv_fu_176/tmp_7_fu_256_p3
                                                                      r  grp_G256_inv_fu_176/xor_ln28_reg_502[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.177 r  grp_G256_inv_fu_176/xor_ln28_reg_502[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.177    grp_G256_inv_fu_176/xor_ln28_fu_272_p2
                         FDRE                                         r  grp_G256_inv_fu_176/xor_ln28_reg_502_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/xor_ln28_reg_502_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/xor_ln28_reg_502_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/d_1_reg_481_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.145ns (25.782%)  route 3.296ns (74.218%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_1_reg_481
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/O
                         net (fo=4, unplaced)         0.926     5.079    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[2]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.203 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.913     6.116    grp_G256_inv_fu_176/grp_G16_mul_fu_48/and_ln30_fu_150_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[0]_INST_0/O
                         net (fo=6, unplaced)         0.481     6.721    grp_G256_inv_fu_176/ap_return[4]
                                                                      r  grp_G256_inv_fu_176/d_1_reg_481[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  grp_G256_inv_fu_176/d_1_reg_481[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.845    grp_G256_inv_fu_176/p_4_in
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/d_1_reg_481_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_0_i3_reg_167_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.145ns (25.782%)  route 3.296ns (74.218%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_1_reg_481
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/O
                         net (fo=4, unplaced)         0.926     5.079    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[2]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.203 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.913     6.116    grp_G256_inv_fu_176/grp_G16_mul_fu_48/and_ln30_fu_150_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[0]_INST_0/O
                         net (fo=6, unplaced)         0.481     6.721    grp_G256_inv_fu_176_ap_return[4]
                                                                      r  p_0_i3_reg_167[4]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.845 r  p_0_i3_reg_167[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.845    p_1_in[4]
                         FDRE                                         r  p_0_i3_reg_167_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  p_0_i3_reg_167_reg[4]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    p_0_i3_reg_167_reg[4]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/d_3_reg_486_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.145ns (25.864%)  route 3.282ns (74.136%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_1_reg_481
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/O
                         net (fo=4, unplaced)         0.926     5.079    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[2]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.203 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.913     6.116    grp_G256_inv_fu_176/grp_G16_mul_fu_48/and_ln30_fu_150_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0/O
                         net (fo=3, unplaced)         0.467     6.707    grp_G256_inv_fu_176/ap_return[6]
                                                                      r  grp_G256_inv_fu_176/d_3_reg_486[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  grp_G256_inv_fu_176/d_3_reg_486[0]_i_1/O
                         net (fo=3, unplaced)         0.000     6.831    grp_G256_inv_fu_176/d_3_fu_204_p3
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/d_3_reg_486_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_0_i3_reg_167_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.145ns (25.864%)  route 3.282ns (74.136%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_1_reg_481
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/O
                         net (fo=4, unplaced)         0.926     5.079    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[2]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.203 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.913     6.116    grp_G256_inv_fu_176/grp_G16_mul_fu_48/and_ln30_fu_150_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0/O
                         net (fo=3, unplaced)         0.467     6.707    grp_G256_inv_fu_176_ap_return[6]
                                                                      r  p_0_i3_reg_167[6]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.831 r  p_0_i3_reg_167[6]_i_1/O
                         net (fo=1, unplaced)         0.000     6.831    p_1_in[6]
                         FDRE                                         r  p_0_i3_reg_167_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  p_0_i3_reg_167_reg[6]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    p_0_i3_reg_167_reg[6]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/xor_ln28_1_reg_507_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.145ns (25.958%)  route 3.266ns (74.042%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_1_reg_481_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_1_reg_481
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_2/O
                         net (fo=4, unplaced)         0.926     5.079    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[2]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.203 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.913     6.116    grp_G256_inv_fu_176/grp_G16_mul_fu_48/and_ln30_fu_150_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[0]_INST_0/O
                         net (fo=6, unplaced)         0.451     6.691    grp_G256_inv_fu_176/ap_return[4]
                                                                      r  grp_G256_inv_fu_176/xor_ln28_1_reg_507[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.815 r  grp_G256_inv_fu_176/xor_ln28_1_reg_507[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.815    grp_G256_inv_fu_176/xor_ln28_1_fu_278_p2
                         FDRE                                         r  grp_G256_inv_fu_176/xor_ln28_1_reg_507_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/xor_ln28_1_reg_507_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/xor_ln28_1_reg_507_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_G256_inv_fu_176/tmp_8_reg_496_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.145ns (27.373%)  route 3.038ns (72.627%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_3_reg_486
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/O
                         net (fo=4, unplaced)         0.473     4.626    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[0]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.750 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         1.122     5.872    grp_G256_inv_fu_176/grp_G16_mul_fu_48/xor_ln74_1_fu_92_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.996 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/O
                         net (fo=3, unplaced)         0.467     6.463    grp_G256_inv_fu_176/ap_return[5]
                                                                      r  grp_G256_inv_fu_176/tmp_8_reg_496[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.587 r  grp_G256_inv_fu_176/tmp_8_reg_496[0]_i_1/O
                         net (fo=3, unplaced)         0.000     6.587    grp_G256_inv_fu_176/tmp_8_fu_264_p3
                         FDRE                                         r  grp_G256_inv_fu_176/tmp_8_reg_496_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/tmp_8_reg_496_reg[0]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    grp_G256_inv_fu_176/tmp_8_reg_496_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_0_i3_reg_167_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.145ns (27.373%)  route 3.038ns (72.627%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  grp_G256_inv_fu_176/d_3_reg_486_reg[0]/Q
                         net (fo=2, unplaced)         0.976     3.858    grp_G256_inv_fu_176/d_3_reg_486
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.153 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48_i_4/O
                         net (fo=4, unplaced)         0.473     4.626    grp_G256_inv_fu_176/grp_G16_mul_fu_48/x[0]
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.750 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         1.122     5.872    grp_G256_inv_fu_176/grp_G16_mul_fu_48/xor_ln74_1_fu_92_p2
                                                                      r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.996 r  grp_G256_inv_fu_176/grp_G16_mul_fu_48/ap_return[1]_INST_0/O
                         net (fo=3, unplaced)         0.467     6.463    grp_G256_inv_fu_176_ap_return[5]
                                                                      r  p_0_i3_reg_167[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.587 r  p_0_i3_reg_167[5]_i_1/O
                         net (fo=1, unplaced)         0.000     6.587    p_1_in[5]
                         FDRE                                         r  p_0_i3_reg_167_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791    10.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439    12.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  p_0_i3_reg_167_reg[5]/C
                         clock pessimism              0.178    12.259    
                         clock uncertainty           -0.035    12.224    
                         FDRE (Setup_fdre_C_D)        0.044    12.268    p_0_i3_reg_167_reg[5]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[0]
                                                                      r  y_0_0_i1_reg_132[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[0]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[0]
                         FDRE                                         r  t_2_reg_144_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[0]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[1]
                                                                      r  y_0_0_i1_reg_132[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[1]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[1]
                         FDRE                                         r  t_2_reg_144_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[1]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[2]
                                                                      r  y_0_0_i1_reg_132[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[2]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[2]
                         FDRE                                         r  t_2_reg_144_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[2]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[3]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[3]
                                                                      r  y_0_0_i1_reg_132[3]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[3]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[3]
                         FDRE                                         r  t_2_reg_144_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[3]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[4]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[4]
                                                                      r  y_0_0_i1_reg_132[4]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[4]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[4]
                         FDRE                                         r  t_2_reg_144_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[4]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[5]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[5]
                                                                      r  y_0_0_i1_reg_132[5]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[5]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[5]
                         FDRE                                         r  t_2_reg_144_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[5]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[6]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[6]
                                                                      r  y_0_0_i1_reg_132[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[6]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[6]
                         FDRE                                         r  t_2_reg_144_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[6]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 X2S_U/top_function_X2S_rom_U/q0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_2_reg_144_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    X2S_U/top_function_X2S_rom_U/clk
                         FDRE                                         r  X2S_U/top_function_X2S_rom_U/q0_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  X2S_U/top_function_X2S_rom_U/q0_reg[7]/Q
                         net (fo=1, unplaced)         0.131     0.909    X2S_q0[7]
                                                                      r  y_0_0_i1_reg_132[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i1_reg_132[7]_i_2/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_3_fu_302_p2[7]
                         FDRE                                         r  t_2_reg_144_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[7]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_2_reg_144_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A2X_U/top_function_A2X_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg_100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    A2X_U/top_function_A2X_rom_U/clk
                         FDRE                                         r  A2X_U/top_function_A2X_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  A2X_U/top_function_A2X_rom_U/q0_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.909    q0[0]
                                                                      r  y_0_0_i_reg_88[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i_reg_88[0]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_fu_227_p2[0]
                         FDRE                                         r  t_reg_100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[0]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_reg_100_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A2X_U/top_function_A2X_rom_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    A2X_U/top_function_A2X_rom_U/clk
                         FDRE                                         r  A2X_U/top_function_A2X_rom_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  A2X_U/top_function_A2X_rom_U/q0_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.909    q0[1]
                                                                      r  y_0_0_i_reg_88[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.007 r  y_0_0_i_reg_88[1]_i_1/O
                         net (fo=2, unplaced)         0.000     1.007    y_0_fu_227_p2[1]
                         FDRE                                         r  t_reg_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[1]/C
                         clock pessimism             -0.209     0.776    
                         FDRE (Hold_fdre_C_D)         0.099     0.875    t_reg_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                A2X_U/top_function_A2X_rom_U/q0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                X2S_U/top_function_X2S_rom_U/q0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                X2S_U/top_function_X2S_rom_U/q0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                X2S_U/top_function_X2S_rom_U/q0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                A2X_U/top_function_A2X_rom_U/q0_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            ap_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.236ns  (logic 3.636ns (69.450%)  route 1.599ns (30.550%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      f  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 f  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      f  ap_idle_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  ap_idle_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.648    ap_idle_OBUF
                                                                      r  ap_idle_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     5.236 r  ap_idle_OBUF_inst/O
                         net (fo=0)                   0.000     5.236    ap_idle
                                                                      r  ap_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            ap_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.304ns (65.912%)  route 0.674ns (34.088%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      f  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 f  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.491    ap_start_IBUF
                                                                      f  ap_idle_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.536 r  ap_idle_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.873    ap_idle_OBUF
                                                                      r  ap_idle_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     1.978 r  ap_idle_OBUF_inst/O
                         net (fo=0)                   0.000     1.978    ap_idle
                                                                      r  ap_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 3.360ns (72.141%)  route 1.298ns (27.859%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.882 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.498     3.380    ap_CS_fsm_reg_n_2_[0]
                                                                      r  ap_idle_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.675 r  ap_idle_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.475    ap_idle_OBUF
                                                                      r  ap_idle_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     7.063 r  ap_idle_OBUF_inst/O
                         net (fo=0)                   0.000     7.063    ap_idle
                                                                      r  ap_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_0_i2_reg_156_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.648ns  (logic 3.360ns (72.296%)  route 1.288ns (27.704%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  i_0_i2_reg_156_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  i_0_i2_reg_156_reg[3]/Q
                         net (fo=3, unplaced)         0.488     3.370    tmp_1_fu_255_p3
                                                                      r  ap_done_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.665 r  ap_done_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.465    ap_ready_OBUF
                                                                      r  ap_done_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     7.053 r  ap_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.053    ap_done
                                                                      r  ap_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_0_i2_reg_156_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.648ns  (logic 3.360ns (72.296%)  route 1.288ns (27.704%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  i_0_i2_reg_156_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  i_0_i2_reg_156_reg[3]/Q
                         net (fo=3, unplaced)         0.488     3.370    tmp_1_fu_255_p3
                                                                      r  ap_done_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.665 r  ap_done_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.465    ap_ready_OBUF
                                                                      r  ap_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     7.053 r  ap_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.053    ap_ready
                                                                      r  ap_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.471ns  (logic 3.360ns (75.158%)  route 1.111ns (24.842%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 f  t_2_reg_144_reg[0]/Q
                         net (fo=1, unplaced)         0.311     3.193    t_2_reg_144_reg_n_2_[0]
                                                                      f  ap_return_OBUF[0]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.488 r  ap_return_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.288    ap_return_OBUF[0]
                                                                      r  ap_return_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     6.876 r  ap_return_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.876    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.471ns  (logic 3.360ns (75.158%)  route 1.111ns (24.842%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 f  t_2_reg_144_reg[1]/Q
                         net (fo=1, unplaced)         0.311     3.193    t_2_reg_144_reg_n_2_[1]
                                                                      f  ap_return_OBUF[1]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.488 r  ap_return_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.288    ap_return_OBUF[1]
                                                                      r  ap_return_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     6.876 r  ap_return_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.876    ap_return[1]
                                                                      r  ap_return[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.471ns  (logic 3.360ns (75.158%)  route 1.111ns (24.842%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 f  t_2_reg_144_reg[5]/Q
                         net (fo=1, unplaced)         0.311     3.193    t_2_reg_144_reg_n_2_[5]
                                                                      f  ap_return_OBUF[5]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.488 r  ap_return_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.288    ap_return_OBUF[5]
                                                                      r  ap_return_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     6.876 r  ap_return_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.876    ap_return[5]
                                                                      r  ap_return[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.471ns  (logic 3.360ns (75.158%)  route 1.111ns (24.842%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 f  t_2_reg_144_reg[6]/Q
                         net (fo=1, unplaced)         0.311     3.193    t_2_reg_144_reg_n_2_[6]
                                                                      f  ap_return_OBUF[6]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.488 r  ap_return_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.288    ap_return_OBUF[6]
                                                                      r  ap_return_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.587     6.876 r  ap_return_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.876    ap_return[6]
                                                                      r  ap_return[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 3.240ns (80.206%)  route 0.800ns (19.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  t_2_reg_144_reg[2]/Q
                         net (fo=1, unplaced)         0.800     3.682    ap_return_OBUF[2]
                                                                      r  ap_return_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.762     6.445 r  ap_return_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.445    ap_return[2]
                                                                      r  ap_return[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 3.240ns (80.206%)  route 0.800ns (19.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  t_2_reg_144_reg[3]/Q
                         net (fo=1, unplaced)         0.800     3.682    ap_return_OBUF[3]
                                                                      r  ap_return_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.762     6.445 r  ap_return_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.445    ap_return[3]
                                                                      r  ap_return[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 3.240ns (80.206%)  route 0.800ns (19.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.724    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.820 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.584     2.404    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.882 r  t_2_reg_144_reg[4]/Q
                         net (fo=1, unplaced)         0.800     3.682    ap_return_OBUF[4]
                                                                      r  ap_return_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.762     6.445 r  ap_return_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.445    ap_return[4]
                                                                      r  ap_return[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t_2_reg_144_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.306ns (79.480%)  route 0.337ns (20.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  t_2_reg_144_reg[2]/Q
                         net (fo=1, unplaced)         0.337     1.115    ap_return_OBUF[2]
                                                                      r  ap_return_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.159     2.274 r  ap_return_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.274    ap_return[2]
                                                                      r  ap_return[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.306ns (79.480%)  route 0.337ns (20.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  t_2_reg_144_reg[3]/Q
                         net (fo=1, unplaced)         0.337     1.115    ap_return_OBUF[3]
                                                                      r  ap_return_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.159     2.274 r  ap_return_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.274    ap_return[3]
                                                                      r  ap_return[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.306ns (79.480%)  route 0.337ns (20.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  t_2_reg_144_reg[4]/Q
                         net (fo=1, unplaced)         0.337     1.115    ap_return_OBUF[4]
                                                                      r  ap_return_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.159     2.274 r  ap_return_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.274    ap_return[4]
                                                                      r  ap_return[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.306ns (79.480%)  route 0.337ns (20.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  t_2_reg_144_reg[7]/Q
                         net (fo=1, unplaced)         0.337     1.115    ap_return_OBUF[7]
                                                                      r  ap_return_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.159     2.274 r  ap_return_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.274    ap_return[7]
                                                                      r  ap_return[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.350ns (74.245%)  route 0.468ns (25.755%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 f  t_2_reg_144_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.909    t_2_reg_144_reg_n_2_[0]
                                                                      f  ap_return_OBUF[0]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.007 r  ap_return_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.344    ap_return_OBUF[0]
                                                                      r  ap_return_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     2.449 r  ap_return_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.449    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.350ns (74.245%)  route 0.468ns (25.755%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 f  t_2_reg_144_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.909    t_2_reg_144_reg_n_2_[1]
                                                                      f  ap_return_OBUF[1]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.007 r  ap_return_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.344    ap_return_OBUF[1]
                                                                      r  ap_return_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     2.449 r  ap_return_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.449    ap_return[1]
                                                                      r  ap_return[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.350ns (74.245%)  route 0.468ns (25.755%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 f  t_2_reg_144_reg[5]/Q
                         net (fo=1, unplaced)         0.131     0.909    t_2_reg_144_reg_n_2_[5]
                                                                      f  ap_return_OBUF[5]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.007 r  ap_return_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.344    ap_return_OBUF[5]
                                                                      r  ap_return_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     2.449 r  ap_return_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.449    ap_return[5]
                                                                      r  ap_return[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_2_reg_144_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_return[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.350ns (74.245%)  route 0.468ns (25.755%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_2_reg_144_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 f  t_2_reg_144_reg[6]/Q
                         net (fo=1, unplaced)         0.131     0.909    t_2_reg_144_reg_n_2_[6]
                                                                      f  ap_return_OBUF[6]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.007 r  ap_return_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.344    ap_return_OBUF[6]
                                                                      r  ap_return_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     2.449 r  ap_return_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.449    ap_return[6]
                                                                      r  ap_return[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.350ns (73.462%)  route 0.488ns (26.538%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  ap_CS_fsm_reg[4]/Q
                         net (fo=11, unplaced)        0.150     0.928    ce00_in
                                                                      r  ap_done_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.026 r  ap_done_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.364    ap_ready_OBUF
                                                                      r  ap_done_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     2.468 r  ap_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.468    ap_done
                                                                      r  ap_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.350ns (73.462%)  route 0.488ns (26.538%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.491    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.517 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.114     0.631    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.778 r  ap_CS_fsm_reg[4]/Q
                         net (fo=11, unplaced)        0.150     0.928    ce00_in
                                                                      r  ap_done_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.026 r  ap_done_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.364    ap_ready_OBUF
                                                                      r  ap_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.105     2.468 r  ap_ready_OBUF_inst/O
                         net (fo=0)                   0.000     2.468    ap_ready
                                                                      r  ap_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            i_0_i_reg_112_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDSE                                         r  i_0_i_reg_112_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDSE                                         r  i_0_i_reg_112_reg[0]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            i_0_i_reg_112_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDSE                                         r  i_0_i_reg_112_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDSE                                         r  i_0_i_reg_112_reg[1]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            i_0_i_reg_112_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDSE                                         r  i_0_i_reg_112_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDSE                                         r  i_0_i_reg_112_reg[2]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            i_0_i_reg_112_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  i_0_i_reg_112_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  i_0_i_reg_112_reg[3]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            t_reg_100_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  t_reg_100_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[0]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            t_reg_100_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  t_reg_100_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[1]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            t_reg_100_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  t_reg_100_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[2]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            t_reg_100_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  t_reg_100_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[3]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            t_reg_100_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  t_reg_100_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[4]/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            t_reg_100_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 1.049ns (39.065%)  route 1.636ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      r  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.925     0.925 r  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.724    ap_start_IBUF
                                                                      r  i_0_i_reg_112[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.848 r  i_0_i_reg_112[3]_i_1/O
                         net (fo=20, unplaced)        0.836     2.684    i_0_i_reg_112
                         FDRE                                         r  t_reg_100_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.791     0.791 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.551    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.642 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.439     2.081    ap_clk_IBUF_BUFG
                         FDRE                                         r  t_reg_100_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDSE                                         r  ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDSE                                         r  ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDRE                                         r  ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDRE                                         r  ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDRE                                         r  ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDRE                                         r  ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDRE                                         r  ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            grp_G256_inv_fu_176/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    grp_G256_inv_fu_176/ap_rst
                         FDSE                                         r  grp_G256_inv_fu_176/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    grp_G256_inv_fu_176/ap_clk
                         FDSE                                         r  grp_G256_inv_fu_176/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            grp_G256_inv_fu_176/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    grp_G256_inv_fu_176/ap_rst
                         FDRE                                         r  grp_G256_inv_fu_176/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    grp_G256_inv_fu_176/ap_clk
                         FDRE                                         r  grp_G256_inv_fu_176/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            grp_G256_inv_fu_176_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.154ns (31.344%)  route 0.337ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=0)                   0.000     0.000    ap_rst
                                                                      r  ap_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 r  ap_rst_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.491    ap_rst_IBUF
                         FDRE                                         r  grp_G256_inv_fu_176_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_G256_inv_fu_176_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.199ns (37.108%)  route 0.337ns (62.892%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
                                                                      f  ap_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.154     0.154 f  ap_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.491    ap_start_IBUF
                                                                      f  ap_CS_fsm[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.536 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.536    ap_NS_fsm[0]
                         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                                                                      r  ap_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.697    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.726 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=173, unplaced)       0.259     0.985    ap_clk_IBUF_BUFG
                         FDSE                                         r  ap_CS_fsm_reg[0]/C





