// Seed: 4241906234
module module_0;
  wor id_1, id_2, id_3, id_4;
  assign id_2 = id_3;
  assign id_3 = -1;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8,
    output tri1 id_9,
    output tri0 id_10,
    input tri id_11,
    output tri id_12,
    output uwire id_13,
    input supply0 id_14,
    input logic id_15,
    output uwire id_16,
    input supply0 id_17,
    input wand id_18,
    output tri id_19,
    input tri1 id_20,
    output supply1 id_21,
    input tri1 id_22,
    output wire id_23,
    output logic id_24
);
  wire id_26;
  wire id_27;
  wire id_28;
  wire id_29;
  assign id_23 = id_18;
  assign id_16 = id_8;
  always begin : LABEL_0
    if (id_8)
      if (id_18) id_21 = 1 - id_14;
      else @(posedge -1 or posedge id_20) id_24 <= id_15;
  end
  wire id_30;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
