vhdl work "C:\Users\David\Documents\GitHub\CPLD\Lab\ClockDiv2.vhf"
vhdl work "C:\Users\David\Documents\GitHub\CPLD\Lab\SevenSegDriver.vhd"
vhdl work "C:\Users\David\Documents\GitHub\CPLD\Lab\ControlLogicVHDL.vhd"
vhdl work "C:\Users\David\Documents\GitHub\CPLD\Lab\ClockDiv.vhf"
vhdl work "C:\Users\David\Documents\GitHub\CPLD\Lab\TopLevelSchematic.vhf"
vhdl work "C:\Users\David\Documents\GitHub\CPLD\Lab\UARTReceiver.vhf"
