# wig: testbench tests for constant generation, verilog
# date: 20030710
# Testcase located
# Will need leaf entires, too:
MIXCFG output.generate.arch leaf
MIXCFG output.generate.conf leaf
MIXCFG output.generate.enty leaf
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
MIXCFG output.delta sort,remove
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
# Output in verilog format:
MIXCFG variant Verilog
# Select Verilog variant, overloading the VHDL language definitions
MIXCFG macro.%LANGUAGE% verilog
#!End

