module divder2 (
    input clk,rst,
    output reg clk_out);
    
    always@(posedge clk)begin
        if (rst) clk_out <= 0;
        else clk_out <= ~clk_out;end

endmodule
