$comment
	File created using the following command:
		vcd file RCA.msim.vcd -direction
$end
$date
	Sun Nov 12 19:57:17 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RCA_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Cout~output_o $end
$var wire 1 1 s[3]~output_o $end
$var wire 1 2 s[2]~output_o $end
$var wire 1 3 s[1]~output_o $end
$var wire 1 4 s[0]~output_o $end
$var wire 1 5 a[0]~input_o $end
$var wire 1 6 Cin~input_o $end
$var wire 1 7 inst|inst5~1_combout $end
$var wire 1 8 a[1]~input_o $end
$var wire 1 9 b[1]~input_o $end
$var wire 1 : inst1|inst5~0_combout $end
$var wire 1 ; inst2|inst5~0_combout $end
$var wire 1 < a[2]~input_o $end
$var wire 1 = inst2|inst5~1_combout $end
$var wire 1 > a[3]~input_o $end
$var wire 1 ? b[3]~input_o $end
$var wire 1 @ inst3|inst5~0_combout $end
$var wire 1 A inst3|inst2~combout $end
$var wire 1 B b[2]~input_o $end
$var wire 1 C inst2|inst2~0_combout $end
$var wire 1 D inst|inst5~0_combout $end
$var wire 1 E inst1|inst2~combout $end
$var wire 1 F b[0]~input_o $end
$var wire 1 G inst|inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 !
b110 "
0#
0$
1(
1'
1&
1%
x)
0*
1+
x,
1-
1.
1/
00
11
12
13
14
15
06
07
08
19
0:
0;
0<
0=
1>
0?
0@
1A
1B
1C
0D
1E
0F
1G
$end
#1000000
