<stg><name>real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %MatB_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatB_DRAM

]]></Node>
<StgValue><ssdm name="MatB_DRAM_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:4 %sext_ln45_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln45

]]></Node>
<StgValue><ssdm name="sext_ln45_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %rem_i_urem_cast_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rem_i_urem_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem_cast_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:6 %sext_ln45_cast = sext i63 %sext_ln45_read

]]></Node>
<StgValue><ssdm name="sext_ln45_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_2 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:1 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2">
<![CDATA[
for.inc.i:3 %empty = trunc i2 %i_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:6 %icmp_ln45 = icmp_eq  i9 %indvar_flatten_load, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:7 %add_ln45_1 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln45 = br i1 %icmp_ln45, void %for.inc48.i, void %VITIS_LOOP_56_5.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc48.i:0 %j_load = load i8 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc48.i:1 %add_ln45 = add i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc48.i:4 %icmp_ln46 = icmp_eq  i8 %j_load, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc48.i:6 %select_ln45_1 = select i1 %icmp_ln46, i2 %add_ln45, i2 %i_2

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="2">
<![CDATA[
for.inc48.i:8 %zext_ln47_1 = zext i2 %select_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc48.i:9 %mul_ln47 = mul i10 %zext_ln47_1, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="10">
<![CDATA[
for.inc48.i:10 %trunc_ln45 = trunc i10 %mul_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2">
<![CDATA[
for.inc48.i:12 %empty_27 = trunc i2 %add_ln45

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.i:46 %store_ln46 = store i9 %add_ln45_1, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.i:47 %store_ln46 = store i2 %select_ln45_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc48.i:5 %select_ln45 = select i1 %icmp_ln46, i8 0, i8 %j_load

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="10">
<![CDATA[
for.inc48.i:11 %zext_ln45 = zext i10 %mul_ln47

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
for.inc48.i:18 %j_cast9 = zext i8 %select_ln45

]]></Node>
<StgValue><ssdm name="j_cast9"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="8">
<![CDATA[
for.inc48.i:27 %j_cast = zext i8 %select_ln45

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.i:29 %add_ln47 = add i64 %j_cast9, i64 %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.i:30 %add_ln47_1 = add i64 %add_ln47, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc48.i:31 %mem_addr = getelementptr i16 %mem, i64 %add_ln47_1

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc48.i:35 %mul_ln48 = mul i17 %j_cast, i17 400

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc48.i:45 %add_ln46 = add i8 %select_ln45, i8 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.i:48 %store_ln46 = store i8 %add_ln46, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc.i:4 %add_ln48_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %rem_i_urem_cast_read, i1 %empty

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc48.i:13 %add_ln48_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %rem_i_urem_cast_read, i1 %empty_27

]]></Node>
<StgValue><ssdm name="add_ln48_2_mid1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc48.i:14 %select_ln45_2 = select i1 %icmp_ln46, i8 %add_ln48_2_mid1, i8 %add_ln48_2

]]></Node>
<StgValue><ssdm name="select_ln45_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc48.i:15 %zext_ln46_mid2_v = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln45_2, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln46_mid2_v"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
for.inc48.i:16 %zext_ln45_1 = zext i9 %zext_ln46_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="17">
<![CDATA[
for.inc48.i:36 %zext_ln48_1 = zext i17 %mul_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.i:37 %add_ln48 = add i64 %zext_ln48_1, i64 %MatB_DRAM_read

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.i:38 %add_ln48_1 = add i64 %add_ln48, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc48.i:39 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln48_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="63">
<![CDATA[
for.inc48.i:40 %sext_ln48 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc48.i:41 %mem_addr_1 = getelementptr i16 %mem, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="70" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="76" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="78" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="80" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc48.i:32 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="82" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc48.i:33 %mem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc48.i:42 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
VITIS_LOOP_56_5.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="2">
<![CDATA[
for.inc48.i:7 %zext_ln47 = zext i2 %select_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8">
<![CDATA[
for.inc48.i:19 %zext_ln47_2 = zext i8 %select_ln45

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc48.i:20 %add_ln47_2 = add i9 %trunc_ln45, i9 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
for.inc48.i:21 %zext_ln47_3 = zext i9 %add_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.i:22 %MatA_BRAM_addr = getelementptr i16 %MatA_BRAM, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="MatA_BRAM_addr"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc48.i:23 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln45, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc48.i:24 %add_ln48_3 = add i9 %tmp_1, i9 %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.inc48.i:34 %store_ln47 = store i16 %mem_addr_read, i9 %MatA_BRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.i:43 %mem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_46_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc48.i:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
for.inc48.i:25 %zext_ln48 = zext i9 %add_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.i:26 %MatB_BRAM_addr = getelementptr i16 %MatB_BRAM, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="MatB_BRAM_addr"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.i:28 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.inc48.i:44 %store_ln48 = store i16 %mem_addr_1_read, i9 %MatB_BRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.i:49 %br_ln46 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="136" name="rem_i_urem_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rem_i_urem_cast"/></StgValue>
</port>
<port id="137" name="MatA_BRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_BRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="MatB_BRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatB_BRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="sext_ln45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln45"/></StgValue>
</port>
<port id="140" name="MatB_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatB_DRAM"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="142" from="StgValue_141" to="j" fromId="141" toId="16">
</dataflow>
<dataflow id="143" from="StgValue_141" to="i" fromId="141" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_141" to="indvar_flatten" fromId="141" toId="18">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i64" to="MatB_DRAM_read" fromId="145" toId="19">
</dataflow>
<dataflow id="147" from="MatB_DRAM" to="MatB_DRAM_read" fromId="140" toId="19">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_auto.i63" to="sext_ln45_read" fromId="148" toId="20">
</dataflow>
<dataflow id="150" from="sext_ln45" to="sext_ln45_read" fromId="139" toId="20">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.ap_auto.i7" to="rem_i_urem_cast_read" fromId="151" toId="21">
</dataflow>
<dataflow id="153" from="rem_i_urem_cast" to="rem_i_urem_cast_read" fromId="136" toId="21">
</dataflow>
<dataflow id="154" from="sext_ln45_read" to="sext_ln45_cast" fromId="20" toId="22">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="157" from="mem" to="specinterface_ln0" fromId="135" toId="23">
</dataflow>
<dataflow id="159" from="empty" to="specinterface_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="23">
</dataflow>
<dataflow id="162" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="23">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="163" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="23">
</dataflow>
<dataflow id="166" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="23">
</dataflow>
<dataflow id="168" from="empty_1" to="specinterface_ln0" fromId="167" toId="23">
</dataflow>
<dataflow id="170" from="empty_2" to="specinterface_ln0" fromId="169" toId="23">
</dataflow>
<dataflow id="171" from="empty_0" to="specinterface_ln0" fromId="163" toId="23">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="23">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="23">
</dataflow>
<dataflow id="175" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="23">
</dataflow>
<dataflow id="176" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="23">
</dataflow>
<dataflow id="177" from="empty_0" to="specinterface_ln0" fromId="163" toId="23">
</dataflow>
<dataflow id="178" from="empty_0" to="specinterface_ln0" fromId="163" toId="23">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specinterface_ln0" fromId="179" toId="23">
</dataflow>
<dataflow id="181" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_182" to="store_ln0" fromId="182" toId="24">
</dataflow>
<dataflow id="184" from="indvar_flatten" to="store_ln0" fromId="18" toId="24">
</dataflow>
<dataflow id="186" from="StgValue_185" to="store_ln0" fromId="185" toId="25">
</dataflow>
<dataflow id="187" from="i" to="store_ln0" fromId="17" toId="25">
</dataflow>
<dataflow id="189" from="StgValue_188" to="store_ln0" fromId="188" toId="26">
</dataflow>
<dataflow id="190" from="j" to="store_ln0" fromId="16" toId="26">
</dataflow>
<dataflow id="191" from="i" to="i_2" fromId="17" toId="28">
</dataflow>
<dataflow id="192" from="indvar_flatten" to="indvar_flatten_load" fromId="18" toId="29">
</dataflow>
<dataflow id="193" from="i_2" to="empty" fromId="28" toId="30">
</dataflow>
<dataflow id="194" from="indvar_flatten_load" to="icmp_ln45" fromId="29" toId="31">
</dataflow>
<dataflow id="196" from="StgValue_195" to="icmp_ln45" fromId="195" toId="31">
</dataflow>
<dataflow id="197" from="indvar_flatten_load" to="add_ln45_1" fromId="29" toId="32">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln45_1" fromId="198" toId="32">
</dataflow>
<dataflow id="200" from="icmp_ln45" to="br_ln45" fromId="31" toId="33">
</dataflow>
<dataflow id="201" from="j" to="j_load" fromId="16" toId="34">
</dataflow>
<dataflow id="202" from="i_2" to="add_ln45" fromId="28" toId="35">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln45" fromId="203" toId="35">
</dataflow>
<dataflow id="205" from="j_load" to="icmp_ln46" fromId="34" toId="36">
</dataflow>
<dataflow id="207" from="StgValue_206" to="icmp_ln46" fromId="206" toId="36">
</dataflow>
<dataflow id="208" from="icmp_ln46" to="select_ln45_1" fromId="36" toId="37">
</dataflow>
<dataflow id="209" from="add_ln45" to="select_ln45_1" fromId="35" toId="37">
</dataflow>
<dataflow id="210" from="i_2" to="select_ln45_1" fromId="28" toId="37">
</dataflow>
<dataflow id="211" from="select_ln45_1" to="zext_ln47_1" fromId="37" toId="38">
</dataflow>
<dataflow id="212" from="zext_ln47_1" to="mul_ln47" fromId="38" toId="39">
</dataflow>
<dataflow id="214" from="StgValue_213" to="mul_ln47" fromId="213" toId="39">
</dataflow>
<dataflow id="215" from="mul_ln47" to="trunc_ln45" fromId="39" toId="40">
</dataflow>
<dataflow id="216" from="add_ln45" to="empty_27" fromId="35" toId="41">
</dataflow>
<dataflow id="217" from="add_ln45_1" to="store_ln46" fromId="32" toId="42">
</dataflow>
<dataflow id="218" from="indvar_flatten" to="store_ln46" fromId="18" toId="42">
</dataflow>
<dataflow id="219" from="select_ln45_1" to="store_ln46" fromId="37" toId="43">
</dataflow>
<dataflow id="220" from="i" to="store_ln46" fromId="17" toId="43">
</dataflow>
<dataflow id="221" from="icmp_ln46" to="select_ln45" fromId="36" toId="44">
</dataflow>
<dataflow id="222" from="StgValue_188" to="select_ln45" fromId="188" toId="44">
</dataflow>
<dataflow id="223" from="j_load" to="select_ln45" fromId="34" toId="44">
</dataflow>
<dataflow id="224" from="mul_ln47" to="zext_ln45" fromId="39" toId="45">
</dataflow>
<dataflow id="225" from="select_ln45" to="j_cast9" fromId="44" toId="46">
</dataflow>
<dataflow id="226" from="select_ln45" to="j_cast" fromId="44" toId="47">
</dataflow>
<dataflow id="227" from="j_cast9" to="add_ln47" fromId="46" toId="48">
</dataflow>
<dataflow id="228" from="sext_ln45_cast" to="add_ln47" fromId="22" toId="48">
</dataflow>
<dataflow id="229" from="add_ln47" to="add_ln47_1" fromId="48" toId="49">
</dataflow>
<dataflow id="230" from="zext_ln45" to="add_ln47_1" fromId="45" toId="49">
</dataflow>
<dataflow id="231" from="mem" to="mem_addr" fromId="135" toId="50">
</dataflow>
<dataflow id="232" from="add_ln47_1" to="mem_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="233" from="j_cast" to="mul_ln48" fromId="47" toId="51">
</dataflow>
<dataflow id="235" from="StgValue_234" to="mul_ln48" fromId="234" toId="51">
</dataflow>
<dataflow id="236" from="select_ln45" to="add_ln46" fromId="44" toId="52">
</dataflow>
<dataflow id="238" from="StgValue_237" to="add_ln46" fromId="237" toId="52">
</dataflow>
<dataflow id="239" from="add_ln46" to="store_ln46" fromId="52" toId="53">
</dataflow>
<dataflow id="240" from="j" to="store_ln46" fromId="16" toId="53">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="241" toId="54">
</dataflow>
<dataflow id="243" from="mem" to="specbitsmap_ln0" fromId="135" toId="54">
</dataflow>
<dataflow id="245" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="add_ln48_2" fromId="244" toId="55">
</dataflow>
<dataflow id="246" from="rem_i_urem_cast_read" to="add_ln48_2" fromId="21" toId="55">
</dataflow>
<dataflow id="247" from="empty" to="add_ln48_2" fromId="30" toId="55">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="248" toId="56">
</dataflow>
<dataflow id="250" from="StgValue_179" to="specpipeline_ln0" fromId="179" toId="56">
</dataflow>
<dataflow id="251" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="56">
</dataflow>
<dataflow id="252" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="56">
</dataflow>
<dataflow id="253" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="56">
</dataflow>
<dataflow id="255" from="p_str" to="specpipeline_ln0" fromId="254" toId="56">
</dataflow>
<dataflow id="256" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="add_ln48_2_mid1" fromId="244" toId="57">
</dataflow>
<dataflow id="257" from="rem_i_urem_cast_read" to="add_ln48_2_mid1" fromId="21" toId="57">
</dataflow>
<dataflow id="258" from="empty_27" to="add_ln48_2_mid1" fromId="41" toId="57">
</dataflow>
<dataflow id="259" from="icmp_ln46" to="select_ln45_2" fromId="36" toId="58">
</dataflow>
<dataflow id="260" from="add_ln48_2_mid1" to="select_ln45_2" fromId="57" toId="58">
</dataflow>
<dataflow id="261" from="add_ln48_2" to="select_ln45_2" fromId="55" toId="58">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="zext_ln46_mid2_v" fromId="262" toId="59">
</dataflow>
<dataflow id="264" from="select_ln45_2" to="zext_ln46_mid2_v" fromId="58" toId="59">
</dataflow>
<dataflow id="266" from="StgValue_265" to="zext_ln46_mid2_v" fromId="265" toId="59">
</dataflow>
<dataflow id="267" from="zext_ln46_mid2_v" to="zext_ln45_1" fromId="59" toId="60">
</dataflow>
<dataflow id="269" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="61">
</dataflow>
<dataflow id="270" from="mem_addr" to="mem_load_req" fromId="50" toId="61">
</dataflow>
<dataflow id="271" from="StgValue_141" to="mem_load_req" fromId="141" toId="61">
</dataflow>
<dataflow id="272" from="mul_ln48" to="zext_ln48_1" fromId="51" toId="62">
</dataflow>
<dataflow id="273" from="zext_ln48_1" to="add_ln48" fromId="62" toId="63">
</dataflow>
<dataflow id="274" from="MatB_DRAM_read" to="add_ln48" fromId="19" toId="63">
</dataflow>
<dataflow id="275" from="add_ln48" to="add_ln48_1" fromId="63" toId="64">
</dataflow>
<dataflow id="276" from="zext_ln45_1" to="add_ln48_1" fromId="60" toId="64">
</dataflow>
<dataflow id="278" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln1" fromId="277" toId="65">
</dataflow>
<dataflow id="279" from="add_ln48_1" to="trunc_ln1" fromId="64" toId="65">
</dataflow>
<dataflow id="280" from="StgValue_141" to="trunc_ln1" fromId="141" toId="65">
</dataflow>
<dataflow id="282" from="StgValue_281" to="trunc_ln1" fromId="281" toId="65">
</dataflow>
<dataflow id="283" from="trunc_ln1" to="sext_ln48" fromId="65" toId="66">
</dataflow>
<dataflow id="284" from="mem" to="mem_addr_1" fromId="135" toId="67">
</dataflow>
<dataflow id="285" from="sext_ln48" to="mem_addr_1" fromId="66" toId="67">
</dataflow>
<dataflow id="286" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="68">
</dataflow>
<dataflow id="287" from="mem_addr" to="mem_load_req" fromId="50" toId="68">
</dataflow>
<dataflow id="288" from="StgValue_141" to="mem_load_req" fromId="141" toId="68">
</dataflow>
<dataflow id="289" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="69">
</dataflow>
<dataflow id="290" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="69">
</dataflow>
<dataflow id="291" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="69">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="70">
</dataflow>
<dataflow id="293" from="mem_addr" to="mem_load_req" fromId="50" toId="70">
</dataflow>
<dataflow id="294" from="StgValue_141" to="mem_load_req" fromId="141" toId="70">
</dataflow>
<dataflow id="295" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="71">
</dataflow>
<dataflow id="296" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="71">
</dataflow>
<dataflow id="297" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="71">
</dataflow>
<dataflow id="298" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="72">
</dataflow>
<dataflow id="299" from="mem_addr" to="mem_load_req" fromId="50" toId="72">
</dataflow>
<dataflow id="300" from="StgValue_141" to="mem_load_req" fromId="141" toId="72">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="73">
</dataflow>
<dataflow id="302" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="73">
</dataflow>
<dataflow id="303" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="73">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="74">
</dataflow>
<dataflow id="305" from="mem_addr" to="mem_load_req" fromId="50" toId="74">
</dataflow>
<dataflow id="306" from="StgValue_141" to="mem_load_req" fromId="141" toId="74">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="75">
</dataflow>
<dataflow id="308" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="75">
</dataflow>
<dataflow id="309" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="75">
</dataflow>
<dataflow id="310" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="76">
</dataflow>
<dataflow id="311" from="mem_addr" to="mem_load_req" fromId="50" toId="76">
</dataflow>
<dataflow id="312" from="StgValue_141" to="mem_load_req" fromId="141" toId="76">
</dataflow>
<dataflow id="313" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="77">
</dataflow>
<dataflow id="314" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="77">
</dataflow>
<dataflow id="315" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="77">
</dataflow>
<dataflow id="316" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="78">
</dataflow>
<dataflow id="317" from="mem_addr" to="mem_load_req" fromId="50" toId="78">
</dataflow>
<dataflow id="318" from="StgValue_141" to="mem_load_req" fromId="141" toId="78">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="79">
</dataflow>
<dataflow id="320" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="79">
</dataflow>
<dataflow id="321" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="79">
</dataflow>
<dataflow id="322" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_req" fromId="268" toId="80">
</dataflow>
<dataflow id="323" from="mem_addr" to="mem_load_req" fromId="50" toId="80">
</dataflow>
<dataflow id="324" from="StgValue_141" to="mem_load_req" fromId="141" toId="80">
</dataflow>
<dataflow id="325" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="81">
</dataflow>
<dataflow id="326" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="81">
</dataflow>
<dataflow id="327" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="81">
</dataflow>
<dataflow id="329" from="_ssdm_op_Read.m_axi.i16P1A" to="mem_addr_read" fromId="328" toId="82">
</dataflow>
<dataflow id="330" from="mem_addr" to="mem_addr_read" fromId="50" toId="82">
</dataflow>
<dataflow id="331" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="mem_load_1_req" fromId="268" toId="83">
</dataflow>
<dataflow id="332" from="mem_addr_1" to="mem_load_1_req" fromId="67" toId="83">
</dataflow>
<dataflow id="333" from="StgValue_141" to="mem_load_1_req" fromId="141" toId="83">
</dataflow>
<dataflow id="334" from="select_ln45_1" to="zext_ln47" fromId="37" toId="84">
</dataflow>
<dataflow id="335" from="select_ln45" to="zext_ln47_2" fromId="44" toId="85">
</dataflow>
<dataflow id="336" from="trunc_ln45" to="add_ln47_2" fromId="40" toId="86">
</dataflow>
<dataflow id="337" from="zext_ln47_2" to="add_ln47_2" fromId="85" toId="86">
</dataflow>
<dataflow id="338" from="add_ln47_2" to="zext_ln47_3" fromId="86" toId="87">
</dataflow>
<dataflow id="339" from="MatA_BRAM" to="MatA_BRAM_addr" fromId="137" toId="88">
</dataflow>
<dataflow id="341" from="StgValue_340" to="MatA_BRAM_addr" fromId="340" toId="88">
</dataflow>
<dataflow id="342" from="zext_ln47_3" to="MatA_BRAM_addr" fromId="87" toId="88">
</dataflow>
<dataflow id="343" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="tmp_1" fromId="262" toId="89">
</dataflow>
<dataflow id="344" from="select_ln45" to="tmp_1" fromId="44" toId="89">
</dataflow>
<dataflow id="345" from="StgValue_265" to="tmp_1" fromId="265" toId="89">
</dataflow>
<dataflow id="346" from="tmp_1" to="add_ln48_3" fromId="89" toId="90">
</dataflow>
<dataflow id="347" from="zext_ln47" to="add_ln48_3" fromId="84" toId="90">
</dataflow>
<dataflow id="348" from="mem_addr_read" to="store_ln47" fromId="82" toId="91">
</dataflow>
<dataflow id="349" from="MatA_BRAM_addr" to="store_ln47" fromId="88" toId="91">
</dataflow>
<dataflow id="350" from="_ssdm_op_Read.m_axi.i16P1A" to="mem_addr_1_read" fromId="328" toId="92">
</dataflow>
<dataflow id="351" from="mem_addr_1" to="mem_addr_1_read" fromId="67" toId="92">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="352" toId="93">
</dataflow>
<dataflow id="355" from="VITIS_LOOP_45_1_VITIS_LOOP_46_2_str" to="specloopname_ln0" fromId="354" toId="93">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="356" toId="94">
</dataflow>
<dataflow id="359" from="StgValue_358" to="speclooptripcount_ln0" fromId="358" toId="94">
</dataflow>
<dataflow id="360" from="StgValue_358" to="speclooptripcount_ln0" fromId="358" toId="94">
</dataflow>
<dataflow id="361" from="StgValue_358" to="speclooptripcount_ln0" fromId="358" toId="94">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="248" toId="95">
</dataflow>
<dataflow id="363" from="StgValue_179" to="specpipeline_ln0" fromId="179" toId="95">
</dataflow>
<dataflow id="364" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="95">
</dataflow>
<dataflow id="365" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="95">
</dataflow>
<dataflow id="366" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="95">
</dataflow>
<dataflow id="367" from="p_str" to="specpipeline_ln0" fromId="254" toId="95">
</dataflow>
<dataflow id="368" from="add_ln48_3" to="zext_ln48" fromId="90" toId="96">
</dataflow>
<dataflow id="369" from="MatB_BRAM" to="MatB_BRAM_addr" fromId="138" toId="97">
</dataflow>
<dataflow id="370" from="StgValue_340" to="MatB_BRAM_addr" fromId="340" toId="97">
</dataflow>
<dataflow id="371" from="zext_ln48" to="MatB_BRAM_addr" fromId="96" toId="97">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="352" toId="98">
</dataflow>
<dataflow id="374" from="empty_11" to="specloopname_ln46" fromId="373" toId="98">
</dataflow>
<dataflow id="375" from="mem_addr_1_read" to="store_ln48" fromId="92" toId="99">
</dataflow>
<dataflow id="376" from="MatB_BRAM_addr" to="store_ln48" fromId="97" toId="99">
</dataflow>
<dataflow id="377" from="icmp_ln45" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="378" from="icmp_ln45" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="379" from="icmp_ln46" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="380" from="icmp_ln45" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="381" from="icmp_ln45" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="382" from="icmp_ln45" to="StgValue_12" fromId="31" toId="12">
</dataflow>
</dataflows>


</stg>
