
/* Base Addresses of SRAM & FLASH */

#define FLASH_BASEADDR  			0x80000000U 				//U because Addresses are unsigned
#define SRAM1_BASEADDR				0x20000000U	
#define SRAM_BASEADDR					SRAM1_BASEADDR			// because main RAM is SRAM1 (112 kB)
#define SRAM2_BASEADDR				0x20001C00U					// 16 kB , 0x20000000U + 128 kB (112*1024 bytes=1,14,688 converting in hex 1C000) = 0x20001C00 
#define ROM_BASEADDR					0x1FFF0000U					// 30 kB


/* Base Addresses of Buses */

#define PERIPH_BASE 					0x40000000U
#define APB1_BASEADDR					PERIPH_BASE 				// because it is the fist bus at 0x400000000 which has TIM2 register connected
#define APB2_BASEADDR					0x40100000U					// As per our diagram on site
#define AHB1_BASEADDR					0x40200000U
#define AHB2_BASEADDR					0x50000000U

/* Base Address of Peripherals on AHB1 */
#define GPIOA_BASEADDR				(AHB1_BASEADDR	 + 0x0000)	//because they are hanging on AHB1, we can give there base-address by adding the offset to the base address of AHB1
#define GPIOB_BASEADDR				(AHB1_BASEADDR	 + 0x0400)	// Each port turns out to be 1kB bytes long
#define GPIOC_BASEADDR				(AHB1_BASEADDR	 + 0x0800)
#define GPIOD_BASEADDR				(AHB1_BASEADDR	 + 0x0C00)
#define GPIOE_BASEADDR				(AHB1_BASEADDR	 + 0x1000)
#define GPIOF_BASEADDR				(AHB1_BASEADDR	 + 0x1400)
#define GPIOG_BASEADDR				(AHB1_BASEADDR	 + 0x1800)
#define GPIOH_BASEADDR				(AHB1_BASEADDR	 + 0x1C00)
#define GPIOI_BASEADDR				(AHB1_BASEADDR	 + 0x2000)
#define GPIOJ_BASEADDR				(AHB1_BASEADDR	 + 0x2400)
#define GPIOK_BASEADDR				(AHB1_BASEADDR	 + 0x2800)

/* Base Address of Peripherals on APB1 */
#define I2C1_BASEADDR					(APB1_BASEADDR	 + 0x5400)
#define I2C2_BASEADDR					(APB1_BASEADDR	 + 0x5800)
#define I2C3_BASEADDR					(APB1_BASEADDR	 + 0x5C00)
#define SPI2_BASEADDR					(APB1_BASEADDR	 + 0x3800)
#define SPI3_BASEADDR					(APB1_BASEADDR	 + 0x3C00)
#define USART2_BASEADDR				(APB1_BASEADDR	 + 0x4400)
#define USART3_BASEADDR				(APB1_BASEADDR	 + 0x4800) 
#define UART4_BASEADDR				(APB1_BASEADDR	 + 0x4C00)
#define UART5_BASEADDR				(APB1_BASEADDR	 + 0x5000)

/* Base Address of Peripherals on APB2 */
#define SPI1_BASEADDR					(APB2_BASEADDR	+ 0x3000) 
#define UART1_BASEADDR				(APB2_BASEADDR	+ 0x7800)
#define USART1_BASEADDR				(APB2_BASEADDR	+ 0x1000)
#define USART6_BASEADDR				(APB2_BASEADDR	+ 0x1400)
#define EXTI_BASEADDR				  (APB2_BASEADDR	+ 0x3C00)
#define SYSCFG_BASEADDR				(APB2_BASEADDR	+ 0x3800)





