TimeQuest Timing Analyzer report for top_de2_115
Sat Apr 16 02:29:03 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK'
 14. Slow 1200mV 85C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLOCK'
 29. Slow 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'CLOCK'
 32. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'CLOCK'
 43. Fast 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 44. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Hold: 'CLOCK'
 46. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top_de2_115                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  29.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; top_de2_115.out.sdc ; OK     ; Sat Apr 16 02:28:43 2016 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { altera_reserved_tck }                                              ;
; CLOCK                                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { CLOCK_50 }                                                         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                     ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 54.47 MHz  ; 54.47 MHz       ; CLOCK                                                            ;      ;
; 73.77 MHz  ; 73.77 MHz       ; altera_reserved_tck                                              ;      ;
; 120.18 MHz ; 120.18 MHz      ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 1.640  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 10.038 ; 0.000         ;
; altera_reserved_tck                                              ; 43.222 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLOCK                                                            ; 0.386 ; 0.000         ;
; altera_reserved_tck                                              ; 0.403 ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.429 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.236 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.002 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 9.622  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                              ; 49.566 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.640 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.091     ; 18.287     ;
; 1.663 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.097     ; 18.258     ;
; 1.776 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 18.173     ;
; 1.798 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.091     ; 18.129     ;
; 1.799 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 18.144     ;
; 1.804 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 18.133     ;
; 1.804 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 18.133     ;
; 1.804 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 18.133     ;
; 1.821 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.097     ; 18.100     ;
; 1.844 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 18.075     ;
; 1.870 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]_OTERM991 ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 18.066     ;
; 1.878 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.092     ; 18.048     ;
; 1.911 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 18.041     ;
; 1.915 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.053     ; 18.050     ;
; 1.930 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 18.019     ;
; 1.930 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 18.019     ;
; 1.940 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.059     ; 18.019     ;
; 1.940 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.059     ; 18.019     ;
; 1.940 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.059     ; 18.019     ;
; 1.941 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 18.014     ;
; 1.958 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]_OTERM991 ; CLOCK        ; CLOCK       ; 20.000       ; -0.108     ; 17.952     ;
; 1.962 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.975     ;
; 1.962 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.975     ;
; 1.962 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.975     ;
; 1.964 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.977     ;
; 1.964 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.977     ;
; 1.964 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.977     ;
; 1.964 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.977     ;
; 1.971 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][13]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 17.978     ;
; 1.974 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 17.966     ;
; 1.980 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.961     ;
; 1.982 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.113     ; 17.923     ;
; 1.997 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 17.949     ;
; 2.002 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 17.917     ;
; 2.003 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.936     ;
; 2.010 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.940     ;
; 2.014 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 17.934     ;
; 2.028 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]_OTERM991 ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 17.908     ;
; 2.036 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.092     ; 17.890     ;
; 2.040 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][1]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 17.912     ;
; 2.047 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.044     ; 17.927     ;
; 2.050 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][14]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.900     ;
; 2.050 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][17]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.900     ;
; 2.050 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.900     ;
; 2.059 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][13]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.864     ;
; 2.062 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][17]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 17.876     ;
; 2.062 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 17.876     ;
; 2.066 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.047     ; 17.905     ;
; 2.066 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.047     ; 17.905     ;
; 2.069 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 17.883     ;
; 2.073 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.053     ; 17.892     ;
; 2.077 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.041     ; 17.900     ;
; 2.078 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 17.841     ;
; 2.078 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 17.841     ;
; 2.078 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][9]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 17.841     ;
; 2.085 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.098     ; 17.835     ;
; 2.088 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 17.861     ;
; 2.088 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 17.861     ;
; 2.090 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 17.846     ;
; 2.090 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 17.846     ;
; 2.090 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][6]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 17.858     ;
; 2.099 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 17.856     ;
; 2.100 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.055     ; 17.863     ;
; 2.100 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.055     ; 17.863     ;
; 2.100 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.055     ; 17.863     ;
; 2.100 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.055     ; 17.863     ;
; 2.101 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.098     ; 17.819     ;
; 2.102 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][2]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 17.844     ;
; 2.107 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][23]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.085     ; 17.826     ;
; 2.110 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.056     ; 17.852     ;
; 2.118 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.091     ; 17.809     ;
; 2.122 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.819     ;
; 2.122 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.819     ;
; 2.122 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.819     ;
; 2.122 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.819     ;
; 2.125 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.812     ;
; 2.125 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.812     ;
; 2.126 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.050     ; 17.842     ;
; 2.128 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][1]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.092     ; 17.798     ;
; 2.129 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][13]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 17.820     ;
; 2.132 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][18]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.807     ;
; 2.132 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][19]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.807     ;
; 2.132 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][21]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.807     ;
; 2.132 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 17.808     ;
; 2.136 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][8]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 17.799     ;
; 2.136 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][9]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.814     ;
; 2.138 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.064     ; 17.816     ;
; 2.139 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][13]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 17.808     ;
; 2.140 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.113     ; 17.765     ;
; 2.144 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][12]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 17.791     ;
; 2.146 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.046     ; 17.826     ;
; 2.147 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.803     ;
; 2.149 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 17.787     ;
; 2.149 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 17.787     ;
; 2.155 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 17.791     ;
; 2.161 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][9]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 17.782     ;
; 2.161 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][15]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 17.782     ;
; 2.161 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][6]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 17.782     ;
; 2.161 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 17.782     ;
; 2.161 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][3]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 17.782     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                             ; Launch Clock ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; 10.038 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.268     ; 6.712      ;
; 10.039 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.268     ; 6.711      ;
; 10.039 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.268     ; 6.711      ;
; 10.039 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.268     ; 6.711      ;
; 10.429 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.334      ;
; 10.432 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.331      ;
; 10.433 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.330      ;
; 10.433 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.330      ;
; 10.726 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.037      ;
; 10.727 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.036      ;
; 10.727 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.036      ;
; 10.727 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.255     ; 6.036      ;
; 10.841 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.209     ; 5.968      ;
; 10.874 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.873      ;
; 10.877 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.870      ;
; 10.878 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.869      ;
; 10.878 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.869      ;
; 10.918 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.837      ;
; 10.919 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.836      ;
; 10.919 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.836      ;
; 10.919 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.836      ;
; 11.025 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.712      ;
; 11.028 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.709      ;
; 11.029 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.708      ;
; 11.029 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.708      ;
; 11.030 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.209     ; 5.779      ;
; 11.078 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.659      ;
; 11.081 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.656      ;
; 11.082 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.655      ;
; 11.082 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.281     ; 5.655      ;
; 11.160 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.208     ; 5.650      ;
; 11.161 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.208     ; 5.649      ;
; 11.169 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.578      ;
; 11.172 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.575      ;
; 11.173 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.574      ;
; 11.173 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.271     ; 5.574      ;
; 11.188 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.567      ;
; 11.189 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.566      ;
; 11.189 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.566      ;
; 11.189 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.566      ;
; 11.254 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.206     ; 5.558      ;
; 11.349 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.208     ; 5.461      ;
; 11.350 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.208     ; 5.460      ;
; 11.372 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.259     ; 5.387      ;
; 11.375 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.259     ; 5.384      ;
; 11.376 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.259     ; 5.383      ;
; 11.376 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.259     ; 5.383      ;
; 11.428 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.324      ;
; 11.431 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.321      ;
; 11.432 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.320      ;
; 11.432 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.320      ;
; 11.443 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.309      ;
; 11.446 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.306      ;
; 11.447 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.305      ;
; 11.447 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.266     ; 5.305      ;
; 11.473 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.211     ; 5.334      ;
; 11.478 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.278      ;
; 11.479 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.277      ;
; 11.479 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.277      ;
; 11.479 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.277      ;
; 11.499 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.250      ;
; 11.500 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.249      ;
; 11.500 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.249      ;
; 11.500 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.249      ;
; 11.515 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.234      ;
; 11.516 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.233      ;
; 11.516 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.233      ;
; 11.516 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.269     ; 5.233      ;
; 11.537 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.219      ;
; 11.540 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.216      ;
; 11.541 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.215      ;
; 11.541 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.215      ;
; 11.559 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.197      ;
; 11.562 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.194      ;
; 11.563 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.193      ;
; 11.563 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.262     ; 5.193      ;
; 11.573 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.205     ; 5.240      ;
; 11.574 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.205     ; 5.239      ;
; 11.691 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.064      ;
; 11.692 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.063      ;
; 11.692 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.063      ;
; 11.692 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 5.063      ;
; 11.717 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.270     ; 5.031      ;
; 11.720 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.270     ; 5.028      ;
; 11.721 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.270     ; 5.027      ;
; 11.721 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.270     ; 5.027      ;
; 11.786 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.210     ; 5.022      ;
; 11.786 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.210     ; 5.022      ;
; 11.824 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 4.931      ;
; 11.825 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 4.930      ;
; 11.825 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 4.930      ;
; 11.825 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.263     ; 4.930      ;
; 11.843 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.277     ; 4.898      ;
; 11.844 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.277     ; 4.897      ;
; 11.844 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.277     ; 4.897      ;
; 11.844 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.277     ; 4.897      ;
; 11.860 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.206     ; 4.952      ;
; 11.981 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.265     ; 4.772      ;
; 11.982 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.265     ; 4.771      ;
; 11.982 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.265     ; 4.771      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.903      ;
; 43.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 6.356      ;
; 43.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.316      ;
; 43.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.325      ;
; 43.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.257      ;
; 43.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 6.233      ;
; 43.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 6.212      ;
; 43.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.111      ;
; 44.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.651      ;
; 44.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.512      ;
; 44.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 5.483      ;
; 44.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.437      ;
; 44.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.288      ;
; 44.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 5.230      ;
; 44.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 5.225      ;
; 44.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.178      ;
; 45.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 4.781      ;
; 45.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 4.706      ;
; 45.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 4.360      ;
; 45.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 4.194      ;
; 46.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.427      ;
; 46.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.415      ;
; 46.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.253      ;
; 46.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 3.201      ;
; 47.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.045      ;
; 47.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.018      ;
; 47.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.173      ;
; 48.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.247      ;
; 92.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.392      ;
; 92.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.392      ;
; 92.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.392      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.332      ;
; 92.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.320      ;
; 92.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.320      ;
; 92.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.320      ;
; 92.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.356      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.260      ;
; 92.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.295      ;
; 92.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.249      ;
; 92.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.249      ;
; 92.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.249      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.189      ;
; 92.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.195      ;
; 92.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.194      ;
; 92.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.186      ;
; 92.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.183      ;
; 92.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.180      ;
; 92.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.164      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.147      ;
; 92.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.161      ;
; 92.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.156      ;
; 92.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.152      ;
; 92.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.148      ;
; 92.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.146      ;
; 92.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.143      ;
; 92.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.138      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.131      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.131      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.131      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.131      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.131      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.131      ;
; 92.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.130      ;
; 92.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.130      ;
; 92.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.130      ;
; 92.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.130      ;
; 92.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.130      ;
; 92.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.130      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.075      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.075      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.075      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.075      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.075      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.075      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[8]                                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[8]                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]            ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]            ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[12]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[12]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[6]                                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[6]                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[4]                                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[4]                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM5               ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM5               ; CLOCK        ; CLOCK       ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.094      ; 0.669      ;
; 0.400 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_read_pointer[4]                                                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_read_pointer[4]                                                                                                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[2]                          ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[2]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0] ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2] ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1] ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_readend                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_readend                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[9]                                   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[9]                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[14]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[14]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[8]                                   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[8]                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~11                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~11                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~1                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~1                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; keyboard:DEVICE_KEYBOARD|b_irq_state                                                                                                                                                     ; keyboard:DEVICE_KEYBOARD|b_irq_state                                                                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~5                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~5                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~7                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~7                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~4                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~4                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~6                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~6                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[2]                                                                                                                       ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[2]                                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|b_sdcfg_ire                                                                                                                                                           ; mmc_top:DEVICE_MMC|b_sdcfg_ire                                                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|b_sciflag_rirq                                                                                                                                                        ; sci_top:DEVICE_SCI|b_sciflag_rirq                                                                                                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|b_sciflag_tirq                                                                                                                                                        ; sci_top:DEVICE_SCI|b_sciflag_tirq                                                                                                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|b_irq_receive_buff_irq                                                                                                                                                ; sci_top:DEVICE_SCI|b_irq_receive_buff_irq                                                                                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|b_irq_transmit_buff_irq                                                                                                                                               ; sci_top:DEVICE_SCI|b_irq_transmit_buff_irq                                                                                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[6]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[6]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[7]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[7]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[5]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[5]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[4]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[4]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                    ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                  ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                     ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_END              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_END              ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_BUSYCHECK_REQ    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_BUSYCHECK_REQ    ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_DUMMY_REQ        ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_DUMMY_REQ        ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END              ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ         ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET         ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_END                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_END                ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET         ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET      ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET      ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET        ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET        ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_RESP_GET         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_RESP_GET         ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[0]                             ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[0]                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                             ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[2]                           ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[2]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                           ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[2]                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[2]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[3]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[3]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[2]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[2]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[1]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[1]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[0]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[0]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                          ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[3]                                              ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[3]                                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_reset_delay[1]                                                                                                      ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_reset_delay[1]                                                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[0]                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[0]                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[2]                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[2]                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[1]                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[1]                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                          ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                          ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][23]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][23]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][1]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][1]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][5]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][5]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][4]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][4]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][3]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][3]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][1]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][20]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][20]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][5]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][5]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][4]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][4]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.429 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.431 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.451 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_brank                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.717      ;
; 0.600 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
; 0.649 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.916      ;
; 0.652 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.916      ;
; 0.653 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.918      ;
; 0.654 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.917      ;
; 0.655 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.919      ;
; 0.655 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.921      ;
; 0.660 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.930      ;
; 0.667 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.935      ;
; 0.675 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.941      ;
; 0.677 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.941      ;
; 0.678 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.944      ;
; 0.678 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.944      ;
; 0.680 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.944      ;
; 0.681 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.945      ;
; 0.683 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.949      ;
; 0.696 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.962      ;
; 0.712 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.978      ;
; 0.713 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[3]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.979      ;
; 0.735 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.001      ;
; 0.746 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[5]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.112      ;
; 0.851 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.116      ;
; 0.853 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.119      ;
; 0.941 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.203      ;
; 0.967 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.233      ;
; 0.968 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.234      ;
; 0.970 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.234      ;
; 0.971 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.236      ;
; 0.976 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.250      ;
; 0.980 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.245      ;
; 0.981 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.247      ;
; 0.982 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.248      ;
; 0.984 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.250      ;
; 0.986 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.250      ;
; 0.986 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.251      ;
; 0.987 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.253      ;
; 0.992 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.258      ;
; 0.994 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.258      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.260      ;
; 0.997 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.259      ;
; 1.005 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.271      ;
; 1.007 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.271      ;
; 1.008 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.272      ;
; 1.010 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.276      ;
; 1.010 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.276      ;
; 1.012 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.276      ;
; 1.013 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.277      ;
; 1.015 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.281      ;
; 1.029 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.295      ;
; 1.059 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.332      ;
; 1.088 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.354      ;
; 1.089 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.355      ;
; 1.091 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.355      ;
; 1.093 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.357      ;
; 1.094 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.360      ;
; 1.096 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.360      ;
; 1.097 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.362      ;
; 1.102 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.369      ;
; 1.105 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.371      ;
; 1.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.371      ;
; 1.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.373      ;
; 1.108 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.372      ;
; 1.108 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.374      ;
; 1.110 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.376      ;
; 1.112 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.376      ;
; 1.113 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.379      ;
; 1.113 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.379      ;
; 1.115 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.379      ;
; 1.118 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.120 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.384      ;
; 1.131 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.397      ;
; 1.133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.397      ;
; 1.134 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.398      ;
; 1.136 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.402      ;
; 1.139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.403      ;
; 1.152 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.416      ;
; 1.154 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.420      ;
; 1.157 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.421      ;
; 1.161 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.427      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 1.873      ;
; 94.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.500      ;
; 94.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.500      ;
; 94.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.500      ;
; 94.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.500      ;
; 94.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.500      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.490      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[664]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[663]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[662]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[661]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[660]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[659]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.477      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[658]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.477      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[657]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.477      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[656]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.477      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[655]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.477      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[654]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.477      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.476      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.480      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.483      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.483      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.483      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.483      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.483      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.483      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.490      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.490      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.490      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.490      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.490      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.484      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.484      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.484      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.484      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.484      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.484      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.485      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.486      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.486      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.486      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.486      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.486      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.486      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.489      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.488      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.496      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.493      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.495      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.480      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.480      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[645]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.480      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.480      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[643]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.480      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.480      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.493      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.493      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[620]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.478      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[619]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.478      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[618]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.478      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.478      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.478      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.478      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.492      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.500      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.725      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.969      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.013      ;
; 2.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.302      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.074      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.074      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[645]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.074      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.074      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[643]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.074      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.074      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.165      ; 5.086      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 5.088      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 5.084      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 5.088      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 5.088      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 5.084      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 5.084      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 5.084      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 5.084      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 5.084      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 5.083      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.061      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.068      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 5.090      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 5.088      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 5.088      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 5.091      ;
; 4.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.167      ; 5.089      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.016 ns




+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                     ;
+-----------+-----------------+------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                       ; Note ;
+-----------+-----------------+------------------------------------------------------------------+------+
; 59.64 MHz ; 59.64 MHz       ; CLOCK                                                            ;      ;
; 81.35 MHz ; 81.35 MHz       ; altera_reserved_tck                                              ;      ;
; 131.3 MHz ; 131.3 MHz       ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 3.233  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 11.058 ; 0.000         ;
; altera_reserved_tck                                              ; 43.854 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLOCK                                                            ; 0.339 ; 0.000         ;
; altera_reserved_tck                                              ; 0.355 ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.397 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.484 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.906 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 9.641  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                              ; 49.499 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.233 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 16.711     ;
; 3.285 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 16.652     ;
; 3.323 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.060     ; 16.636     ;
; 3.375 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.067     ; 16.577     ;
; 3.382 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 16.562     ;
; 3.406 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.548     ;
; 3.406 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.548     ;
; 3.406 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.548     ;
; 3.434 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 16.503     ;
; 3.441 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 16.502     ;
; 3.456 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 16.501     ;
; 3.462 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.050     ; 16.507     ;
; 3.473 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 16.462     ;
; 3.478 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.047     ; 16.494     ;
; 3.480 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.487     ;
; 3.480 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.487     ;
; 3.480 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.043     ; 16.496     ;
; 3.496 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.050     ; 16.473     ;
; 3.496 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.050     ; 16.473     ;
; 3.496 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.050     ; 16.473     ;
; 3.515 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 16.405     ;
; 3.522 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][13]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.055     ; 16.442     ;
; 3.528 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 16.421     ;
; 3.531 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.427     ;
; 3.539 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.419     ;
; 3.539 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.419     ;
; 3.539 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.419     ;
; 3.539 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.419     ;
; 3.544 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]_OTERM991 ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 16.407     ;
; 3.546 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.047     ; 16.426     ;
; 3.552 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 16.432     ;
; 3.555 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.399     ;
; 3.555 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.399     ;
; 3.555 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.399     ;
; 3.563 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 16.387     ;
; 3.566 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.051     ; 16.402     ;
; 3.568 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.032     ; 16.419     ;
; 3.569 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.057     ; 16.393     ;
; 3.570 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 16.412     ;
; 3.570 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 16.412     ;
; 3.570 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][13]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 16.367     ;
; 3.590 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 16.353     ;
; 3.592 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]_OTERM991 ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 16.332     ;
; 3.605 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 16.330     ;
; 3.605 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 16.352     ;
; 3.606 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][6]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.361     ;
; 3.611 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.050     ; 16.358     ;
; 3.617 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 16.318     ;
; 3.617 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][9]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.051     ; 16.351     ;
; 3.622 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 16.313     ;
; 3.623 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 16.313     ;
; 3.623 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 16.313     ;
; 3.623 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][9]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 16.313     ;
; 3.626 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][14]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.341     ;
; 3.626 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][17]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.341     ;
; 3.626 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.341     ;
; 3.627 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.047     ; 16.345     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.046     ; 16.344     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.046     ; 16.344     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.046     ; 16.344     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.046     ; 16.344     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.338     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.338     ;
; 3.629 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.043     ; 16.347     ;
; 3.636 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][17]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.318     ;
; 3.636 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][16]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.318     ;
; 3.649 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][8]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 16.304     ;
; 3.656 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 16.327     ;
; 3.657 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][12]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 16.296     ;
; 3.664 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 16.256     ;
; 3.671 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][1]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.052     ; 16.296     ;
; 3.671 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][13]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.055     ; 16.293     ;
; 3.678 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][15]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.098     ; 16.243     ;
; 3.678 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][8]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.276     ;
; 3.678 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.276     ;
; 3.679 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.051     ; 16.289     ;
; 3.680 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.040     ; 16.299     ;
; 3.688 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][0]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.270     ;
; 3.688 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.270     ;
; 3.688 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.270     ;
; 3.688 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 16.270     ;
; 3.691 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][3]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 16.248     ;
; 3.691 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][5]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 16.248     ;
; 3.693 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]_OTERM991 ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 16.258     ;
; 3.696 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][6]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 16.286     ;
; 3.696 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][7]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.049     ; 16.274     ;
; 3.697 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][10]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 16.256     ;
; 3.697 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.066     ; 16.256     ;
; 3.698 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][4]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 16.237     ;
; 3.698 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][17]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.256     ;
; 3.698 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][14]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.065     ; 16.256     ;
; 3.707 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][9]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 16.276     ;
; 3.707 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][21]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.086     ; 16.226     ;
; 3.708 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][2]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.064     ; 16.247     ;
; 3.711 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][9]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.060     ; 16.248     ;
; 3.711 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][15]          ; CLOCK        ; CLOCK       ; 20.000       ; -0.060     ; 16.248     ;
; 3.711 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][6]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.060     ; 16.248     ;
; 3.711 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][7]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.060     ; 16.248     ;
; 3.711 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[5]~0_OTERM581 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][3]           ; CLOCK        ; CLOCK       ; 20.000       ; -0.060     ; 16.248     ;
; 3.713 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|oEXCEPTION_IRQ_NUM[0]~3_OTERM985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][12]         ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 16.238     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                             ; Launch Clock ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; 11.058 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 6.096      ;
; 11.058 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 6.096      ;
; 11.058 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 6.096      ;
; 11.058 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 6.096      ;
; 11.322 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.847      ;
; 11.324 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.845      ;
; 11.325 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.844      ;
; 11.325 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.844      ;
; 11.568 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.601      ;
; 11.568 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.601      ;
; 11.568 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.601      ;
; 11.568 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.850     ; 5.601      ;
; 11.633 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 5.579      ;
; 11.741 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.412      ;
; 11.743 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.410      ;
; 11.744 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.409      ;
; 11.744 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.409      ;
; 11.818 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.341      ;
; 11.818 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.341      ;
; 11.818 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.341      ;
; 11.818 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.341      ;
; 11.861 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 5.351      ;
; 11.932 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 5.281      ;
; 11.932 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 5.281      ;
; 11.941 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.201      ;
; 11.943 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.199      ;
; 11.944 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.198      ;
; 11.944 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.198      ;
; 11.952 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.190      ;
; 11.954 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.188      ;
; 11.955 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.187      ;
; 11.955 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.877     ; 5.187      ;
; 11.977 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.176      ;
; 11.979 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.174      ;
; 11.980 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.173      ;
; 11.980 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.866     ; 5.173      ;
; 12.016 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.143      ;
; 12.016 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.143      ;
; 12.016 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.143      ;
; 12.016 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 5.143      ;
; 12.038 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.803     ; 5.178      ;
; 12.160 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 5.053      ;
; 12.160 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 5.053      ;
; 12.162 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.855     ; 5.002      ;
; 12.164 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.855     ; 5.000      ;
; 12.165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.855     ; 4.999      ;
; 12.165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.855     ; 4.999      ;
; 12.232 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.923      ;
; 12.234 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.921      ;
; 12.235 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.920      ;
; 12.235 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.920      ;
; 12.244 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.911      ;
; 12.246 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.909      ;
; 12.247 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.908      ;
; 12.247 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.908      ;
; 12.258 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.808     ; 4.953      ;
; 12.291 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.869      ;
; 12.291 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.869      ;
; 12.291 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.869      ;
; 12.291 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.869      ;
; 12.337 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.802     ; 4.880      ;
; 12.337 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.802     ; 4.880      ;
; 12.348 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.807      ;
; 12.348 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.807      ;
; 12.348 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.807      ;
; 12.348 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.807      ;
; 12.360 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.795      ;
; 12.360 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.795      ;
; 12.360 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.795      ;
; 12.360 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.864     ; 4.795      ;
; 12.380 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.780      ;
; 12.382 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.778      ;
; 12.383 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.777      ;
; 12.383 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.777      ;
; 12.392 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.768      ;
; 12.394 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.766      ;
; 12.395 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.765      ;
; 12.395 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.859     ; 4.765      ;
; 12.494 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 4.660      ;
; 12.495 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 4.664      ;
; 12.495 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 4.664      ;
; 12.495 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 4.664      ;
; 12.495 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.860     ; 4.664      ;
; 12.496 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 4.658      ;
; 12.497 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 4.657      ;
; 12.497 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.865     ; 4.657      ;
; 12.557 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 4.655      ;
; 12.557 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 4.655      ;
; 12.618 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.803     ; 4.598      ;
; 12.646 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.872     ; 4.501      ;
; 12.646 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.872     ; 4.501      ;
; 12.646 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.872     ; 4.501      ;
; 12.646 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.872     ; 4.501      ;
; 12.718 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.861     ; 4.440      ;
; 12.718 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.861     ; 4.440      ;
; 12.718 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.861     ; 4.440      ;
; 12.718 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.861     ; 4.440      ;
; 12.841 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.863     ; 4.315      ;
; 12.841 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.863     ; 4.315      ;
; 12.841 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.863     ; 4.315      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.331      ;
; 44.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.863      ;
; 44.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.856      ;
; 44.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.832      ;
; 44.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.802      ;
; 44.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.771      ;
; 44.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.708      ;
; 44.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.672      ;
; 45.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.180      ;
; 45.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.988      ;
; 45.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.960      ;
; 45.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.912      ;
; 45.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.851      ;
; 45.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.841      ;
; 45.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.759      ;
; 45.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.753      ;
; 45.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 4.346      ;
; 45.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.343      ;
; 46.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.012      ;
; 46.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 3.891      ;
; 47.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.083      ;
; 47.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.074      ;
; 47.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.924      ;
; 47.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.896      ;
; 47.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.747      ;
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.723      ;
; 48.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.955      ;
; 49.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 1.152      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.852      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.852      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.852      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.809      ;
; 93.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.798      ;
; 93.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.798      ;
; 93.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.798      ;
; 93.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.810      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.755      ;
; 93.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.771      ;
; 93.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.767      ;
; 93.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.666      ;
; 93.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.666      ;
; 93.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.666      ;
; 93.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.670      ;
; 93.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.666      ;
; 93.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.662      ;
; 93.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.659      ;
; 93.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.655      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.628      ;
; 93.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.641      ;
; 93.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.636      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.634      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.623      ;
; 93.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.633      ;
; 93.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.631      ;
; 93.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.631      ;
; 93.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.626      ;
; 93.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.626      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.610      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.610      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.610      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.610      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.610      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.610      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.607      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.607      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.607      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.607      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.607      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.607      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.574      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.574      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.574      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.574      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.574      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.574      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[8]                                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[8]                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]            ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]            ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[12]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[12]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[4]                                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[4]                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM5               ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM5               ; CLOCK        ; CLOCK       ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[6]                                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[6]                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.085      ; 0.597      ;
; 0.342 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_readend                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_readend                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~5                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~5                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~7                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~7                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~4                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~4                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~6                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~6                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[6]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[6]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[7]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[7]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[5]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[5]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[4]                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[4]                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[2]                          ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[2]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0] ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2] ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1] ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                          ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_0_valid                                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_0_valid                                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|b_ack_wait                                                                                                                                                            ; mmc_top:DEVICE_MMC|b_ack_wait                                                                                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_wait                                                                                                                           ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_wait                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[2]                                                                                                                       ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[2]                                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[0]                                                                                                                       ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[0]                                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|b_sdcfg_ire                                                                                                                                                           ; mmc_top:DEVICE_MMC|b_sdcfg_ire                                                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[1]                                                                                                                       ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[1]                                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_WAIT                                                   ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_WAIT                                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|b_sciflag_rirq                                                                                                                                                        ; sci_top:DEVICE_SCI|b_sciflag_rirq                                                                                                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|b_sciflag_tirq                                                                                                                                                        ; sci_top:DEVICE_SCI|b_sciflag_tirq                                                                                                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|b_irq_receive_buff_irq                                                                                                                                                ; sci_top:DEVICE_SCI|b_irq_receive_buff_irq                                                                                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|b_irq_transmit_buff_irq                                                                                                                                               ; sci_top:DEVICE_SCI|b_irq_transmit_buff_irq                                                                                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                    ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                  ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                     ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_read_pointer[4]                                                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_read_pointer[4]                                                                                                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_END              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_END              ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_BUSYCHECK_REQ    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_BUSYCHECK_REQ    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_DUMMY_REQ        ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_DUMMY_REQ        ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END              ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ         ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET         ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_END                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_END                ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET         ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET      ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET        ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET        ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_CMD              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_CMD              ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_RESP_GET         ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_RESP_GET         ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[0]                             ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[0]                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                             ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[2]                           ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[2]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                           ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][3]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][3]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][3]    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][3]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|wr_counter[0]                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|wr_counter[0]                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[14]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[14]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[8]                                   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[8]                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~11                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~11                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~1                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~1                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                           ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[3]                                                                                                                           ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[3]                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[2]                                                                                                                           ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[2]                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[1]                                                                                                                           ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[1]                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[0]                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[0]                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; keyboard:DEVICE_KEYBOARD|b_irq_state                                                                                                                                                     ; keyboard:DEVICE_KEYBOARD|b_irq_state                                                                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_read_pointer[5]                                                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_read_pointer[5]                                                                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[2]                                                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[2]                                                                                                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[3]                                                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[3]                                                                                                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[1]                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[1]                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[15]                                                                      ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[15]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[14]                                                                      ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[14]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[13]                                                                      ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[13]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[9]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[9]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[5]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[5]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[4]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[4]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[3]                                                                       ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[3]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.072      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.608      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.397 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.409 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_brank                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.651      ;
; 0.548 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.792      ;
; 0.592 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.836      ;
; 0.597 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.839      ;
; 0.598 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.839      ;
; 0.598 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.841      ;
; 0.602 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.605 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.844      ;
; 0.608 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.850      ;
; 0.611 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.852      ;
; 0.611 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.854      ;
; 0.617 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.860      ;
; 0.619 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.860      ;
; 0.620 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.862      ;
; 0.620 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.863      ;
; 0.621 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.862      ;
; 0.622 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.863      ;
; 0.622 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.865      ;
; 0.639 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.882      ;
; 0.648 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.891      ;
; 0.650 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[3]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.893      ;
; 0.670 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.913      ;
; 0.676 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[5]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.919      ;
; 0.786 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.027      ;
; 0.789 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.031      ;
; 0.790 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.033      ;
; 0.871 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.110      ;
; 0.877 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.120      ;
; 0.880 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.122      ;
; 0.885 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.127      ;
; 0.886 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.127      ;
; 0.886 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.130      ;
; 0.897 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.138      ;
; 0.897 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.139      ;
; 0.898 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.140      ;
; 0.898 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.140      ;
; 0.899 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.140      ;
; 0.899 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.140      ;
; 0.904 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.144      ;
; 0.906 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.147      ;
; 0.908 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.150      ;
; 0.908 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.159      ;
; 0.909 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.150      ;
; 0.910 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.151      ;
; 0.910 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.153      ;
; 0.919 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.161      ;
; 0.920 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.161      ;
; 0.921 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.162      ;
; 0.921 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.164      ;
; 0.935 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.178      ;
; 0.977 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.219      ;
; 0.979 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.221      ;
; 0.980 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.221      ;
; 0.985 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.226      ;
; 0.987 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.229      ;
; 0.990 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.242      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.237      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.237      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.238      ;
; 0.997 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.239      ;
; 0.998 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.240      ;
; 1.000 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.242      ;
; 1.003 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.246      ;
; 1.005 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.246      ;
; 1.007 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.248      ;
; 1.008 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.250      ;
; 1.008 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.250      ;
; 1.014 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.257      ;
; 1.016 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.257      ;
; 1.018 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.260      ;
; 1.019 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.260      ;
; 1.020 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.261      ;
; 1.029 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.271      ;
; 1.031 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.272      ;
; 1.033 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.274      ;
; 1.057 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.300      ;
; 1.059 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.302      ;
; 1.064 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.305      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.684      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.929      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.920      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.923      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.923      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.923      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.923      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.923      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.923      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.933      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.933      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.933      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.933      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.933      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.933      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 4.930      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.924      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.924      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.924      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.924      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.924      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.924      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.925      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 4.929      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 4.929      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 4.929      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 4.929      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 4.929      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 4.929      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.934      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.930      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.932      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[664]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[663]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[662]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[661]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[660]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[659]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[658]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[657]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[656]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[655]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[654]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.916      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.934      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.934      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[620]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.918      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[619]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.918      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[618]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.918      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.918      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.918      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.918      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[595]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.930      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.930      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.930      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.930      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.930      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.914      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.938      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.938      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.938      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.380      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.583      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.792      ;
; 1.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.098      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.159      ; 4.633      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.160      ; 4.634      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 4.618      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[653]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.611      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[652]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.611      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[651]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.611      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.611      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[649]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.611      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[648]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.611      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[641]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 4.610      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[640]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 4.610      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[639]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 4.610      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.155      ; 4.630      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 4.627      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.604      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 4.618      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 4.618      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.607      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.636      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.636      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.636      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.636      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.636      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 4.618      ;
; 4.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 4.618      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.820 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 7.966  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 14.761 ; 0.000         ;
; altera_reserved_tck                                              ; 46.769 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLOCK                                                            ; 0.174 ; 0.000         ;
; altera_reserved_tck                                              ; 0.182 ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.189 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.334 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.490 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 9.349  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.780 ; 0.000         ;
; altera_reserved_tck                                              ; 49.463 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.966 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.558      ;
; 7.966 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.558      ;
; 7.966 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.558      ;
; 7.992 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.532      ;
; 7.992 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.532      ;
; 7.992 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.532      ;
; 8.116 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.477     ; 1.414      ;
; 8.116 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.477     ; 1.414      ;
; 8.116 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.477     ; 1.414      ;
; 8.139 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.477     ; 1.391      ;
; 8.139 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.477     ; 1.391      ;
; 8.139 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.477     ; 1.391      ;
; 8.146 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.488     ; 1.373      ;
; 8.146 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.488     ; 1.373      ;
; 8.146 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.488     ; 1.373      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[23]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[22]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[18]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.214 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[21]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.478     ; 1.315      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[23]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[22]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[18]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.252 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[21]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 1.276      ;
; 8.384 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage4_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.140      ;
; 8.384 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage4_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.140      ;
; 8.384 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage4_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.140      ;
; 8.390 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|dvalid_reg                                                            ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.133      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[11]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.451 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[12]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 1.073      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[11]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                                           ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.489 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[12]                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 1.034      ;
; 8.534 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; CLOCK        ; CLOCK       ; 10.000       ; -0.489     ; 0.984      ;
; 8.541 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]     ; CLOCK        ; CLOCK       ; 10.000       ; -0.489     ; 0.977      ;
; 8.544 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]     ; CLOCK        ; CLOCK       ; 10.000       ; -0.489     ; 0.974      ;
; 8.571 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 0.953      ;
; 8.571 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 0.953      ;
; 8.571 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.483     ; 0.953      ;
; 8.582 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|dvalid_reg                                                            ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 0.946      ;
; 8.588 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_msb_reg                                                           ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.816      ;
; 8.609 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                            ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 0.914      ;
; 8.660 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]     ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 0.863      ;
; 8.660 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 0.863      ;
; 8.660 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]     ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 0.863      ;
; 8.660 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1         ; CLOCK        ; CLOCK       ; 10.000       ; -0.484     ; 0.863      ;
; 8.709 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; 0.387      ; 1.685      ;
; 8.709 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; 0.387      ; 1.685      ;
; 8.709 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; 0.387      ; 1.685      ;
; 8.722 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_msb_reg                                                           ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.682      ;
; 8.801 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                            ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 0.727      ;
; 8.871 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg2                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.489     ; 0.647      ;
; 8.889 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|clr_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|clr_read_reg2                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 0.639      ;
; 8.891 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|clr_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; CLOCK        ; CLOCK       ; 10.000       ; -0.479     ; 0.637      ;
; 8.895 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; 0.387      ; 1.499      ;
; 8.895 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; 0.392      ; 1.504      ;
; 8.895 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; 0.387      ; 1.499      ;
; 8.895 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; 0.392      ; 1.504      ;
; 8.895 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; 0.387      ; 1.499      ;
; 8.895 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; 0.392      ; 1.504      ;
; 8.908 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[1]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.386      ; 1.485      ;
; 8.908 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[2]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.386      ; 1.485      ;
; 8.908 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[3]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.386      ; 1.485      ;
; 8.908 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[4]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.386      ; 1.485      ;
; 8.908 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[5]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.386      ; 1.485      ;
; 8.908 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]     ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[6]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.386      ; 1.485      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                             ; Launch Clock ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; 14.761 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.822     ; 3.424      ;
; 14.762 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.822     ; 3.423      ;
; 14.762 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.822     ; 3.423      ;
; 14.762 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.822     ; 3.423      ;
; 14.945 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.256      ;
; 14.949 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.252      ;
; 14.949 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.252      ;
; 14.949 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.252      ;
; 15.066 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.135      ;
; 15.067 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.134      ;
; 15.067 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.134      ;
; 15.067 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.806     ; 3.134      ;
; 15.203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.981      ;
; 15.207 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.977      ;
; 15.207 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.977      ;
; 15.207 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.977      ;
; 15.224 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.969      ;
; 15.225 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.968      ;
; 15.225 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.968      ;
; 15.225 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.968      ;
; 15.234 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 3.004      ;
; 15.267 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.905      ;
; 15.271 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.901      ;
; 15.271 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.901      ;
; 15.271 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.901      ;
; 15.290 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.882      ;
; 15.294 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.878      ;
; 15.294 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.878      ;
; 15.294 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.835     ; 2.878      ;
; 15.330 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.862      ;
; 15.331 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.861      ;
; 15.331 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.861      ;
; 15.331 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.861      ;
; 15.348 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.890      ;
; 15.349 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.835      ;
; 15.353 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.831      ;
; 15.353 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.831      ;
; 15.353 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.823     ; 2.831      ;
; 15.360 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.833      ;
; 15.363 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.768     ; 2.876      ;
; 15.364 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.768     ; 2.875      ;
; 15.364 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.829      ;
; 15.364 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.829      ;
; 15.364 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.829      ;
; 15.438 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.749      ;
; 15.442 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.745      ;
; 15.442 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.745      ;
; 15.442 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.745      ;
; 15.458 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.764     ; 2.785      ;
; 15.462 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.725      ;
; 15.466 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.721      ;
; 15.466 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.721      ;
; 15.466 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.721      ;
; 15.477 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.768     ; 2.762      ;
; 15.478 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.768     ; 2.761      ;
; 15.503 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.684      ;
; 15.503 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.690      ;
; 15.504 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.683      ;
; 15.504 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.689      ;
; 15.504 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.683      ;
; 15.504 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.689      ;
; 15.504 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.683      ;
; 15.504 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.814     ; 2.689      ;
; 15.506 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.688      ;
; 15.510 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.684      ;
; 15.510 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.684      ;
; 15.510 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.684      ;
; 15.519 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.771     ; 2.717      ;
; 15.526 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.661      ;
; 15.527 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.660      ;
; 15.527 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.660      ;
; 15.527 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.820     ; 2.660      ;
; 15.530 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.664      ;
; 15.534 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.660      ;
; 15.534 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.660      ;
; 15.534 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~203 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.813     ; 2.660      ;
; 15.587 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.763     ; 2.657      ;
; 15.588 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.763     ; 2.656      ;
; 15.612 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.821     ; 2.574      ;
; 15.616 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.821     ; 2.570      ;
; 15.616 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.821     ; 2.570      ;
; 15.616 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.821     ; 2.570      ;
; 15.620 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.572      ;
; 15.621 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.571      ;
; 15.621 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.571      ;
; 15.621 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.815     ; 2.571      ;
; 15.626 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.832     ; 2.549      ;
; 15.627 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.832     ; 2.548      ;
; 15.627 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.832     ; 2.548      ;
; 15.627 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.832     ; 2.548      ;
; 15.648 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.770     ; 2.589      ;
; 15.649 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.770     ; 2.588      ;
; 15.687 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.816     ; 2.504      ;
; 15.688 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.816     ; 2.503      ;
; 15.688 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.816     ; 2.503      ;
; 15.688 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.816     ; 2.503      ;
; 15.767 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.819     ; 2.421      ;
; 15.768 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.819     ; 2.420      ;
; 15.768 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.819     ; 2.420      ;
; 15.768 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.819     ; 2.420      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.526      ;
; 47.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.240      ;
; 47.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.215      ;
; 47.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.188      ;
; 47.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.167      ;
; 47.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.175      ;
; 47.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.156      ;
; 47.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.116      ;
; 47.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.837      ;
; 47.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.755      ;
; 47.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.726      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.714      ;
; 47.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.616      ;
; 47.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.614      ;
; 47.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.590      ;
; 47.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.537      ;
; 47.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.436      ;
; 47.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.370      ;
; 48.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.181      ;
; 48.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.106      ;
; 48.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.677      ;
; 48.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.666      ;
; 48.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.606      ;
; 48.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.547      ;
; 48.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.457      ;
; 48.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.465      ;
; 49.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.042      ;
; 49.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 0.601      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.956      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.956      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.956      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.973      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.934      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.934      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.934      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.928      ;
; 96.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.961      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.956      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.925      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.906      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.923      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.917      ;
; 96.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.913      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.909      ;
; 96.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.908      ;
; 96.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.906      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.905      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.902      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.899      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.895      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.895      ;
; 96.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.891      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.839      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.817      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.826      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.826      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.826      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.826      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.826      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.826      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.812      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.812      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.812      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.812      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.812      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.812      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.790      ;
; 96.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.790      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[12]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[12]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[8]                                                                                             ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[8]                                                                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[4]                                                                                             ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[4]                                                                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[6]                                                                                             ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[6]                                                                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM5                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM5                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]                                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.046      ; 0.307      ;
; 0.180 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                                               ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_readend                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_readend                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~5                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~5                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~7                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~7                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~4                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~4                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~6                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~6                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[6]                                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[6]                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[7]                                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[7]                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[5]                                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[5]                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[4]                                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[4]                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                                       ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                                          ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ                              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET                              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[2]                                               ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[2]                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[3]                                               ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[3]                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state.PL_MAIN_STT_WAIT                                 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state.PL_MAIN_STT_WAIT                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_msb_reg                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_msb_reg                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|ncs_reg                                                               ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|ncs_reg                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[2]                                               ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[2]                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0]                      ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0]                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2]                      ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2]                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1]                      ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1]                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[2]                                                                                ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[2]                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                                                ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                                                ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                                                ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMREQ                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMREQ                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_WR_MEMREQ                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_WR_MEMREQ                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][23]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][23]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][5]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][5]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][4]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][4]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][3]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][3]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][1]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][1]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][20]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][20]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][5]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][5]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][4]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][4]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][3]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][3]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][0]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][0]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][1]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][1]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][5]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][5]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][3]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][3]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][5]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][5]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][3]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][3]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|wr_counter[0]                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|wr_counter[0]                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[11]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[11]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[9]                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[9]                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[15]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[15]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[14]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[14]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[8]                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[8]                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[10]                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[10]                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~11                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~11                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~10                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~10                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~8                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~8                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~13                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~13                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~14                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~14                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~12                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~12                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~15                                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~15                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~1                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~1                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~2                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~2                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~0                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~0                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~3                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~3                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~5                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~5                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~6                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~6                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~4                                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~4                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u324:auto_generated|ram_block1a225~portb_address_reg0                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.470      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.189 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.209 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_brank                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.334      ;
; 0.261 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.389      ;
; 0.291 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.298 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.422      ;
; 0.300 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.429      ;
; 0.307 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.309 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.435      ;
; 0.313 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.435      ;
; 0.313 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.441      ;
; 0.318 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.443      ;
; 0.329 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[3]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.454      ;
; 0.331 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.456      ;
; 0.341 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.466      ;
; 0.347 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[5]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.472      ;
; 0.382 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.504      ;
; 0.384 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.507      ;
; 0.386 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.511      ;
; 0.430 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.550      ;
; 0.437 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.568      ;
; 0.444 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.447 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.571      ;
; 0.448 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.572      ;
; 0.449 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.571      ;
; 0.452 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.574      ;
; 0.454 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.578      ;
; 0.456 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.583      ;
; 0.460 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.586      ;
; 0.464 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.586      ;
; 0.468 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.590      ;
; 0.470 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.594      ;
; 0.471 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.593      ;
; 0.473 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.595      ;
; 0.473 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.597      ;
; 0.474 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.596      ;
; 0.474 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.599      ;
; 0.476 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.598      ;
; 0.477 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.602      ;
; 0.479 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.610      ;
; 0.480 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.605      ;
; 0.489 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.613      ;
; 0.510 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.635      ;
; 0.512 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.634      ;
; 0.514 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.637      ;
; 0.518 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.644      ;
; 0.522 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.644      ;
; 0.522 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.646      ;
; 0.523 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.647      ;
; 0.524 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.648      ;
; 0.525 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.647      ;
; 0.525 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.649      ;
; 0.526 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.649      ;
; 0.528 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.652      ;
; 0.529 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.652      ;
; 0.532 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.654      ;
; 0.535 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.660      ;
; 0.536 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.660      ;
; 0.537 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.659      ;
; 0.538 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.663      ;
; 0.539 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.661      ;
; 0.539 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.663      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.943      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 3.037      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.030      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.032      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.030      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.030      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.030      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.030      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.030      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.031      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.031      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.031      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.031      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.031      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.031      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 3.038      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 3.038      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 3.038      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 3.038      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 3.038      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 3.033      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.012      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.011      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.024      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 3.025      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 3.025      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 3.025      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 3.025      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 3.025      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 3.025      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.028      ;
; 96.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.020      ;
; 96.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.029      ;
; 96.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[664]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.020      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.614      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.700      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.832      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.944      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.940      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.095      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.669      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 2.683      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 2.683      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 2.683      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 2.683      ;
; 2.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 2.683      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.680      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.658      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[641]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[640]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[639]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[638]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[637]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[636]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[620]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.668      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[619]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.668      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[618]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.668      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.668      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.668      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.668      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.657      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.657      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.657      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.657      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.657      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.657      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.665      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[595]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.665      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.665      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.665      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.665      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.665      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[590]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[589]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[588]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[587]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.661      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.662      ;
; 2.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.675      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.631 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 1.640  ; 0.174 ; 48.236   ; 0.490   ; 9.349               ;
;  CLOCK                                                            ; 1.640  ; 0.174 ; N/A      ; N/A     ; 9.349               ;
;  GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 10.038 ; 0.189 ; N/A      ; N/A     ; 19.708              ;
;  altera_reserved_tck                                              ; 43.222 ; 0.182 ; 48.236   ; 0.490   ; 49.463              ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK                                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; KEY[1]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                                                                                                                                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                                                                                                                                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                                                                                                                                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                                                                                                                                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms                                                                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck                                                                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi                                                                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.17e-09 V                   ; 2.35 V              ; -0.00593 V          ; 0.187 V                              ; 0.025 V                              ; 9.1e-10 s                   ; 9.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.17e-09 V                  ; 2.35 V             ; -0.00593 V         ; 0.187 V                             ; 0.025 V                             ; 9.1e-10 s                  ; 9.32e-10 s                 ; No                        ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.17e-09 V                   ; 2.35 V              ; -0.00593 V          ; 0.187 V                              ; 0.025 V                              ; 9.1e-10 s                   ; 9.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.17e-09 V                  ; 2.35 V             ; -0.00593 V         ; 0.187 V                             ; 0.025 V                             ; 9.1e-10 s                  ; 9.32e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.89e-07 V                   ; 2.34 V              ; -0.00359 V          ; 0.172 V                              ; 0.02 V                               ; 1.12e-09 s                  ; 1.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.89e-07 V                  ; 2.34 V             ; -0.00359 V         ; 0.172 V                             ; 0.02 V                              ; 1.12e-09 s                 ; 1.14e-09 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.89e-07 V                   ; 2.34 V              ; -0.00359 V          ; 0.172 V                              ; 0.02 V                               ; 1.12e-09 s                  ; 1.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.89e-07 V                  ; 2.34 V             ; -0.00359 V         ; 0.172 V                             ; 0.02 V                              ; 1.12e-09 s                 ; 1.14e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 11904      ; 0        ; 84       ; 0        ;
; CLOCK                                                            ; altera_reserved_tck                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                              ; CLOCK                                                            ; false path ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; CLOCK                                                            ; 1065882104 ; 139      ; 123      ; 33       ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; CLOCK                                                            ; 9          ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 395        ; 0        ; 0        ; 0        ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 1333       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 11904      ; 0        ; 84       ; 0        ;
; CLOCK                                                            ; altera_reserved_tck                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                              ; CLOCK                                                            ; false path ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; CLOCK                                                            ; 1065882104 ; 139      ; 123      ; 33       ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; CLOCK                                                            ; 9          ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 395        ; 0        ; 0        ; 0        ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 1333       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1024       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK               ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1024       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK               ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 9396  ; 9396 ;
; Unconstrained Output Ports      ; 75    ; 75   ;
; Unconstrained Output Port Paths ; 122   ; 122  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; Target                                                                       ; Clock                                                            ; Type      ; Status        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                     ; CLOCK                                                            ; Base      ; Constrained   ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]             ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altera_reserved_tck                                                          ; altera_reserved_tck                                              ; Base      ; Constrained   ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock       ;                                                                  ; Base      ; Unconstrained ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock ;                                                                  ; Base      ; Unconstrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port                                                                                                                                               ; Comment                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; KEY[0]                                                                                                                                                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_CLK                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_DAT                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SD_DAT[0]                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[0]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[1]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[2]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[3]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[4]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[5]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[6]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[7]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[8]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[9]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[10]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[11]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[12]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[13]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[14]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[15]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_RXD                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tdi                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tms                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                             ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; SD_CLK                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK                                                                                                                                                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port                                                                                                                                               ; Comment                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; KEY[0]                                                                                                                                                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_CLK                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_DAT                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SD_DAT[0]                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[0]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[1]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[2]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[3]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[4]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[5]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[6]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[7]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[8]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[9]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[10]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[11]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[12]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[13]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[14]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[15]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_RXD                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tdi                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tms                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                             ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; SD_CLK                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK                                                                                                                                                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Sat Apr 16 02:28:37 2016
Info: Command: quartus_sta top_de2_115 -c top_de2_115
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_de2_115.out.sdc'
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_idle_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.640               0.000 CLOCK 
    Info (332119):    10.038               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    43.222               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 CLOCK 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.429               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 48.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.236               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.002               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 CLOCK 
    Info (332119):    19.708               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.566               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.016 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_idle_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.233               0.000 CLOCK 
    Info (332119):    11.058               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    43.854               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK 
    Info (332119):     0.355               0.000 altera_reserved_tck 
    Info (332119):     0.397               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 48.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.484               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.906               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.641               0.000 CLOCK 
    Info (332119):    19.708               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.499               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.820 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_idle_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.966
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.966               0.000 CLOCK 
    Info (332119):    14.761               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.769               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CLOCK 
    Info (332119):     0.182               0.000 altera_reserved_tck 
    Info (332119):     0.189               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 49.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.334               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.490               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.349               0.000 CLOCK 
    Info (332119):    19.780               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.463               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.631 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 1364 megabytes
    Info: Processing ended: Sat Apr 16 02:29:03 2016
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:35


