AR fully_connected behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl05 1611142214
EN fully_connected NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl04 1611142213
EN output_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl06 1611142215
EN upsample3_64 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl02 1611142211
AR zestsc1_host arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl09 1611142218
AR zestsc1_interfaces arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl13 1611142222
AR output_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl07 1611142216
MO memory NULL ipcore_dir/memory.v vlg69/memory.bin 1611142209
AR accelerator arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl15 1611142224
AR zestsc1_sram arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl11 1611142220
EN zestsc1_host NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl08 1611142217
EN zestsc1_sram NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl10 1611142219
EN upsample1to64 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl00 1611142209
AR upsample1to64 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl01 1611142210
AR taste arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl17 1611142226
AR upsample3_64 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl03 1611142212
EN taste NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl16 1611142225
EN accelerator NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl14 1611142223
EN zestsc1_interfaces NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl12 1611142221
