make --dry-run --always-make --keep-going --print-directory
make: Entering directory '/home/aziz/Downloads/Medslab/my-project/computer_architecture/fp_new_processor/fpu_new/rtl'
echo "Compiling Verilog/SystemVerilog files..."
vlog -work work fpnew_pkg.sv fpu_parameters.sv common_cells/src/cf_math_pkg.sv fp_wrapper.sv fpnew_top.sv tb_fp_wrapper.sv fpnew_classifier.sv fpnew_fma.sv fpnew_cast_multi.sv common_cells/src/lzc.sv fpnew_fma_multi.sv fpnew_noncomp.sv fpnew_opgroup_fmt_slice.sv fpnew_opgroup_multifmt_slice.sv fpnew_rounding.sv common_cells/src/rr_arb_tree.sv fpnew_opgroup_block.sv 
echo "Running simulation..."
vsim -c -do "run -all; quit" tb_fp_wrapper
make: Leaving directory '/home/aziz/Downloads/Medslab/my-project/computer_architecture/fp_new_processor/fpu_new/rtl'
 
