

Implementation tool: Xilinx Vivado v.2022.2
Project:             Fl-pailler_fpga
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Sat Jun 21 17:08:49 +0800 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            334
FF:             841
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.520
Timing met
