
*** Running vivado
    with args -log CPU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CPU.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: link_design -top CPU -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.199 ; gain = 0.000 ; free physical = 3718 ; free virtual = 8409
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1727.727 ; gain = 0.000 ; free physical = 3602 ; free virtual = 8292
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1818.508 ; gain = 90.781 ; free physical = 3590 ; free virtual = 8280

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c04e7167

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.367 ; gain = 450.859 ; free physical = 3134 ; free virtual = 7824

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c04e7167

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2548.258 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7623
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c04e7167

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2548.258 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7623
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 149658bc6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2548.258 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7623
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 149658bc6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2580.273 ; gain = 32.016 ; free physical = 2932 ; free virtual = 7623
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 149658bc6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2580.273 ; gain = 32.016 ; free physical = 2932 ; free virtual = 7623
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1439bd524

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2580.273 ; gain = 32.016 ; free physical = 2932 ; free virtual = 7623
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.273 ; gain = 0.000 ; free physical = 2932 ; free virtual = 7623
Ending Logic Optimization Task | Checksum: 1ba30b1ca

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2580.273 ; gain = 32.016 ; free physical = 2932 ; free virtual = 7623

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ba30b1ca

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.273 ; gain = 0.000 ; free physical = 2932 ; free virtual = 7622

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba30b1ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.273 ; gain = 0.000 ; free physical = 2932 ; free virtual = 7622

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.273 ; gain = 0.000 ; free physical = 2932 ; free virtual = 7622
Ending Netlist Obfuscation Task | Checksum: 1ba30b1ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.273 ; gain = 0.000 ; free physical = 2932 ; free virtual = 7622
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2580.273 ; gain = 852.547 ; free physical = 2932 ; free virtual = 7622
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2612.289 ; gain = 24.012 ; free physical = 2927 ; free virtual = 7617
INFO: [Common 17-1381] The checkpoint '/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_drc_opted.rpt -pb CPU_drc_opted.pb -rpx CPU_drc_opted.rpx
Command: report_drc -file CPU_drc_opted.rpt -pb CPU_drc_opted.pb -rpx CPU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2891 ; free virtual = 7582
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbd53492

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2891 ; free virtual = 7582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2891 ; free virtual = 7582

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6f2b201

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2872 ; free virtual = 7563

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ba2919ec

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 7580

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ba2919ec

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 7580
Phase 1 Placer Initialization | Checksum: 1ba2919ec

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 7580

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d3f1bdde

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2888 ; free virtual = 7578

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1779831f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2887 ; free virtual = 7578

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1779831f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2887 ; free virtual = 7578

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 118cde919

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2885 ; free virtual = 7575

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2882 ; free virtual = 7573

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fc9c7501

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2882 ; free virtual = 7573
Phase 2.4 Global Placement Core | Checksum: 88b13b37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2882 ; free virtual = 7573
Phase 2 Global Placement | Checksum: 88b13b37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2882 ; free virtual = 7573

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1760dd4f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2882 ; free virtual = 7572

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15fca7815

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 7571

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16c368dc0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 7571

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16159a304

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 7571

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1697fcc70

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2879 ; free virtual = 7570

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b1848438

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2877 ; free virtual = 7568

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: df25ecdb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2877 ; free virtual = 7568

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ea04921f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2877 ; free virtual = 7568

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 237f40b18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2874 ; free virtual = 7565
Phase 3 Detail Placement | Checksum: 237f40b18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2874 ; free virtual = 7565

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c5dad2f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.009 | TNS=-9.743 |
Phase 1 Physical Synthesis Initialization | Checksum: 12b5d5688

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2873 ; free virtual = 7564
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bfd73ca7

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2873 ; free virtual = 7564
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c5dad2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2873 ; free virtual = 7564

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.594. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 7ca75570

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7585

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586
Phase 4.1 Post Commit Optimization | Checksum: 7ca75570

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7ca75570

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 7ca75570

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586
Phase 4.3 Placer Reporting | Checksum: 7ca75570

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb59aa96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586
Ending Placer Task | Checksum: f94e82fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7586
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2910 ; free virtual = 7601
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2905 ; free virtual = 7596
INFO: [Common 17-1381] The checkpoint '/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CPU_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2897 ; free virtual = 7588
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_placed.rpt -pb CPU_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CPU_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2900 ; free virtual = 7591
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2869 ; free virtual = 7560
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.18s |  WALL: 0.11s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2869 ; free virtual = 7560

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-4.945 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ed1ca9f9

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7558
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-4.945 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ed1ca9f9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2866 ; free virtual = 7557

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-4.945 |
INFO: [Physopt 32-702] Processed net ALU/internalResult_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/ReadAddressB_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ReadAddressA_reg[2][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult1_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult1_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net RF/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.470 | TNS=-3.419 |
INFO: [Physopt 32-702] Processed net RF/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RF/i__carry_i_11_n_0.  Re-placed instance RF/i__carry_i_11
INFO: [Physopt 32-735] Processed net RF/i__carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-3.239 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-3.095 |
INFO: [Physopt 32-702] Processed net CL/busDrive_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net CL/busDrive_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-3.059 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/i__carry_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-2.903 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-2.819 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.417 | TNS=-2.783 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.414 | TNS=-2.747 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-2.723 |
INFO: [Physopt 32-81] Processed net CL/busDrive[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CL/busDrive[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-2.663 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.403 | TNS=-2.593 |
INFO: [Physopt 32-81] Processed net CL/busDrive[2]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net CL/busDrive[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-5.083 |
INFO: [Physopt 32-702] Processed net CL/busDrive[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CL/busDrive_reg[1]_0.  Re-placed instance CL/i__carry_i_14
INFO: [Physopt 32-735] Processed net CL/busDrive_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-5.023 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-5.023 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-4.855 |
INFO: [Physopt 32-702] Processed net CL/busDrive_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CL/bus[7].  Re-placed instance CL/File[0][7]_i_1
INFO: [Physopt 32-735] Processed net CL/bus[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.353 | TNS=-4.571 |
INFO: [Physopt 32-710] Processed net CL/i__carry_i_29_n_0. Critical path length was reduced through logic transformation on cell CL/i__carry_i_29_comp.
INFO: [Physopt 32-735] Processed net CL/bus[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-4.561 |
INFO: [Physopt 32-702] Processed net CL/busDrive[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/counter_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net CL/i__carry_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-4.521 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-4.521 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-4.247 |
INFO: [Physopt 32-663] Processed net CL/bus[14].  Re-placed instance CL/File[0][14]_i_1
INFO: [Physopt 32-735] Processed net CL/bus[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-4.159 |
INFO: [Physopt 32-663] Processed net CL/i__carry_i_30_n_0.  Re-placed instance CL/i__carry_i_30
INFO: [Physopt 32-735] Processed net CL/i__carry_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.307 | TNS=-4.070 |
INFO: [Physopt 32-702] Processed net RF/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net RF/i__carry_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.307 | TNS=-4.056 |
INFO: [Physopt 32-702] Processed net CL/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/busDrive[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ReadAddressA_reg[2][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/counter_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.307 | TNS=-4.056 |
Phase 3 Critical Path Optimization | Checksum: 1ed1ca9f9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2856 ; free virtual = 7547

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.307 | TNS=-4.056 |
INFO: [Physopt 32-702] Processed net ALU/internalResult_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CL/busDrive[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CL/busDrive[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-4.090 |
INFO: [Physopt 32-702] Processed net CL/busDrive[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ReadAddressA_reg[2][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult1_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult1_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/counter_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/internalResult_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/busDrive[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ReadAddressA_reg[2][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/counter_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CL/i__carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RF/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net boardclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-4.090 |
Phase 4 Critical Path Optimization | Checksum: 1ed1ca9f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2857 ; free virtual = 7548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2857 ; free virtual = 7548
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.304 | TNS=-4.090 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.290  |          0.854  |            4  |              0  |                    24  |           0  |           2  |  00:00:05  |
|  Total          |          0.290  |          0.854  |            4  |              0  |                    24  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2857 ; free virtual = 7548
Ending Physical Synthesis Task | Checksum: 213b34784

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2857 ; free virtual = 7548
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7550
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.320 ; gain = 0.000 ; free physical = 2856 ; free virtual = 7548
INFO: [Common 17-1381] The checkpoint '/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b01f4133 ConstDB: 0 ShapeSum: 7a4e3da0 RouteDB: 0
Post Restoration Checksum: NetGraph: 56f899dd NumContArr: 1f260b74 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 761ea551

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2700.844 ; gain = 14.957 ; free physical = 2748 ; free virtual = 7439

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 761ea551

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2739.844 ; gain = 53.957 ; free physical = 2715 ; free virtual = 7406

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 761ea551

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2739.844 ; gain = 53.957 ; free physical = 2715 ; free virtual = 7406
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3a503ddf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2751.844 ; gain = 65.957 ; free physical = 2701 ; free virtual = 7392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.315 | TNS=-3.208 | WHS=-0.122 | THS=-13.746|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 446
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 446
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 7aba5ef1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2696 ; free virtual = 7388

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 7aba5ef1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2696 ; free virtual = 7388
Phase 3 Initial Routing | Checksum: 2481c01f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2697 ; free virtual = 7389

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.577 | TNS=-8.004 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2559f7c85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2695 ; free virtual = 7387

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.548 | TNS=-6.683 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e9342914

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2696 ; free virtual = 7387

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.642 | TNS=-6.071 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f2c2186d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2705 ; free virtual = 7396
Phase 4 Rip-up And Reroute | Checksum: f2c2186d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2705 ; free virtual = 7396

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d9922dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2705 ; free virtual = 7396
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.468 | TNS=-4.816 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 126cab5bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 126cab5bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398
Phase 5 Delay and Skew Optimization | Checksum: 126cab5bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a75e1e4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.468 | TNS=-4.816 | WHS=0.129  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a75e1e4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398
Phase 6 Post Hold Fix | Checksum: 1a75e1e4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.224587 %
  Global Horizontal Routing Utilization  = 0.262233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d6b72e8a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d6b72e8a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.844 ; gain = 69.957 ; free physical = 2707 ; free virtual = 7398

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22ec0fc8c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.852 ; gain = 85.965 ; free physical = 2707 ; free virtual = 7398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.468 | TNS=-4.816 | WHS=0.129  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22ec0fc8c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.852 ; gain = 85.965 ; free physical = 2707 ; free virtual = 7398
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.852 ; gain = 85.965 ; free physical = 2733 ; free virtual = 7425

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.852 ; gain = 95.531 ; free physical = 2733 ; free virtual = 7425
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2774.820 ; gain = 2.969 ; free physical = 2729 ; free virtual = 7422
INFO: [Common 17-1381] The checkpoint '/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_drc_routed.rpt -pb CPU_drc_routed.pb -rpx CPU_drc_routed.rpx
Command: report_drc -file CPU_drc_routed.rpt -pb CPU_drc_routed.pb -rpx CPU_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
Command: report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/impl_1/CPU_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
Command: report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
246 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CPU_route_status.rpt -pb CPU_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CPU_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CPU_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CPU_bus_skew_routed.rpt -pb CPU_bus_skew_routed.pb -rpx CPU_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force CPU.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14649536 bits.
Writing bitstream ./CPU.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3094.062 ; gain = 212.398 ; free physical = 2685 ; free virtual = 7378
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 21:16:22 2023...
