#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 29 11:00:54 2024
# Process ID: 12044
# Current directory: K:/S4_APP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2072 K:\S4_APP2\pb_logique_seq.xpr
# Log file: K:/S4_APP2/vivado.log
# Journal file: K:/S4_APP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/S4_APP2/pb_logique_seq.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitHub/S4_APP2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_compteur_nbits_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_7bits
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_droite
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_gauche
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b:1.0 - registre_decalage_24bits
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mef_decod_i2s_v1b:1.0 - MEF_decodeur_i2s
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_nbits_0
Adding component instance block -- xilinx.com:module_ref:mef_cod_i2s_vsb:1.0 - mef_cod_i2s_vsb_0
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b_fd:1.0 - reg_dec_24b_fd_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:module_ref:affhexPmodSSD_v3:1.0 - M10_conversion_affichage
Adding component instance block -- xilinx.com:module_ref:calcul_param_3:1.0 - M7_parametre_3
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_fonction
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_parametre
Adding component instance block -- xilinx.com:module_ref:sig_fct_3:1.0 - M4_fonction3
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M2_fonction_distortion_dure1
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M3_fonction_distorsion_dure2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - parametre_0
Adding component instance block -- xilinx.com:module_ref:module_commande:1.0 - M8_commande
Adding component instance block -- xilinx.com:module_ref:calcul_param_1:1.0 - M5_parametre_1
Adding component instance block -- xilinx.com:module_ref:calcul_param_2:1.0 - M6_parametre_2
Successfully read diagram <design_1> from block design file <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_compteur_nbits_0_0 from compteur_nbits_v1_0 1.0 to compteur_nbits_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference {design_1_reg_24b_0_0 design_1_reg_24b_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_24b_0_0 from reg_24b_v1_0 1.0 to reg_24b_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_24b_0_1 from reg_24b_v1_0 1.0 to reg_24b_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_reg_dec_24b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_dec_24b_0_0 from reg_dec_24b_v1_0 1.0 to reg_dec_24b_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_mef_decod_i2s_v1b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_cpt_bit_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mef_decod_i2s_v1b_0_0 from mef_decod_i2s_v1b_v1_0 1.0 to mef_decod_i2s_v1b_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_compteur_nbits_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_compteur_nbits_0_1 from compteur_nbits_v1_0 1.0 to compteur_nbits_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_mef_cod_i2s_vsb_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_cpt_bit_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mef_cod_i2s_vsb_0_0 from mef_cod_i2s_vsb_v1_0 1.0 to mef_cod_i2s_vsb_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_reg_dec_24b_fd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_dec_24b_fd_0_0 from reg_dec_24b_fd_v1_0 1.0 to reg_dec_24b_fd_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_mux2_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mux2_0_0 from mux2_v1_0 1.0 to mux2_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1117.258 ; gain = 0.000
update_module_reference design_1_calcul_param_3_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_3_0_0 from calcul_param_3_v1_0 1.0 to calcul_param_3_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1123.848 ; gain = 6.590
update_module_reference {design_1_mux4_0_0 design_1_mux4_0_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mux4_0_0 from mux4_v1_0 1.0 to mux4_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_mux4_0_1 from mux4_v1_0 1.0 to mux4_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.848 ; gain = 0.000
update_module_reference design_1_sig_fct_3_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sig_fct_3_0_0 from sig_fct_3_v1_0 1.0 to sig_fct_3_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.848 ; gain = 0.000
update_module_reference {design_1_sig_fct_sat_dure_0_0 design_1_sig_fct_sat_dure_0_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sig_fct_sat_dure_0_0 from sig_fct_sat_dure_v1_0 1.0 to sig_fct_sat_dure_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_sig_fct_sat_dure_0_1 from sig_fct_sat_dure_v1_0 1.0 to sig_fct_sat_dure_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.848 ; gain = 0.000
update_module_reference design_1_module_commande_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_module_commande_0_0 from module_commande_v1_0 1.0 to module_commande_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1123.848 ; gain = 0.000
update_module_reference design_1_calcul_param_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_2_0_0 from calcul_param_2_v1_0 1.0 to calcul_param_2_v1_0 1.0
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1123.969 ; gain = 0.121
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
generate_target Simulation [get_files K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_24bits_droite/i_reset (associated clock /M1_decodeur_i2s/registre_24bits_droite/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_24bits_gauche/i_reset (associated clock /M1_decodeur_i2s/registre_24bits_gauche/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_decalage_24bits/i_reset (associated clock /M1_decodeur_i2s/registre_decalage_24bits/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M9_codeur_i2s/reg_dec_24b_fd_0/i_reset (associated clock /M9_codeur_i2s/reg_dec_24b_fd_0/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M10_conversion_affichage/reset (associated clock /M10_conversion_affichage/clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
Wrote  : <K:\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/compteur_7bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/registre_24bits_droite .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/registre_24bits_gauche .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/registre_decalage_24bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/MEF_decodeur_i2s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/compteur_nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/mef_cod_i2s_vsb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/reg_dec_24b_fd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M7_parametre_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplexeur_choix_fonction .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplexeur_choix_parametre .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M4_fonction3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M2_fonction_distortion_dure1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M3_fonction_distorsion_dure2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M8_commande .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M6_parametre_2 .
Exporting to file k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File k:/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.957 ; gain = 156.590
export_ip_user_files -of_objects [get_files K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files K:/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir K:/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir K:/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=K:/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=K:/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=K:/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_decod_i2s_v1b'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_cod_i2s_vsb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_cod_i2s_vsb'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b_fd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b_fd'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/affhex_pmodssd_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'affhexPmodSSD_v3'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_3'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_3'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_sat_dure'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conditionne_btn_v7'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'strb_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_2'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_0/sim/design_1_compteur_nbits_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_0/sim/design_1_reg_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_1/sim/design_1_reg_24b_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_0_0/sim/design_1_reg_dec_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/sim/design_1_mef_decod_i2s_v1b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_decod_i2s_v1b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_1/sim/design_1_compteur_nbits_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_cod_i2s_vsb_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/sim/design_1_reg_dec_24b_fd_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_fd_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux2_0_0/sim/design_1_mux2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/sim/design_1_affhexPmodSSD_v3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_affhexPmodSSD_v3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_3_0_0/sim/design_1_calcul_param_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_0/sim/design_1_mux4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_1/sim/design_1_mux4_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_3_0_0/sim/design_1_sig_fct_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_0/sim/design_1_sig_fct_sat_dure_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/sim/design_1_sig_fct_sat_dure_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_module_commande_0_0/sim/design_1_module_commande_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_module_commande_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_1_0_0/sim/design_1_calcul_param_1_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_1_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_2_0_0/sim/design_1_calcul_param_2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M1_decodeur_i2s_imp_17RYJKZ'
INFO: [VRFC 10-3107] analyzing entity 'M9_codeur_i2s_imp_1VJCTGL'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simul_module_sig_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.compteur_nbits [\compteur_nbits(nbits=7)\]
Compiling architecture design_1_compteur_nbits_0_1_arch of entity xil_defaultlib.design_1_compteur_nbits_0_1 [design_1_compteur_nbits_0_1_defa...]
Compiling architecture behavioral of entity xil_defaultlib.mef_cod_i2s_vsb [mef_cod_i2s_vsb_default]
Compiling architecture design_1_mef_cod_i2s_vsb_0_0_arch of entity xil_defaultlib.design_1_mef_cod_i2s_vsb_0_0 [design_1_mef_cod_i2s_vsb_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture design_1_mux2_0_0_arch of entity xil_defaultlib.design_1_mux2_0_0 [design_1_mux2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b_fd [reg_dec_24b_fd_default]
Compiling architecture design_1_reg_dec_24b_fd_0_0_arch of entity xil_defaultlib.design_1_reg_dec_24b_fd_0_0 [design_1_reg_dec_24b_fd_0_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.M9_codeur_i2s_imp_1VJCTGL [m9_codeur_i2s_imp_1vjctgl_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.affhexPmodSSD_v3 [affhexpmodssd_v3_default]
Compiling architecture design_1_affhexpmodssd_v3_0_0_arch of entity xil_defaultlib.design_1_affhexPmodSSD_v3_0_0 [design_1_affhexpmodssd_v3_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.mef_decod_i2s_v1b [mef_decod_i2s_v1b_default]
Compiling architecture design_1_mef_decod_i2s_v1b_0_0_arch of entity xil_defaultlib.design_1_mef_decod_i2s_v1b_0_0 [design_1_mef_decod_i2s_v1b_0_0_d...]
Compiling architecture design_1_compteur_nbits_0_0_arch of entity xil_defaultlib.design_1_compteur_nbits_0_0 [design_1_compteur_nbits_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.reg_24b [reg_24b_default]
Compiling architecture design_1_reg_24b_0_0_arch of entity xil_defaultlib.design_1_reg_24b_0_0 [design_1_reg_24b_0_0_default]
Compiling architecture design_1_reg_24b_0_1_arch of entity xil_defaultlib.design_1_reg_24b_0_1 [design_1_reg_24b_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b [reg_dec_24b_default]
Compiling architecture design_1_reg_dec_24b_0_0_arch of entity xil_defaultlib.design_1_reg_dec_24b_0_0 [design_1_reg_dec_24b_0_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_3
Compiling architecture structure of entity xil_defaultlib.M1_decodeur_i2s_imp_17RYJKZ [m1_decodeur_i2s_imp_17ryjkz_defa...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_sat_dure [\sig_fct_sat_dure(c_ech_u24_max=...]
Compiling architecture design_1_sig_fct_sat_dure_0_0_arch of entity xil_defaultlib.design_1_sig_fct_sat_dure_0_0 [design_1_sig_fct_sat_dure_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_sat_dure [sig_fct_sat_dure_default]
Compiling architecture design_1_sig_fct_sat_dure_0_1_arch of entity xil_defaultlib.design_1_sig_fct_sat_dure_0_1 [design_1_sig_fct_sat_dure_0_1_de...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_3 [sig_fct_3_default]
Compiling architecture design_1_sig_fct_3_0_0_arch of entity xil_defaultlib.design_1_sig_fct_3_0_0 [design_1_sig_fct_3_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_1 [calcul_param_1_default]
Compiling architecture design_1_calcul_param_1_0_0_arch of entity xil_defaultlib.design_1_calcul_param_1_0_0 [design_1_calcul_param_1_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_2 [calcul_param_2_default]
Compiling architecture design_1_calcul_param_2_0_0_arch of entity xil_defaultlib.design_1_calcul_param_2_0_0 [design_1_calcul_param_2_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_3 [calcul_param_3_default]
Compiling architecture design_1_calcul_param_3_0_0_arch of entity xil_defaultlib.design_1_calcul_param_3_0_0 [design_1_calcul_param_3_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [conditionne_btn_v7_default]
Compiling architecture behavior of entity xil_defaultlib.module_commande [module_commande_default]
Compiling architecture design_1_module_commande_0_0_arch of entity xil_defaultlib.design_1_module_commande_0_0 [design_1_module_commande_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [mux4_default]
Compiling architecture design_1_mux4_0_0_arch of entity xil_defaultlib.design_1_mux4_0_0 [design_1_mux4_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [\mux4(input_length=8)\]
Compiling architecture design_1_mux4_0_1_arch of entity xil_defaultlib.design_1_mux4_0_1 [design_1_mux4_0_1_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.simul_module_sig_tb
Built simulation snapshot simul_module_sig_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/xsim.dir/simul_module_sig_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 29 11:07:59 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_module_sig_tb_behav -key {Behavioral:sim_1:Functional:simul_module_sig_tb} -tclbatch {simul_module_sig_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {K:/S4_APP2/module_commande_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config K:/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simul_module_sig_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1309.238 ; gain = 28.281
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.465 ; gain = 7.898
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1327.465 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_decod_i2s_v1b'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_cod_i2s_vsb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_cod_i2s_vsb'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b_fd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b_fd'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/affhex_pmodssd_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'affhexPmodSSD_v3'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_3'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_3'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_sat_dure'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conditionne_btn_v7'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'strb_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_2'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_0/sim/design_1_compteur_nbits_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_0/sim/design_1_reg_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_1/sim/design_1_reg_24b_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_0_0/sim/design_1_reg_dec_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/sim/design_1_mef_decod_i2s_v1b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_decod_i2s_v1b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_1/sim/design_1_compteur_nbits_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_cod_i2s_vsb_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/sim/design_1_reg_dec_24b_fd_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_fd_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux2_0_0/sim/design_1_mux2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/sim/design_1_affhexPmodSSD_v3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_affhexPmodSSD_v3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_3_0_0/sim/design_1_calcul_param_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_0/sim/design_1_mux4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_1/sim/design_1_mux4_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_3_0_0/sim/design_1_sig_fct_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_0/sim/design_1_sig_fct_sat_dure_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/sim/design_1_sig_fct_sat_dure_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_module_commande_0_0/sim/design_1_module_commande_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_module_commande_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_1_0_0/sim/design_1_calcul_param_1_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_1_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_2_0_0/sim/design_1_calcul_param_2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M1_decodeur_i2s_imp_17RYJKZ'
INFO: [VRFC 10-3107] analyzing entity 'M9_codeur_i2s_imp_1VJCTGL'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "K:/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simul_module_sig_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.compteur_nbits [\compteur_nbits(nbits=7)\]
Compiling architecture design_1_compteur_nbits_0_1_arch of entity xil_defaultlib.design_1_compteur_nbits_0_1 [design_1_compteur_nbits_0_1_defa...]
Compiling architecture behavioral of entity xil_defaultlib.mef_cod_i2s_vsb [mef_cod_i2s_vsb_default]
Compiling architecture design_1_mef_cod_i2s_vsb_0_0_arch of entity xil_defaultlib.design_1_mef_cod_i2s_vsb_0_0 [design_1_mef_cod_i2s_vsb_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture design_1_mux2_0_0_arch of entity xil_defaultlib.design_1_mux2_0_0 [design_1_mux2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b_fd [reg_dec_24b_fd_default]
Compiling architecture design_1_reg_dec_24b_fd_0_0_arch of entity xil_defaultlib.design_1_reg_dec_24b_fd_0_0 [design_1_reg_dec_24b_fd_0_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.M9_codeur_i2s_imp_1VJCTGL [m9_codeur_i2s_imp_1vjctgl_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.affhexPmodSSD_v3 [affhexpmodssd_v3_default]
Compiling architecture design_1_affhexpmodssd_v3_0_0_arch of entity xil_defaultlib.design_1_affhexPmodSSD_v3_0_0 [design_1_affhexpmodssd_v3_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.mef_decod_i2s_v1b [mef_decod_i2s_v1b_default]
Compiling architecture design_1_mef_decod_i2s_v1b_0_0_arch of entity xil_defaultlib.design_1_mef_decod_i2s_v1b_0_0 [design_1_mef_decod_i2s_v1b_0_0_d...]
Compiling architecture design_1_compteur_nbits_0_0_arch of entity xil_defaultlib.design_1_compteur_nbits_0_0 [design_1_compteur_nbits_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.reg_24b [reg_24b_default]
Compiling architecture design_1_reg_24b_0_0_arch of entity xil_defaultlib.design_1_reg_24b_0_0 [design_1_reg_24b_0_0_default]
Compiling architecture design_1_reg_24b_0_1_arch of entity xil_defaultlib.design_1_reg_24b_0_1 [design_1_reg_24b_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b [reg_dec_24b_default]
Compiling architecture design_1_reg_dec_24b_0_0_arch of entity xil_defaultlib.design_1_reg_dec_24b_0_0 [design_1_reg_dec_24b_0_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_3
Compiling architecture structure of entity xil_defaultlib.M1_decodeur_i2s_imp_17RYJKZ [m1_decodeur_i2s_imp_17ryjkz_defa...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_sat_dure [\sig_fct_sat_dure(c_ech_u24_max=...]
Compiling architecture design_1_sig_fct_sat_dure_0_0_arch of entity xil_defaultlib.design_1_sig_fct_sat_dure_0_0 [design_1_sig_fct_sat_dure_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_sat_dure [sig_fct_sat_dure_default]
Compiling architecture design_1_sig_fct_sat_dure_0_1_arch of entity xil_defaultlib.design_1_sig_fct_sat_dure_0_1 [design_1_sig_fct_sat_dure_0_1_de...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_3 [sig_fct_3_default]
Compiling architecture design_1_sig_fct_3_0_0_arch of entity xil_defaultlib.design_1_sig_fct_3_0_0 [design_1_sig_fct_3_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_1 [calcul_param_1_default]
Compiling architecture design_1_calcul_param_1_0_0_arch of entity xil_defaultlib.design_1_calcul_param_1_0_0 [design_1_calcul_param_1_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_2 [calcul_param_2_default]
Compiling architecture design_1_calcul_param_2_0_0_arch of entity xil_defaultlib.design_1_calcul_param_2_0_0 [design_1_calcul_param_2_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_3 [calcul_param_3_default]
Compiling architecture design_1_calcul_param_3_0_0_arch of entity xil_defaultlib.design_1_calcul_param_3_0_0 [design_1_calcul_param_3_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [conditionne_btn_v7_default]
Compiling architecture behavior of entity xil_defaultlib.module_commande [module_commande_default]
Compiling architecture design_1_module_commande_0_0_arch of entity xil_defaultlib.design_1_module_commande_0_0 [design_1_module_commande_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [mux4_default]
Compiling architecture design_1_mux4_0_0_arch of entity xil_defaultlib.design_1_mux4_0_0 [design_1_mux4_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [\mux4(input_length=8)\]
Compiling architecture design_1_mux4_0_1_arch of entity xil_defaultlib.design_1_mux4_0_1 [design_1_mux4_0_1_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.simul_module_sig_tb
Built simulation snapshot simul_module_sig_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/xsim.dir/simul_module_sig_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 29 11:10:32 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1327.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_module_sig_tb_behav -key {Behavioral:sim_1:Functional:simul_module_sig_tb} -tclbatch {simul_module_sig_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {K:/S4_APP2/module_commande_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config K:/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simul_module_sig_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1333.605 ; gain = 6.141
run 600 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.305 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2151.305 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2151.305 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2151.305 ; gain = 0.000
