#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 25 20:06:56 2021
# Process ID: 18416
# Current directory: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15012 C:\Users\Bklolo\Desktop\Senior_Proj\bran_test\Vivado_Project\FPGA_Project\FPGA_Project.xpr
# Log file: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/vivado.log
# Journal file: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new
close [ open C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/i2s_basic.vhd w ]
add_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/i2s_basic.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
set_property iostandard LVCMOS25 [get_ports [list oBCLK]]
close_design
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/zybo_top.vhd]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
update_files -from_files C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc -to_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc -filesets [get_filesets *]
set_property target_constrs_file C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc [current_fileset -constrset]
update_files -from_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc -to_files C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc -filesets [get_filesets *]
set_property target_constrs_file C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
close [ open C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/sine_dds.vhd w ]
add_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/sine_dds.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
launch_simulation
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/product_top.vhd]
launch_simulation
launch_simulation
source grlib_tester.tcl
close_sim
