INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOD_N
INFO: [VRFC 10-311] analyzing module LOD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_N
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mantovf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_right_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
INFO: [VRFC 10-311] analyzing module LOD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
INFO: [VRFC 10-311] analyzing module LOD
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [VRFC 10-311] analyzing module LZD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
INFO: [VRFC 10-311] analyzing module LZD
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_left_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
INFO: [VRFC 10-311] analyzing module add_N
WARNING: [VRFC 10-1195] overwriting previous definition of module add_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
INFO: [VRFC 10-311] analyzing module sub_N
INFO: [VRFC 10-311] analyzing module data_extract
WARNING: [VRFC 10-1195] overwriting previous definition of module data_extract [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
INFO: [VRFC 10-311] analyzing module add_mantovf
WARNING: [VRFC 10-1195] overwriting previous definition of module add_mantovf [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
INFO: [VRFC 10-311] analyzing module posit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_N
WARNING: [VRFC 10-1195] overwriting previous definition of module sub_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_adder_8bit_tb_v
INFO: [VRFC 10-2458] undeclared symbol inf, assumed default net type wire [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
