# RISCV ZWERG CPU #

RISCV-Zwerg CPU supports currently only riscv32-im instruction set architecture and is implemented with 3-stage pipeline.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz |
| ------ | --------------- | ----------- |
|    628 |            1591 |        0.90 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz | Iterations |
| ------ | --------------- | ---------- |
| 987297 |            2.02 |          2 |

Documentation will be expanded in the future.
