// Seed: 3285513586
parameter id_1 = 1;
module module_0 (
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input reg id_7,
    input reg id_8,
    input logic id_9,
    input id_10,
    input reg id_11,
    input logic id_12,
    input id_13,
    input id_14,
    output id_15
);
  always @(1 or negedge 1'b0) begin
    id_3  <= 1;
    id_6  <= id_14;
    id_13 <= id_8;
    id_10 <= id_11;
    id_7  <= #id_16 id_10;
  end
endmodule
`timescale 1ps / 1ps
module module_1 (
    input id_1
    , id_2,
    input logic id_3,
    output reg id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input id_10,
    output id_11,
    input logic id_12,
    input id_13,
    input reg id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    output id_18,
    input id_19,
    output logic id_20
);
  reg id_21;
  always @(*) begin
    if (1) SystemTFIdentifier(1, id_16[1], id_8[1], 1 - id_20, 1, id_2, 1'b0, 1, id_16);
    else begin
      id_21 <= id_18;
      id_9  <= id_4;
    end
  end
  logic
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39;
  logic id_40;
  assign id_38 = (1);
  logic id_41;
  always @(negedge "") begin
    if (1 | (id_36))
      if (id_25) id_14 <= 1;
      else id_19 <= id_17[1'b0];
  end
endmodule
