 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec 18 18:38:48 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[8] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[8] (in)                             0.000      0.000 r
  U657/Y (AND2X1)                      2212691.500
                                                  2212691.500 r
  U658/Y (INVX1)                       709772.000 2922463.500 f
  U224/Y (AND2X1)                      2034902.500
                                                  4957366.000 f
  U225/Y (INVX1)                       -1177669.500
                                                  3779696.500 r
  U431/Y (AND2X1)                      2198886.500
                                                  5978583.000 r
  U432/Y (INVX1)                       707864.000 6686447.000 f
  U252/Y (XNOR2X1)                     6580891.000
                                                  13267338.000 f
  U253/Y (INVX1)                       -253391.000
                                                  13013947.000 r
  U690/Y (INVX1)                       652621.000 13666568.000 f
  U691/Y (XOR2X1)                      5301270.000
                                                  18967838.000 r
  U692/Y (INVX1)                       1237306.000
                                                  20205144.000 f
  U176/Y (AND2X1)                      2458386.000
                                                  22663530.000 f
  U177/Y (INVX1)                       -1173094.000
                                                  21490436.000 r
  U343/Y (AND2X1)                      2198884.000
                                                  23689320.000 r
  U344/Y (INVX1)                       707646.000 24396966.000 f
  U607/Y (AND2X1)                      2460938.000
                                                  26857904.000 f
  U551/Y (AND2X1)                      2428952.000
                                                  29286856.000 f
  U552/Y (INVX1)                       -1362646.000
                                                  27924210.000 r
  U379/Y (AND2X1)                      2198930.000
                                                  30123140.000 r
  U380/Y (INVX1)                       707850.000 30830990.000 f
  U234/Y (XNOR2X1)                     6580890.000
                                                  37411880.000 f
  U235/Y (INVX1)                       -1205240.000
                                                  36206640.000 r
  U713/Y (OR2X1)                       1642072.000
                                                  37848712.000 r
  U467/Y (AND2X1)                      2196640.000
                                                  40045352.000 r
  U468/Y (INVX1)                       708376.000 40753728.000 f
  U569/Y (AND2X1)                      2037088.000
                                                  42790816.000 f
  U547/Y (AND2X1)                      2428948.000
                                                  45219764.000 f
  U548/Y (INVX1)                       -1362680.000
                                                  43857084.000 r
  U714/Y (NAND2X1)                     1052580.000
                                                  44909664.000 f
  U719/Y (XOR2X1)                      5376592.000
                                                  50286256.000 r
  U391/Y (AND2X1)                      2176668.000
                                                  52462924.000 r
  U392/Y (INVX1)                       715328.000 53178252.000 f
  U812/Y (NOR2X1)                      1157596.000
                                                  54335848.000 r
  U373/Y (AND2X1)                      2181876.000
                                                  56517724.000 r
  U374/Y (INVX1)                       713624.000 57231348.000 f
  U645/Y (XNOR2X1)                     6583452.000
                                                  63814800.000 f
  U646/Y (INVX1)                       -1207460.000
                                                  62607340.000 r
  U128/Y (AND2X1)                      1881356.000
                                                  64488696.000 r
  U129/Y (INVX1)                       713312.000 65202008.000 f
  U359/Y (AND2X1)                      2458080.000
                                                  67660088.000 f
  U360/Y (INVX1)                       -1187264.000
                                                  66472824.000 r
  U820/Y (NAND2X1)                     800520.000 67273344.000 f
  U469/Y (AND2X1)                      2044128.000
                                                  69317472.000 f
  U470/Y (INVX1)                       -1337136.000
                                                  67980336.000 r
  U822/Y (NAND2X1)                     1049896.000
                                                  69030232.000 f
  U832/Y (NOR2X1)                      1190056.000
                                                  70220288.000 r
  U457/Y (AND2X1)                      2182008.000
                                                  72402296.000 r
  U458/Y (INVX1)                       713144.000 73115440.000 f
  U834/Y (NOR2X1)                      1151512.000
                                                  74266952.000 r
  out[1] (out)                            0.000   74266952.000 r
  data arrival time                               74266952.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -74266952.000
  -----------------------------------------------------------
  slack (MET)                                     125733048.000


1
