<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>graph theory | Genetic Logic Lab</title><link>/tag/graph-theory/</link><atom:link href="/tag/graph-theory/index.xml" rel="self" type="application/rss+xml"/><description>graph theory</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Jul 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>graph theory</title><link>/tag/graph-theory/</link></image><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/synthesis-timed-circuits-yoneda-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-circuits-yoneda-2007/</guid><description/></item><item><title>Synthesis of Speed Independent Circuits Based on Decomposition</title><link>/publication/synthesis-speed-independent-yoneda-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/synthesis-speed-independent-yoneda-2004/</guid><description/></item><item><title>Efficient Algorithms for Exact Two-Level Hazard-Free Logic Minimization</title><link>/publication/efficient-algorithms-exact-jacobson-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>/publication/efficient-algorithms-exact-jacobson-2002/</guid><description/></item><item><title>Efficient Exact Two-Level Hazard-Free Logic Minimization</title><link>/publication/efficient-exact-twolevel-myers-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/efficient-exact-twolevel-myers-2001/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid><description/></item><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item></channel></rss>