verilog xil_defaultlib -i "../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/a9be" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/33ba/hdl/src/verilog" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/f0b6/hdl/verilog" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/a8e4/hdl/verilog" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/ec67/hdl" \
"../../../bd/sys_clock/ip/sys_clock_clk_wiz_0_0/sys_clock_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/sys_clock/ip/sys_clock_clk_wiz_0_0/sys_clock_clk_wiz_0_0.v" \
"../../../bd/sys_clock/ip/sys_clock_axi_traffic_gen_0_0/sim/sys_clock_axi_traffic_gen_0_0.v" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/sim/bd_f78a.v" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_0/sim/bd_f78a_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/a9be" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/33ba/hdl/src/verilog" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/f0b6/hdl/verilog" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/a8e4/hdl/verilog" --include "../../../../riscv_microprocessor.gen/sources_1/bd/sys_clock/ipshared/ec67/hdl" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_2/sim/bd_f78a_s00mmu_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_3/sim/bd_f78a_s00tr_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_4/sim/bd_f78a_s00sic_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_5/sim/bd_f78a_s00a2s_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_6/sim/bd_f78a_sarn_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_7/sim/bd_f78a_srn_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_8/sim/bd_f78a_sawn_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_9/sim/bd_f78a_swn_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_10/sim/bd_f78a_sbn_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_11/sim/bd_f78a_m00s2a_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/ip/ip_12/sim/bd_f78a_m00e_0.sv" \
"../../../bd/sys_clock/ip/sys_clock_axi_smc_1/sim/sys_clock_axi_smc_1.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
