
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 383.832 ; gain = 97.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Program_Counter_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:34' bound to instance 'Program_Counter_3_0' of component 'Program_Counter_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Program_Counter_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter_3' (3#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:34' bound to instance 'Adder_3_0' of component 'Adder_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:49]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (6#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:39]
INFO: [Synth 8-3491] module 'Multiplexer_2_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:34' bound to instance 'Multiplexer_2_3_0' of component 'Multiplexer_2_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_3' (7#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:34' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Operation_Selector' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_4' (9#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Multiplexer_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:34' bound to instance 'Multiplexer_2_4_0' of component 'Multiplexer_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_4' (11#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:13' bound to instance 'RegisterBank_0' of component 'RegisterBank' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:30]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_0' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_1' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (12#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_0' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4' (13#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_1' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:70]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_2' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:79]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_3' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:88]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_4' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:97]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_5' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:106]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_6' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_7' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (14#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:30]
INFO: [Synth 8-3491] module 'Multiplexer_8_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:34' bound to instance 'Multiplexer_8_4_A' of component 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:47]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:32' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (15#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (16#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (17#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:71]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:85]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_8_4' (18#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:47]
INFO: [Synth 8-3491] module 'Multiplexer_8_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:34' bound to instance 'Multiplexer_8_4_B' of component 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:244]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:32' bound to instance 'Add_Sub_4_0' of component 'Add_Sub_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (19#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:268]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (21#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Decoder_3_to_8 has unconnected port EN
WARNING: [Synth 8-3331] design Decoder_3_8 has unconnected port En
WARNING: [Synth 8-3331] design D_FF has unconnected port Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 439.184 ; gain = 152.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 439.184 ; gain = 152.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 439.184 ; gain = 152.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 771.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 771.660 ; gain = 485.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 771.660 ; gain = 485.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 771.660 ; gain = 485.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "P_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 771.660 ; gain = 485.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Multiplexer_2_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Multiplexer_2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Register_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Add_Sub_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_3_0/D_FF0/Qbar_reg was removed.  [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_3_0/D_FF1/Qbar_reg was removed.  [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_3_0/D_FF2/Qbar_reg was removed.  [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:51]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/Reg_0/Q_reg[3]' (FDRE) to 'RegisterBank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/Reg_0/Q_reg[0]' (FDRE) to 'RegisterBank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/Reg_0/Q_reg[1]' (FDRE) to 'RegisterBank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank_0/Reg_0/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_0/Q_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 771.660 ; gain = 485.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 771.660 ; gain = 485.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 785.801 ; gain = 499.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    19|
|6     |LUT5   |    15|
|7     |LUT6   |    10|
|8     |FDRE   |    49|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   129|
|2     |  Program_Counter_3_0 |Program_Counter_3 |    33|
|3     |    D_FF0             |D_FF              |    24|
|4     |    D_FF1             |D_FF_2            |     3|
|5     |    D_FF2             |D_FF_3            |     6|
|6     |  RegisterBank_0      |RegisterBank      |    22|
|7     |    Reg_4             |Register_4        |     4|
|8     |    Reg_6             |Register_4_0      |     4|
|9     |    Reg_7             |Register_4_1      |    14|
|10    |  Slow_Clk_0          |Slow_Clk          |    54|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 786.602 ; gain = 500.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 786.602 ; gain = 167.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:23 . Memory (MB): peak = 786.602 ; gain = 500.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:28 . Memory (MB): peak = 786.602 ; gain = 512.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 786.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 11:38:30 2023...

*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 383.746 ; gain = 97.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Program_Counter_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:34' bound to instance 'Program_Counter_3_0' of component 'Program_Counter_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Program_Counter_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter_3' (3#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:34' bound to instance 'Adder_3_0' of component 'Adder_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:49]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (6#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:39]
INFO: [Synth 8-3491] module 'Multiplexer_2_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:34' bound to instance 'Multiplexer_2_3_0' of component 'Multiplexer_2_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_3' (7#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:34' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Operation_Selector' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_4' (9#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Multiplexer_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:34' bound to instance 'Multiplexer_2_4_0' of component 'Multiplexer_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_4' (11#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:13' bound to instance 'RegisterBank_0' of component 'RegisterBank' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:30]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_0' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_1' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (12#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_0' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4' (13#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_1' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:70]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_2' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:79]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_3' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:88]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_4' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:97]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_5' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:106]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_6' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_7' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (14#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:30]
INFO: [Synth 8-3491] module 'Multiplexer_8_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:34' bound to instance 'Multiplexer_8_4_A' of component 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:47]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:32' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (15#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (16#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (17#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:71]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:85]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_8_4' (18#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:47]
INFO: [Synth 8-3491] module 'Multiplexer_8_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:34' bound to instance 'Multiplexer_8_4_B' of component 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:244]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:32' bound to instance 'Add_Sub_4_0' of component 'Add_Sub_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (19#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:268]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (21#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Decoder_3_to_8 has unconnected port EN
WARNING: [Synth 8-3331] design Decoder_3_8 has unconnected port En
WARNING: [Synth 8-3331] design D_FF has unconnected port Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 439.105 ; gain = 153.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 439.105 ; gain = 153.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 439.105 ; gain = 153.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 771.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 771.539 ; gain = 485.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 771.539 ; gain = 485.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 771.539 ; gain = 485.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "P_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 771.539 ; gain = 485.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Multiplexer_2_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Multiplexer_2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Register_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Add_Sub_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_3_0/D_FF0/Qbar_reg was removed.  [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_3_0/D_FF1/Qbar_reg was removed.  [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_3_0/D_FF2/Qbar_reg was removed.  [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:51]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/Reg_0/Q_reg[3]' (FDRE) to 'RegisterBank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/Reg_0/Q_reg[0]' (FDRE) to 'RegisterBank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/Reg_0/Q_reg[1]' (FDRE) to 'RegisterBank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank_0/Reg_0/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_0/Q_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 771.539 ; gain = 485.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 771.539 ; gain = 485.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 785.102 ; gain = 499.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_1/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_2/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_3/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/Reg_5/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     7|
|6     |LUT4   |    17|
|7     |LUT5   |    17|
|8     |LUT6   |     9|
|9     |FDRE   |    49|
|10    |IBUF   |     2|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   129|
|2     |  Program_Counter_3_0 |Program_Counter_3 |    33|
|3     |    D_FF0             |D_FF              |    24|
|4     |    D_FF1             |D_FF_2            |     3|
|5     |    D_FF2             |D_FF_3            |     6|
|6     |  RegisterBank_0      |RegisterBank      |    22|
|7     |    Reg_4             |Register_4        |     4|
|8     |    Reg_6             |Register_4_0      |     4|
|9     |    Reg_7             |Register_4_1      |    14|
|10    |  Slow_Clk_0          |Slow_Clk          |    54|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 785.914 ; gain = 167.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 785.914 ; gain = 500.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 785.914 ; gain = 512.273
INFO: [Common 17-1381] The checkpoint 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 785.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 11:56:52 2023...
