<stg><name>keccak_absorb_once_hls_Pipeline_absorb_remaining</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %pos_0_lcssa_sel_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %pos_0_lcssa_sel

]]></Node>
<StgValue><ssdm name="pos_0_lcssa_sel_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %sub_ln262_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sub_ln262

]]></Node>
<StgValue><ssdm name="sub_ln262_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %store_ln292 = store i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc28:0 %i_2 = load i64 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28:1 %icmp_ln292 = icmp_eq  i64 %i_2, i64 %sub_ln262_read

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28:2 %add_ln292 = add i64 %i_2, i64 1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc28:3 %br_ln292 = br i1 %icmp_ln292, void %for.inc28.split, void %for.end30.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="64">
<![CDATA[
for.inc28.split:0 %trunc_ln292 = trunc i64 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln292"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc28.split:3 %add_ln294 = add i11 %trunc_ln292, i11 %pos_0_lcssa_sel_read

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64">
<![CDATA[
for.inc28.split:8 %trunc_ln294 = trunc i64 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="29" op_0_bw="29" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28.split:12 %trunc_ln294_2 = partselect i29 @_ssdm_op_PartSelect.i29.i64.i32.i32, i64 %i_2, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln294_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="33" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx265.exit:0 %store_ln292 = store i64 %add_ln292, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx265.exit:1 %br_ln292 = br void %for.inc28

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="59" op_0_bw="29">
<![CDATA[
for.inc28.split:13 %zext_ln294_4 = zext i29 %trunc_ln294_2

]]></Node>
<StgValue><ssdm name="zext_ln294_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
for.inc28.split:14 %mul_ln294 = mul i59 %zext_ln294_4, i59 858993460

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="32" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
for.inc28.split:14 %mul_ln294 = mul i59 %zext_ln294_4, i59 858993460

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="27" op_0_bw="27" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28.split:15 %tmp = partselect i27 @_ssdm_op_PartSelect.i27.i59.i32.i32, i59 %mul_ln294, i32 32, i32 58

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="27">
<![CDATA[
for.inc28.split:16 %zext_ln294_2 = zext i27 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln294_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="31" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:19 %s_0_addr = getelementptr i64 %s_0, i64 0, i64 %zext_ln294_2

]]></Node>
<StgValue><ssdm name="s_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:20 %s_1_addr = getelementptr i64 %s_1, i64 0, i64 %zext_ln294_2

]]></Node>
<StgValue><ssdm name="s_1_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:21 %s_2_addr = getelementptr i64 %s_2, i64 0, i64 %zext_ln294_2

]]></Node>
<StgValue><ssdm name="s_2_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:22 %s_3_addr = getelementptr i64 %s_3, i64 0, i64 %zext_ln294_2

]]></Node>
<StgValue><ssdm name="s_3_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:23 %s_4_addr = getelementptr i64 %s_4, i64 0, i64 %zext_ln294_2

]]></Node>
<StgValue><ssdm name="s_4_addr"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="30" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="29" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="28" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="27" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="26" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="25" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="24" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="23" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="22" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="21" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="76" st_id="15" stage="20" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="77" st_id="16" stage="19" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="78" st_id="17" stage="18" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="79" st_id="18" stage="17" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="16" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="81" st_id="20" stage="15" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="14" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="83" st_id="22" stage="13" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="84" st_id="23" stage="12" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="85" st_id="24" stage="11" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="86" st_id="25" stage="10" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="87" st_id="26" stage="9" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="88" st_id="27" stage="8" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="89" st_id="28" stage="7" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="90" st_id="29" stage="6" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="91" st_id="30" stage="5" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="92" st_id="31" stage="4" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="93" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="11">
<![CDATA[
for.inc28.split:4 %zext_ln294_3 = zext i11 %add_ln294

]]></Node>
<StgValue><ssdm name="zext_ln294_3"/></StgValue>
</operation>

<operation id="94" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:5 %in_r_addr = getelementptr i8 %in_r, i64 0, i64 %zext_ln294_3

]]></Node>
<StgValue><ssdm name="in_r_addr"/></StgValue>
</operation>

<operation id="95" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="11">
<![CDATA[
for.inc28.split:6 %in_r_load = load i11 %in_r_addr

]]></Node>
<StgValue><ssdm name="in_r_load"/></StgValue>
</operation>

<operation id="96" st_id="32" stage="3" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="97" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="11">
<![CDATA[
for.inc28.split:6 %in_r_load = load i11 %in_r_addr

]]></Node>
<StgValue><ssdm name="in_r_load"/></StgValue>
</operation>

<operation id="98" st_id="33" stage="2" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>

<operation id="130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.end30.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="99" st_id="34" stage="1" lat="33">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc28.split:17 %urem_ln294 = urem i29 %trunc_ln294_2, i29 5

]]></Node>
<StgValue><ssdm name="urem_ln294"/></StgValue>
</operation>

<operation id="100" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:24 %s_0_load = load i3 %s_0_addr

]]></Node>
<StgValue><ssdm name="s_0_load"/></StgValue>
</operation>

<operation id="101" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:25 %s_1_load = load i3 %s_1_addr

]]></Node>
<StgValue><ssdm name="s_1_load"/></StgValue>
</operation>

<operation id="102" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:26 %s_2_load = load i3 %s_2_addr

]]></Node>
<StgValue><ssdm name="s_2_load"/></StgValue>
</operation>

<operation id="103" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:27 %s_3_load = load i3 %s_3_addr

]]></Node>
<StgValue><ssdm name="s_3_load"/></StgValue>
</operation>

<operation id="104" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:28 %s_4_load = load i3 %s_4_addr

]]></Node>
<StgValue><ssdm name="s_4_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="105" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc28.split:1 %specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln293"/></StgValue>
</operation>

<operation id="106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28.split:2 %specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln292"/></StgValue>
</operation>

<operation id="107" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
for.inc28.split:7 %zext_ln294 = zext i8 %in_r_load

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="108" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc28.split:9 %shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln294, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="109" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
for.inc28.split:10 %zext_ln294_1 = zext i6 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln294_1"/></StgValue>
</operation>

<operation id="110" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28.split:11 %shl_ln294 = shl i64 %zext_ln294, i64 %zext_ln294_1

]]></Node>
<StgValue><ssdm name="shl_ln294"/></StgValue>
</operation>

<operation id="111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3">
<![CDATA[
for.inc28.split:18 %trunc_ln294_1 = trunc i3 %urem_ln294

]]></Node>
<StgValue><ssdm name="trunc_ln294_1"/></StgValue>
</operation>

<operation id="112" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:24 %s_0_load = load i3 %s_0_addr

]]></Node>
<StgValue><ssdm name="s_0_load"/></StgValue>
</operation>

<operation id="113" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:25 %s_1_load = load i3 %s_1_addr

]]></Node>
<StgValue><ssdm name="s_1_load"/></StgValue>
</operation>

<operation id="114" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:26 %s_2_load = load i3 %s_2_addr

]]></Node>
<StgValue><ssdm name="s_2_load"/></StgValue>
</operation>

<operation id="115" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:27 %s_3_load = load i3 %s_3_addr

]]></Node>
<StgValue><ssdm name="s_3_load"/></StgValue>
</operation>

<operation id="116" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="3">
<![CDATA[
for.inc28.split:28 %s_4_load = load i3 %s_4_addr

]]></Node>
<StgValue><ssdm name="s_4_load"/></StgValue>
</operation>

<operation id="117" st_id="35" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="64" op_12_bw="3">
<![CDATA[
for.inc28.split:29 %tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.5i64.i64.i3, i3 0, i64 %s_0_load, i3 1, i64 %s_1_load, i3 2, i64 %s_2_load, i3 3, i64 %s_3_load, i3 4, i64 %s_4_load, i64 0, i3 %trunc_ln294_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="118" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28.split:30 %xor_ln294 = xor i64 %tmp_2, i64 %shl_ln294

]]></Node>
<StgValue><ssdm name="xor_ln294"/></StgValue>
</operation>

<operation id="119" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
for.inc28.split:31 %switch_ln294 = switch i3 %trunc_ln294_1, void %arrayidx265.case.4, i3 0, void %arrayidx265.case.0, i3 1, void %arrayidx265.case.1, i3 2, void %arrayidx265.case.2, i3 3, void %arrayidx265.case.3

]]></Node>
<StgValue><ssdm name="switch_ln294"/></StgValue>
</operation>

<operation id="120" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx265.case.3:0 %store_ln294 = store i64 %xor_ln294, i3 %s_3_addr

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="121" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx265.case.3:1 %br_ln294 = br void %arrayidx265.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="122" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx265.case.2:0 %store_ln294 = store i64 %xor_ln294, i3 %s_2_addr

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="123" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx265.case.2:1 %br_ln294 = br void %arrayidx265.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="124" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx265.case.1:0 %store_ln294 = store i64 %xor_ln294, i3 %s_1_addr

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="125" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx265.case.1:1 %br_ln294 = br void %arrayidx265.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="126" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx265.case.0:0 %store_ln294 = store i64 %xor_ln294, i3 %s_0_addr

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="127" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx265.case.0:1 %br_ln294 = br void %arrayidx265.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="128" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="!0"/>
<literal name="trunc_ln294_1" val="!1"/>
<literal name="trunc_ln294_1" val="!2"/>
<literal name="trunc_ln294_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx265.case.4:0 %store_ln294 = store i64 %xor_ln294, i3 %s_4_addr

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="129" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln294_1" val="!0"/>
<literal name="trunc_ln294_1" val="!1"/>
<literal name="trunc_ln294_1" val="!2"/>
<literal name="trunc_ln294_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx265.case.4:1 %br_ln294 = br void %arrayidx265.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
