==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.221 seconds; current allocated memory: 0.367 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.746 seconds; peak allocated memory: 110.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.417 seconds; peak allocated memory: 106.148 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.073 seconds; current allocated memory: 104.578 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'y' (../core.cpp:10:85)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.08 seconds; current allocated memory: 105.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'double const* std::__niter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:422:46)
WARNING: [HLS 214-366] Duplicating function 'double const* std::__miter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:455:9)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl(std::allocator<double> const&)' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::size() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::__distance<double const*>(double const*, double const*, std::random_access_iterator_tag)' into 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*) (.25)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*) (.26)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:101:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::end() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' into 'hand_num_nn(float*, int)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::operator[](unsigned long)' into 'hand_num_nn(float*, int)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'hand_num_nn(float*, int)' (../core.cpp:10:0)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*, int)': Undefined function operator new (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*, int)': Undefined function operator delete (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../core.cpp:20:25)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.886 seconds; current allocated memory: 2.668 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.432 seconds; peak allocated memory: 107.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 0.441 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.686 seconds; peak allocated memory: 107.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.062 seconds; current allocated memory: 105.469 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.655 seconds; current allocated memory: 106.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'double const* std::__niter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:422:46)
WARNING: [HLS 214-366] Duplicating function 'double const* std::__miter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:455:9)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl(std::allocator<double> const&)' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::size() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::__distance<double const*>(double const*, double const*, std::random_access_iterator_tag)' into 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*) (.25)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*) (.26)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:101:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::end() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::operator[](unsigned long)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'hand_num_nn(float*)' (../core.cpp:10:0)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator new (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator delete (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../core.cpp:20:25)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.628 seconds; current allocated memory: 2.277 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 18.126 seconds; peak allocated memory: 107.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.342 seconds; peak allocated memory: 106.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.078 seconds; current allocated memory: 105.184 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'input' (../core.cpp:10:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.466 seconds; current allocated memory: 105.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.284 seconds; current allocated memory: 106.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 106.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 113.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 134.242 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 134.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hand_num_nn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 134.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 134.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hand_num_nn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hand_num_nn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hand_num_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 134.285 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 137.434 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 139.934 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hand_num_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for hand_num_nn.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.152 seconds; current allocated memory: 34.930 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 18.685 seconds; peak allocated memory: 140.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.403 seconds; peak allocated memory: 107.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.067 seconds; current allocated memory: 105.488 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'input' (../core.cpp:10:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.384 seconds; current allocated memory: 106.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.327 seconds; current allocated memory: 106.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 106.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 110.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 112.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 133.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 134.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hand_num_nn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 134.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 134.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hand_num_nn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hand_num_nn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hand_num_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 134.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 136.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 139.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hand_num_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for hand_num_nn.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.827 seconds; current allocated memory: 34.383 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 18.353 seconds; peak allocated memory: 139.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 0.379 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.412 seconds; peak allocated memory: 104.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.068 seconds; current allocated memory: 104.332 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.487 seconds; current allocated memory: 105.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'double const* std::__niter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:422:46)
WARNING: [HLS 214-366] Duplicating function 'double const* std::__miter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:455:9)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl(std::allocator<double> const&)' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::size() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::__distance<double const*>(double const*, double const*, std::random_access_iterator_tag)' into 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*) (.22)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*) (.23)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:101:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::end() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::operator[](unsigned long)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'hand_num_nn(float*)' (../core.cpp:10:0)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator new (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator delete (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
WARNING: [HLS 214-167] The program may have out of bound array access
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.409 seconds; current allocated memory: 2.891 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.933 seconds; peak allocated memory: 107.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.337 seconds; peak allocated memory: 110.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 105.145 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'input' (../core.cpp:10:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.433 seconds; current allocated memory: 105.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'double const* std::__niter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:422:46)
WARNING: [HLS 214-366] Duplicating function 'double const* std::__miter_base<double const*>(double const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:455:9)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl(std::allocator<double> const&)' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::size() const' into 'std::initializer_list<double>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::__distance<double const*>(double const*, double const*, std::random_access_iterator_tag)' into 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::allocate(std::allocator<double>&, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*) (.22)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__niter_base<double const*>(double const*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*) (.23)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__miter_base<double const*>(double const*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double const*, double*>(double const*, double const*, double*)' into 'double* std::copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:101:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy<true>::__uninit_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'double* std::uninitialized_copy<double const*, double*>(double const*, double const*, double*)' into 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_allocate(unsigned long)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'double* std::__uninitialized_copy_a<double const*, double*, double>(double const*, double const*, double*, std::allocator<double>&)' into 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base(std::allocator<double> const&)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::begin() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<double>::end() const' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'void std::vector<double, std::allocator<double> >::_M_range_initialize<double const*>(double const*, double const*, std::forward_iterator_tag)' into 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector(std::initializer_list<double>, std::allocator<double> const&)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::operator[](unsigned long)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'hand_num_nn(float*)' (../core.cpp:10:0)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator new (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator delete (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
WARNING: [HLS 214-167] The program may have out of bound array access
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.448 seconds; current allocated memory: 2.195 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.95 seconds; peak allocated memory: 107.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.399 seconds; peak allocated memory: 111.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 105.414 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'input' (../core.cpp:10:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 105.938 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.407 seconds; current allocated memory: 106.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 106.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 111.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 112.984 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 134.238 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 134.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hand_num_nn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 134.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 134.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hand_num_nn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hand_num_nn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'hand_num_nn/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'hand_num_nn/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hand_num_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 134.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 137.324 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.381 seconds; current allocated memory: 139.637 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hand_num_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for hand_num_nn.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.891 seconds; current allocated memory: 34.551 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.405 seconds; peak allocated memory: 139.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 0.391 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.509 seconds; peak allocated memory: 107.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.07 seconds; current allocated memory: 110.258 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.445 seconds; current allocated memory: 110.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.389 seconds; current allocated memory: 111.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 111.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 116.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 118.461 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 139.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 139.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hand_num_nn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 139.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 139.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hand_num_nn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hand_num_nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hand_num_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 139.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 144.277 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 146.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hand_num_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for hand_num_nn.
INFO: [HLS 200-789] **** Estimated Fmax: 147.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.044 seconds; current allocated memory: 36.418 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 18.522 seconds; peak allocated memory: 146.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.372 seconds; peak allocated memory: 110.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 104.738 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.452 seconds; current allocated memory: 105.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.562 seconds; current allocated memory: 105.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 105.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 110.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 113.066 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 134.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 134.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hand_num_nn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 134.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 134.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hand_num_nn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hand_num_nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hand_num_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 135.102 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 140.746 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 143.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hand_num_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for hand_num_nn.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.756 seconds; current allocated memory: 38.672 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 19.292 seconds; peak allocated memory: 143.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.392 seconds; peak allocated memory: 111.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 105.039 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.475 seconds; current allocated memory: 105.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'float const* std::__niter_base<float const*>(float const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:422:46)
WARNING: [HLS 214-366] Duplicating function 'float const* std::__miter_base<float const*>(float const*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:455:9)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<float, std::allocator<float> >::_Vector_impl::_Vector_impl(std::allocator<float> const&)' into 'std::_Vector_base<float, std::allocator<float> >::_Vector_base(std::allocator<float> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<float>::begin() const' into 'std::initializer_list<float>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<float>::size() const' into 'std::initializer_list<float>::end() const' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\initializer_list:79:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<float const*>::difference_type std::__distance<float const*>(float const*, float const*, std::random_access_iterator_tag)' into 'std::iterator_traits<float const*>::difference_type std::distance<float const*>(float const*, float const*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<float>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<float> >::allocate(std::allocator<float>&, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<float> >::allocate(std::allocator<float>&, unsigned long)' into 'std::_Vector_base<float, std::allocator<float> >::_M_allocate(unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'float* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<float>(float const*, float const*, float*)' into 'float* std::__copy_move_a<false, float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'float const* std::__niter_base<float const*>(float const*) (.22)' into 'float* std::__copy_move_a2<false, float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'float const* std::__niter_base<float const*>(float const*)' into 'float* std::__copy_move_a2<false, float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'float* std::__niter_base<float*>(float*)' into 'float* std::__copy_move_a2<false, float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'float* std::__copy_move_a<false, float const*, float*>(float const*, float const*, float*)' into 'float* std::__copy_move_a2<false, float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'float const* std::__miter_base<float const*>(float const*) (.23)' into 'float* std::copy<float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'float const* std::__miter_base<float const*>(float const*)' into 'float* std::copy<float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'float* std::__copy_move_a2<false, float const*, float*>(float const*, float const*, float*)' into 'float* std::copy<float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'float* std::copy<float const*, float*>(float const*, float const*, float*)' into 'float* std::__uninitialized_copy<true>::__uninit_copy<float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:101:0)
INFO: [HLS 214-178] Inlining function 'float* std::__uninitialized_copy<true>::__uninit_copy<float const*, float*>(float const*, float const*, float*)' into 'float* std::uninitialized_copy<float const*, float*>(float const*, float const*, float*)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'float* std::uninitialized_copy<float const*, float*>(float const*, float const*, float*)' into 'float* std::__uninitialized_copy_a<float const*, float*, float>(float const*, float const*, float*, std::allocator<float>&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<float const*>::difference_type std::distance<float const*>(float const*, float const*)' into 'void std::vector<float, std::allocator<float> >::_M_range_initialize<float const*>(float const*, float const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<float, std::allocator<float> >::_M_allocate(unsigned long)' into 'void std::vector<float, std::allocator<float> >::_M_range_initialize<float const*>(float const*, float const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'float* std::__uninitialized_copy_a<float const*, float*, float>(float const*, float const*, float*, std::allocator<float>&)' into 'void std::vector<float, std::allocator<float> >::_M_range_initialize<float const*>(float const*, float const*, std::forward_iterator_tag)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1464:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<float, std::allocator<float> >::_Vector_base(std::allocator<float> const&)' into 'std::vector<float, std::allocator<float> >::vector(std::initializer_list<float>, std::allocator<float> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<float>::begin() const' into 'std::vector<float, std::allocator<float> >::vector(std::initializer_list<float>, std::allocator<float> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'std::initializer_list<float>::end() const' into 'std::vector<float, std::allocator<float> >::vector(std::initializer_list<float>, std::allocator<float> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function 'void std::vector<float, std::allocator<float> >::_M_range_initialize<float const*>(float const*, float const*, std::forward_iterator_tag)' into 'std::vector<float, std::allocator<float> >::vector(std::initializer_list<float>, std::allocator<float> const&)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:518:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<float>::deallocate(float*, unsigned long)' into 'std::allocator_traits<std::allocator<float> >::deallocate(std::allocator<float>&, float*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<float> >::deallocate(std::allocator<float>&, float*, unsigned long)' into 'std::_Vector_base<float, std::allocator<float> >::_M_deallocate(float*, unsigned long)' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<float, std::allocator<float> >::_M_deallocate(float*, unsigned long)' into 'std::_Vector_base<float, std::allocator<float> >::~_Vector_base()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<float, std::allocator<float> >::~_Vector_base()' into 'std::vector<float, std::allocator<float> >::~vector()' (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<float, std::allocator<float> >::vector(std::initializer_list<float>, std::allocator<float> const&)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<float, std::allocator<float> >::operator[](unsigned long)' into 'hand_num_nn(float*)' (../core.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::vector<float, std::allocator<float> >::~vector()' into 'hand_num_nn(float*)' (../core.cpp:10:0)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator new (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-194] in function 'hand_num_nn(float*)': Undefined function operator delete (E:/Vivado/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
WARNING: [HLS 214-167] The program may have out of bound array access
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.398 seconds; current allocated memory: 2.301 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.91 seconds; peak allocated memory: 107.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.38 seconds; peak allocated memory: 108.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.076 seconds; current allocated memory: 104.941 MB.
INFO: [HLS 200-10] Analyzing design file '../core.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.428 seconds; current allocated memory: 105.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.441 seconds; current allocated memory: 105.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 106.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 111.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 113.441 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 134.805 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 135.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hand_num_nn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 135.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 135.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hand_num_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hand_num_nn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hand_num_nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hand_num_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 135.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 141.082 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 143.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hand_num_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for hand_num_nn.
INFO: [HLS 200-789] **** Estimated Fmax: 118.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.725 seconds; current allocated memory: 38.668 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 19.305 seconds; peak allocated memory: 143.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 56.776 seconds; current allocated memory: 7.168 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 68.292 seconds; peak allocated memory: 111.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file gp5/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 201.927 seconds; current allocated memory: 7.426 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 213.497 seconds; peak allocated memory: 112.535 MB.
