# 5.1
LSL Rd,Rs,#n5
LSR Rd,Rs,#n5
ASR Rd,Rs,#n5
# 5.2
ADD Rd,Rs,Rn
ADD Rd,Rs,#n8
SUB Rd,Rs,Rn
SUB Rd,Rs,#n8
# 5.3
MOV Rd,#n
CMP Rd,#n
ADD Rd,#n
SUB Rd,#n
# 5.4
AND Rd,Rs
EOR Rd,Rs
LSL Rd,Rs
LSR Rd,Rs
ASR Rd,Rs
ADC Rd,Rs
SBC Rd,Rs
ROR Rd,Rs
TST Rd,Rs
NEG Rd,Rs
CMP Rd,Rs
CMN Rd,Rs
ORR Rd,Rs
MUL Rd,Rs
BIC Rd,Rs
MVN Rd,Rs
# 5.5
ADD Rd,Hs
ADD Hd,Rs
ADD Hd,Hs
CMP Rd,Hs
CMP Hd,Rs
CMP Hd,Hs
MOV Rd,Hs
MOV Hd,Rs
MOV Hd,Hs
BX Rs
BX Hs
# 5.6
LDR Rd,[PC,#n10:4]
# 5.7
STR Rd,[Rb,Ro]
STRB Rd,[Rb,Ro]
LDR Rd,[Rb,Ro]
LDRB Rd,[Rb,Ro]
# 5.8
STRH Rd,[Rb,Ro]
LDRH Rd,[Rb,Ro]
STSB Rd,[Rb,Ro]
LDSB Rd,[Rb,Ro]
# 5.9
STR Rd,[Rb,#n7:4]
LDR Rd,[Rb,#n7:4]
STRB Rd,[Rb,#n7:4]
LDRB Rd,[Rb,#n7:4]
# 5.10
STRH Rd,[Rb,#n6:2]
LDRH Rd,[Rb,#n6:2]
# 5.11
STR Rd,[SP,#n10:4]
LDR Rd,[SP,#n10:4]
# 5.12
ADD Rd,PC,#n10:4
ADD Rd,SP,#n10:4
# 5.13
ADD SP,#n9:4
ADD SP,#-n9:4
# 5.14
PUSH {Rlist}
PUSH {Rlist,LR}
POP {Rlist}
POP {Rlist,PC}
# 5.15
STMIA Rb!,Rlist
LDMIA Rb!,Rlist
# 5.16
BEQ #s7:2
BNE #s7:2
BCS #s7:2
BMI #s7:2
BPL #s7:2
BVS #s7:2
BVC #s7:2
BHI #s7:2
BLS #s7:2
BGE #s7:2
BLT #s7:2
BGT #s7:2
BLE #s7:2
# 5.17
SWI #n8
# 5.18
B #s11:2
# 5.19 (32 bits)
BL #s23:2
