$date
	Wed Dec 20 15:12:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module all1_tb $end
$var wire 1 ! out $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module all10 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$var wire 1 & t2 $end
$var wire 1 ' t1 $end
$var wire 1 ( out4 $end
$var wire 1 ) out3 $end
$var wire 1 * out2 $end
$var wire 1 + out1 $end
$var wire 1 ! out $end
$scope module one11 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$var wire 1 , w4 $end
$var wire 1 - w3 $end
$var wire 1 . w2 $end
$var wire 1 / t2 $end
$var wire 1 0 t1 $end
$var wire 1 + out $end
$scope module and1 $end
$var wire 1 " A0 $end
$var wire 1 0 out $end
$var wire 1 . B0 $end
$scope module c2_instance $end
$var wire 1 " A0 $end
$var wire 1 1 A1 $end
$var wire 1 2 B1 $end
$var wire 1 3 d0 $end
$var wire 1 4 d1 $end
$var wire 1 5 d2 $end
$var wire 1 6 d3 $end
$var wire 1 7 s0 $end
$var wire 1 8 s1 $end
$var wire 2 9 sel [1:0] $end
$var wire 1 . B0 $end
$var reg 1 0 out $end
$upscope $end
$upscope $end
$scope module and2 $end
$var wire 1 / out $end
$var wire 1 - B0 $end
$var wire 1 . A0 $end
$scope module c2_instance $end
$var wire 1 : A1 $end
$var wire 1 ; B1 $end
$var wire 1 < d0 $end
$var wire 1 = d1 $end
$var wire 1 > d2 $end
$var wire 1 ? d3 $end
$var wire 1 @ s0 $end
$var wire 1 A s1 $end
$var wire 2 B sel [1:0] $end
$var wire 1 - B0 $end
$var wire 1 . A0 $end
$var reg 1 / out $end
$upscope $end
$upscope $end
$scope module and3 $end
$var wire 1 0 A0 $end
$var wire 1 / B0 $end
$var wire 1 + out $end
$scope module c2_instance $end
$var wire 1 0 A0 $end
$var wire 1 C A1 $end
$var wire 1 / B0 $end
$var wire 1 D B1 $end
$var wire 1 E d0 $end
$var wire 1 F d1 $end
$var wire 1 G d2 $end
$var wire 1 H d3 $end
$var wire 1 I s0 $end
$var wire 1 J s1 $end
$var wire 2 K sel [1:0] $end
$var reg 1 + out $end
$upscope $end
$upscope $end
$scope module not2 $end
$var wire 1 # A1 $end
$var wire 1 . out $end
$scope module c2_instance $end
$var wire 1 L A0 $end
$var wire 1 # A1 $end
$var wire 1 M B0 $end
$var wire 1 # B1 $end
$var wire 1 N d0 $end
$var wire 1 O d1 $end
$var wire 1 P d2 $end
$var wire 1 Q d3 $end
$var wire 1 R s0 $end
$var wire 1 S s1 $end
$var wire 2 T sel [1:0] $end
$var reg 1 . out $end
$upscope $end
$upscope $end
$scope module not3 $end
$var wire 1 $ A1 $end
$var wire 1 - out $end
$scope module c2_instance $end
$var wire 1 U A0 $end
$var wire 1 $ A1 $end
$var wire 1 V B0 $end
$var wire 1 $ B1 $end
$var wire 1 W d0 $end
$var wire 1 X d1 $end
$var wire 1 Y d2 $end
$var wire 1 Z d3 $end
$var wire 1 [ s0 $end
$var wire 1 \ s1 $end
$var wire 2 ] sel [1:0] $end
$var reg 1 - out $end
$upscope $end
$upscope $end
$scope module not4 $end
$var wire 1 % A1 $end
$var wire 1 , out $end
$scope module c2_instance $end
$var wire 1 ^ A0 $end
$var wire 1 % A1 $end
$var wire 1 _ B0 $end
$var wire 1 % B1 $end
$var wire 1 ` d0 $end
$var wire 1 a d1 $end
$var wire 1 b d2 $end
$var wire 1 c d3 $end
$var wire 1 d s0 $end
$var wire 1 e s1 $end
$var wire 2 f sel [1:0] $end
$var reg 1 , out $end
$upscope $end
$upscope $end
$upscope $end
$scope module one12 $end
$var wire 1 # x1 $end
$var wire 1 " x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$var wire 1 g w4 $end
$var wire 1 h w3 $end
$var wire 1 i w2 $end
$var wire 1 j t2 $end
$var wire 1 k t1 $end
$var wire 1 * out $end
$scope module and1 $end
$var wire 1 # A0 $end
$var wire 1 k out $end
$var wire 1 i B0 $end
$scope module c2_instance $end
$var wire 1 # A0 $end
$var wire 1 l A1 $end
$var wire 1 m B1 $end
$var wire 1 n d0 $end
$var wire 1 o d1 $end
$var wire 1 p d2 $end
$var wire 1 q d3 $end
$var wire 1 r s0 $end
$var wire 1 s s1 $end
$var wire 2 t sel [1:0] $end
$var wire 1 i B0 $end
$var reg 1 k out $end
$upscope $end
$upscope $end
$scope module and2 $end
$var wire 1 j out $end
$var wire 1 h B0 $end
$var wire 1 i A0 $end
$scope module c2_instance $end
$var wire 1 u A1 $end
$var wire 1 v B1 $end
$var wire 1 w d0 $end
$var wire 1 x d1 $end
$var wire 1 y d2 $end
$var wire 1 z d3 $end
$var wire 1 { s0 $end
$var wire 1 | s1 $end
$var wire 2 } sel [1:0] $end
$var wire 1 h B0 $end
$var wire 1 i A0 $end
$var reg 1 j out $end
$upscope $end
$upscope $end
$scope module and3 $end
$var wire 1 k A0 $end
$var wire 1 j B0 $end
$var wire 1 * out $end
$scope module c2_instance $end
$var wire 1 k A0 $end
$var wire 1 ~ A1 $end
$var wire 1 j B0 $end
$var wire 1 !" B1 $end
$var wire 1 "" d0 $end
$var wire 1 #" d1 $end
$var wire 1 $" d2 $end
$var wire 1 %" d3 $end
$var wire 1 &" s0 $end
$var wire 1 '" s1 $end
$var wire 2 (" sel [1:0] $end
$var reg 1 * out $end
$upscope $end
$upscope $end
$scope module not2 $end
$var wire 1 " A1 $end
$var wire 1 i out $end
$scope module c2_instance $end
$var wire 1 )" A0 $end
$var wire 1 " A1 $end
$var wire 1 *" B0 $end
$var wire 1 " B1 $end
$var wire 1 +" d0 $end
$var wire 1 ," d1 $end
$var wire 1 -" d2 $end
$var wire 1 ." d3 $end
$var wire 1 /" s0 $end
$var wire 1 0" s1 $end
$var wire 2 1" sel [1:0] $end
$var reg 1 i out $end
$upscope $end
$upscope $end
$scope module not3 $end
$var wire 1 $ A1 $end
$var wire 1 h out $end
$scope module c2_instance $end
$var wire 1 2" A0 $end
$var wire 1 $ A1 $end
$var wire 1 3" B0 $end
$var wire 1 $ B1 $end
$var wire 1 4" d0 $end
$var wire 1 5" d1 $end
$var wire 1 6" d2 $end
$var wire 1 7" d3 $end
$var wire 1 8" s0 $end
$var wire 1 9" s1 $end
$var wire 2 :" sel [1:0] $end
$var reg 1 h out $end
$upscope $end
$upscope $end
$scope module not4 $end
$var wire 1 % A1 $end
$var wire 1 g out $end
$scope module c2_instance $end
$var wire 1 ;" A0 $end
$var wire 1 % A1 $end
$var wire 1 <" B0 $end
$var wire 1 % B1 $end
$var wire 1 =" d0 $end
$var wire 1 >" d1 $end
$var wire 1 ?" d2 $end
$var wire 1 @" d3 $end
$var wire 1 A" s0 $end
$var wire 1 B" s1 $end
$var wire 2 C" sel [1:0] $end
$var reg 1 g out $end
$upscope $end
$upscope $end
$upscope $end
$scope module one13 $end
$var wire 1 $ x1 $end
$var wire 1 # x2 $end
$var wire 1 " x3 $end
$var wire 1 % x4 $end
$var wire 1 D" w4 $end
$var wire 1 E" w3 $end
$var wire 1 F" w2 $end
$var wire 1 G" t2 $end
$var wire 1 H" t1 $end
$var wire 1 ) out $end
$scope module and1 $end
$var wire 1 $ A0 $end
$var wire 1 H" out $end
$var wire 1 F" B0 $end
$scope module c2_instance $end
$var wire 1 $ A0 $end
$var wire 1 I" A1 $end
$var wire 1 J" B1 $end
$var wire 1 K" d0 $end
$var wire 1 L" d1 $end
$var wire 1 M" d2 $end
$var wire 1 N" d3 $end
$var wire 1 O" s0 $end
$var wire 1 P" s1 $end
$var wire 2 Q" sel [1:0] $end
$var wire 1 F" B0 $end
$var reg 1 H" out $end
$upscope $end
$upscope $end
$scope module and2 $end
$var wire 1 G" out $end
$var wire 1 E" B0 $end
$var wire 1 F" A0 $end
$scope module c2_instance $end
$var wire 1 R" A1 $end
$var wire 1 S" B1 $end
$var wire 1 T" d0 $end
$var wire 1 U" d1 $end
$var wire 1 V" d2 $end
$var wire 1 W" d3 $end
$var wire 1 X" s0 $end
$var wire 1 Y" s1 $end
$var wire 2 Z" sel [1:0] $end
$var wire 1 E" B0 $end
$var wire 1 F" A0 $end
$var reg 1 G" out $end
$upscope $end
$upscope $end
$scope module and3 $end
$var wire 1 H" A0 $end
$var wire 1 G" B0 $end
$var wire 1 ) out $end
$scope module c2_instance $end
$var wire 1 H" A0 $end
$var wire 1 [" A1 $end
$var wire 1 G" B0 $end
$var wire 1 \" B1 $end
$var wire 1 ]" d0 $end
$var wire 1 ^" d1 $end
$var wire 1 _" d2 $end
$var wire 1 `" d3 $end
$var wire 1 a" s0 $end
$var wire 1 b" s1 $end
$var wire 2 c" sel [1:0] $end
$var reg 1 ) out $end
$upscope $end
$upscope $end
$scope module not2 $end
$var wire 1 # A1 $end
$var wire 1 F" out $end
$scope module c2_instance $end
$var wire 1 d" A0 $end
$var wire 1 # A1 $end
$var wire 1 e" B0 $end
$var wire 1 # B1 $end
$var wire 1 f" d0 $end
$var wire 1 g" d1 $end
$var wire 1 h" d2 $end
$var wire 1 i" d3 $end
$var wire 1 j" s0 $end
$var wire 1 k" s1 $end
$var wire 2 l" sel [1:0] $end
$var reg 1 F" out $end
$upscope $end
$upscope $end
$scope module not3 $end
$var wire 1 " A1 $end
$var wire 1 E" out $end
$scope module c2_instance $end
$var wire 1 m" A0 $end
$var wire 1 " A1 $end
$var wire 1 n" B0 $end
$var wire 1 " B1 $end
$var wire 1 o" d0 $end
$var wire 1 p" d1 $end
$var wire 1 q" d2 $end
$var wire 1 r" d3 $end
$var wire 1 s" s0 $end
$var wire 1 t" s1 $end
$var wire 2 u" sel [1:0] $end
$var reg 1 E" out $end
$upscope $end
$upscope $end
$scope module not4 $end
$var wire 1 % A1 $end
$var wire 1 D" out $end
$scope module c2_instance $end
$var wire 1 v" A0 $end
$var wire 1 % A1 $end
$var wire 1 w" B0 $end
$var wire 1 % B1 $end
$var wire 1 x" d0 $end
$var wire 1 y" d1 $end
$var wire 1 z" d2 $end
$var wire 1 {" d3 $end
$var wire 1 |" s0 $end
$var wire 1 }" s1 $end
$var wire 2 ~" sel [1:0] $end
$var reg 1 D" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module one14 $end
$var wire 1 % x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 " x4 $end
$var wire 1 !# w4 $end
$var wire 1 "# w3 $end
$var wire 1 ## w2 $end
$var wire 1 $# t2 $end
$var wire 1 %# t1 $end
$var wire 1 ( out $end
$scope module and1 $end
$var wire 1 % A0 $end
$var wire 1 %# out $end
$var wire 1 ## B0 $end
$scope module c2_instance $end
$var wire 1 % A0 $end
$var wire 1 &# A1 $end
$var wire 1 '# B1 $end
$var wire 1 (# d0 $end
$var wire 1 )# d1 $end
$var wire 1 *# d2 $end
$var wire 1 +# d3 $end
$var wire 1 ,# s0 $end
$var wire 1 -# s1 $end
$var wire 2 .# sel [1:0] $end
$var wire 1 ## B0 $end
$var reg 1 %# out $end
$upscope $end
$upscope $end
$scope module and2 $end
$var wire 1 $# out $end
$var wire 1 "# B0 $end
$var wire 1 ## A0 $end
$scope module c2_instance $end
$var wire 1 /# A1 $end
$var wire 1 0# B1 $end
$var wire 1 1# d0 $end
$var wire 1 2# d1 $end
$var wire 1 3# d2 $end
$var wire 1 4# d3 $end
$var wire 1 5# s0 $end
$var wire 1 6# s1 $end
$var wire 2 7# sel [1:0] $end
$var wire 1 "# B0 $end
$var wire 1 ## A0 $end
$var reg 1 $# out $end
$upscope $end
$upscope $end
$scope module and3 $end
$var wire 1 %# A0 $end
$var wire 1 $# B0 $end
$var wire 1 ( out $end
$scope module c2_instance $end
$var wire 1 %# A0 $end
$var wire 1 8# A1 $end
$var wire 1 $# B0 $end
$var wire 1 9# B1 $end
$var wire 1 :# d0 $end
$var wire 1 ;# d1 $end
$var wire 1 <# d2 $end
$var wire 1 =# d3 $end
$var wire 1 ># s0 $end
$var wire 1 ?# s1 $end
$var wire 2 @# sel [1:0] $end
$var reg 1 ( out $end
$upscope $end
$upscope $end
$scope module not2 $end
$var wire 1 # A1 $end
$var wire 1 ## out $end
$scope module c2_instance $end
$var wire 1 A# A0 $end
$var wire 1 # A1 $end
$var wire 1 B# B0 $end
$var wire 1 # B1 $end
$var wire 1 C# d0 $end
$var wire 1 D# d1 $end
$var wire 1 E# d2 $end
$var wire 1 F# d3 $end
$var wire 1 G# s0 $end
$var wire 1 H# s1 $end
$var wire 2 I# sel [1:0] $end
$var reg 1 ## out $end
$upscope $end
$upscope $end
$scope module not3 $end
$var wire 1 $ A1 $end
$var wire 1 "# out $end
$scope module c2_instance $end
$var wire 1 J# A0 $end
$var wire 1 $ A1 $end
$var wire 1 K# B0 $end
$var wire 1 $ B1 $end
$var wire 1 L# d0 $end
$var wire 1 M# d1 $end
$var wire 1 N# d2 $end
$var wire 1 O# d3 $end
$var wire 1 P# s0 $end
$var wire 1 Q# s1 $end
$var wire 2 R# sel [1:0] $end
$var reg 1 "# out $end
$upscope $end
$upscope $end
$scope module not4 $end
$var wire 1 " A1 $end
$var wire 1 !# out $end
$scope module c2_instance $end
$var wire 1 S# A0 $end
$var wire 1 " A1 $end
$var wire 1 T# B0 $end
$var wire 1 " B1 $end
$var wire 1 U# d0 $end
$var wire 1 V# d1 $end
$var wire 1 W# d2 $end
$var wire 1 X# d3 $end
$var wire 1 Y# s0 $end
$var wire 1 Z# s1 $end
$var wire 2 [# sel [1:0] $end
$var reg 1 !# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module or0 $end
$var wire 1 + A1 $end
$var wire 1 * B1 $end
$var wire 1 ' out $end
$scope module c2_instance $end
$var wire 1 \# A0 $end
$var wire 1 + A1 $end
$var wire 1 ]# B0 $end
$var wire 1 * B1 $end
$var wire 1 ^# d0 $end
$var wire 1 _# d1 $end
$var wire 1 `# d2 $end
$var wire 1 a# d3 $end
$var wire 1 b# s0 $end
$var wire 1 c# s1 $end
$var wire 2 d# sel [1:0] $end
$var reg 1 ' out $end
$upscope $end
$upscope $end
$scope module or1 $end
$var wire 1 ) A1 $end
$var wire 1 ( B1 $end
$var wire 1 & out $end
$scope module c2_instance $end
$var wire 1 e# A0 $end
$var wire 1 ) A1 $end
$var wire 1 f# B0 $end
$var wire 1 ( B1 $end
$var wire 1 g# d0 $end
$var wire 1 h# d1 $end
$var wire 1 i# d2 $end
$var wire 1 j# d3 $end
$var wire 1 k# s0 $end
$var wire 1 l# s1 $end
$var wire 2 m# sel [1:0] $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$scope module or2 $end
$var wire 1 ' A1 $end
$var wire 1 & B1 $end
$var wire 1 ! out $end
$scope module c2_instance $end
$var wire 1 n# A0 $end
$var wire 1 ' A1 $end
$var wire 1 o# B0 $end
$var wire 1 & B1 $end
$var wire 1 p# d0 $end
$var wire 1 q# d1 $end
$var wire 1 r# d2 $end
$var wire 1 s# d3 $end
$var wire 1 t# s0 $end
$var wire 1 u# s1 $end
$var wire 2 v# sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0x v#
xu#
0t#
1s#
0r#
1q#
0p#
0o#
0n#
b0x m#
xl#
0k#
1j#
0i#
1h#
0g#
0f#
0e#
b0x d#
xc#
0b#
1a#
0`#
1_#
0^#
0]#
0\#
b0x [#
xZ#
0Y#
0X#
1W#
0V#
1U#
0T#
0S#
b0x R#
xQ#
0P#
0O#
1N#
0M#
1L#
0K#
0J#
b0x I#
xH#
0G#
0F#
1E#
0D#
1C#
0B#
0A#
bx1 @#
1?#
x>#
1=#
1<#
0;#
0:#
09#
18#
bx1 7#
16#
x5#
14#
13#
02#
01#
00#
1/#
bx1 .#
1-#
x,#
1+#
1*#
0)#
0(#
0'#
1&#
x%#
x$#
x##
x"#
x!#
b0x ~"
x}"
0|"
0{"
1z"
0y"
1x"
0w"
0v"
b0x u"
xt"
0s"
0r"
1q"
0p"
1o"
0n"
0m"
b0x l"
xk"
0j"
0i"
1h"
0g"
1f"
0e"
0d"
bx1 c"
1b"
xa"
1`"
1_"
0^"
0]"
0\"
1["
bx1 Z"
1Y"
xX"
1W"
1V"
0U"
0T"
0S"
1R"
bx1 Q"
1P"
xO"
1N"
1M"
0L"
0K"
0J"
1I"
xH"
xG"
xF"
xE"
xD"
b0x C"
xB"
0A"
0@"
1?"
0>"
1="
0<"
0;"
b0x :"
x9"
08"
07"
16"
05"
14"
03"
02"
b0x 1"
x0"
0/"
0."
1-"
0,"
1+"
0*"
0)"
bx1 ("
1'"
x&"
1%"
1$"
0#"
0""
0!"
1~
bx1 }
1|
x{
1z
1y
0x
0w
0v
1u
bx1 t
1s
xr
1q
1p
0o
0n
0m
1l
xk
xj
xi
xh
xg
b0x f
xe
0d
0c
1b
0a
1`
0_
0^
b0x ]
x\
0[
0Z
1Y
0X
1W
0V
0U
b0x T
xS
0R
0Q
1P
0O
1N
0M
0L
bx1 K
1J
xI
1H
1G
0F
0E
0D
1C
bx1 B
1A
x@
1?
1>
0=
0<
0;
1:
bx1 9
18
x7
16
15
04
03
02
11
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
b1 v#
1u#
1&
b1 m#
1l#
1(
0'
b11 @#
1>#
b0 d#
0c#
0)
1/
0*
1$#
1%#
0+
1j
1G"
b1 c"
0a"
b11 B
1@
b1 ("
0&"
b11 7#
15#
b11 .#
1,#
b1 K
0I
b11 }
1{
b11 Z"
1X"
0,
0g
0D"
1-
1h
0H"
1"#
1.
0k
1F"
1##
00
1i
1E"
1!#
b1 f
1e
b1 C"
1B"
b1 ~"
1}"
b0 ]
0\
b0 :"
09"
b1 Q"
0O"
b0 R#
0Q#
b0 T
0S
b1 t
0r
b0 l"
0k"
b0 I#
0H#
b1 9
07
b0 1"
00"
b0 u"
0t"
b0 [#
0Z#
1%
0$
0#
0"
#20
0!
b0 v#
0u#
0&
b0 m#
0l#
0'
0(
b0 d#
0c#
b1 @#
0>#
0j
0)
0/
0*
0G"
0$#
0%#
b1 }
0{
b1 c"
0a"
b1 B
0@
b1 ("
0&"
b1 Z"
0X"
b1 7#
05#
b1 .#
0,#
0-
0h
0H"
0"#
0.
1k
0F"
0##
b1 ]
1\
b1 :"
19"
b1 Q"
0O"
b1 R#
1Q#
b1 T
1S
b11 t
1r
b1 l"
1k"
b1 I#
1H#
1$
1#
#30
1!
b1 v#
1u#
1'
b1 d#
1c#
1+
b11 K
1I
1/
10
1$#
b11 B
1@
b11 9
17
b11 7#
15#
1,
1g
1D"
1-
1h
1"#
1.
0k
1F"
1##
0i
0E"
0!#
b0 f
0e
b0 C"
0B"
b0 ~"
0}"
b0 ]
0\
b0 :"
09"
b0 R#
0Q#
b0 T
0S
b1 t
0r
b0 l"
0k"
b0 I#
0H#
b1 1"
10"
b1 u"
1t"
b1 [#
1Z#
0%
0$
0#
1"
#40
1!
b1 v#
1u#
1'
1*
b1 d#
1c#
b11 ("
1&"
0/
0$#
0+
1j
1k
b1 B
0@
b1 7#
05#
b1 K
0I
b11 }
1{
b11 t
1r
0.
0F"
0##
00
1i
1E"
1!#
b1 T
1S
b1 l"
1k"
b1 I#
1H#
b1 9
07
b0 1"
00"
b0 u"
0t"
b0 [#
0Z#
1#
0"
#50
1!
1&
b1 v#
1u#
b1 m#
1l#
0'
1)
b0 d#
0c#
b11 c"
1a"
0j
0*
1G"
1H"
b1 }
0{
b1 ("
0&"
b11 Z"
1X"
b11 Q"
1O"
0-
0h
0"#
1.
0k
1F"
1##
b1 ]
1\
b1 :"
19"
b1 R#
1Q#
b0 T
0S
b1 t
0r
b0 l"
0k"
b0 I#
0H#
1$
0#
#60
0!
b0 v#
0u#
0&
b0 m#
0l#
0)
b1 c"
0a"
0G"
0H"
b1 Z"
0X"
b1 Q"
0O"
0.
1k
0F"
0##
b1 T
1S
b11 t
1r
b1 l"
1k"
b1 I#
1H#
1#
#70
1!
b1 v#
1u#
1'
b1 d#
1c#
1*
b11 ("
1&"
1j
b11 }
1{
1-
1h
1"#
b0 ]
0\
b0 :"
09"
b0 R#
0Q#
0$
