set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name SYSTEMVERILOG_FILE /home/lam/data2/edabk/litex/fpga_101/lab001/solutions/build_de2_s002_blink/de2_s002_blink.v -library work
set_global_assignment -name top_level_entity de2_s002_blink
set_location_assignment -comment "user_led:0" -to user_led Pin_AB22
set_instance_assignment -name io_standard -comment "user_led:0" "3.3-V LVTTL" -to user_led
set_location_assignment -comment "clk50:0" -to clk50 Pin_Y2
set_instance_assignment -name io_standard -comment "clk50:0" "3.3-V LVTTL" -to clk50
set_global_assignment -name SDC_FILE de2_s002_blink.sdc