#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 25 21:39:52 2022
# Process ID: 2044
# Current directory: C:/Users/thatcher/Desktop/Project14-2-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7200 C:\Users\thatcher\Desktop\Project14-2-2\Project14-2-2.xpr
# Log file: C:/Users/thatcher/Desktop/Project14-2-2/vivado.log
# Journal file: C:/Users/thatcher/Desktop/Project14-2-2\vivado.jou
# Running On: Unicx, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17014 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Project14-2-2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'DoublePortRAM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1640.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'din_b[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_a[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_a[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_b[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1640.008 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim/DoublePortRAM_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim/DoublePortRAM_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim/DoublePortRAM_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim/DoublePortRAM_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'DoublePortRAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj DoublePortRAM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim/DoublePortRAM_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_DoublePortRAM
INFO: [VRFC 10-311] analyzing module display7seg
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module top_Asy_DoublePortRAM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_DoublePortRAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Asy_DoublePortRAM' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoublePortRAM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot DoublePortRAM_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.DoublePortRAM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot DoublePortRAM_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.DoublePortRAM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr_a' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:16]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'din_a' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:17]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'dout_a' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Asy_DoublePortRAM
Compiling module xil_defaultlib.DoublePortRAM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DoublePortRAM_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DoublePortRAM_tb_time_synth -key {Post-Synthesis:sim_1:Timing:DoublePortRAM_tb} -tclbatch {DoublePortRAM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DoublePortRAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 680 ns : File "C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DoublePortRAM_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2081.094 ; gain = 441.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'din_b[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_a[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_a[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_b[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_Asy_DoublePortRAM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.352 ; gain = 173.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Asy_DoublePortRAM' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Asy_DoublePortRAM' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:3]
WARNING: [Synth 8-567] referenced signal 'we_a' should be on the sensitivity list [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:50]
WARNING: [Synth 8-567] referenced signal 'RAM' should be on the sensitivity list [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:50]
WARNING: [Synth 8-567] referenced signal 'we_b' should be on the sensitivity list [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:59]
WARNING: [Synth 8-567] referenced signal 'RAM' should be on the sensitivity list [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Asy_DoublePortRAM' (0#1) [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'dout_a' does not match port width (4) of module 'Asy_DoublePortRAM' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:34]
WARNING: [Synth 8-689] width (3) of port connection 'dout_b' does not match port width (4) of module 'Asy_DoublePortRAM' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:35]
INFO: [Synth 8-6157] synthesizing module 'transformer' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/transformer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'transformer' (0#1) [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/transformer.v:3]
INFO: [Synth 8-6157] synthesizing module 'display7seg' [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v:66]
INFO: [Synth 8-6155] done synthesizing module 'display7seg' (0#1) [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_Asy_DoublePortRAM' (0#1) [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.391 ; gain = 269.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.965 ; gain = 269.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.965 ; gain = 269.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2350.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'din_b[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_a[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_a[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din_b[3]'. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.srcs/constrs_1/new/Asy_DoublePortRAM_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2466.891 ; gain = 385.797
16 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2466.891 ; gain = 385.797
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov 25 21:51:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.runs/synth_1/runme.log
[Fri Nov 25 21:51:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2472.223 ; gain = 5.332
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89D29A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4547.812 ; gain = 2075.590
set_property PROGRAM.FILE {C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.runs/impl_1/top_Asy_DoublePortRAM.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/thatcher/Desktop/Project14-2-2/Project14-2-2.runs/impl_1/top_Asy_DoublePortRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 21:55:57 2022...
