[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/gated_clk_cell:gated_clk_cell",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell_1",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/gated_clk_cell_1:gated_clk_cell",
    "index":0.1
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell_2",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/ct_lsu_pfu_pfb_tsm_tmp:ct_lsu_pfu_pfb_tsm_tmp/gated_clk_cell:gated_clk_cell",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell_3",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/ct_lsu_pfu_pfb_l1sm_tmp:ct_lsu_pfu_pfb_l1sm_tmp/gated_clk_cell:gated_clk_cell",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell_4",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/ct_lsu_pfu_pfb_l1sm_tmp:ct_lsu_pfu_pfb_l1sm_tmp/gated_clk_cell_1:gated_clk_cell",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell_5",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/ct_lsu_pfu_pfb_l2sm_tmp:ct_lsu_pfu_pfb_l2sm_tmp/gated_clk_cell:gated_clk_cell",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ct_lsu_pfu_gpfb_t|gated_clk_cell_6",
    "duplicate":"~ct_lsu_pfu_gpfb_t|ct_lsu_pfu_gpfb_t/ct_lsu_pfu_pfb_l2sm_tmp:ct_lsu_pfu_pfb_l2sm_tmp/gated_clk_cell_1:gated_clk_cell",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  }
]