0.6
2016.4
Jan 23 2017
19:37:30
D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.sim/sim_ALU/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.srcs/sim_ALU/new/ALU_TB.v,1522138185,verilog,,,,ALU_tb,,,,,,,,
D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.srcs/sources_1/imports/new/ALU.v,1521973583,verilog,,,,ALU,,,,,,,,
