
---------- Begin Simulation Statistics ----------
final_tick                               133782811659000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59839                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796096                       # Number of bytes of host memory used
host_op_rate                                   106482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   167.12                       # Real time elapsed on the host
host_tick_rate                               16779871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      17794903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002804                       # Number of seconds simulated
sim_ticks                                  2804186500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      1                       # Number of float alu accesses
system.cpu.num_fp_insts                             1                       # number of float instructions
system.cpu.num_fp_register_reads                    1                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     65.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       1      5.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       625242                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        30871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       876583                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       488960                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       625242                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       136282                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          993965                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           58237                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4663317                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3460345                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30873                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             915063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1504501                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2960893                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17794883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5222826                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.407137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.297014                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1369650     26.22%     26.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1126995     21.58%     47.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       247866      4.75%     52.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       322199      6.17%     58.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       318394      6.10%     64.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175139      3.35%     68.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        86294      1.65%     69.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71788      1.37%     71.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1504501     28.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5222826                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8792734                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        56948                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10970465                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2258934                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1643      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9447535     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       796801      4.48%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1377836      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       399696      2.25%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1425744      8.01%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       685988      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        56948      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       658816      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       860976      4.84%     88.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       512637      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1397958      7.86%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       172305      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17794883                       # Class of committed instruction
system.switch_cpus.commit.refs                2943876                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17794883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.560835                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.560835                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1357641                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21040897                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1119464                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2780557                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          30881                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        315840                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2481945                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    75                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              689477                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              993965                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1391925                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4158619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12043694                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           61762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177229                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1414880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       547197                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.147457                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5604394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.805120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.607929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2269867     40.50%     40.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           201875      3.60%     44.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             8013      0.14%     44.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           388087      6.92%     51.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           298914      5.33%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           130338      2.33%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            50842      0.91%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           260832      4.65%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1995626     35.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5604394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          15787869                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8940848                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        30993                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           919617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.427703                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3164313                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             689477                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          911204                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2650151                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       692182                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20755876                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2474836                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38872                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19223764                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          30881                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5794                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        59115                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       391207                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7240                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24861682                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19205246                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593786                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14762527                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.424401                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19215550                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16502327                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8321601                       # number of integer regfile writes
system.switch_cpus.ipc                       1.783055                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.783055                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2015      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10124753     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1018731      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1562219      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       454824      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1459809      7.58%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       713912      3.71%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        56948      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       702653      3.65%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       868801      4.51%     88.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       516267      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1607942      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       173766      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19262640                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746663                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19490908                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9702650                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12800847                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3845                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000200                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1173     30.51%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            967     25.15%     55.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     55.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     55.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1450     37.71%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           19      0.49%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult          235      6.11%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9517807                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     24643138                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9502596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10915931                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20755876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19262640                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2960893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          531                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3964964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5604394                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.437060                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.543230                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1202444     21.46%     21.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       339076      6.05%     27.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       579605     10.34%     37.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       686743     12.25%     50.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       763475     13.62%     63.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       736115     13.13%     76.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       541598      9.66%     86.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       322642      5.76%     92.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       432696      7.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5604394                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.434635                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1391927                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       114117                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2650151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       692182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6334287                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5608352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          946932                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19223235                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         339622                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1250556                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           930                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47601048                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20903924                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22737249                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2964850                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           2478                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          30881                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        411164                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3513897                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18093969                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17965907                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1192975                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             24474101                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41893229                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            451                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          236                       # Transaction distribution
system.membus.trans_dist::CleanEvict              235                       # Transaction distribution
system.membus.trans_dist::ReadExReq                96                       # Transaction distribution
system.membus.trans_dist::ReadExResp               96                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4265                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       294208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       294208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  294208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4361                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6844500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23135500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2804186500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 13011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       484928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 488704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             735                       # Total snoops (count)
system.tol2bus.snoopTraffic                     15104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5433                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4982     91.70%     91.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    451      8.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5433                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7092000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6955500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          337                       # number of demand (read+write) hits
system.l2.demand_hits::total                      337                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          337                       # number of overall hits
system.l2.overall_hits::total                     337                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4300                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4361                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4300                       # number of overall misses
system.l2.overall_misses::total                  4361                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4838500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    329954500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        334793000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4838500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    329954500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       334793000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         4637                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4637                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.927324                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928267                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.927324                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928267                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86401.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76733.604651                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76769.777574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86401.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76733.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76769.777574                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 236                       # number of writebacks
system.l2.writebacks::total                       236                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4356                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    286954500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    291233000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    286954500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    291233000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.927324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.927203                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.927324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.927203                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76401.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66733.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66857.897153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76401.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66733.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66857.897153                       # average overall mshr miss latency
system.l2.replacements                            735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2938                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2938                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2938                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           95                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  96                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      8786500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8786500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.778689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.780488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92489.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91526.041667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7836500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7836500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.778689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82489.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82489.473684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4838500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4838500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86401.785714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82008.474576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4278500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4278500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76401.785714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76401.785714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    321168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    321168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.931340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76377.645660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76359.486448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    279118000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    279118000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.931340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66377.645660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66377.645660                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2131.210336                       # Cycle average of tags in use
system.l2.tags.total_refs                        1187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       735                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.614966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133780007473000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.588126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.629178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    36.187864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2082.805171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.508497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.520315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21033                       # Number of tag accesses
system.l2.tags.data_accesses                    21033                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       275200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             279104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           15104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             68469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             45646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1278089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     98138979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99531183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        68469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1278089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1346558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5386232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5386232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5386232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            68469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            45646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1278089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     98138979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104917415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001210014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                204                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        236                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                8                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30683750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               112358750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7044.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25794.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     185                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.346341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.637362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.821020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          554     54.05%     54.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57      5.56%     59.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      3.02%     62.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      3.61%     66.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      4.49%     70.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          282     27.51%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.29%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.29%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     360.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.454240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    869.373664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             9     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 278784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  278784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                15104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2803561000                       # Total gap between requests
system.mem_ctrls.avgGap                     610531.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       275200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1278089.028671951732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 98138978.987310588360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4929771.967734671198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          236                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1980000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    110378750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20723543750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35357.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25669.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  87811626.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4405380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2337720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17828580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             537660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        891053070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        326419680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1463852490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.023942                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    840515000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1870061000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2927400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1552155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13273260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             589860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        770838930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        427653120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1438105125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.842183                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1104661500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1605914500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2804176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1391862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1391862                       # number of overall hits
system.cpu.icache.overall_hits::total         1391869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5595000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5595000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5595000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5595000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1391925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1391925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391935                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88809.523810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84772.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88809.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84772.727273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4922500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4922500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87901.785714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87901.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87901.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87901.785714                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1391862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1391925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88809.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84772.727273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4922500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4922500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87901.785714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87901.785714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2783929                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2783929                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3102690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3102694                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3102690                       # number of overall hits
system.cpu.dcache.overall_hits::total         3102694                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         5080                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5080                       # number of overall misses
system.cpu.dcache.overall_misses::total          5082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    371983500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    371983500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    371983500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    371983500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3107770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3107776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3107770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3107776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73225.098425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73196.280992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73225.098425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73196.280992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2938                       # number of writebacks
system.cpu.dcache.writebacks::total              2938                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4637                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4637                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    341037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    341037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    341037500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    341037500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73547.013155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73547.013155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73547.013155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73547.013155                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3615                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2417870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2417870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    362496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    362496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2422828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2422829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73113.453005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73098.709417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    331672500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    331672500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73460.132890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73460.132890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       684820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         684824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       684942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77762.295082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77130.081301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9365000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9365000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76762.295082                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76762.295082                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133782811659000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.019476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              956335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.546335                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.019450                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6220191                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6220191                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133791192163000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81582                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796752                       # Number of bytes of host memory used
host_op_rate                                   145174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   490.31                       # Real time elapsed on the host
host_tick_rate                               17092352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      71179863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008381                       # Number of seconds simulated
sim_ticks                                  8380504000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2002946                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        93786                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2636070                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1480645                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2002946                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       522301                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2990094                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          176067                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13991055                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10374702                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        93786                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2747871                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4508192                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8996163                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53384960                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15596736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.422829                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.295599                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4025336     25.81%     25.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3396465     21.78%     47.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       742427      4.76%     52.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       965202      6.19%     58.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       956430      6.13%     64.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       518850      3.33%     67.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       264309      1.69%     69.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219525      1.41%     71.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4508192     28.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15596736                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           26377100                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       170881                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32910805                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               6776024                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4928      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     28341328     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2389727      4.48%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4132954      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1198299      2.24%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4280260      8.02%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      2057635      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       170881      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1977874      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2583474      4.84%     88.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1538026      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      4192550      7.85%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       517024      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53384960                       # Class of committed instruction
system.switch_cpus.commit.refs                8831074                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53384960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.558700                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.558700                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3976877                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       63247737                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3372471                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8380329                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          93813                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        932758                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7454077                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   183                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2068403                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2990094                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4188993                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12406343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               36196887                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          187626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.178396                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4256092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1656712                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.159589                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16756248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.825390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.606809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6731567     40.17%     40.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           611341      3.65%     43.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23380      0.14%     43.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1164630      6.95%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           896516      5.35%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           391133      2.33%     58.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           153298      0.91%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           789388      4.71%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5994995     35.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16756248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          47401092                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         26847860                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        93844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2761042                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.443997                       # Inst execution rate
system.switch_cpus.iew.exec_refs              9501116                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2068403                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2712937                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7971785                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2076285                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     62381113                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7432713                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       116207                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57724860                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93813                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16951                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       177023                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1195764                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21235                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74651633                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              57667361                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593865                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          44332972                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.440566                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               57700246                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49538254                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24991517                       # number of integer regfile writes
system.switch_cpus.ipc                       1.789868                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.789868                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5534      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30400809     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3062192      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4691273      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1364580      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4386440      7.58%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2141725      3.70%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       170881      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      2107765      3.64%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2612931      4.52%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1548557      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      4826959      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       521425      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57841071                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        29265641                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     58523247                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29132747                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38508372                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               12118                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000210                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3383     27.92%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           2913     24.04%     51.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          4372     36.08%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           18      0.15%     88.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1432     11.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28582014                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     73929297                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28534614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     32868931                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           62381113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57841071                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8996163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2040                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12082606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16756248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.451911                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.539316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3545159     21.16%     21.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1012595      6.04%     27.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1742254     10.40%     37.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2057097     12.28%     49.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2279198     13.60%     63.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2228140     13.30%     76.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1627870      9.72%     86.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       963515      5.75%     92.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1300420      7.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16756248                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.450930                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4188993                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       342313                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7971785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2076285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        19025135                       # number of misc regfile reads
system.switch_cpus.numCycles                 16761008                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2771078                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57660904                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         999698                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3760004                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           662                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143098305                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62832821                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68332333                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8924535                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           7398                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          93813                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1206818                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10671451                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     54376197                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54019078                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3514515                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             73469667                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           125921746                       # The number of ROB writes
system.switch_cpus.timesIdled                      36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1630                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1630                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1065                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11978                       # Request fanout histogram
system.membus.reqLayer2.occupancy            67759500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           63747500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8380504000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21455                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             370                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1512320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1515136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12260                       # Total snoops (count)
system.tol2bus.snoopTraffic                    662208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24826                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23196     93.43%     93.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1630      6.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24826                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23652000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18783000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          588                       # number of demand (read+write) hits
system.l2.demand_hits::total                      588                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          588                       # number of overall hits
system.l2.overall_hits::total                     588                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11934                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11978                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11934                       # number of overall misses
system.l2.overall_misses::total                 11978                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3413500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    920280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        923693500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3413500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    920280000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       923693500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12522                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12566                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12522                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12566                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.953043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953207                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.953043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953207                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77579.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77114.127702                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77115.837369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77579.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77114.127702                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77115.837369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10347                       # number of writebacks
system.l2.writebacks::total                     10347                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11978                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2973500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    800940000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    803913500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2973500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    800940000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    803913500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.953043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.953207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.953043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953207                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67579.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67114.127702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67115.837369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67579.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67114.127702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67115.837369                       # average overall mshr miss latency
system.l2.replacements                          12260                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11108                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     24979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.737838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        91500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        91500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     22249500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22249500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.737838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        81500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3413500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3413500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77579.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77579.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2973500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2973500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67579.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67579.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        11661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    895300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    895300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        12152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.959595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.959595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76777.334705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76777.334705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        11661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    778690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    778690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.959595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.959595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66777.334705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66777.334705                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.390049                       # Cycle average of tags in use
system.l2.tags.total_refs                       31245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.910308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      85.810672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.009841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.025502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.596055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3991.947979                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.974597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     62860                       # Number of tag accesses
system.l2.tags.data_accesses                    62860                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8380504000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       763776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             766592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       662208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          662208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        11934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       336018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     91137239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91473257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       336018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           336018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79017682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79017682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79017682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       336018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     91137239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170490939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000714153250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36416                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10347                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     87377250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               311964750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7294.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26044.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.773038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.132275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.324263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2272     47.05%     47.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          593     12.28%     59.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          357      7.39%     66.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          311      6.44%     73.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          309      6.40%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          502     10.40%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      1.43%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          118      2.44%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          298      6.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.869565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.501189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.184542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             21      3.65%      3.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           527     91.65%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            14      2.43%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             8      1.39%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.17%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.986087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.984352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.242981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7      1.22%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              562     97.74%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 766592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  661888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  766592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               662208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8381025000                       # Total gap between requests
system.mem_ctrls.avgGap                     375409.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       763776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       661888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 336017.976961767417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 91137239.478675737977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78979498.130422696471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        11934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1174000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    310790750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 197545025250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26681.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26042.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19092009.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             19963440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             10614615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            43439760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28328940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     661352640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2728929150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        920067840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4412696385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.543080                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2363357500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    279760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5737386500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14508480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7711440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42083160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           25656300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     661352640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2474742210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1134120000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4360174230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.275896                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2920142250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    279760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5180601750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11184680000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      5580810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5580817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5580810                       # number of overall hits
system.cpu.icache.overall_hits::total         5580817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9164500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9164500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9164500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9164500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      5580918                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5580928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5580918                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5580928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84856.481481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82563.063063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84856.481481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82563.063063                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8403000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8403000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        84030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        84030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        84030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        84030                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5580810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5580817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5580918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5580928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84856.481481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82563.063063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        84030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        84030                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5580920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54183.689320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11161959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11161959                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12421773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12421777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12421773                       # number of overall hits
system.cpu.dcache.overall_hits::total        12421777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18101                       # number of overall misses
system.cpu.dcache.overall_misses::total         18103                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1354164000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1354164000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1354164000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1354164000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12439874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12439880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     12439874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12439880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74811.557373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74803.292272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74811.557373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74803.292272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14046                       # number of writebacks
system.cpu.dcache.writebacks::total             14046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1287358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1287358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1287358000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1287358000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001379                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001379                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75025.234571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75025.234571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75025.234571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75025.234571                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16137                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9682273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9682273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1317524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1317524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9699882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9699883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74821.057414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74816.808631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        16667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1251210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1251210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75071.098578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75071.098578                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2739500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2739504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     36640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2739992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2739997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74471.544715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74320.486815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     36148000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36148000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73471.544715                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73471.544715                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133791192163000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.083617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12438938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            724.837597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.083528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24896921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24896921                       # Number of data accesses

---------- End Simulation Statistics   ----------
