{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670458977570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670458977577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 18:22:57 2022 " "Processing started: Wed Dec  7 18:22:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670458977577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458977577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458977577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670458977986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670458977986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458982741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458982741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/e.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/e.v" { { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "output_files/E.v" "" { Text "U:/CPRE281/project v2/output_files/E.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458982822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458982822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numcap.v 1 1 " "Found 1 design units, including 1 entities, in source file numcap.v" { { "Info" "ISGN_ENTITY_NAME" "1 numcap " "Found entity 1: numcap" {  } { { "numcap.v" "" { Text "U:/CPRE281/project v2/numcap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458982900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458982900 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TEST.bdf " "Can't analyze file -- file TEST.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670458982902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delay.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/delay.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458982953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670458983230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/project v2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458983491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458983491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst10 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst10\"" {  } { { "proj.bdf" "inst10" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 64 1120 1240 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458983491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:3541445 " "Elaborating entity \"21mux\" for hierarchy \"21mux:3541445\"" {  } { { "proj.bdf" "3541445" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -248 832 952 -168 "3541445" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458983535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:3541445 " "Elaborated megafunction instantiation \"21mux:3541445\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -248 832 952 -168 "3541445" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458983555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21demux.bdf 1 1 " "Using design file 21demux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21Demux " "Found entity 1: 21Demux" {  } { { "21demux.bdf" "" { Schematic "U:/CPRE281/project v2/21demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458983617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458983617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21Demux 21Demux:sdfsdf " "Elaborating entity \"21Demux\" for hierarchy \"21Demux:sdfsdf\"" {  } { { "proj.bdf" "sdfsdf" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -656 816 912 -560 "sdfsdf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458983617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numcap numcap:kjuhbg " "Elaborating entity \"numcap\" for hierarchy \"numcap:kjuhbg\"" {  } { { "proj.bdf" "kjuhbg" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -384 1208 1320 -264 "kjuhbg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458983651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/project v2/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458984349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458984349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst11 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst11\"" {  } { { "proj.bdf" "inst11" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 104 160 312 168 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458984351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/project v2/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458985257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458985257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst11\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst11\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/project v2/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458985258 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 104 480 544 184 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst18 inst18~_emulated inst18~1 " "Register \"inst18\" is converted into an equivalent circuit using register \"inst18~_emulated\" and latch \"inst18~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 104 680 744 184 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst19 inst19~_emulated inst19~1 " "Register \"inst19\" is converted into an equivalent circuit using register \"inst19~_emulated\" and latch \"inst19~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 96 856 920 176 "inst19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst20~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst20~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 88 1008 1072 168 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst48 inst48~_emulated inst48~1 " "Register \"inst48\" is converted into an equivalent circuit using register \"inst48~_emulated\" and latch \"inst48~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 208 1672 1736 288 "inst48" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst48"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst34 inst34~_emulated inst34~1 " "Register \"inst34\" is converted into an equivalent circuit using register \"inst34~_emulated\" and latch \"inst34~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 208 1872 1936 288 "inst34" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst34"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst35 inst35~_emulated inst35~1 " "Register \"inst35\" is converted into an equivalent circuit using register \"inst35~_emulated\" and latch \"inst35~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 200 2048 2112 280 "inst35" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst35"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst36 inst36~_emulated inst36~1 " "Register \"inst36\" is converted into an equivalent circuit using register \"inst36~_emulated\" and latch \"inst36~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 192 2200 2264 272 "inst36" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458985975 "|proj|inst36"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1670458985975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670458986028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670458986704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458986704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670458987155 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670458987155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670458987155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670458987155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670458987247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 18:23:07 2022 " "Processing ended: Wed Dec  7 18:23:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670458987247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670458987247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670458987247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458987247 ""}
