// Seed: 3862772844
module module_0 (
    output tri id_0
);
  assign id_0 = 1;
  wire id_2 = id_2;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd98,
    parameter id_5 = 32'd24
) (
    input  tri0 id_0,
    output tri1 id_1
);
  id_3 :
  assert property (@(posedge 1) 1)
  else id_1 = id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_3 = 0;
  defparam id_4.id_5 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_14 = 1;
  wire id_16;
  wire id_17;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or posedge 1);
  always @("" | 1 or negedge id_2++
  * 1)
  begin : LABEL_0
    #1 id_8 <= 1;
  end
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7  = 1;
  assign id_10 = id_10;
  wire id_12;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_5,
      id_10,
      id_12,
      id_12,
      id_9,
      id_12,
      id_7,
      id_9,
      id_10,
      id_5,
      id_10,
      id_11
  );
  wire id_13;
endmodule
