ncverilog: 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s086: Started on Mar 16, 2021 at 06:31:52 EDT
ncverilog
	testfixture.v
	DT_syn.v
	-v
	tsmc13_neg.v
	+define+TB1+FSDB
	+access+r
file: testfixture.v
	module worklib.testfixture:v
		errors: 0, warnings: 0
	module worklib.sti_ROM:v
		errors: 0, warnings: 0
	module worklib.res_RAM:v
		errors: 0, warnings: 0
file: DT_syn.v
	module worklib.DT_DW01_inc_0:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_1:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_2:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_dec_0:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_3:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_4:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_5:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_6:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_7:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_8:v
		errors: 0, warnings: 0
	module worklib.DT:v
		errors: 0, warnings: 0
file: tsmc13_neg.v
	module tsmc13_neg.BUFX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX12:v
		errors: 0, warnings: 0
	module tsmc13_neg.BUFX16:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX3:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX12:v
		errors: 0, warnings: 0
	module tsmc13_neg.INVX16:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AND4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI211XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI211X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI221XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI222XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI31X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI32XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI32X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI32X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI32X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI33X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB1X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.AO22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.MX2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.MXI2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.MXI2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X6:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND2X8:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3BX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BBXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2BXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR2BX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR4BXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR4BBX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR2X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OR4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI21X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI211X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI22XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI221XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI222XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI31XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI32X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB1XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB1X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI2BB2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA22X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA22X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.XOR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.XNOR2XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.XNOR2X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKBUFX3:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKINVX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.CLKAND2X3:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDHXL:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDHX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDHX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.CMPR22X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFSX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFSRX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFRHQX1:v
		errors: 0, warnings: 0
	primitive tsmc13_neg.udp_mux2:v
		errors: 0, warnings: 0
	primitive tsmc13_neg.udp_dff:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
DT u_dut(		.clk( clk ), .reset( reset ),
       |
ncelab: *W,CUVWSP (./testfixture.v,51|7): 1 output port was not connected:
ncelab: (./DT_syn.v,205): fw_finish

  DFFSX1 \res_addr_reg[4]  ( .D(n335), .CK(clk), .SN(n355), .Q(n801) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,309|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): QN

  DFFSX1 \res_addr_reg[5]  ( .D(n334), .CK(clk), .SN(n447), .Q(n800) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,310|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): QN

  DFFSX1 \res_addr_reg[6]  ( .D(n333), .CK(clk), .SN(n447), .Q(n799) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,311|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): QN

  DFFSX1 \res_addr_reg[2]  ( .D(n337), .CK(clk), .SN(n355), .Q(n803) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,312|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): QN

  DFFSX1 \res_addr_reg[3]  ( .D(n336), .CK(clk), .SN(n355), .Q(n802) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,313|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): QN

  DFFSRX2 \PState_reg[2]  ( .D(NState[2]), .CK(clk), .SN(1'b1), .RN(n355), 
                        |
ncelab: *W,CUVWSP (./DT_syn.v,335|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18956): Q

  DFFRX1 \pre_result_reg[5]  ( .D(n318), .CK(clk), .RN(n447), .Q(pre_result[5]) );
                           |
ncelab: *W,CUVWSP (./DT_syn.v,340|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \pre_result_reg[4]  ( .D(n319), .CK(clk), .RN(n447), .Q(pre_result[4]) );
                           |
ncelab: *W,CUVWSP (./DT_syn.v,341|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \pre_result_reg[2]  ( .D(n321), .CK(clk), .RN(n446), .Q(pre_result[2]) );
                           |
ncelab: *W,CUVWSP (./DT_syn.v,342|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[13]  ( .D(n309), .CK(clk), .RN(n447), .Q(n792) );
                          |
ncelab: *W,CUVWSP (./DT_syn.v,354|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[12]  ( .D(n310), .CK(clk), .RN(n446), .Q(n793) );
                          |
ncelab: *W,CUVWSP (./DT_syn.v,355|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[11]  ( .D(n311), .CK(clk), .RN(n447), .Q(n794) );
                          |
ncelab: *W,CUVWSP (./DT_syn.v,356|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[10]  ( .D(n312), .CK(clk), .RN(n447), .Q(n795) );
                          |
ncelab: *W,CUVWSP (./DT_syn.v,357|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[9]  ( .D(n313), .CK(clk), .RN(n447), .Q(n796) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,358|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[8]  ( .D(n314), .CK(clk), .RN(n447), .Q(n797) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,359|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \res_addr_reg[7]  ( .D(n315), .CK(clk), .RN(n447), .Q(n798) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,360|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFSX1 \sti_addr_reg[2]  ( .D(n294), .CK(clk), .SN(n355), .QN(n346) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,378|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): Q

  DFFSX1 \sti_addr_reg[1]  ( .D(n295), .CK(clk), .SN(n355), .QN(n343) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,379|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): Q

  DFFSX1 \sti_addr_reg[0]  ( .D(n296), .CK(clk), .SN(n355), .QN(n342) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,380|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): Q

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		tsmc13_neg.ADDHX1:v <0x349b90c6>
			streams:   0, words:     0
		tsmc13_neg.ADDHX4:v <0x5a4b837b>
			streams:   0, words:     0
		tsmc13_neg.ADDHXL:v <0x1a3e8d6f>
			streams:   0, words:     0
		tsmc13_neg.CMPR22X2:v <0x04d2759d>
			streams:   0, words:     0
		tsmc13_neg.DFFRHQX1:v <0x37a1cad7>
			streams:   0, words:     0
		tsmc13_neg.DFFRX1:v <0x112335d3>
			streams:   0, words:     0
		tsmc13_neg.DFFRX2:v <0x7f4536ca>
			streams:   0, words:     0
		tsmc13_neg.DFFSRX2:v <0x71d43f31>
			streams:   0, words:     0
		tsmc13_neg.DFFSX1:v <0x260b3a50>
			streams:   0, words:     0
		tsmc13_neg.MX2XL:v <0x3ad6b708>
			streams:   0, words:     0
		tsmc13_neg.MXI2X1:v <0x595e7f4e>
			streams:   0, words:     0
		tsmc13_neg.MXI2X4:v <0x2aa24099>
			streams:   0, words:     0
		tsmc13_neg.XNOR2X1:v <0x41f864d3>
			streams:   0, words:     0
		tsmc13_neg.XNOR2XL:v <0x5d62b182>
			streams:   0, words:     0
		tsmc13_neg.XOR2X1:v <0x3fcf69b1>
			streams:   0, words:     0
		tsmc13_neg.XOR2XL:v <0x6efd8723>
			streams:   0, words:     0
		worklib.DT:v <0x3a0b2085>
			streams:   0, words:     0
		worklib.res_RAM:v <0x411d97d5>
			streams:   5, words:  1984
		worklib.sti_ROM:v <0x2681308a>
			streams:   3, words:  1413
		worklib.testfixture:v <0x1ce6fc2f>
			streams:  10, words: 14788
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  746     112
		UDPs:                      70       2
		Primitives:              1351       8
		Timing outputs:           843     104
		Registers:                 75      25
		Scalar wires:             908       -
		Expanded wires:            24       2
		Always blocks:              4       4
		Initial blocks:            10      10
		Pseudo assignments:         1       1
		Timing checks:            509      68
		Delayed tcheck signals:   169      62
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_R-2020.12, Linux, 11/19/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'DT.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Dumping the MDA (testfixture.u_sti_ROM.sti_M).
*Verdi* : Dumping the MDA (testfixture.u_res_RAM.res_M).
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18624
           Scope: testfixture.u_dut.\res_addr_reg[4] 
            Time: 65 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18624
           Scope: testfixture.u_dut.\res_addr_reg[5] 
            Time: 65 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18624
           Scope: testfixture.u_dut.\res_addr_reg[6] 
            Time: 65 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18624
           Scope: testfixture.u_dut.\res_addr_reg[2] 
            Time: 65 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18624
           Scope: testfixture.u_dut.\res_addr_reg[3] 
            Time: 65 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18624
           Scope: testfixture.u_dut.\res_addr_reg[1] 
            Time: 65 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):65 NS, negedge D:65 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18348
           Scope: testfixture.u_dut.\res_do_reg[0] 
            Time: 65 NS

-----------------------------------------------------

Error!!! There is something wrong with your code ...!

------The test result is .....FAIL ------------------

-----------------------------------------------------

Simulation complete via $finish(1) at time 100 MS + 0
./testfixture.v:96  	$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s086: Exiting on Mar 16, 2021 at 06:32:02 EDT  (total: 00:00:10)
