simSeconds 0.065469224833
simTicks 65469250772.60901
finalTick 80560895384983.67
simFreq 999999000000.0
hostSeconds 203.05326706999998
hostTickRate 322925457.216744
hostMemory 52603712.02790799
simInsts 109999910.57615599
simOps 127613644.58656
hostInstRate 543494.7157259999
hostOpRate 630596.164783
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 1409733.013154
system.l2.demandHits::switch_cpus.data 569152.7761349999
system.l2.demandHits::total 1978885.7892889997
system.l2.overallHits::switch_cpus.inst 1409733.013154
system.l2.overallHits::switch_cpus.data 569152.7761349999
system.l2.overallHits::total 1978885.7892889997
system.l2.demandMisses::cpu.inst 3.8742290000000006
system.l2.demandMisses::cpu.data 3.415385
system.l2.demandMisses::switch_cpus.inst 86.03372300000001
system.l2.demandMisses::switch_cpus.data 1667.6001390000001
system.l2.demandMisses::total 1753.633862
system.l2.overallMisses::cpu.inst 3.8742290000000006
system.l2.overallMisses::cpu.data 3.415385
system.l2.overallMisses::switch_cpus.inst 86.03372300000001
system.l2.overallMisses::switch_cpus.data 1667.6001390000001
system.l2.overallMisses::total 1753.633862
system.l2.demandMissLatency::switch_cpus.inst 6922792.233000001
system.l2.demandMissLatency::switch_cpus.data 138652244.654
system.l2.demandMissLatency::total 145575036.887
system.l2.overallMissLatency::switch_cpus.inst 6922792.233000001
system.l2.overallMissLatency::switch_cpus.data 138652244.654
system.l2.overallMissLatency::total 145575036.887
system.l2.demandAccesses::cpu.inst 3.8742290000000006
system.l2.demandAccesses::cpu.data 3.415385
system.l2.demandAccesses::switch_cpus.inst 1409819.046877
system.l2.demandAccesses::switch_cpus.data 570820.376274
system.l2.demandAccesses::total 1980639.423151
system.l2.overallAccesses::cpu.inst 3.8742290000000006
system.l2.overallAccesses::cpu.data 3.415385
system.l2.overallAccesses::switch_cpus.inst 1409819.046877
system.l2.overallAccesses::switch_cpus.data 570820.376274
system.l2.overallAccesses::total 1980639.423151
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 6.3432663e-05
system.l2.demandMissRate::switch_cpus.data 0.002664382214999999
system.l2.demandMissRate::total 0.000806329666
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 6.3432663e-05
system.l2.overallMissRate::switch_cpus.data 0.002664382214999999
system.l2.overallMissRate::total 0.000806329666
system.l2.demandAvgMissLatency::switch_cpus.inst 80258.95605111332
system.l2.demandAvgMissLatency::switch_cpus.data 83487.64492410944
system.l2.demandAvgMissLatency::total 83231.26927537343
system.l2.overallAvgMissLatency::switch_cpus.inst 80258.95605111332
system.l2.overallAvgMissLatency::switch_cpus.data 83487.64492410944
system.l2.overallAvgMissLatency::total 83231.26927537343
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 145.660948
system.l2.writebacks::total 145.660948
system.l2.demandMshrMisses::switch_cpus.inst 86.03372300000001
system.l2.demandMshrMisses::switch_cpus.data 1667.6001390000001
system.l2.demandMshrMisses::total 1753.633862
system.l2.overallMshrMisses::switch_cpus.inst 86.03372300000001
system.l2.overallMshrMisses::switch_cpus.data 1667.6001390000001
system.l2.overallMshrMisses::total 1753.633862
system.l2.demandMshrMissLatency::switch_cpus.inst 6062455.0030000005
system.l2.demandMshrMissLatency::switch_cpus.data 121976242.626278
system.l2.demandMshrMissLatency::total 128038697.629278
system.l2.overallMshrMissLatency::switch_cpus.inst 6062455.0030000005
system.l2.overallMshrMissLatency::switch_cpus.data 121976242.626278
system.l2.overallMshrMissLatency::total 128038697.629278
system.l2.demandMshrMissRate::switch_cpus.inst 6.3432663e-05
system.l2.demandMshrMissRate::switch_cpus.data 0.002664382214999999
system.l2.demandMshrMissRate::total 0.000806329666
system.l2.overallMshrMissRate::switch_cpus.inst 6.3432663e-05
system.l2.overallMshrMissRate::switch_cpus.data 0.002664382214999999
system.l2.overallMshrMissRate::total 0.000806329666
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70258.96605111331
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73487.6549105946
system.l2.demandAvgMshrMissLatency::total 73231.27926203876
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70258.96605111331
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73487.6549105946
system.l2.overallAvgMshrMissLatency::total 73231.27926203876
system.l2.replacements 273.033858
system.l2.ReadCleanReq.hits::switch_cpus.inst 1409733.013154
system.l2.ReadCleanReq.hits::total 1409733.013154
system.l2.ReadCleanReq.misses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.misses::switch_cpus.inst 86.03372300000001
system.l2.ReadCleanReq.misses::total 86.03372300000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 6922792.233000001
system.l2.ReadCleanReq.missLatency::total 6922792.233000001
system.l2.ReadCleanReq.accesses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1409819.046877
system.l2.ReadCleanReq.accesses::total 1409819.046877
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 6.3432663e-05
system.l2.ReadCleanReq.missRate::total 6.3432663e-05
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80258.95605111332
system.l2.ReadCleanReq.avgMissLatency::total 80258.95605111332
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 86.03372300000001
system.l2.ReadCleanReq.mshrMisses::total 86.03372300000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 6062455.0030000005
system.l2.ReadCleanReq.mshrMissLatency::total 6062455.0030000005
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 6.3432663e-05
system.l2.ReadCleanReq.mshrMissRate::total 6.3432663e-05
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70258.96605111331
system.l2.ReadCleanReq.avgMshrMissLatency::total 70258.96605111331
system.l2.ReadExReq.hits::switch_cpus.data 51551.62699899999
system.l2.ReadExReq.hits::total 51551.62699899999
system.l2.ReadExReq.misses::switch_cpus.data 584.2178700000001
system.l2.ReadExReq.misses::total 584.2178700000001
system.l2.ReadExReq.missLatency::switch_cpus.data 46218748.808
system.l2.ReadExReq.missLatency::total 46218748.808
system.l2.ReadExReq.accesses::switch_cpus.data 52135.84486900001
system.l2.ReadExReq.accesses::total 52135.84486900001
system.l2.ReadExReq.missRate::switch_cpus.data 0.008742959235
system.l2.ReadExReq.missRate::total 0.008742959235
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 78055.5627683605
system.l2.ReadExReq.avgMissLatency::total 78055.5627683605
system.l2.ReadExReq.mshrMisses::switch_cpus.data 584.2178700000001
system.l2.ReadExReq.mshrMisses::total 584.2178700000001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 40376569.470277995
system.l2.ReadExReq.mshrMissLatency::total 40376569.470277995
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.008742959235
system.l2.ReadExReq.mshrMissRate::total 0.008742959235
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 68055.57275360344
system.l2.ReadExReq.avgMshrMissLatency::total 68055.57275360344
system.l2.ReadSharedReq.hits::switch_cpus.data 517601.14913599996
system.l2.ReadSharedReq.hits::total 517601.14913599996
system.l2.ReadSharedReq.misses::cpu.data 3.176376
system.l2.ReadSharedReq.misses::switch_cpus.data 1083.3822689999997
system.l2.ReadSharedReq.misses::total 1083.3822689999997
system.l2.ReadSharedReq.missLatency::switch_cpus.data 92433495.84599999
system.l2.ReadSharedReq.missLatency::total 92433495.84599999
system.l2.ReadSharedReq.accesses::cpu.data 3.176376
system.l2.ReadSharedReq.accesses::switch_cpus.data 518684.5314049999
system.l2.ReadSharedReq.accesses::total 518684.5314049999
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.001939418334
system.l2.ReadSharedReq.missRate::total 0.001939418334
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 86451.14826871897
system.l2.ReadSharedReq.avgMissLatency::total 86451.14826871897
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 1083.3822689999997
system.l2.ReadSharedReq.mshrMisses::total 1083.3822689999997
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 81599673.15599999
system.l2.ReadSharedReq.mshrMissLatency::total 81599673.15599999
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.001939418334
system.l2.ReadSharedReq.mshrMissRate::total 0.001939418334
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 76451.15826871898
system.l2.ReadSharedReq.avgMshrMissLatency::total 76451.15826871898
system.l2.WritebackClean.hits::writebacks 1409819.046877
system.l2.WritebackClean.hits::total 1409819.046877
system.l2.WritebackClean.accesses::writebacks 1409819.046877
system.l2.WritebackClean.accesses::total 1409819.046877
system.l2.WritebackDirty.hits::writebacks 157311.70607900003
system.l2.WritebackDirty.hits::total 157311.70607900003
system.l2.WritebackDirty.accesses::writebacks 157311.70607900003
system.l2.WritebackDirty.accesses::total 157311.70607900003
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.l2.tags.tagsInUse 5217.464547569691
system.l2.tags.totalRefs 4358828.720185
system.l2.tags.sampledRefs 6163.469712
system.l2.tags.avgRefs 761.477894395869
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 3.873296399948
system.l2.tags.occupancies::cpu.data 3.412469264726
system.l2.tags.occupancies::switch_cpus.inst 1801.8859462758392
system.l2.tags.occupancies::switch_cpus.data 3358.9019629211743
system.l2.tags.avgOccs::cpu.inst 0.00011822188599999999
system.l2.tags.avgOccs::cpu.data 0.00010410547299999999
system.l2.tags.avgOccs::switch_cpus.inst 0.054989182262
system.l2.tags.avgOccs::switch_cpus.data 0.102505635846
system.l2.tags.avgOccs::total 0.15922427861799998
system.l2.tags.occupanciesTaskId::1024 5885.740850000001
system.l2.tags.ageTaskId_1024::0 0.175739
system.l2.tags.ageTaskId_1024::1 1.3196389999999998
system.l2.tags.ageTaskId_1024::2 13.356996999999998
system.l2.tags.ageTaskId_1024::3 208.07094199999997
system.l2.tags.ratioOccsTaskId::1024 0.17961827398900002
system.l2.tags.tagAccesses 31693698.474963997
system.l2.tags.dataAccesses 31693698.474963997
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.mem_ctrls.avgPriority_writebacks::samples 145.660948
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 86.03372300000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1667.5451830000002
system.mem_ctrls.priorityMinLatency 1.874998125e-08
system.mem_ctrls.priorityMaxLatency 0.00010996552456
system.mem_ctrls.numReadWriteTurnArounds 8.473984
system.mem_ctrls.numWriteReadTurnArounds 8.473984
system.mem_ctrls.numStayReadState 20454.168252
system.mem_ctrls.numStayWriteState 137.31987600000002
system.mem_ctrls.readReqs 1753.633862
system.mem_ctrls.writeReqs 145.660948
system.mem_ctrls.readBursts 1753.633862
system.mem_ctrls.writeBursts 145.660948
system.mem_ctrls.servicedByWrQ 0.054956000000000005
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0163409600000002
system.mem_ctrls.avgWrQLen 0.15728697999999997
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1753.633862
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 145.660948
system.mem_ctrls.rdQLenPdf::0 1476.8183589999999
system.mem_ctrls.rdQLenPdf::1 188.83767799999998
system.mem_ctrls.rdQLenPdf::2 64.566426
system.mem_ctrls.rdQLenPdf::3 22.860788999999997
system.mem_ctrls.rdQLenPdf::4 0.495654
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.0
system.mem_ctrls.wrQLenPdf::2 0.0
system.mem_ctrls.wrQLenPdf::3 0.0
system.mem_ctrls.wrQLenPdf::4 0.00524
system.mem_ctrls.wrQLenPdf::5 0.00524
system.mem_ctrls.wrQLenPdf::6 0.00524
system.mem_ctrls.wrQLenPdf::7 0.00524
system.mem_ctrls.wrQLenPdf::8 0.00524
system.mem_ctrls.wrQLenPdf::9 0.00524
system.mem_ctrls.wrQLenPdf::10 0.00524
system.mem_ctrls.wrQLenPdf::11 0.00524
system.mem_ctrls.wrQLenPdf::12 0.00524
system.mem_ctrls.wrQLenPdf::13 0.00524
system.mem_ctrls.wrQLenPdf::14 0.00524
system.mem_ctrls.wrQLenPdf::15 4.404966
system.mem_ctrls.wrQLenPdf::16 4.4306540000000005
system.mem_ctrls.wrQLenPdf::17 7.361464
system.mem_ctrls.wrQLenPdf::18 8.148222
system.mem_ctrls.wrQLenPdf::19 8.448042000000001
system.mem_ctrls.wrQLenPdf::20 8.582616
system.mem_ctrls.wrQLenPdf::21 8.530472
system.mem_ctrls.wrQLenPdf::22 8.719234
system.mem_ctrls.wrQLenPdf::23 8.668752
system.mem_ctrls.wrQLenPdf::24 8.658656
system.mem_ctrls.wrQLenPdf::25 8.785305999999999
system.mem_ctrls.wrQLenPdf::26 8.758724
system.mem_ctrls.wrQLenPdf::27 8.830423999999999
system.mem_ctrls.wrQLenPdf::28 8.725752
system.mem_ctrls.wrQLenPdf::29 8.86493
system.mem_ctrls.wrQLenPdf::30 8.609326
system.mem_ctrls.wrQLenPdf::31 8.573668
system.mem_ctrls.wrQLenPdf::32 8.485486
system.mem_ctrls.wrQLenPdf::33 0.01278
system.mem_ctrls.wrQLenPdf::34 0.002556
system.mem_ctrls.wrQLenPdf::35 0.001278
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 3.5171840000000003
system.mem_ctrls.bytesReadSys 112232.567168
system.mem_ctrls.bytesWrittenSys 9322.300672
system.mem_ctrls.avgRdBWSys 1628832.5105981587
system.mem_ctrls.avgWrBWSys 120081.52266484706
system.mem_ctrls.totGap 65344437949.53749
system.mem_ctrls.avgGap 49467314.33528837
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 5506.158272000001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 106722.89171200001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 85080.34196453613
system.mem_ctrls.requestorReadRate::switch_cpus.data 1543711.7783608888
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 86.03372300000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1667.6001390000001
system.mem_ctrls.requestorWriteAccesses::writebacks 145.660948
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 2525213.8705
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 53295681.116
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29130.67063699
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32290.72894017
system.mem_ctrls.requestorWriteAvgLat::writebacks 666359.73524688
system.mem_ctrls.dram.bytesRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesRead::cpu.data 218.58464
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 5506.158272000001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 106726.40889600001
system.mem_ctrls.dram.bytesRead::total 112232.567168
system.mem_ctrls.dram.bytesInstRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 5506.158272000001
system.mem_ctrls.dram.bytesInstRead::total 5506.158272000001
system.mem_ctrls.dram.bytesWritten::writebacks 9322.300672
system.mem_ctrls.dram.bytesWritten::total 9322.300672
system.mem_ctrls.dram.numReads::cpu.inst 3.8742290000000006
system.mem_ctrls.dram.numReads::cpu.data 3.415385
system.mem_ctrls.dram.numReads::switch_cpus.inst 86.03372300000001
system.mem_ctrls.dram.numReads::switch_cpus.data 1667.6001390000001
system.mem_ctrls.dram.numReads::total 1753.633862
system.mem_ctrls.dram.numWrites::writebacks 145.660948
system.mem_ctrls.dram.numWrites::total 145.660948
system.mem_ctrls.dram.bwRead::cpu.inst 36865.124114
system.mem_ctrls.dram.bwRead::cpu.data 32290.381128999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 85080.51554900002
system.mem_ctrls.dram.bwRead::switch_cpus.data 1543752.2122330002
system.mem_ctrls.dram.bwRead::total 1628832.733022
system.mem_ctrls.dram.bwInstRead::cpu.inst 36865.124114
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 85080.51554900002
system.mem_ctrls.dram.bwInstRead::total 85080.51554900002
system.mem_ctrls.dram.bwWrite::writebacks 120081.522194
system.mem_ctrls.dram.bwWrite::total 120081.522194
system.mem_ctrls.dram.bwTotal::writebacks 120081.522194
system.mem_ctrls.dram.bwTotal::cpu.inst 36865.124114
system.mem_ctrls.dram.bwTotal::cpu.data 32290.381128999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 85080.51554900002
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1543752.2122330002
system.mem_ctrls.dram.bwTotal::total 1748914.2552160001
system.mem_ctrls.dram.readBursts 1753.578906
system.mem_ctrls.dram.writeBursts 145.580814
system.mem_ctrls.dram.perBankRdBursts::0 95.36511400000002
system.mem_ctrls.dram.perBankRdBursts::1 83.21193299999999
system.mem_ctrls.dram.perBankRdBursts::2 86.31710799999999
system.mem_ctrls.dram.perBankRdBursts::3 94.751804
system.mem_ctrls.dram.perBankRdBursts::4 104.946898
system.mem_ctrls.dram.perBankRdBursts::5 89.89718400000001
system.mem_ctrls.dram.perBankRdBursts::6 104.595506
system.mem_ctrls.dram.perBankRdBursts::7 130.034857
system.mem_ctrls.dram.perBankRdBursts::8 141.123286
system.mem_ctrls.dram.perBankRdBursts::9 150.02972
system.mem_ctrls.dram.perBankRdBursts::10 83.85796500000001
system.mem_ctrls.dram.perBankRdBursts::11 86.99903499999999
system.mem_ctrls.dram.perBankRdBursts::12 109.62156800000001
system.mem_ctrls.dram.perBankRdBursts::13 74.19911900000001
system.mem_ctrls.dram.perBankRdBursts::14 168.68363499999998
system.mem_ctrls.dram.perBankRdBursts::15 149.94417399999998
system.mem_ctrls.dram.perBankWrBursts::0 9.502152
system.mem_ctrls.dram.perBankWrBursts::1 9.561584
system.mem_ctrls.dram.perBankWrBursts::2 8.465796000000001
system.mem_ctrls.dram.perBankWrBursts::3 8.34438
system.mem_ctrls.dram.perBankWrBursts::4 8.679108
system.mem_ctrls.dram.perBankWrBursts::5 9.180356
system.mem_ctrls.dram.perBankWrBursts::6 9.159521999999999
system.mem_ctrls.dram.perBankWrBursts::7 8.984938
system.mem_ctrls.dram.perBankWrBursts::8 10.441776
system.mem_ctrls.dram.perBankWrBursts::9 9.587014
system.mem_ctrls.dram.perBankWrBursts::10 9.267766
system.mem_ctrls.dram.perBankWrBursts::11 7.645671999999999
system.mem_ctrls.dram.perBankWrBursts::12 9.280674
system.mem_ctrls.dram.perBankWrBursts::13 8.605096
system.mem_ctrls.dram.perBankWrBursts::14 9.153258000000001
system.mem_ctrls.dram.perBankWrBursts::15 9.721722
system.mem_ctrls.dram.totQLat 22941290.498999998
system.mem_ctrls.dram.totBusLat 8767894.529999997
system.mem_ctrls.dram.totMemAccLat 55820894.9865
system.mem_ctrls.dram.avgQLat 13290.004230249999
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 32039.985480250005
system.mem_ctrls.dram.readRowHits 735.748012
system.mem_ctrls.dram.writeRowHits 66.19243
system.mem_ctrls.dram.readRowHitRate 36.146229139999996
system.mem_ctrls.dram.writeRowHitRate 0.23064301999999998
system.mem_ctrls.dram.bytesPerActivate::samples 1097.2179999999998
system.mem_ctrls.dram.bytesPerActivate::mean 106.50071239544098
system.mem_ctrls.dram.bytesPerActivate::gmean 79.834581976199
system.mem_ctrls.dram.bytesPerActivate::stdev 134.34333979034
system.mem_ctrls.dram.bytesPerActivate::0-127 831.055612
system.mem_ctrls.dram.bytesPerActivate::128-255 168.996078
system.mem_ctrls.dram.bytesPerActivate::256-383 32.309197
system.mem_ctrls.dram.bytesPerActivate::384-511 13.613225
system.mem_ctrls.dram.bytesPerActivate::512-639 8.423440000000001
system.mem_ctrls.dram.bytesPerActivate::640-767 17.772644
system.mem_ctrls.dram.bytesPerActivate::768-895 3.5386510000000007
system.mem_ctrls.dram.bytesPerActivate::896-1023 3.2144000000000004
system.mem_ctrls.dram.bytesPerActivate::1024-1151 21.991106999999996
system.mem_ctrls.dram.bytesPerActivate::total 1097.2179999999998
system.mem_ctrls.dram.dramBytesRead 112229.049984
system.mem_ctrls.dram.dramBytesWritten 9317.172096
system.mem_ctrls.dram.avgRdBW 1.6287923384699998
system.mem_ctrls.dram.avgWrBW 0.12002604163
system.mem_ctrls.dram.peakBW 12799.987199999998
system.mem_ctrls.dram.busUtil 0.013938949999999999
system.mem_ctrls.dram.busUtilRead 0.012993210000000002
system.mem_ctrls.dram.busUtilWrite 0.00094574
system.mem_ctrls.dram.pageHitRate 36.11792663999999
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.mem_ctrls.dram.rank0.actEnergy 3399763.7717399998
system.mem_ctrls.dram.rank0.preEnergy 1807012.4488349997
system.mem_ctrls.dram.rank0.readEnergy 5634319.68456
system.mem_ctrls.dram.rank0.writeEnergy 375202.30392
system.mem_ctrls.dram.rank0.refreshEnergy 5168002330.46448
system.mem_ctrls.dram.rank0.actBackEnergy 1574031533.3131802
system.mem_ctrls.dram.rank0.preBackEnergy 23814692047.611362
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 30567942209.598076
system.mem_ctrls.dram.rank0.averagePower 466.826098757909
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 61897112635.18625
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2186126197.32
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1386011940.10275
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4434381.873179999
system.mem_ctrls.dram.rank1.preEnergy 2356929.861165
system.mem_ctrls.dram.rank1.readEnergy 6886233.704280001
system.mem_ctrls.dram.rank1.writeEnergy 384729.54516
system.mem_ctrls.dram.rank1.refreshEnergy 5168002330.46448
system.mem_ctrls.dram.rank1.actBackEnergy 1811824705.2192602
system.mem_ctrls.dram.rank1.preBackEnergy 23614445166.00624
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 30608334476.673767
system.mem_ctrls.dram.rank1.averagePower 467.48955539877
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 61373893016.6105
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2186126197.32
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1909231558.6785
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.membus.transDist::ReadResp 1169.4159919999997
system.membus.transDist::WritebackDirty 145.660948
system.membus.transDist::CleanEvict 126.44698399999999
system.membus.transDist::ReadExReq 584.2178700000001
system.membus.transDist::ReadExResp 584.2178700000001
system.membus.transDist::ReadSharedReq 1169.4159919999997
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3875.5902059999994
system.membus.pktCount::total 3875.5902059999994
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 121554.86783999999
system.membus.pktSize::total 121554.86783999999
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1849.8484119999998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1849.8484119999998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1849.8484119999998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.membus.reqLayer0.occupancy 3168478.0324999997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 9437168.85125
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 2121.9563439999997
system.membus.snoop_filter.hitSingleRequests 272.107932
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 130938501.54521799
system.switch_cpus.cpi 1.3084104696649999
system.switch_cpus.ipc 0.7656010005909999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 124222485.63881
system.switch_cpus.nonSpecInstsAdded 281.31356900000003
system.switch_cpus.instsIssued 121400200.657917
system.switch_cpus.squashedInstsIssued 2626.2879030000004
system.switch_cpus.squashedInstsExamined 8206300.017171999
system.switch_cpus.squashedOperandsExamined 5434835.95324
system.switch_cpus.squashedNonSpecRemoved 164.02915299999998
system.switch_cpus.numIssuedDist::samples 126132726.632267
system.switch_cpus.numIssuedDist::mean 0.9636719276919999
system.switch_cpus.numIssuedDist::stdev 1.133191354836
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 58587872.222868994
system.switch_cpus.numIssuedDist::1 31986596.394245002
system.switch_cpus.numIssuedDist::2 21784675.601336997
system.switch_cpus.numIssuedDist::3 10623527.797102999
system.switch_cpus.numIssuedDist::4 2273402.605009
system.switch_cpus.numIssuedDist::5 553235.4546010001
system.switch_cpus.numIssuedDist::6 180489.90449799996
system.switch_cpus.numIssuedDist::7 112470.67118
system.switch_cpus.numIssuedDist::8 30455.981424999994
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 126132726.632267
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 19053.815783
system.switch_cpus.statFuBusy::MemWrite 3979.697528999999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 147.246814
system.switch_cpus.statIssuedInstType_0::IntAlu 74534382.306241
system.switch_cpus.statIssuedInstType_0::IntMult 227373.51677899997
system.switch_cpus.statIssuedInstType_0::IntDiv 2013.8229279999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 2593.492826
system.switch_cpus.statIssuedInstType_0::FloatCmp 10519.738178000003
system.switch_cpus.statIssuedInstType_0::FloatCvt 9805.453355
system.switch_cpus.statIssuedInstType_0::FloatMult 5194.922764000001
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.statIssuedInstType_0::FloatDiv 1194.0848660000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 13470.383081999998
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 54977.15434
system.switch_cpus.statIssuedInstType_0::SimdCmp 108397.954352
system.switch_cpus.statIssuedInstType_0::SimdCvt 1378.585897
system.switch_cpus.statIssuedInstType_0::SimdMisc 87833.89774500001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 50.023056000000004
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27102878.304676
system.switch_cpus.statIssuedInstType_0::MemWrite 19236367.780534003
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 121400200.657917
system.switch_cpus.issueRate 0.9285531326809999
system.switch_cpus.fuBusy 23033.513312
system.switch_cpus.fuBusyRate 0.000189730513
system.switch_cpus.intInstQueueReads 367093935.598724
system.switch_cpus.intInstQueueWrites 131411026.90825799
system.switch_cpus.intInstQueueWakeupAccesses 119432076.332908
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1864852.8614829998
system.switch_cpus.vecInstQueueWrites 1018040.0612929999
system.switch_cpus.vecInstQueueWakeupAccesses 899725.170646
system.switch_cpus.intAluAccesses 120490560.860544
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 932526.063871
system.switch_cpus.numSquashedInsts 830949.921835
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1043259.744698
system.switch_cpus.idleCycles 4805774.912951
system.switch_cpus.MemDepUnit__0.insertedLoads 28037044.239903
system.switch_cpus.MemDepUnit__0.insertedStores 19668790.122539
system.switch_cpus.MemDepUnit__0.conflictingLoads 10094286.839549001
system.switch_cpus.MemDepUnit__0.conflictingStores 286.5445619999999
system.switch_cpus.MemDepUnit__0.MDPLookups 27736066.188317005
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 300978.051586
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 8342462.785777001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 470617.84247499995
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1471823.073901
system.switch_cpus.branchPred.lookups_0::CallDirect 716858.034571
system.switch_cpus.branchPred.lookups_0::CallIndirect 860877.935388
system.switch_cpus.branchPred.lookups_0::DirectCond 14499576.268683998
system.switch_cpus.branchPred.lookups_0::DirectUncond 2362529.278841
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 616719.8685029999
system.switch_cpus.branchPred.lookups_0::total 20528384.459888
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 97829.59546799998
system.switch_cpus.branchPred.squashes_0::CallDirect 111732.68800299999
system.switch_cpus.branchPred.squashes_0::CallIndirect 92009.000992
system.switch_cpus.branchPred.squashes_0::DirectCond 1204531.819036
system.switch_cpus.branchPred.squashes_0::DirectUncond 143179.76505999998
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 20310.448032999997
system.switch_cpus.branchPred.squashes_0::total 1669593.3165919997
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 124.289771
system.switch_cpus.branchPred.corrected_0::CallDirect 33916.788957000004
system.switch_cpus.branchPred.corrected_0::CallIndirect 178020.43385600002
system.switch_cpus.branchPred.corrected_0::DirectCond 402006.41622
system.switch_cpus.branchPred.corrected_0::DirectUncond 41184.86725299999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 69379.31529599999
system.switch_cpus.branchPred.corrected_0::total 724632.1113529999
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1373993.481757
system.switch_cpus.branchPred.committed_0::CallDirect 605125.3645889999
system.switch_cpus.branchPred.committed_0::CallIndirect 768868.94002
system.switch_cpus.branchPred.committed_0::DirectCond 13295043.069152998
system.switch_cpus.branchPred.committed_0::DirectUncond 2219349.513397
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 596409.535884
system.switch_cpus.branchPred.committed_0::total 18858789.9048
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.047286
system.switch_cpus.branchPred.mispredicted_0::CallDirect 23400.725006999997
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 177537.77223399997
system.switch_cpus.branchPred.mispredicted_0::DirectCond 388981.069185
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 32526.757443999995
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 69330.863434
system.switch_cpus.branchPred.mispredicted_0::total 691777.2345900001
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7757774.983926
system.switch_cpus.branchPred.targetProvider_0::BTB 9920862.323175
system.switch_cpus.branchPred.targetProvider_0::RAS 1471823.073901
system.switch_cpus.branchPred.targetProvider_0::Indirect 1377924.078886
system.switch_cpus.branchPred.targetProvider_0::total 20528384.459888
system.switch_cpus.branchPred.targetWrong_0::NoBranch 405525.65303200006
system.switch_cpus.branchPred.targetWrong_0::Return 102403.55010599998
system.switch_cpus.branchPred.targetWrong_0::CallDirect 124.289771
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 216578.61844399996
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 724632.1113529999
system.switch_cpus.branchPred.condPredicted 14499576.268683998
system.switch_cpus.branchPred.condPredictedTaken 7259244.501592998
system.switch_cpus.branchPred.condIncorrect 724632.1113529999
system.switch_cpus.branchPred.predTakenBTBMiss 218779.74805499997
system.switch_cpus.branchPred.NotTakenMispredicted 622228.5612469999
system.switch_cpus.branchPred.TakenMispredicted 102403.55010599998
system.switch_cpus.branchPred.BTBLookups 20528384.459888
system.switch_cpus.branchPred.BTBUpdates 374704.52232399996
system.switch_cpus.branchPred.BTBHits 12277542.343871
system.switch_cpus.branchPred.BTBHitRatio 0.597912832271
system.switch_cpus.branchPred.BTBMispredicted 234694.918268
system.switch_cpus.branchPred.indirectLookups 1477597.8038909999
system.switch_cpus.branchPred.indirectHits 1377924.078886
system.switch_cpus.branchPred.indirectMisses 99673.72500500001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1471823.073901
system.switch_cpus.branchPred.btb.lookups::CallDirect 716858.034571
system.switch_cpus.branchPred.btb.lookups::CallIndirect 860877.935388
system.switch_cpus.branchPred.btb.lookups::DirectCond 14499576.268683998
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2362529.278841
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 616719.8685029999
system.switch_cpus.branchPred.btb.lookups::total 20528384.459888
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1471823.073901
system.switch_cpus.branchPred.btb.misses::CallDirect 39574.280638
system.switch_cpus.branchPred.btb.misses::CallIndirect 860877.935388
system.switch_cpus.branchPred.btb.misses::DirectCond 5215725.999642
system.switch_cpus.branchPred.btb.misses::DirectUncond 46120.957945
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 616719.8685029999
system.switch_cpus.branchPred.btb.misses::total 8250842.116017
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 33916.788957000004
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 299602.86611400003
system.switch_cpus.branchPred.btb.updates::DirectUncond 41184.86725299999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 374704.52232399996
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 33916.788957000004
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 299602.86611400003
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 41184.86725299999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 374704.52232399996
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.switch_cpus.branchPred.indirectBranchPred.lookups 1477597.8038909999
system.switch_cpus.branchPred.indirectBranchPred.hits 1377924.078886
system.switch_cpus.branchPred.indirectBranchPred.misses 99673.72500500001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 247399.749152
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1724997.553043
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1675565.5654270002
system.switch_cpus.branchPred.ras.pops 1675564.762896
system.switch_cpus.branchPred.ras.squashes 301571.284463
system.switch_cpus.branchPred.ras.used 1373993.481757
system.switch_cpus.branchPred.ras.correct 1373993.4344710002
system.switch_cpus.branchPred.ras.incorrect 0.047286
system.switch_cpus.commit.commitSquashedInsts 8238280.794474001
system.switch_cpus.commit.commitNonSpecStalls 117.284416
system.switch_cpus.commit.branchMispredicts 649599.761949
system.switch_cpus.commit.numCommittedDist::samples 123127006.736268
system.switch_cpus.commit.numCommittedDist::mean 0.9440408344280001
system.switch_cpus.commit.numCommittedDist::stdev 1.1282364107929999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 61333271.365029
system.switch_cpus.commit.numCommittedDist::1 28293865.439616
system.switch_cpus.commit.numCommittedDist::2 12702046.539326001
system.switch_cpus.commit.numCommittedDist::3 20797823.392297
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999969999999996
system.switch_cpus.commit.numCommittedDist::total 123127006.736268
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 58.487570000000005
system.switch_cpus.commit.functionCalls 1373994.304609
system.switch_cpus.commit.committedInstType_0::No_OpClass 77.918282
system.switch_cpus.commit.committedInstType_0::IntAlu 71383447.643833
system.switch_cpus.commit.committedInstType_0::IntMult 223975.74567299994
system.switch_cpus.commit.committedInstType_0::IntDiv 1985.095825
system.switch_cpus.commit.committedInstType_0::FloatAdd 2587.868085
system.switch_cpus.commit.committedInstType_0::FloatCmp 10148.547028999998
system.switch_cpus.commit.committedInstType_0::FloatCvt 9720.565213
system.switch_cpus.commit.committedInstType_0::FloatMult 3957.4468210000005
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.commit.committedInstType_0::FloatDiv 995.3403600000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 12604.845324
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 54248.769068
system.switch_cpus.commit.committedInstType_0::SimdCmp 104229.468322
system.switch_cpus.commit.committedInstType_0::SimdCvt 1377.8925179999999
system.switch_cpus.commit.committedInstType_0::SimdMisc 85761.42683499999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 50.01411
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26301601.502101004
system.switch_cpus.commit.committedInstType_0::MemWrite 17893036.616276
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116091428.69515899
system.switch_cpus.commit.commitEligibleSamples 20797823.392297
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.007668
system.switch_cpus.commitStats0.numInsts 100074862.37944299
system.switch_cpus.commitStats0.numOps 116091428.69515899
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.621294
system.switch_cpus.commitStats0.numOpsNotNOP 116016466.93701
system.switch_cpus.commitStats0.cpi 1.3084104696649999
system.switch_cpus.commitStats0.ipc 0.7656010005909999
system.switch_cpus.commitStats0.numMemRefs 44194638.11837699
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 106275002.07528998
system.switch_cpus.commitStats0.numLoadInsts 26301601.502101004
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17892978.128706
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 862343.340489
system.switch_cpus.commitStats0.committedInstType::No_OpClass 77.918282
system.switch_cpus.commitStats0.committedInstType::IntAlu 71383447.643833
system.switch_cpus.commitStats0.committedInstType::IntMult 223975.74567299994
system.switch_cpus.commitStats0.committedInstType::IntDiv 1985.095825
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2587.868085
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10148.547028999998
system.switch_cpus.commitStats0.committedInstType::FloatCvt 9720.565213
system.switch_cpus.commitStats0.committedInstType::FloatMult 3957.4468210000005
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 9.427649999999998
system.switch_cpus.commitStats0.committedInstType::FloatDiv 995.3403600000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 12604.845324
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1612.5618339999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 54248.769068
system.switch_cpus.commitStats0.committedInstType::SimdCmp 104229.468322
system.switch_cpus.commitStats0.committedInstType::SimdCvt 1377.8925179999999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 85761.42683499999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 50.01411
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26301601.502101004
system.switch_cpus.commitStats0.committedInstType::MemWrite 17893036.616276
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116091428.69515899
system.switch_cpus.commitStats0.committedControl::IsControl 18858789.845112
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16119517.88694
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2739271.9581720005
system.switch_cpus.commitStats0.committedControl::IsCondControl 13295043.008954
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5563746.836158
system.switch_cpus.commitStats0.committedControl::IsCall 1373994.304609
system.switch_cpus.commitStats0.committedControl::IsReturn 1373993.482268
system.switch_cpus.decode.idleCycles 61570170.95416998
system.switch_cpus.decode.blockedCycles 4722791.785564999
system.switch_cpus.decode.runCycles 58669865.101718
system.switch_cpus.decode.unblockCycles 520296.21714399994
system.switch_cpus.decode.squashCycles 649602.57367
system.switch_cpus.decode.branchResolved 9874933.947759
system.switch_cpus.decode.branchMispred 76551.11808500001
system.switch_cpus.decode.decodedInsts 126314831.672334
system.switch_cpus.decode.squashedInsts 58330.89915099999
system.switch_cpus.executeStats0.numInsts 120569251.446973
system.switch_cpus.executeStats0.numNop 76051.825654
system.switch_cpus.executeStats0.numBranches 19234629.992246002
system.switch_cpus.executeStats0.numLoadInsts 26764636.982832998
system.switch_cpus.executeStats0.numStoreInsts 19016260.154946
system.switch_cpus.executeStats0.instRate 0.922229646896
system.switch_cpus.executeStats0.numCCRegReads 28864029.730986
system.switch_cpus.executeStats0.numCCRegWrites 28506486.538563
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 128002580.72128002
system.switch_cpus.executeStats0.numIntRegWrites 78846170.847733
system.switch_cpus.executeStats0.numMemRefs 45780897.137779
system.switch_cpus.executeStats0.numMiscRegReads 14707711.313489
system.switch_cpus.executeStats0.numMiscRegWrites 25408.392155
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 314734.628575
system.switch_cpus.executeStats0.numVecPredRegWrites 108188.357286
system.switch_cpus.executeStats0.numVecRegReads 587276.929583
system.switch_cpus.executeStats0.numVecRegWrites 369489.49714899994
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12770609.475962
system.switch_cpus.fetch.cycles 61240336.127552
system.switch_cpus.fetch.squashCycles 1449408.45976
system.switch_cpus.fetch.cacheLines 37481533.686565
system.switch_cpus.fetch.icacheSquashes 400820.610887
system.switch_cpus.fetch.nisnDist::samples 126132726.632267
system.switch_cpus.fetch.nisnDist::mean 1.013379148364
system.switch_cpus.fetch.nisnDist::stdev 1.23020275669
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 65457504.52216499
system.switch_cpus.fetch.nisnDist::1 22857374.756082
system.switch_cpus.fetch.nisnDist::2 8606058.150311999
system.switch_cpus.fetch.nisnDist::3 29211789.203708
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999969999999996
system.switch_cpus.fetch.nisnDist::total 126132726.632267
system.switch_cpus.fetchStats0.numInsts 109422521.247009
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8365654184139999
system.switch_cpus.fetchStats0.numBranches 20528384.459888
system.switch_cpus.fetchStats0.branchRate 0.156926431729
system.switch_cpus.fetchStats0.icacheStallCycles 64167173.987148985
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 649602.57367
system.switch_cpus.iew.blockCycles 2464139.746083
system.switch_cpus.iew.unblockCycles 521375.435405
system.switch_cpus.iew.dispatchedInsts 124298818.77803299
system.switch_cpus.iew.dispSquashedInsts 146958.176763
system.switch_cpus.iew.dispLoadInsts 28037044.239903
system.switch_cpus.iew.dispStoreInsts 19668790.122539
system.switch_cpus.iew.dispNonSpecInsts 281.31356900000003
system.switch_cpus.iew.iqFullEvents 5000.6670349999995
system.switch_cpus.iew.lsqFullEvents 514642.5250709999
system.switch_cpus.iew.predictedTakenIncorrect 328016.968351
system.switch_cpus.iew.predictedNotTakenIncorrect 353208.59971800004
system.switch_cpus.iew.branchMispredicts 681225.568069
system.switch_cpus.iew.instsToCommit 120401172.589778
system.switch_cpus.iew.writebackCount 120331801.503554
system.switch_cpus.iew.producerInst 55199634.97513498
system.switch_cpus.iew.consumerInst 87405802.951078
system.switch_cpus.iew.wbRate 0.920422713533
system.switch_cpus.iew.wbFanout 0.6315519643059999
system.switch_cpus.lsq0.forwLoads 186924.245933
system.switch_cpus.lsq0.squashedLoads 1735444.4030659995
system.switch_cpus.lsq0.ignoredResponses 39.247626
system.switch_cpus.lsq0.memOrderViolation 0.02556
system.switch_cpus.lsq0.squashedStores 1775753.9403169998
system.switch_cpus.lsq0.rescheduledLoads 35315.027938
system.switch_cpus.lsq0.blockedByCache 280.878224
system.switch_cpus.lsq0.loadToUse::samples 26301601.570991002
system.switch_cpus.lsq0.loadToUse::mean 3.7652565233939996
system.switch_cpus.lsq0.loadToUse::stdev 3.757466338100999
system.switch_cpus.lsq0.loadToUse::0-9 25684947.524143998
system.switch_cpus.lsq0.loadToUse::10-19 38837.137897
system.switch_cpus.lsq0.loadToUse::20-29 563561.989232
system.switch_cpus.lsq0.loadToUse::30-39 9748.175849000003
system.switch_cpus.lsq0.loadToUse::40-49 1773.272114
system.switch_cpus.lsq0.loadToUse::50-59 1152.3345149999998
system.switch_cpus.lsq0.loadToUse::60-69 31.101417999999995
system.switch_cpus.lsq0.loadToUse::70-79 24.450311
system.switch_cpus.lsq0.loadToUse::80-89 6.859792999999998
system.switch_cpus.lsq0.loadToUse::90-99 14.214691999999998
system.switch_cpus.lsq0.loadToUse::100-109 9.315560999999999
system.switch_cpus.lsq0.loadToUse::110-119 54.984269
system.switch_cpus.lsq0.loadToUse::120-129 27.862244999999998
system.switch_cpus.lsq0.loadToUse::130-139 45.501308
system.switch_cpus.lsq0.loadToUse::140-149 345.6272189999999
system.switch_cpus.lsq0.loadToUse::150-159 80.48281599999997
system.switch_cpus.lsq0.loadToUse::160-169 39.858664999999995
system.switch_cpus.lsq0.loadToUse::170-179 850.2399829999999
system.switch_cpus.lsq0.loadToUse::180-189 32.15021
system.switch_cpus.lsq0.loadToUse::190-199 5.687717
system.switch_cpus.lsq0.loadToUse::200-209 44.362228
system.switch_cpus.lsq0.loadToUse::210-219 7.020675000000001
system.switch_cpus.lsq0.loadToUse::220-229 3.1941300000000004
system.switch_cpus.lsq0.loadToUse::230-239 1.3312700000000002
system.switch_cpus.lsq0.loadToUse::240-249 1.9269969999999998
system.switch_cpus.lsq0.loadToUse::250-259 2.665624
system.switch_cpus.lsq0.loadToUse::260-269 1.7185389999999998
system.switch_cpus.lsq0.loadToUse::270-279 1.649013
system.switch_cpus.lsq0.loadToUse::280-289 2.7293899999999995
system.switch_cpus.lsq0.loadToUse::290-299 1.2223680000000001
system.switch_cpus.lsq0.loadToUse::overflows 35.40724900000001
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 664.4531460000001
system.switch_cpus.lsq0.loadToUse::total 26301601.570991002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.001278
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.001278
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.001278
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 65469250772.60901
system.switch_cpus.rename.squashCycles 649602.57367
system.switch_cpus.rename.idleCycles 61993948.97921701
system.switch_cpus.rename.blockCycles 3086918.0956849996
system.switch_cpus.rename.serializeStallCycles 569137.159915
system.switch_cpus.rename.runCycles 58759417.992868
system.switch_cpus.rename.unblockCycles 1073701.830912
system.switch_cpus.rename.renamedInsts 125653746.53290398
system.switch_cpus.rename.ROBFullEvents 7410.972288999999
system.switch_cpus.rename.IQFullEvents 48299.457394000005
system.switch_cpus.rename.LQFullEvents 21296.895314
system.switch_cpus.rename.SQFullEvents 918360.4960500001
system.switch_cpus.rename.fullRegistersEvents 16009.539111999999
system.switch_cpus.rename.renamedOperands 121699681.23142599
system.switch_cpus.rename.lookups 177523449.69941103
system.switch_cpus.rename.intLookups 133730007.81279199
system.switch_cpus.rename.vecLookups 619579.581841
system.switch_cpus.rename.vecPredLookups 216539.85121899995
system.switch_cpus.rename.committedMaps 113295958.83968498
system.switch_cpus.rename.undoneMaps 8403721.44032
system.switch_cpus.rename.serializing 42142.30768700001
system.switch_cpus.rename.tempSerializing 47.064351
system.switch_cpus.rename.skidInsts 546662.485049
system.switch_cpus.rob.reads 226658856.563669
system.switch_cpus.rob.writes 251667505.04310003
system.switch_cpus.rob.squashedLoads 1757379.770976
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1800018.582233
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.621294
system.switch_cpus.thread_0.numOps 116016466.93701
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1928503.578282
system.tol2bus.transDist::WritebackDirty 157457.367027
system.tol2bus.transDist::WritebackClean 1409819.046877
system.tol2bus.transDist::CleanEvict 413736.791616
system.tol2bus.transDist::ReadExReq 52135.84486900001
system.tol2bus.transDist::ReadExResp 52135.84486900001
system.tol2bus.transDist::ReadCleanReq 1409819.046877
system.tol2bus.transDist::ReadSharedReq 518684.5314049999
system.tol2bus.pktCount::total 5942220.837072001
system.tol2bus.pktSize::total 227057291.27084798
system.tol2bus.snoops 273.033858
system.tol2bus.snoopTraffic 9322.300672
system.tol2bus.snoopFanout::samples 1981013.3665629998
system.tol2bus.snoopFanout::mean 4.0870800000000006e-07
system.tol2bus.snoopFanout::stdev 4.2358627999999994e-05
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1981012.440637
system.tol2bus.snoopFanout::1 0.925926
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.0065179999999999995
system.tol2bus.snoopFanout::total 1981013.3665629998
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 65469250772.60901
system.tol2bus.reqLayer0.occupancy 3547871005.1395
system.tol2bus.reqLayer0.utilization 0.09987209999999999
system.tol2bus.respLayer0.occupancy 2115072048.433598
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 856282810.1928121
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 3961480.5043669995
system.tol2bus.snoop_filter.hitSingleRequests 1980740.1716619998
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 0.925926
system.tol2bus.snoop_filter.hitSingleSnoops 0.925926
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.hits::switch_cpus.data 4.695004
system.l2.InvalidateReq.hits::total 4.695004
system.l2.InvalidateReq.accesses::switch_cpus.data 100.90955399999999
system.l2.InvalidateReq.accesses::total 100.90955399999999
system.l2.tags.occupancies::writebacks 49.39087327267599
system.l2.tags.avgOccs::writebacks 0.0015074399
system.l2.tags.ageTaskId_1024::4 5663.6139299999995
system.mem_ctrls.rdPerTurnAround::samples 8.473984
system.mem_ctrls.rdPerTurnAround::mean 0.39264829481599994
system.mem_ctrls.rdPerTurnAround::gmean 18.189578654119998
system.mem_ctrls.rdPerTurnAround::stdev 2.79284499643
system.mem_ctrls.rdPerTurnAround::0-1023 5.36052
system.mem_ctrls.rdPerTurnAround::1024-2047 0.00524
system.mem_ctrls.rdPerTurnAround::16384-17407 0.00524
system.mem_ctrls.rdPerTurnAround::total 8.473984
system.mem_ctrls.wrPerTurnAround::samples 8.473984
system.mem_ctrls.wrPerTurnAround::mean 0.11092520447799999
system.mem_ctrls.wrPerTurnAround::gmean 0.11070371748599998
system.mem_ctrls.wrPerTurnAround::stdev 0.007043915354
system.mem_ctrls.wrPerTurnAround::16 4.051126
system.mem_ctrls.wrPerTurnAround::17 0.01802
system.mem_ctrls.wrPerTurnAround::18 3.574134
system.mem_ctrls.wrPerTurnAround::19 0.62878
system.mem_ctrls.wrPerTurnAround::total 8.473984
system.mem_ctrls.requestorWriteBytes::writebacks 9317.172096
system.mem_ctrls.requestorWriteRate::writebacks 120026.03925320049
system.mem_ctrls.requestorWriteTotalLat::writebacks 12692216482.167
system.tol2bus.transDist::InvalidateReq 100.90955399999999
system.tol2bus.transDist::InvalidateResp 100.90955399999999
system.l2.ReadExReq.misses::cpu.data 0.239009
system.l2.ReadExReq.accesses::cpu.data 0.239009
system.l2.ReadExReq.missRate::cpu.data 0.121805
system.switch_cpus.fetch.miscStallCycles 95.461305
system.switch_cpus.fetch.pendingTrapStallCycles 416.826381
system.mem_ctrls.dram.bytesPerActivate::64-127 62.11160700000001
system.mem_ctrls.dram.bytesPerActivate::128-191 46.685194
system.mem_ctrls.dram.bytesPerActivate::192-255 8.605982
system.mem_ctrls.dram.bytesPerActivate::256-319 7.817876
system.mem_ctrls.dram.bytesPerActivate::448-511 0.032209
system.mem_ctrls.dram.bytesPerActivate::768-831 0.03272
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.7737580000000004
system.mem_ctrls.dram.bytesPerActivate::576-639 0.001789
system.l2.InvalidateReq.misses::switch_cpus.data 96.21455
system.l2.InvalidateReq.misses::total 96.21455
system.l2.InvalidateReq.missRate::switch_cpus.data 0.13342364662599998
system.l2.InvalidateReq.missRate::total 0.13342364662599998
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 96.21455
system.l2.InvalidateReq.mshrMisses::total 96.21455
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1835618.54
system.l2.InvalidateReq.mshrMissLatency::total 1835618.54
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.13342364662599998
system.l2.InvalidateReq.mshrMissRate::total 0.13342364662599998
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 2580.177009854272
system.l2.InvalidateReq.avgMshrMissLatency::total 2580.177009854272
system.mem_ctrls.rdPerTurnAround::13824-14335 0.001278
system.membus.transDist::InvalidateReq 96.21455
system.mem_ctrls.rdPerTurnAround::0-31 2.865276
system.mem_ctrls.rdPerTurnAround::32-63 0.205758
system.mem_ctrls.rdPerTurnAround::64-95 0.014058000000000001
system.mem_ctrls.rdPerTurnAround::96-127 0.002556
system.mem_ctrls.rdPerTurnAround::128-159 0.001278
system.mem_ctrls.rdPerTurnAround::160-191 0.001278
system.mem_ctrls.rdPerTurnAround::192-223 0.001278
system.mem_ctrls.rdPerTurnAround::224-255 0.002556
system.mem_ctrls.rdPerTurnAround::320-351 0.001278
system.mem_ctrls.rdPerTurnAround::384-415 0.002556
system.mem_ctrls.rdPerTurnAround::416-447 0.001278
system.mem_ctrls.rdPerTurnAround::608-639 0.001278
system.mem_ctrls.rdPerTurnAround::640-671 0.001278
system.mem_ctrls.rdPerTurnAround::768-799 0.001278
system.mem_ctrls.wrPerTurnAround::20 0.129078
system.mem_ctrls.wrPerTurnAround::21 0.043452000000000005
system.mem_ctrls.wrPerTurnAround::22 0.017892
system.mem_ctrls.wrPerTurnAround::23 0.003834
system.mem_ctrls.wrPerTurnAround::24 0.001278
system.mem_ctrls.wrPerTurnAround::25 0.002556
system.mem_ctrls.wrPerTurnAround::26 0.001278
system.mem_ctrls.wrPerTurnAround::27 0.001278
system.mem_ctrls.wrPerTurnAround::29 0.001278
system.mem_ctrls.dram.bytesPerActivate::320-383 0.097394
system.mem_ctrls.dram.bytesPerActivate::832-895 0.046396
system.mem_ctrls.dram.bytesPerActivate::384-447 0.007541
system.mem_ctrls.dram.bytesPerActivate::960-1023 0.00524
CPI 1.309386316703358

Per-Address PND Load Violations:
