// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Nov  9 23:18:13 2024
// Host        : fengwuyu running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_MVAU_hls_3_0_sim_netlist.v
// Design      : finn_design_MVAU_hls_3_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) (* ap_ST_fsm_state3 = "4'b0100" *) 
(* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3
   (ap_clk,
    ap_rst_n,
    in0_V_TDATA,
    in0_V_TVALID,
    in0_V_TREADY,
    weights_V_TDATA,
    weights_V_TVALID,
    weights_V_TREADY,
    out_V_TDATA,
    out_V_TVALID,
    out_V_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in0_V_TDATA;
  input in0_V_TVALID;
  output in0_V_TREADY;
  input [287:0]weights_V_TDATA;
  input weights_V_TVALID;
  output weights_V_TREADY;
  output [15:0]out_V_TDATA;
  output out_V_TVALID;
  input out_V_TREADY;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_8;
  wire [11:2]grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  wire i_fu_344;
  wire [31:0]in0_V_TDATA;
  wire [26:0]in0_V_TDATA_int_regslice;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire [11:2]\^out_V_TDATA ;
  wire out_V_TREADY;
  wire out_V_TREADY_int_regslice;
  wire out_V_TVALID;
  wire [287:0]weights_V_TDATA;
  wire [287:0]weights_V_TDATA_int_regslice;
  wire weights_V_TREADY;
  wire weights_V_TVALID;
  wire weights_V_TVALID_int_regslice;

  assign out_V_TDATA[15] = \<const0> ;
  assign out_V_TDATA[14] = \<const0> ;
  assign out_V_TDATA[13] = \<const0> ;
  assign out_V_TDATA[12] = \<const0> ;
  assign out_V_TDATA[11] = \^out_V_TDATA [11];
  assign out_V_TDATA[10] = \^out_V_TDATA [11];
  assign out_V_TDATA[9] = \^out_V_TDATA [11];
  assign out_V_TDATA[8] = \^out_V_TDATA [8];
  assign out_V_TDATA[7] = \^out_V_TDATA [8];
  assign out_V_TDATA[6] = \^out_V_TDATA [8];
  assign out_V_TDATA[5] = \^out_V_TDATA [5];
  assign out_V_TDATA[4] = \^out_V_TDATA [5];
  assign out_V_TDATA[3] = \^out_V_TDATA [5];
  assign out_V_TDATA[2] = \^out_V_TDATA [2];
  assign out_V_TDATA[1] = \^out_V_TDATA [2];
  assign out_V_TDATA[0] = \^out_V_TDATA [2];
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch grp_Matrix_Vector_Activate_Stream_Batch_fu_86
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .\B_V_data_1_state_reg[0] (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .\accu_V_11_reg_4275_reg[16]_0 ({grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[11],grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[8],grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[5],grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[2]}),
        .\ap_CS_fsm_reg[1] (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_8),
        .\ap_CS_fsm_reg[2] (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .i_fu_344(i_fu_344),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .\inputBuf_V_30_fu_484_reg[26]_0 (in0_V_TDATA_int_regslice),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .weights_V_TDATA(weights_V_TDATA_int_regslice),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_8),
        .Q(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_regslice_both regslice_both_in0_V_U
       (.\B_V_data_1_payload_B_reg[26]_0 (in0_V_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (in0_V_TREADY),
        .\B_V_data_1_state_reg[1]_1 (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in0_V_TDATA(in0_V_TDATA[26:0]),
        .in0_V_TVALID(in0_V_TVALID),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_regslice_both__parameterized1 regslice_both_out_V_U
       (.\B_V_data_1_payload_A_reg[11]_0 ({grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[11],grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[8],grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[5],grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA[2]}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6),
        .\B_V_data_1_state_reg[0]_0 (out_V_TVALID),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state4),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .out_V_TDATA({\^out_V_TDATA [11],\^out_V_TDATA [8],\^out_V_TDATA [5],\^out_V_TDATA [2]}),
        .out_V_TREADY(out_V_TREADY),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_regslice_both__parameterized0 regslice_both_weights_V_U
       (.\B_V_data_1_payload_B_reg[287]_0 (weights_V_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (weights_V_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_fu_344(i_fu_344),
        .weights_V_TDATA(weights_V_TDATA),
        .weights_V_TVALID(weights_V_TVALID),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch
   (D,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[2] ,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    i_fu_344,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
    \accu_V_11_reg_4275_reg[16]_0 ,
    Q,
    ap_NS_fsm10_out,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
    ap_rst_n,
    out_V_TREADY_int_regslice,
    B_V_data_1_sel_wr,
    in0_V_TVALID_int_regslice,
    weights_V_TVALID_int_regslice,
    ap_clk,
    weights_V_TDATA,
    \inputBuf_V_30_fu_484_reg[26]_0 );
  output [1:0]D;
  output ap_rst_n_inv;
  output \ap_CS_fsm_reg[2] ;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output i_fu_344;
  output grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  output [3:0]\accu_V_11_reg_4275_reg[16]_0 ;
  input [2:0]Q;
  input ap_NS_fsm10_out;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  input ap_rst_n;
  input out_V_TREADY_int_regslice;
  input B_V_data_1_sel_wr;
  input in0_V_TVALID_int_regslice;
  input weights_V_TVALID_int_regslice;
  input ap_clk;
  input [287:0]weights_V_TDATA;
  input [26:0]\inputBuf_V_30_fu_484_reg[26]_0 ;

  wire B_V_data_1_sel_wr;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [2:0]Q;
  wire [16:0]accu_V_10_fu_2272_p2;
  wire accu_V_10_reg_42640;
  wire [16:0]accu_V_11_fu_2289_p2;
  wire [3:0]\accu_V_11_reg_4275_reg[16]_0 ;
  wire [16:0]accu_V_2_fu_356;
  wire [16:0]accu_V_3_fu_360;
  wire [16:0]accu_V_8_fu_2238_p2;
  wire \accu_V_8_reg_4242[16]_i_3_n_3 ;
  wire [16:0]accu_V_9_fu_2255_p2;
  wire [16:0]accu_V_9_reg_4253;
  wire [16:0]accu_V_fu_348;
  wire [12:0]add_ln840_11_reg_4072;
  wire add_ln840_11_reg_40720;
  wire [11:0]add_ln840_13_reg_4002;
  wire add_ln840_13_reg_40020;
  wire [13:0]add_ln840_16_fu_2166_p2;
  wire [13:0]add_ln840_16_reg_4077;
  wire \add_ln840_16_reg_4077[11]_i_2_n_3 ;
  wire \add_ln840_16_reg_4077[11]_i_3_n_3 ;
  wire \add_ln840_16_reg_4077[11]_i_4_n_3 ;
  wire \add_ln840_16_reg_4077[11]_i_5_n_3 ;
  wire \add_ln840_16_reg_4077[13]_i_2_n_3 ;
  wire \add_ln840_16_reg_4077[3]_i_2_n_3 ;
  wire \add_ln840_16_reg_4077[3]_i_3_n_3 ;
  wire \add_ln840_16_reg_4077[3]_i_4_n_3 ;
  wire \add_ln840_16_reg_4077[3]_i_5_n_3 ;
  wire \add_ln840_16_reg_4077[7]_i_2_n_3 ;
  wire \add_ln840_16_reg_4077[7]_i_3_n_3 ;
  wire \add_ln840_16_reg_4077[7]_i_4_n_3 ;
  wire \add_ln840_16_reg_4077[7]_i_5_n_3 ;
  wire \add_ln840_16_reg_4077_reg[11]_i_1_n_3 ;
  wire \add_ln840_16_reg_4077_reg[11]_i_1_n_4 ;
  wire \add_ln840_16_reg_4077_reg[11]_i_1_n_5 ;
  wire \add_ln840_16_reg_4077_reg[11]_i_1_n_6 ;
  wire \add_ln840_16_reg_4077_reg[13]_i_1_n_6 ;
  wire \add_ln840_16_reg_4077_reg[3]_i_1_n_3 ;
  wire \add_ln840_16_reg_4077_reg[3]_i_1_n_4 ;
  wire \add_ln840_16_reg_4077_reg[3]_i_1_n_5 ;
  wire \add_ln840_16_reg_4077_reg[3]_i_1_n_6 ;
  wire \add_ln840_16_reg_4077_reg[7]_i_1_n_3 ;
  wire \add_ln840_16_reg_4077_reg[7]_i_1_n_4 ;
  wire \add_ln840_16_reg_4077_reg[7]_i_1_n_5 ;
  wire \add_ln840_16_reg_4077_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_20_reg_4082;
  wire [11:0]add_ln840_22_reg_4017;
  wire [13:0]add_ln840_25_fu_2178_p2;
  wire [13:0]add_ln840_25_reg_4087;
  wire \add_ln840_25_reg_4087[11]_i_2_n_3 ;
  wire \add_ln840_25_reg_4087[11]_i_3_n_3 ;
  wire \add_ln840_25_reg_4087[11]_i_4_n_3 ;
  wire \add_ln840_25_reg_4087[11]_i_5_n_3 ;
  wire \add_ln840_25_reg_4087[13]_i_2_n_3 ;
  wire \add_ln840_25_reg_4087[3]_i_2_n_3 ;
  wire \add_ln840_25_reg_4087[3]_i_3_n_3 ;
  wire \add_ln840_25_reg_4087[3]_i_4_n_3 ;
  wire \add_ln840_25_reg_4087[3]_i_5_n_3 ;
  wire \add_ln840_25_reg_4087[7]_i_2_n_3 ;
  wire \add_ln840_25_reg_4087[7]_i_3_n_3 ;
  wire \add_ln840_25_reg_4087[7]_i_4_n_3 ;
  wire \add_ln840_25_reg_4087[7]_i_5_n_3 ;
  wire \add_ln840_25_reg_4087_reg[11]_i_1_n_3 ;
  wire \add_ln840_25_reg_4087_reg[11]_i_1_n_4 ;
  wire \add_ln840_25_reg_4087_reg[11]_i_1_n_5 ;
  wire \add_ln840_25_reg_4087_reg[11]_i_1_n_6 ;
  wire \add_ln840_25_reg_4087_reg[13]_i_1_n_6 ;
  wire \add_ln840_25_reg_4087_reg[3]_i_1_n_3 ;
  wire \add_ln840_25_reg_4087_reg[3]_i_1_n_4 ;
  wire \add_ln840_25_reg_4087_reg[3]_i_1_n_5 ;
  wire \add_ln840_25_reg_4087_reg[3]_i_1_n_6 ;
  wire \add_ln840_25_reg_4087_reg[7]_i_1_n_3 ;
  wire \add_ln840_25_reg_4087_reg[7]_i_1_n_4 ;
  wire \add_ln840_25_reg_4087_reg[7]_i_1_n_5 ;
  wire \add_ln840_25_reg_4087_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_29_reg_4092;
  wire [12:0]add_ln840_2_reg_4062;
  wire [11:0]add_ln840_31_reg_4032;
  wire [13:0]add_ln840_34_fu_2190_p2;
  wire [13:0]add_ln840_34_reg_4097;
  wire \add_ln840_34_reg_4097[11]_i_2_n_3 ;
  wire \add_ln840_34_reg_4097[11]_i_3_n_3 ;
  wire \add_ln840_34_reg_4097[11]_i_4_n_3 ;
  wire \add_ln840_34_reg_4097[11]_i_5_n_3 ;
  wire \add_ln840_34_reg_4097[13]_i_2_n_3 ;
  wire \add_ln840_34_reg_4097[3]_i_2_n_3 ;
  wire \add_ln840_34_reg_4097[3]_i_3_n_3 ;
  wire \add_ln840_34_reg_4097[3]_i_4_n_3 ;
  wire \add_ln840_34_reg_4097[3]_i_5_n_3 ;
  wire \add_ln840_34_reg_4097[7]_i_2_n_3 ;
  wire \add_ln840_34_reg_4097[7]_i_3_n_3 ;
  wire \add_ln840_34_reg_4097[7]_i_4_n_3 ;
  wire \add_ln840_34_reg_4097[7]_i_5_n_3 ;
  wire \add_ln840_34_reg_4097_reg[11]_i_1_n_3 ;
  wire \add_ln840_34_reg_4097_reg[11]_i_1_n_4 ;
  wire \add_ln840_34_reg_4097_reg[11]_i_1_n_5 ;
  wire \add_ln840_34_reg_4097_reg[11]_i_1_n_6 ;
  wire \add_ln840_34_reg_4097_reg[13]_i_1_n_6 ;
  wire \add_ln840_34_reg_4097_reg[3]_i_1_n_3 ;
  wire \add_ln840_34_reg_4097_reg[3]_i_1_n_4 ;
  wire \add_ln840_34_reg_4097_reg[3]_i_1_n_5 ;
  wire \add_ln840_34_reg_4097_reg[3]_i_1_n_6 ;
  wire \add_ln840_34_reg_4097_reg[7]_i_1_n_3 ;
  wire \add_ln840_34_reg_4097_reg[7]_i_1_n_4 ;
  wire \add_ln840_34_reg_4097_reg[7]_i_1_n_5 ;
  wire \add_ln840_34_reg_4097_reg[7]_i_1_n_6 ;
  wire [11:0]add_ln840_4_reg_3987;
  wire [13:0]add_ln840_7_fu_2154_p2;
  wire [13:0]add_ln840_7_reg_4067;
  wire \add_ln840_7_reg_4067[11]_i_2_n_3 ;
  wire \add_ln840_7_reg_4067[11]_i_3_n_3 ;
  wire \add_ln840_7_reg_4067[11]_i_4_n_3 ;
  wire \add_ln840_7_reg_4067[11]_i_5_n_3 ;
  wire \add_ln840_7_reg_4067[13]_i_2_n_3 ;
  wire \add_ln840_7_reg_4067[3]_i_2_n_3 ;
  wire \add_ln840_7_reg_4067[3]_i_3_n_3 ;
  wire \add_ln840_7_reg_4067[3]_i_4_n_3 ;
  wire \add_ln840_7_reg_4067[3]_i_5_n_3 ;
  wire \add_ln840_7_reg_4067[7]_i_2_n_3 ;
  wire \add_ln840_7_reg_4067[7]_i_3_n_3 ;
  wire \add_ln840_7_reg_4067[7]_i_4_n_3 ;
  wire \add_ln840_7_reg_4067[7]_i_5_n_3 ;
  wire \add_ln840_7_reg_4067_reg[11]_i_1_n_3 ;
  wire \add_ln840_7_reg_4067_reg[11]_i_1_n_4 ;
  wire \add_ln840_7_reg_4067_reg[11]_i_1_n_5 ;
  wire \add_ln840_7_reg_4067_reg[11]_i_1_n_6 ;
  wire \add_ln840_7_reg_4067_reg[13]_i_1_n_6 ;
  wire \add_ln840_7_reg_4067_reg[3]_i_1_n_3 ;
  wire \add_ln840_7_reg_4067_reg[3]_i_1_n_4 ;
  wire \add_ln840_7_reg_4067_reg[3]_i_1_n_5 ;
  wire \add_ln840_7_reg_4067_reg[3]_i_1_n_6 ;
  wire \add_ln840_7_reg_4067_reg[7]_i_1_n_3 ;
  wire \add_ln840_7_reg_4067_reg[7]_i_1_n_4 ;
  wire \add_ln840_7_reg_4067_reg[7]_i_1_n_5 ;
  wire \add_ln840_7_reg_4067_reg[7]_i_1_n_6 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_CS_iter1_fsm_state2;
  wire \ap_CS_iter2_fsm[1]_i_1_n_3 ;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_fsm10_out;
  wire [1:1]ap_NS_iter1_fsm;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_NS_iter4_fsm177_out;
  wire ap_NS_iter5_fsm176_out;
  wire [1:1]ap_NS_iter7_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8791;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87910;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87911;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87912;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87914;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87915;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87916;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87917;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87918;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87919;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8792;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87920;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87921;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87922;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87923;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87924;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87925;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87926;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87927;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87928;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87929;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8793;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87930;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_87931;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8794;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8795;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8796;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8798;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_8799;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_sf_1;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  wire grp_fu_3028_ce;
  wire grp_fu_3132_ce;
  wire grp_fu_3200_ce;
  wire [18:1]i_2_fu_980_p2;
  wire i_fu_344;
  wire \i_fu_344_reg_n_3_[0] ;
  wire \i_fu_344_reg_n_3_[10] ;
  wire \i_fu_344_reg_n_3_[11] ;
  wire \i_fu_344_reg_n_3_[12] ;
  wire \i_fu_344_reg_n_3_[13] ;
  wire \i_fu_344_reg_n_3_[14] ;
  wire \i_fu_344_reg_n_3_[15] ;
  wire \i_fu_344_reg_n_3_[16] ;
  wire \i_fu_344_reg_n_3_[17] ;
  wire \i_fu_344_reg_n_3_[18] ;
  wire \i_fu_344_reg_n_3_[1] ;
  wire \i_fu_344_reg_n_3_[2] ;
  wire \i_fu_344_reg_n_3_[3] ;
  wire \i_fu_344_reg_n_3_[4] ;
  wire \i_fu_344_reg_n_3_[5] ;
  wire \i_fu_344_reg_n_3_[6] ;
  wire \i_fu_344_reg_n_3_[7] ;
  wire \i_fu_344_reg_n_3_[8] ;
  wire \i_fu_344_reg_n_3_[9] ;
  wire icmp_ln249_reg_3479;
  wire icmp_ln249_reg_3479_pp0_iter1_reg;
  wire icmp_ln249_reg_3479_pp0_iter2_reg;
  wire icmp_ln249_reg_3479_pp0_iter3_reg;
  wire icmp_ln249_reg_3479_pp0_iter4_reg;
  wire \icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1_n_3 ;
  wire \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire \icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1_n_3 ;
  wire icmp_ln272_reg_3532_pp0_iter1_reg;
  wire icmp_ln272_reg_3532_pp0_iter2_reg;
  wire icmp_ln272_reg_3532_pp0_iter3_reg;
  wire icmp_ln272_reg_3532_pp0_iter4_reg;
  wire \icmp_ln272_reg_3532_reg_n_3_[0] ;
  wire icmp_ln290_fu_1696_p2;
  wire icmp_ln290_reg_3720;
  wire \icmp_ln290_reg_3720[0]_i_17_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_18_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_19_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_20_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_6_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_7_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_8_n_3 ;
  wire icmp_ln290_reg_3720_pp0_iter1_reg;
  wire icmp_ln290_reg_3720_pp0_iter2_reg;
  wire icmp_ln290_reg_3720_pp0_iter3_reg;
  wire icmp_ln290_reg_3720_pp0_iter4_reg;
  wire icmp_ln290_reg_3720_pp0_iter5_reg;
  wire \icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1_n_3 ;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire \icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1_n_3 ;
  wire in0_V_TVALID_int_regslice;
  wire [26:0]inputBuf_V_10_fu_404;
  wire [26:0]inputBuf_V_11_fu_408;
  wire [26:0]inputBuf_V_12_fu_412;
  wire [26:0]inputBuf_V_13_fu_416;
  wire [26:0]inputBuf_V_14_fu_420;
  wire [26:0]inputBuf_V_15_fu_424;
  wire [26:0]inputBuf_V_16_fu_428;
  wire [26:0]inputBuf_V_17_fu_432;
  wire [26:0]inputBuf_V_18_fu_436;
  wire [26:0]inputBuf_V_19_fu_440;
  wire [26:0]inputBuf_V_1_fu_368;
  wire [26:0]inputBuf_V_20_fu_444;
  wire [26:0]inputBuf_V_21_fu_448;
  wire [26:0]inputBuf_V_22_fu_452;
  wire [26:0]inputBuf_V_23_fu_456;
  wire [26:0]inputBuf_V_24_fu_460;
  wire [26:0]inputBuf_V_25_fu_464;
  wire [26:0]inputBuf_V_26_fu_468;
  wire [26:0]inputBuf_V_27_fu_472;
  wire [26:0]inputBuf_V_28_fu_476;
  wire [26:0]inputBuf_V_29_fu_480;
  wire [26:0]inputBuf_V_2_fu_372;
  wire [26:0]inputBuf_V_30_fu_484;
  wire [26:0]\inputBuf_V_30_fu_484_reg[26]_0 ;
  wire [26:0]inputBuf_V_31_fu_488;
  wire [26:0]inputBuf_V_3_fu_376;
  wire [26:0]inputBuf_V_4_fu_380;
  wire [26:0]inputBuf_V_5_fu_384;
  wire [26:0]inputBuf_V_6_fu_388;
  wire [26:0]inputBuf_V_7_fu_392;
  wire [26:0]inputBuf_V_8_fu_396;
  wire [26:0]inputBuf_V_9_fu_400;
  wire [26:0]inputBuf_V_fu_364;
  wire [7:0]local_temp_V_11_reg_3595;
  wire [7:0]local_temp_V_12_reg_3600;
  wire [7:0]local_temp_V_14_reg_3610;
  wire [7:0]local_temp_V_15_reg_3615;
  wire [7:0]local_temp_V_15_reg_3615_pp0_iter1_reg;
  wire [7:0]local_temp_V_16_reg_3620;
  wire [7:0]local_temp_V_19_reg_3635;
  wire [7:0]local_temp_V_20_reg_3640;
  wire [7:0]local_temp_V_21_reg_3645;
  wire [7:0]local_temp_V_23_reg_3655;
  wire [7:0]local_temp_V_24_reg_3660;
  wire [7:0]local_temp_V_24_reg_3660_pp0_iter1_reg;
  wire [7:0]local_temp_V_25_reg_3665;
  wire [7:0]local_temp_V_28_reg_3680;
  wire [7:0]local_temp_V_29_reg_3685;
  wire [7:0]local_temp_V_30_reg_3690;
  wire [7:0]local_temp_V_32_reg_3700;
  wire [7:0]local_temp_V_33_reg_3705;
  wire [7:0]local_temp_V_33_reg_3705_pp0_iter1_reg;
  wire [7:0]local_temp_V_34_reg_3710;
  wire [7:0]local_temp_V_37_reg_3545;
  wire [7:0]local_temp_V_38_reg_3550;
  wire [7:0]local_temp_V_39_reg_3555;
  wire [7:0]local_temp_V_41_reg_3565;
  wire [7:0]local_temp_V_42_reg_3570;
  wire [7:0]local_temp_V_42_reg_3570_pp0_iter1_reg;
  wire [7:0]local_temp_V_43_reg_3575;
  wire [7:0]local_temp_V_9_reg_3590;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_16;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_17;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_18;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_18;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_9;
  wire mac_muladd_8s_3ns_17s_17_4_1_U34_n_3;
  wire mul_8s_3ns_11_1_1_U10_n_10;
  wire mul_8s_3ns_11_1_1_U10_n_11;
  wire mul_8s_3ns_11_1_1_U10_n_12;
  wire mul_8s_3ns_11_1_1_U10_n_13;
  wire mul_8s_3ns_11_1_1_U10_n_3;
  wire mul_8s_3ns_11_1_1_U10_n_4;
  wire mul_8s_3ns_11_1_1_U10_n_5;
  wire mul_8s_3ns_11_1_1_U10_n_6;
  wire mul_8s_3ns_11_1_1_U10_n_7;
  wire mul_8s_3ns_11_1_1_U10_n_8;
  wire mul_8s_3ns_11_1_1_U10_n_9;
  wire mul_8s_3ns_11_1_1_U11_n_10;
  wire mul_8s_3ns_11_1_1_U11_n_11;
  wire mul_8s_3ns_11_1_1_U11_n_12;
  wire mul_8s_3ns_11_1_1_U11_n_13;
  wire mul_8s_3ns_11_1_1_U11_n_3;
  wire mul_8s_3ns_11_1_1_U11_n_4;
  wire mul_8s_3ns_11_1_1_U11_n_5;
  wire mul_8s_3ns_11_1_1_U11_n_6;
  wire mul_8s_3ns_11_1_1_U11_n_7;
  wire mul_8s_3ns_11_1_1_U11_n_8;
  wire mul_8s_3ns_11_1_1_U11_n_9;
  wire mul_8s_3ns_11_1_1_U12_n_10;
  wire mul_8s_3ns_11_1_1_U12_n_11;
  wire mul_8s_3ns_11_1_1_U12_n_12;
  wire mul_8s_3ns_11_1_1_U12_n_13;
  wire mul_8s_3ns_11_1_1_U12_n_3;
  wire mul_8s_3ns_11_1_1_U12_n_4;
  wire mul_8s_3ns_11_1_1_U12_n_5;
  wire mul_8s_3ns_11_1_1_U12_n_6;
  wire mul_8s_3ns_11_1_1_U12_n_7;
  wire mul_8s_3ns_11_1_1_U12_n_8;
  wire mul_8s_3ns_11_1_1_U12_n_9;
  wire mul_8s_3ns_11_1_1_U13_n_10;
  wire mul_8s_3ns_11_1_1_U13_n_11;
  wire mul_8s_3ns_11_1_1_U13_n_12;
  wire mul_8s_3ns_11_1_1_U13_n_13;
  wire mul_8s_3ns_11_1_1_U13_n_3;
  wire mul_8s_3ns_11_1_1_U13_n_4;
  wire mul_8s_3ns_11_1_1_U13_n_5;
  wire mul_8s_3ns_11_1_1_U13_n_6;
  wire mul_8s_3ns_11_1_1_U13_n_7;
  wire mul_8s_3ns_11_1_1_U13_n_8;
  wire mul_8s_3ns_11_1_1_U13_n_9;
  wire mul_8s_3ns_11_1_1_U2_n_10;
  wire mul_8s_3ns_11_1_1_U2_n_11;
  wire mul_8s_3ns_11_1_1_U2_n_12;
  wire mul_8s_3ns_11_1_1_U2_n_13;
  wire mul_8s_3ns_11_1_1_U2_n_3;
  wire mul_8s_3ns_11_1_1_U2_n_4;
  wire mul_8s_3ns_11_1_1_U2_n_5;
  wire mul_8s_3ns_11_1_1_U2_n_6;
  wire mul_8s_3ns_11_1_1_U2_n_7;
  wire mul_8s_3ns_11_1_1_U2_n_8;
  wire mul_8s_3ns_11_1_1_U2_n_9;
  wire mul_8s_3ns_11_1_1_U3_n_10;
  wire mul_8s_3ns_11_1_1_U3_n_11;
  wire mul_8s_3ns_11_1_1_U3_n_12;
  wire mul_8s_3ns_11_1_1_U3_n_13;
  wire mul_8s_3ns_11_1_1_U3_n_3;
  wire mul_8s_3ns_11_1_1_U3_n_4;
  wire mul_8s_3ns_11_1_1_U3_n_5;
  wire mul_8s_3ns_11_1_1_U3_n_6;
  wire mul_8s_3ns_11_1_1_U3_n_7;
  wire mul_8s_3ns_11_1_1_U3_n_8;
  wire mul_8s_3ns_11_1_1_U3_n_9;
  wire mul_8s_3ns_11_1_1_U4_n_10;
  wire mul_8s_3ns_11_1_1_U4_n_11;
  wire mul_8s_3ns_11_1_1_U4_n_12;
  wire mul_8s_3ns_11_1_1_U4_n_13;
  wire mul_8s_3ns_11_1_1_U4_n_3;
  wire mul_8s_3ns_11_1_1_U4_n_4;
  wire mul_8s_3ns_11_1_1_U4_n_5;
  wire mul_8s_3ns_11_1_1_U4_n_6;
  wire mul_8s_3ns_11_1_1_U4_n_7;
  wire mul_8s_3ns_11_1_1_U4_n_8;
  wire mul_8s_3ns_11_1_1_U4_n_9;
  wire mul_8s_3ns_11_1_1_U5_n_10;
  wire mul_8s_3ns_11_1_1_U5_n_11;
  wire mul_8s_3ns_11_1_1_U5_n_12;
  wire mul_8s_3ns_11_1_1_U5_n_13;
  wire mul_8s_3ns_11_1_1_U5_n_3;
  wire mul_8s_3ns_11_1_1_U5_n_4;
  wire mul_8s_3ns_11_1_1_U5_n_5;
  wire mul_8s_3ns_11_1_1_U5_n_6;
  wire mul_8s_3ns_11_1_1_U5_n_7;
  wire mul_8s_3ns_11_1_1_U5_n_8;
  wire mul_8s_3ns_11_1_1_U5_n_9;
  wire mul_8s_3ns_11_1_1_U6_n_10;
  wire mul_8s_3ns_11_1_1_U6_n_11;
  wire mul_8s_3ns_11_1_1_U6_n_12;
  wire mul_8s_3ns_11_1_1_U6_n_13;
  wire mul_8s_3ns_11_1_1_U6_n_3;
  wire mul_8s_3ns_11_1_1_U6_n_4;
  wire mul_8s_3ns_11_1_1_U6_n_5;
  wire mul_8s_3ns_11_1_1_U6_n_6;
  wire mul_8s_3ns_11_1_1_U6_n_7;
  wire mul_8s_3ns_11_1_1_U6_n_8;
  wire mul_8s_3ns_11_1_1_U6_n_9;
  wire mul_8s_3ns_11_1_1_U7_n_10;
  wire mul_8s_3ns_11_1_1_U7_n_11;
  wire mul_8s_3ns_11_1_1_U7_n_12;
  wire mul_8s_3ns_11_1_1_U7_n_13;
  wire mul_8s_3ns_11_1_1_U7_n_3;
  wire mul_8s_3ns_11_1_1_U7_n_4;
  wire mul_8s_3ns_11_1_1_U7_n_5;
  wire mul_8s_3ns_11_1_1_U7_n_6;
  wire mul_8s_3ns_11_1_1_U7_n_7;
  wire mul_8s_3ns_11_1_1_U7_n_8;
  wire mul_8s_3ns_11_1_1_U7_n_9;
  wire mul_8s_3ns_11_1_1_U8_n_10;
  wire mul_8s_3ns_11_1_1_U8_n_11;
  wire mul_8s_3ns_11_1_1_U8_n_12;
  wire mul_8s_3ns_11_1_1_U8_n_13;
  wire mul_8s_3ns_11_1_1_U8_n_3;
  wire mul_8s_3ns_11_1_1_U8_n_4;
  wire mul_8s_3ns_11_1_1_U8_n_5;
  wire mul_8s_3ns_11_1_1_U8_n_6;
  wire mul_8s_3ns_11_1_1_U8_n_7;
  wire mul_8s_3ns_11_1_1_U8_n_8;
  wire mul_8s_3ns_11_1_1_U8_n_9;
  wire mul_8s_3ns_11_1_1_U9_n_10;
  wire mul_8s_3ns_11_1_1_U9_n_11;
  wire mul_8s_3ns_11_1_1_U9_n_12;
  wire mul_8s_3ns_11_1_1_U9_n_13;
  wire mul_8s_3ns_11_1_1_U9_n_3;
  wire mul_8s_3ns_11_1_1_U9_n_4;
  wire mul_8s_3ns_11_1_1_U9_n_5;
  wire mul_8s_3ns_11_1_1_U9_n_6;
  wire mul_8s_3ns_11_1_1_U9_n_7;
  wire mul_8s_3ns_11_1_1_U9_n_8;
  wire mul_8s_3ns_11_1_1_U9_n_9;
  wire [26:0]mux_4_0;
  wire [26:0]mux_4_1;
  wire nf_1_fu_492;
  wire \nf_1_fu_492[31]_i_10_n_3 ;
  wire \nf_1_fu_492[31]_i_11_n_3 ;
  wire \nf_1_fu_492[31]_i_12_n_3 ;
  wire \nf_1_fu_492[31]_i_13_n_3 ;
  wire \nf_1_fu_492[31]_i_14_n_3 ;
  wire \nf_1_fu_492[31]_i_8_n_3 ;
  wire \nf_1_fu_492[31]_i_9_n_3 ;
  wire \nf_1_fu_492_reg_n_3_[0] ;
  wire \nf_1_fu_492_reg_n_3_[10] ;
  wire \nf_1_fu_492_reg_n_3_[11] ;
  wire \nf_1_fu_492_reg_n_3_[12] ;
  wire \nf_1_fu_492_reg_n_3_[13] ;
  wire \nf_1_fu_492_reg_n_3_[14] ;
  wire \nf_1_fu_492_reg_n_3_[15] ;
  wire \nf_1_fu_492_reg_n_3_[16] ;
  wire \nf_1_fu_492_reg_n_3_[17] ;
  wire \nf_1_fu_492_reg_n_3_[18] ;
  wire \nf_1_fu_492_reg_n_3_[19] ;
  wire \nf_1_fu_492_reg_n_3_[1] ;
  wire \nf_1_fu_492_reg_n_3_[20] ;
  wire \nf_1_fu_492_reg_n_3_[21] ;
  wire \nf_1_fu_492_reg_n_3_[22] ;
  wire \nf_1_fu_492_reg_n_3_[23] ;
  wire \nf_1_fu_492_reg_n_3_[24] ;
  wire \nf_1_fu_492_reg_n_3_[25] ;
  wire \nf_1_fu_492_reg_n_3_[26] ;
  wire \nf_1_fu_492_reg_n_3_[27] ;
  wire \nf_1_fu_492_reg_n_3_[28] ;
  wire \nf_1_fu_492_reg_n_3_[29] ;
  wire \nf_1_fu_492_reg_n_3_[2] ;
  wire \nf_1_fu_492_reg_n_3_[30] ;
  wire \nf_1_fu_492_reg_n_3_[31] ;
  wire \nf_1_fu_492_reg_n_3_[3] ;
  wire \nf_1_fu_492_reg_n_3_[4] ;
  wire \nf_1_fu_492_reg_n_3_[5] ;
  wire \nf_1_fu_492_reg_n_3_[6] ;
  wire \nf_1_fu_492_reg_n_3_[7] ;
  wire \nf_1_fu_492_reg_n_3_[8] ;
  wire \nf_1_fu_492_reg_n_3_[9] ;
  wire [31:0]nf_fu_1707_p2;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_0_in;
  wire r_V_1_reg_37370;
  wire [2:0]r_V_6_reg_3770;
  wire \r_V_6_reg_3770[0]_i_1_n_3 ;
  wire \r_V_6_reg_3770[1]_i_1_n_3 ;
  wire \r_V_6_reg_3770[2]_i_1_n_3 ;
  wire [31:0]sf_2_fu_1690_p2;
  wire sf_fu_340;
  wire \sf_fu_340_reg_n_3_[0] ;
  wire \sf_fu_340_reg_n_3_[10] ;
  wire \sf_fu_340_reg_n_3_[11] ;
  wire \sf_fu_340_reg_n_3_[12] ;
  wire \sf_fu_340_reg_n_3_[13] ;
  wire \sf_fu_340_reg_n_3_[14] ;
  wire \sf_fu_340_reg_n_3_[15] ;
  wire \sf_fu_340_reg_n_3_[16] ;
  wire \sf_fu_340_reg_n_3_[17] ;
  wire \sf_fu_340_reg_n_3_[18] ;
  wire \sf_fu_340_reg_n_3_[19] ;
  wire \sf_fu_340_reg_n_3_[1] ;
  wire \sf_fu_340_reg_n_3_[20] ;
  wire \sf_fu_340_reg_n_3_[21] ;
  wire \sf_fu_340_reg_n_3_[22] ;
  wire \sf_fu_340_reg_n_3_[23] ;
  wire \sf_fu_340_reg_n_3_[24] ;
  wire \sf_fu_340_reg_n_3_[25] ;
  wire \sf_fu_340_reg_n_3_[26] ;
  wire \sf_fu_340_reg_n_3_[27] ;
  wire \sf_fu_340_reg_n_3_[28] ;
  wire \sf_fu_340_reg_n_3_[29] ;
  wire \sf_fu_340_reg_n_3_[2] ;
  wire \sf_fu_340_reg_n_3_[30] ;
  wire \sf_fu_340_reg_n_3_[31] ;
  wire \sf_fu_340_reg_n_3_[3] ;
  wire \sf_fu_340_reg_n_3_[4] ;
  wire \sf_fu_340_reg_n_3_[5] ;
  wire \sf_fu_340_reg_n_3_[6] ;
  wire \sf_fu_340_reg_n_3_[7] ;
  wire \sf_fu_340_reg_n_3_[8] ;
  wire \sf_fu_340_reg_n_3_[9] ;
  wire [287:0]weights_V_TDATA;
  wire weights_V_TVALID_int_regslice;
  wire [3:1]\NLW_add_ln840_16_reg_4077_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_16_reg_4077_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_25_reg_4087_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_25_reg_4087_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_34_reg_4097_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_34_reg_4097_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_7_reg_4067_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_7_reg_4067_reg[13]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(accu_V_3_fu_360[16]),
        .O(\accu_V_11_reg_4275_reg[16]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(accu_V_fu_348[16]),
        .O(\accu_V_11_reg_4275_reg[16]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(accu_V_9_reg_4253[16]),
        .O(\accu_V_11_reg_4275_reg[16]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(accu_V_2_fu_356[16]),
        .O(\accu_V_11_reg_4275_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    B_V_data_1_sel_wr_i_1
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I3(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .I5(B_V_data_1_sel_wr),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I3(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .O(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID));
  FDRE \accu_V_10_reg_4264_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[0]),
        .Q(accu_V_2_fu_356[0]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[10]),
        .Q(accu_V_2_fu_356[10]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[11]),
        .Q(accu_V_2_fu_356[11]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[12]),
        .Q(accu_V_2_fu_356[12]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[13]),
        .Q(accu_V_2_fu_356[13]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[14]),
        .Q(accu_V_2_fu_356[14]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[15]),
        .Q(accu_V_2_fu_356[15]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[16]),
        .Q(accu_V_2_fu_356[16]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[1]),
        .Q(accu_V_2_fu_356[1]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[2]),
        .Q(accu_V_2_fu_356[2]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[3]),
        .Q(accu_V_2_fu_356[3]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[4]),
        .Q(accu_V_2_fu_356[4]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[5]),
        .Q(accu_V_2_fu_356[5]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[6]),
        .Q(accu_V_2_fu_356[6]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[7]),
        .Q(accu_V_2_fu_356[7]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[8]),
        .Q(accu_V_2_fu_356[8]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4264_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_10_fu_2272_p2[9]),
        .Q(accu_V_2_fu_356[9]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[0]),
        .Q(accu_V_3_fu_360[0]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[10]),
        .Q(accu_V_3_fu_360[10]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[11]),
        .Q(accu_V_3_fu_360[11]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[12]),
        .Q(accu_V_3_fu_360[12]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[13]),
        .Q(accu_V_3_fu_360[13]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[14]),
        .Q(accu_V_3_fu_360[14]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[15]),
        .Q(accu_V_3_fu_360[15]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[16]),
        .Q(accu_V_3_fu_360[16]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[1]),
        .Q(accu_V_3_fu_360[1]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[2]),
        .Q(accu_V_3_fu_360[2]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[3]),
        .Q(accu_V_3_fu_360[3]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[4]),
        .Q(accu_V_3_fu_360[4]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[5]),
        .Q(accu_V_3_fu_360[5]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[6]),
        .Q(accu_V_3_fu_360[6]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[7]),
        .Q(accu_V_3_fu_360[7]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[8]),
        .Q(accu_V_3_fu_360[8]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4275_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_11_fu_2289_p2[9]),
        .Q(accu_V_3_fu_360[9]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[0]),
        .Q(accu_V_9_reg_4253[0]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[10]),
        .Q(accu_V_9_reg_4253[10]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[11]),
        .Q(accu_V_9_reg_4253[11]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[12]),
        .Q(accu_V_9_reg_4253[12]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[13]),
        .Q(accu_V_9_reg_4253[13]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[14]),
        .Q(accu_V_9_reg_4253[14]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[15]),
        .Q(accu_V_9_reg_4253[15]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[16]),
        .Q(accu_V_9_reg_4253[16]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[1]),
        .Q(accu_V_9_reg_4253[1]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[2]),
        .Q(accu_V_9_reg_4253[2]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[3]),
        .Q(accu_V_9_reg_4253[3]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[4]),
        .Q(accu_V_9_reg_4253[4]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[5]),
        .Q(accu_V_9_reg_4253[5]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[6]),
        .Q(accu_V_9_reg_4253[6]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[7]),
        .Q(accu_V_9_reg_4253[7]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[8]),
        .Q(accu_V_9_reg_4253[8]),
        .R(1'b0));
  FDRE \accu_V_1_fu_352_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_9_fu_2255_p2[9]),
        .Q(accu_V_9_reg_4253[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF8FFFFF)) 
    \accu_V_8_reg_4242[16]_i_1 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I3(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .I5(\accu_V_8_reg_4242[16]_i_3_n_3 ),
        .O(accu_V_10_reg_42640));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \accu_V_8_reg_4242[16]_i_3 
       (.I0(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ),
        .I1(ap_CS_iter6_fsm_state7),
        .O(\accu_V_8_reg_4242[16]_i_3_n_3 ));
  FDRE \accu_V_8_reg_4242_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[0]),
        .Q(accu_V_fu_348[0]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[10]),
        .Q(accu_V_fu_348[10]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[11]),
        .Q(accu_V_fu_348[11]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[12]),
        .Q(accu_V_fu_348[12]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[13]),
        .Q(accu_V_fu_348[13]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[14]),
        .Q(accu_V_fu_348[14]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[15]),
        .Q(accu_V_fu_348[15]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[16]),
        .Q(accu_V_fu_348[16]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[1]),
        .Q(accu_V_fu_348[1]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[2]),
        .Q(accu_V_fu_348[2]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[3]),
        .Q(accu_V_fu_348[3]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[4]),
        .Q(accu_V_fu_348[4]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[5]),
        .Q(accu_V_fu_348[5]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[6]),
        .Q(accu_V_fu_348[6]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[7]),
        .Q(accu_V_fu_348[7]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[8]),
        .Q(accu_V_fu_348[8]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4242_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_42640),
        .D(accu_V_8_fu_2238_p2[9]),
        .Q(accu_V_fu_348[9]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_15),
        .Q(add_ln840_11_reg_4072[0]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_5),
        .Q(add_ln840_11_reg_4072[10]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_4),
        .Q(add_ln840_11_reg_4072[11]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_3),
        .Q(add_ln840_11_reg_4072[12]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_14),
        .Q(add_ln840_11_reg_4072[1]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_13),
        .Q(add_ln840_11_reg_4072[2]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_12),
        .Q(add_ln840_11_reg_4072[3]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_11),
        .Q(add_ln840_11_reg_4072[4]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_10),
        .Q(add_ln840_11_reg_4072[5]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_9),
        .Q(add_ln840_11_reg_4072[6]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_8),
        .Q(add_ln840_11_reg_4072[7]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_7),
        .Q(add_ln840_11_reg_4072[8]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4072_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_6),
        .Q(add_ln840_11_reg_4072[9]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_14),
        .Q(add_ln840_13_reg_4002[0]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_4),
        .Q(add_ln840_13_reg_4002[10]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_3),
        .Q(add_ln840_13_reg_4002[11]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_13),
        .Q(add_ln840_13_reg_4002[1]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_12),
        .Q(add_ln840_13_reg_4002[2]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_11),
        .Q(add_ln840_13_reg_4002[3]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_10),
        .Q(add_ln840_13_reg_4002[4]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_9),
        .Q(add_ln840_13_reg_4002[5]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_8),
        .Q(add_ln840_13_reg_4002[6]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_7),
        .Q(add_ln840_13_reg_4002[7]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_6),
        .Q(add_ln840_13_reg_4002[8]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4002_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_5),
        .Q(add_ln840_13_reg_4002[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[11]_i_2 
       (.I0(add_ln840_13_reg_4002[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U28_n_3),
        .O(\add_ln840_16_reg_4077[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_4),
        .I1(add_ln840_13_reg_4002[10]),
        .O(\add_ln840_16_reg_4077[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_5),
        .I1(add_ln840_13_reg_4002[9]),
        .O(\add_ln840_16_reg_4077[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_6),
        .I1(add_ln840_13_reg_4002[8]),
        .O(\add_ln840_16_reg_4077[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_16_reg_4077[13]_i_2 
       (.I0(add_ln840_13_reg_4002[11]),
        .O(\add_ln840_16_reg_4077[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_11),
        .I1(add_ln840_13_reg_4002[3]),
        .O(\add_ln840_16_reg_4077[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_12),
        .I1(add_ln840_13_reg_4002[2]),
        .O(\add_ln840_16_reg_4077[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_13),
        .I1(add_ln840_13_reg_4002[1]),
        .O(\add_ln840_16_reg_4077[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_14),
        .I1(add_ln840_13_reg_4002[0]),
        .O(\add_ln840_16_reg_4077[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_7),
        .I1(add_ln840_13_reg_4002[7]),
        .O(\add_ln840_16_reg_4077[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_8),
        .I1(add_ln840_13_reg_4002[6]),
        .O(\add_ln840_16_reg_4077[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_9),
        .I1(add_ln840_13_reg_4002[5]),
        .O(\add_ln840_16_reg_4077[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_10),
        .I1(add_ln840_13_reg_4002[4]),
        .O(\add_ln840_16_reg_4077[7]_i_5_n_3 ));
  FDRE \add_ln840_16_reg_4077_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[0]),
        .Q(add_ln840_16_reg_4077[0]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[10]),
        .Q(add_ln840_16_reg_4077[10]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[11]),
        .Q(add_ln840_16_reg_4077[11]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4077_reg[11]_i_1 
       (.CI(\add_ln840_16_reg_4077_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_16_reg_4077_reg[11]_i_1_n_3 ,\add_ln840_16_reg_4077_reg[11]_i_1_n_4 ,\add_ln840_16_reg_4077_reg[11]_i_1_n_5 ,\add_ln840_16_reg_4077_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_13_reg_4002[11],mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,mac_muladd_8s_3ns_12s_13_4_1_U28_n_6}),
        .O(add_ln840_16_fu_2166_p2[11:8]),
        .S({\add_ln840_16_reg_4077[11]_i_2_n_3 ,\add_ln840_16_reg_4077[11]_i_3_n_3 ,\add_ln840_16_reg_4077[11]_i_4_n_3 ,\add_ln840_16_reg_4077[11]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_4077_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[12]),
        .Q(add_ln840_16_reg_4077[12]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[13]),
        .Q(add_ln840_16_reg_4077[13]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4077_reg[13]_i_1 
       (.CI(\add_ln840_16_reg_4077_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_16_reg_4077_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_16_reg_4077_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_16_reg_4077[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_16_reg_4077_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_16_fu_2166_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U28_n_15}));
  FDRE \add_ln840_16_reg_4077_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[1]),
        .Q(add_ln840_16_reg_4077[1]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[2]),
        .Q(add_ln840_16_reg_4077[2]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[3]),
        .Q(add_ln840_16_reg_4077[3]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4077_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_16_reg_4077_reg[3]_i_1_n_3 ,\add_ln840_16_reg_4077_reg[3]_i_1_n_4 ,\add_ln840_16_reg_4077_reg[3]_i_1_n_5 ,\add_ln840_16_reg_4077_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,mac_muladd_8s_3ns_12s_13_4_1_U28_n_14}),
        .O(add_ln840_16_fu_2166_p2[3:0]),
        .S({\add_ln840_16_reg_4077[3]_i_2_n_3 ,\add_ln840_16_reg_4077[3]_i_3_n_3 ,\add_ln840_16_reg_4077[3]_i_4_n_3 ,\add_ln840_16_reg_4077[3]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_4077_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[4]),
        .Q(add_ln840_16_reg_4077[4]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[5]),
        .Q(add_ln840_16_reg_4077[5]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[6]),
        .Q(add_ln840_16_reg_4077[6]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[7]),
        .Q(add_ln840_16_reg_4077[7]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4077_reg[7]_i_1 
       (.CI(\add_ln840_16_reg_4077_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_16_reg_4077_reg[7]_i_1_n_3 ,\add_ln840_16_reg_4077_reg[7]_i_1_n_4 ,\add_ln840_16_reg_4077_reg[7]_i_1_n_5 ,\add_ln840_16_reg_4077_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,mac_muladd_8s_3ns_12s_13_4_1_U28_n_10}),
        .O(add_ln840_16_fu_2166_p2[7:4]),
        .S({\add_ln840_16_reg_4077[7]_i_2_n_3 ,\add_ln840_16_reg_4077[7]_i_3_n_3 ,\add_ln840_16_reg_4077[7]_i_4_n_3 ,\add_ln840_16_reg_4077[7]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_4077_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[8]),
        .Q(add_ln840_16_reg_4077[8]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4077_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_16_fu_2166_p2[9]),
        .Q(add_ln840_16_reg_4077[9]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_15),
        .Q(add_ln840_20_reg_4082[0]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_5),
        .Q(add_ln840_20_reg_4082[10]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_4),
        .Q(add_ln840_20_reg_4082[11]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_3),
        .Q(add_ln840_20_reg_4082[12]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_14),
        .Q(add_ln840_20_reg_4082[1]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_13),
        .Q(add_ln840_20_reg_4082[2]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_12),
        .Q(add_ln840_20_reg_4082[3]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_11),
        .Q(add_ln840_20_reg_4082[4]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_10),
        .Q(add_ln840_20_reg_4082[5]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_9),
        .Q(add_ln840_20_reg_4082[6]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_8),
        .Q(add_ln840_20_reg_4082[7]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_7),
        .Q(add_ln840_20_reg_4082[8]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4082_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_6),
        .Q(add_ln840_20_reg_4082[9]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_14),
        .Q(add_ln840_22_reg_4017[0]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_4),
        .Q(add_ln840_22_reg_4017[10]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_3),
        .Q(add_ln840_22_reg_4017[11]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_13),
        .Q(add_ln840_22_reg_4017[1]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_12),
        .Q(add_ln840_22_reg_4017[2]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_11),
        .Q(add_ln840_22_reg_4017[3]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_10),
        .Q(add_ln840_22_reg_4017[4]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_9),
        .Q(add_ln840_22_reg_4017[5]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_8),
        .Q(add_ln840_22_reg_4017[6]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_7),
        .Q(add_ln840_22_reg_4017[7]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_6),
        .Q(add_ln840_22_reg_4017[8]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4017_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_5),
        .Q(add_ln840_22_reg_4017[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[11]_i_2 
       (.I0(add_ln840_22_reg_4017[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U30_n_3),
        .O(\add_ln840_25_reg_4087[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_4),
        .I1(add_ln840_22_reg_4017[10]),
        .O(\add_ln840_25_reg_4087[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_5),
        .I1(add_ln840_22_reg_4017[9]),
        .O(\add_ln840_25_reg_4087[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_6),
        .I1(add_ln840_22_reg_4017[8]),
        .O(\add_ln840_25_reg_4087[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_25_reg_4087[13]_i_2 
       (.I0(add_ln840_22_reg_4017[11]),
        .O(\add_ln840_25_reg_4087[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_11),
        .I1(add_ln840_22_reg_4017[3]),
        .O(\add_ln840_25_reg_4087[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_12),
        .I1(add_ln840_22_reg_4017[2]),
        .O(\add_ln840_25_reg_4087[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_13),
        .I1(add_ln840_22_reg_4017[1]),
        .O(\add_ln840_25_reg_4087[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_14),
        .I1(add_ln840_22_reg_4017[0]),
        .O(\add_ln840_25_reg_4087[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_7),
        .I1(add_ln840_22_reg_4017[7]),
        .O(\add_ln840_25_reg_4087[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_8),
        .I1(add_ln840_22_reg_4017[6]),
        .O(\add_ln840_25_reg_4087[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_9),
        .I1(add_ln840_22_reg_4017[5]),
        .O(\add_ln840_25_reg_4087[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_10),
        .I1(add_ln840_22_reg_4017[4]),
        .O(\add_ln840_25_reg_4087[7]_i_5_n_3 ));
  FDRE \add_ln840_25_reg_4087_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[0]),
        .Q(add_ln840_25_reg_4087[0]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[10]),
        .Q(add_ln840_25_reg_4087[10]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[11]),
        .Q(add_ln840_25_reg_4087[11]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4087_reg[11]_i_1 
       (.CI(\add_ln840_25_reg_4087_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_25_reg_4087_reg[11]_i_1_n_3 ,\add_ln840_25_reg_4087_reg[11]_i_1_n_4 ,\add_ln840_25_reg_4087_reg[11]_i_1_n_5 ,\add_ln840_25_reg_4087_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_22_reg_4017[11],mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,mac_muladd_8s_3ns_12s_13_4_1_U30_n_6}),
        .O(add_ln840_25_fu_2178_p2[11:8]),
        .S({\add_ln840_25_reg_4087[11]_i_2_n_3 ,\add_ln840_25_reg_4087[11]_i_3_n_3 ,\add_ln840_25_reg_4087[11]_i_4_n_3 ,\add_ln840_25_reg_4087[11]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_4087_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[12]),
        .Q(add_ln840_25_reg_4087[12]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[13]),
        .Q(add_ln840_25_reg_4087[13]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4087_reg[13]_i_1 
       (.CI(\add_ln840_25_reg_4087_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_25_reg_4087_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_25_reg_4087_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_25_reg_4087[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_25_reg_4087_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_25_fu_2178_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U30_n_15}));
  FDRE \add_ln840_25_reg_4087_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[1]),
        .Q(add_ln840_25_reg_4087[1]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[2]),
        .Q(add_ln840_25_reg_4087[2]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[3]),
        .Q(add_ln840_25_reg_4087[3]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4087_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_25_reg_4087_reg[3]_i_1_n_3 ,\add_ln840_25_reg_4087_reg[3]_i_1_n_4 ,\add_ln840_25_reg_4087_reg[3]_i_1_n_5 ,\add_ln840_25_reg_4087_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,mac_muladd_8s_3ns_12s_13_4_1_U30_n_14}),
        .O(add_ln840_25_fu_2178_p2[3:0]),
        .S({\add_ln840_25_reg_4087[3]_i_2_n_3 ,\add_ln840_25_reg_4087[3]_i_3_n_3 ,\add_ln840_25_reg_4087[3]_i_4_n_3 ,\add_ln840_25_reg_4087[3]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_4087_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[4]),
        .Q(add_ln840_25_reg_4087[4]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[5]),
        .Q(add_ln840_25_reg_4087[5]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[6]),
        .Q(add_ln840_25_reg_4087[6]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[7]),
        .Q(add_ln840_25_reg_4087[7]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4087_reg[7]_i_1 
       (.CI(\add_ln840_25_reg_4087_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_25_reg_4087_reg[7]_i_1_n_3 ,\add_ln840_25_reg_4087_reg[7]_i_1_n_4 ,\add_ln840_25_reg_4087_reg[7]_i_1_n_5 ,\add_ln840_25_reg_4087_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,mac_muladd_8s_3ns_12s_13_4_1_U30_n_10}),
        .O(add_ln840_25_fu_2178_p2[7:4]),
        .S({\add_ln840_25_reg_4087[7]_i_2_n_3 ,\add_ln840_25_reg_4087[7]_i_3_n_3 ,\add_ln840_25_reg_4087[7]_i_4_n_3 ,\add_ln840_25_reg_4087[7]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_4087_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[8]),
        .Q(add_ln840_25_reg_4087[8]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4087_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_25_fu_2178_p2[9]),
        .Q(add_ln840_25_reg_4087[9]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_15),
        .Q(add_ln840_29_reg_4092[0]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_5),
        .Q(add_ln840_29_reg_4092[10]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_4),
        .Q(add_ln840_29_reg_4092[11]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_3),
        .Q(add_ln840_29_reg_4092[12]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_14),
        .Q(add_ln840_29_reg_4092[1]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_13),
        .Q(add_ln840_29_reg_4092[2]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_12),
        .Q(add_ln840_29_reg_4092[3]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_11),
        .Q(add_ln840_29_reg_4092[4]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_10),
        .Q(add_ln840_29_reg_4092[5]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_9),
        .Q(add_ln840_29_reg_4092[6]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_8),
        .Q(add_ln840_29_reg_4092[7]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_7),
        .Q(add_ln840_29_reg_4092[8]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4092_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_6),
        .Q(add_ln840_29_reg_4092[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln840_2_reg_4062[12]_i_1 
       (.I0(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(icmp_ln249_reg_3479_pp0_iter4_reg),
        .O(add_ln840_11_reg_40720));
  FDRE \add_ln840_2_reg_4062_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_15),
        .Q(add_ln840_2_reg_4062[0]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_5),
        .Q(add_ln840_2_reg_4062[10]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_4),
        .Q(add_ln840_2_reg_4062[11]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_3),
        .Q(add_ln840_2_reg_4062[12]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_14),
        .Q(add_ln840_2_reg_4062[1]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_13),
        .Q(add_ln840_2_reg_4062[2]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_12),
        .Q(add_ln840_2_reg_4062[3]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_11),
        .Q(add_ln840_2_reg_4062[4]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_10),
        .Q(add_ln840_2_reg_4062[5]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_9),
        .Q(add_ln840_2_reg_4062[6]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_8),
        .Q(add_ln840_2_reg_4062[7]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_7),
        .Q(add_ln840_2_reg_4062[8]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4062_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_6),
        .Q(add_ln840_2_reg_4062[9]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_14),
        .Q(add_ln840_31_reg_4032[0]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_4),
        .Q(add_ln840_31_reg_4032[10]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_3),
        .Q(add_ln840_31_reg_4032[11]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_13),
        .Q(add_ln840_31_reg_4032[1]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_12),
        .Q(add_ln840_31_reg_4032[2]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_11),
        .Q(add_ln840_31_reg_4032[3]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_10),
        .Q(add_ln840_31_reg_4032[4]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_9),
        .Q(add_ln840_31_reg_4032[5]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_8),
        .Q(add_ln840_31_reg_4032[6]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_7),
        .Q(add_ln840_31_reg_4032[7]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_6),
        .Q(add_ln840_31_reg_4032[8]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4032_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_5),
        .Q(add_ln840_31_reg_4032[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[11]_i_2 
       (.I0(add_ln840_31_reg_4032[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U32_n_3),
        .O(\add_ln840_34_reg_4097[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_4),
        .I1(add_ln840_31_reg_4032[10]),
        .O(\add_ln840_34_reg_4097[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_5),
        .I1(add_ln840_31_reg_4032[9]),
        .O(\add_ln840_34_reg_4097[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_6),
        .I1(add_ln840_31_reg_4032[8]),
        .O(\add_ln840_34_reg_4097[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_34_reg_4097[13]_i_2 
       (.I0(add_ln840_31_reg_4032[11]),
        .O(\add_ln840_34_reg_4097[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_11),
        .I1(add_ln840_31_reg_4032[3]),
        .O(\add_ln840_34_reg_4097[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_12),
        .I1(add_ln840_31_reg_4032[2]),
        .O(\add_ln840_34_reg_4097[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_13),
        .I1(add_ln840_31_reg_4032[1]),
        .O(\add_ln840_34_reg_4097[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_14),
        .I1(add_ln840_31_reg_4032[0]),
        .O(\add_ln840_34_reg_4097[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_7),
        .I1(add_ln840_31_reg_4032[7]),
        .O(\add_ln840_34_reg_4097[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_8),
        .I1(add_ln840_31_reg_4032[6]),
        .O(\add_ln840_34_reg_4097[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_9),
        .I1(add_ln840_31_reg_4032[5]),
        .O(\add_ln840_34_reg_4097[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_10),
        .I1(add_ln840_31_reg_4032[4]),
        .O(\add_ln840_34_reg_4097[7]_i_5_n_3 ));
  FDRE \add_ln840_34_reg_4097_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[0]),
        .Q(add_ln840_34_reg_4097[0]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[10]),
        .Q(add_ln840_34_reg_4097[10]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[11]),
        .Q(add_ln840_34_reg_4097[11]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4097_reg[11]_i_1 
       (.CI(\add_ln840_34_reg_4097_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_34_reg_4097_reg[11]_i_1_n_3 ,\add_ln840_34_reg_4097_reg[11]_i_1_n_4 ,\add_ln840_34_reg_4097_reg[11]_i_1_n_5 ,\add_ln840_34_reg_4097_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_31_reg_4032[11],mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,mac_muladd_8s_3ns_12s_13_4_1_U32_n_6}),
        .O(add_ln840_34_fu_2190_p2[11:8]),
        .S({\add_ln840_34_reg_4097[11]_i_2_n_3 ,\add_ln840_34_reg_4097[11]_i_3_n_3 ,\add_ln840_34_reg_4097[11]_i_4_n_3 ,\add_ln840_34_reg_4097[11]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_4097_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[12]),
        .Q(add_ln840_34_reg_4097[12]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[13]),
        .Q(add_ln840_34_reg_4097[13]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4097_reg[13]_i_1 
       (.CI(\add_ln840_34_reg_4097_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_34_reg_4097_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_34_reg_4097_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_34_reg_4097[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_34_reg_4097_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_34_fu_2190_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U32_n_18}));
  FDRE \add_ln840_34_reg_4097_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[1]),
        .Q(add_ln840_34_reg_4097[1]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[2]),
        .Q(add_ln840_34_reg_4097[2]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[3]),
        .Q(add_ln840_34_reg_4097[3]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4097_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_34_reg_4097_reg[3]_i_1_n_3 ,\add_ln840_34_reg_4097_reg[3]_i_1_n_4 ,\add_ln840_34_reg_4097_reg[3]_i_1_n_5 ,\add_ln840_34_reg_4097_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,mac_muladd_8s_3ns_12s_13_4_1_U32_n_14}),
        .O(add_ln840_34_fu_2190_p2[3:0]),
        .S({\add_ln840_34_reg_4097[3]_i_2_n_3 ,\add_ln840_34_reg_4097[3]_i_3_n_3 ,\add_ln840_34_reg_4097[3]_i_4_n_3 ,\add_ln840_34_reg_4097[3]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_4097_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[4]),
        .Q(add_ln840_34_reg_4097[4]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[5]),
        .Q(add_ln840_34_reg_4097[5]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[6]),
        .Q(add_ln840_34_reg_4097[6]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[7]),
        .Q(add_ln840_34_reg_4097[7]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4097_reg[7]_i_1 
       (.CI(\add_ln840_34_reg_4097_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_34_reg_4097_reg[7]_i_1_n_3 ,\add_ln840_34_reg_4097_reg[7]_i_1_n_4 ,\add_ln840_34_reg_4097_reg[7]_i_1_n_5 ,\add_ln840_34_reg_4097_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,mac_muladd_8s_3ns_12s_13_4_1_U32_n_10}),
        .O(add_ln840_34_fu_2190_p2[7:4]),
        .S({\add_ln840_34_reg_4097[7]_i_2_n_3 ,\add_ln840_34_reg_4097[7]_i_3_n_3 ,\add_ln840_34_reg_4097[7]_i_4_n_3 ,\add_ln840_34_reg_4097[7]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_4097_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[8]),
        .Q(add_ln840_34_reg_4097[8]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4097_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_34_fu_2190_p2[9]),
        .Q(add_ln840_34_reg_4097[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln840_4_reg_3987[11]_i_1 
       (.I0(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I1(ap_CS_iter4_fsm_state5),
        .I2(icmp_ln249_reg_3479_pp0_iter3_reg),
        .O(add_ln840_13_reg_40020));
  FDRE \add_ln840_4_reg_3987_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_14),
        .Q(add_ln840_4_reg_3987[0]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_4),
        .Q(add_ln840_4_reg_3987[10]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_3),
        .Q(add_ln840_4_reg_3987[11]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_13),
        .Q(add_ln840_4_reg_3987[1]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_12),
        .Q(add_ln840_4_reg_3987[2]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_11),
        .Q(add_ln840_4_reg_3987[3]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_10),
        .Q(add_ln840_4_reg_3987[4]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_9),
        .Q(add_ln840_4_reg_3987[5]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_8),
        .Q(add_ln840_4_reg_3987[6]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_7),
        .Q(add_ln840_4_reg_3987[7]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_6),
        .Q(add_ln840_4_reg_3987[8]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_3987_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_40020),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_5),
        .Q(add_ln840_4_reg_3987[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[11]_i_2 
       (.I0(add_ln840_4_reg_3987[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U26_n_3),
        .O(\add_ln840_7_reg_4067[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_4),
        .I1(add_ln840_4_reg_3987[10]),
        .O(\add_ln840_7_reg_4067[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_5),
        .I1(add_ln840_4_reg_3987[9]),
        .O(\add_ln840_7_reg_4067[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_6),
        .I1(add_ln840_4_reg_3987[8]),
        .O(\add_ln840_7_reg_4067[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_7_reg_4067[13]_i_2 
       (.I0(add_ln840_4_reg_3987[11]),
        .O(\add_ln840_7_reg_4067[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_11),
        .I1(add_ln840_4_reg_3987[3]),
        .O(\add_ln840_7_reg_4067[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_12),
        .I1(add_ln840_4_reg_3987[2]),
        .O(\add_ln840_7_reg_4067[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_13),
        .I1(add_ln840_4_reg_3987[1]),
        .O(\add_ln840_7_reg_4067[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_14),
        .I1(add_ln840_4_reg_3987[0]),
        .O(\add_ln840_7_reg_4067[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_7),
        .I1(add_ln840_4_reg_3987[7]),
        .O(\add_ln840_7_reg_4067[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_8),
        .I1(add_ln840_4_reg_3987[6]),
        .O(\add_ln840_7_reg_4067[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_9),
        .I1(add_ln840_4_reg_3987[5]),
        .O(\add_ln840_7_reg_4067[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_10),
        .I1(add_ln840_4_reg_3987[4]),
        .O(\add_ln840_7_reg_4067[7]_i_5_n_3 ));
  FDRE \add_ln840_7_reg_4067_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[0]),
        .Q(add_ln840_7_reg_4067[0]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[10]),
        .Q(add_ln840_7_reg_4067[10]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[11]),
        .Q(add_ln840_7_reg_4067[11]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4067_reg[11]_i_1 
       (.CI(\add_ln840_7_reg_4067_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_7_reg_4067_reg[11]_i_1_n_3 ,\add_ln840_7_reg_4067_reg[11]_i_1_n_4 ,\add_ln840_7_reg_4067_reg[11]_i_1_n_5 ,\add_ln840_7_reg_4067_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_4_reg_3987[11],mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,mac_muladd_8s_3ns_12s_13_4_1_U26_n_6}),
        .O(add_ln840_7_fu_2154_p2[11:8]),
        .S({\add_ln840_7_reg_4067[11]_i_2_n_3 ,\add_ln840_7_reg_4067[11]_i_3_n_3 ,\add_ln840_7_reg_4067[11]_i_4_n_3 ,\add_ln840_7_reg_4067[11]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_4067_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[12]),
        .Q(add_ln840_7_reg_4067[12]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[13]),
        .Q(add_ln840_7_reg_4067[13]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4067_reg[13]_i_1 
       (.CI(\add_ln840_7_reg_4067_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_7_reg_4067_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_7_reg_4067_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_7_reg_4067[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_7_reg_4067_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_7_fu_2154_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U26_n_15}));
  FDRE \add_ln840_7_reg_4067_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[1]),
        .Q(add_ln840_7_reg_4067[1]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[2]),
        .Q(add_ln840_7_reg_4067[2]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[3]),
        .Q(add_ln840_7_reg_4067[3]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4067_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_7_reg_4067_reg[3]_i_1_n_3 ,\add_ln840_7_reg_4067_reg[3]_i_1_n_4 ,\add_ln840_7_reg_4067_reg[3]_i_1_n_5 ,\add_ln840_7_reg_4067_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,mac_muladd_8s_3ns_12s_13_4_1_U26_n_14}),
        .O(add_ln840_7_fu_2154_p2[3:0]),
        .S({\add_ln840_7_reg_4067[3]_i_2_n_3 ,\add_ln840_7_reg_4067[3]_i_3_n_3 ,\add_ln840_7_reg_4067[3]_i_4_n_3 ,\add_ln840_7_reg_4067[3]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_4067_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[4]),
        .Q(add_ln840_7_reg_4067[4]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[5]),
        .Q(add_ln840_7_reg_4067[5]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[6]),
        .Q(add_ln840_7_reg_4067[6]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[7]),
        .Q(add_ln840_7_reg_4067[7]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4067_reg[7]_i_1 
       (.CI(\add_ln840_7_reg_4067_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_7_reg_4067_reg[7]_i_1_n_3 ,\add_ln840_7_reg_4067_reg[7]_i_1_n_4 ,\add_ln840_7_reg_4067_reg[7]_i_1_n_5 ,\add_ln840_7_reg_4067_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,mac_muladd_8s_3ns_12s_13_4_1_U26_n_10}),
        .O(add_ln840_7_fu_2154_p2[7:4]),
        .S({\add_ln840_7_reg_4067[7]_i_2_n_3 ,\add_ln840_7_reg_4067[7]_i_3_n_3 ,\add_ln840_7_reg_4067[7]_i_4_n_3 ,\add_ln840_7_reg_4067[7]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_4067_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[8]),
        .Q(add_ln840_7_reg_4067[8]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4067_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_40720),
        .D(add_ln840_7_fu_2154_p2[9]),
        .Q(add_ln840_7_reg_4067[9]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF8FFFFF)) 
    \ap_CS_iter2_fsm[1]_i_1 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I3(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .O(\ap_CS_iter2_fsm[1]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter1_fsm_state2),
        .Q(ap_CS_iter2_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter3_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter2_fsm_state3),
        .Q(ap_CS_iter3_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter4_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter3_fsm_state4),
        .Q(ap_CS_iter4_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter5_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter4_fsm_state5),
        .Q(ap_CS_iter5_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter6_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter5_fsm_state6),
        .Q(ap_CS_iter6_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAABFAAAAAAAAAA)) 
    \ap_CS_iter7_fsm[1]_i_1 
       (.I0(ap_CS_iter6_fsm_state7),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I4(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter7_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter7_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter7_fsm),
        .Q(ap_CS_iter7_fsm_state8),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_164),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm178_out),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm177_out),
        .D(ap_loop_exit_ready_pp0_iter3_reg),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm176_out),
        .D(ap_loop_exit_ready_pp0_iter4_reg),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ap_loop_exit_ready_pp0_iter6_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(ap_loop_exit_ready_pp0_iter6_reg),
        .O(ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter6_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter6_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBABA8A00)) 
    ap_loop_exit_ready_pp0_iter7_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3),
        .I4(ap_loop_exit_ready_pp0_iter6_reg),
        .O(ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h55757575)) 
    ap_loop_exit_ready_pp0_iter7_reg_i_2
       (.I0(ap_CS_iter7_fsm_state8),
        .I1(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I2(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I3(out_V_TREADY_int_regslice),
        .I4(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.A({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .B({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .\B_V_data_1_payload_B_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145}),
        .\B_V_data_1_payload_B_reg[26] ({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_0 (i_fu_344),
        .\B_V_data_1_state_reg[0]_1 (sf_fu_340),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(Q),
        .SR(nf_1_fu_492),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_iter1_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_NS_iter1_fsm(ap_NS_iter1_fsm),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_164),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_48),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_64),
        .i_2_fu_980_p2(i_2_fu_980_p2),
        .\i_fu_344_reg[0] (\i_fu_344_reg_n_3_[0] ),
        .\i_fu_344_reg[0]_0 (\i_fu_344_reg_n_3_[8] ),
        .\i_fu_344_reg[0]_1 (\i_fu_344_reg_n_3_[18] ),
        .\i_fu_344_reg[0]_2 (\i_fu_344_reg_n_3_[1] ),
        .\i_fu_344_reg[12] (\i_fu_344_reg_n_3_[9] ),
        .\i_fu_344_reg[12]_0 (\i_fu_344_reg_n_3_[11] ),
        .\i_fu_344_reg[12]_1 (\i_fu_344_reg_n_3_[10] ),
        .\i_fu_344_reg[12]_2 (\i_fu_344_reg_n_3_[12] ),
        .\i_fu_344_reg[16] (\i_fu_344_reg_n_3_[14] ),
        .\i_fu_344_reg[16]_0 (\i_fu_344_reg_n_3_[15] ),
        .\i_fu_344_reg[16]_1 (\i_fu_344_reg_n_3_[16] ),
        .\i_fu_344_reg[16]_2 (\i_fu_344_reg_n_3_[13] ),
        .\i_fu_344_reg[18] (\i_fu_344_reg_n_3_[17] ),
        .\i_fu_344_reg[4] (\i_fu_344_reg_n_3_[2] ),
        .\i_fu_344_reg[4]_0 (\i_fu_344_reg_n_3_[3] ),
        .\i_fu_344_reg[4]_1 (\i_fu_344_reg_n_3_[4] ),
        .\i_fu_344_reg[8] (flow_control_loop_pipe_sequential_init_U_n_49),
        .\i_fu_344_reg[8]_0 (\i_fu_344_reg_n_3_[5] ),
        .\i_fu_344_reg[8]_1 (\i_fu_344_reg_n_3_[6] ),
        .\i_fu_344_reg[8]_2 (\i_fu_344_reg_n_3_[7] ),
        .icmp_ln249_reg_3479(icmp_ln249_reg_3479),
        .icmp_ln249_reg_3479_pp0_iter6_reg(icmp_ln249_reg_3479_pp0_iter6_reg),
        .\icmp_ln249_reg_3479_reg[0] (flow_control_loop_pipe_sequential_init_U_n_165),
        .\icmp_ln272_reg_3532_reg[0] (flow_control_loop_pipe_sequential_init_U_n_60),
        .\icmp_ln272_reg_3532_reg[0]_0 (\icmp_ln272_reg_3532_reg_n_3_[0] ),
        .icmp_ln290_fu_1696_p2(icmp_ln290_fu_1696_p2),
        .\icmp_ln290_reg_3720[0]_i_3_0 (mac_muladd_8s_3ns_11s_12_4_1_U25_n_18),
        .\icmp_ln290_reg_3720[0]_i_3_1 (mac_muladd_8s_3ns_11s_12_4_1_U25_n_17),
        .icmp_ln290_reg_3720_pp0_iter6_reg(icmp_ln290_reg_3720_pp0_iter6_reg),
        .\icmp_ln290_reg_3720_reg[0] (\icmp_ln290_reg_3720[0]_i_6_n_3 ),
        .\icmp_ln290_reg_3720_reg[0]_0 (\icmp_ln290_reg_3720[0]_i_7_n_3 ),
        .\icmp_ln290_reg_3720_reg[0]_1 (\icmp_ln290_reg_3720[0]_i_8_n_3 ),
        .\icmp_ln290_reg_3720_reg[0]_2 (\icmp_ln290_reg_3720[0]_i_17_n_3 ),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .mux_4_0(mux_4_0),
        .mux_4_1(mux_4_1),
        .\nf_1_fu_492[31]_i_3_0 (\nf_1_fu_492[31]_i_11_n_3 ),
        .\nf_1_fu_492_reg[0] (\nf_1_fu_492[31]_i_8_n_3 ),
        .\nf_1_fu_492_reg[0]_0 (\nf_1_fu_492[31]_i_9_n_3 ),
        .\nf_1_fu_492_reg[0]_1 (\nf_1_fu_492[31]_i_10_n_3 ),
        .\nf_1_fu_492_reg[31] (nf_fu_1707_p2),
        .\nf_1_fu_492_reg[31]_0 ({\nf_1_fu_492_reg_n_3_[31] ,\nf_1_fu_492_reg_n_3_[30] ,\nf_1_fu_492_reg_n_3_[29] ,\nf_1_fu_492_reg_n_3_[28] ,\nf_1_fu_492_reg_n_3_[27] ,\nf_1_fu_492_reg_n_3_[26] ,\nf_1_fu_492_reg_n_3_[25] ,\nf_1_fu_492_reg_n_3_[24] ,\nf_1_fu_492_reg_n_3_[23] ,\nf_1_fu_492_reg_n_3_[22] ,\nf_1_fu_492_reg_n_3_[21] ,\nf_1_fu_492_reg_n_3_[20] ,\nf_1_fu_492_reg_n_3_[19] ,\nf_1_fu_492_reg_n_3_[18] ,\nf_1_fu_492_reg_n_3_[17] ,\nf_1_fu_492_reg_n_3_[16] ,\nf_1_fu_492_reg_n_3_[15] ,\nf_1_fu_492_reg_n_3_[14] ,\nf_1_fu_492_reg_n_3_[13] ,\nf_1_fu_492_reg_n_3_[12] ,\nf_1_fu_492_reg_n_3_[11] ,\nf_1_fu_492_reg_n_3_[10] ,\nf_1_fu_492_reg_n_3_[9] ,\nf_1_fu_492_reg_n_3_[8] ,\nf_1_fu_492_reg_n_3_[7] ,\nf_1_fu_492_reg_n_3_[6] ,\nf_1_fu_492_reg_n_3_[5] ,\nf_1_fu_492_reg_n_3_[4] ,\nf_1_fu_492_reg_n_3_[3] ,\nf_1_fu_492_reg_n_3_[2] ,\nf_1_fu_492_reg_n_3_[1] ,\nf_1_fu_492_reg_n_3_[0] }),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg(\inputBuf_V_30_fu_484_reg[26]_0 ),
        .\sf_fu_340_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\sf_fu_340_reg[0]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .\sf_fu_340_reg[0]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .\sf_fu_340_reg[0]_10 (ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .\sf_fu_340_reg[0]_11 (ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .\sf_fu_340_reg[0]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .\sf_fu_340_reg[0]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .\sf_fu_340_reg[0]_4 (flow_control_loop_pipe_sequential_init_U_n_76),
        .\sf_fu_340_reg[0]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .\sf_fu_340_reg[0]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .\sf_fu_340_reg[0]_7 (ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .\sf_fu_340_reg[0]_8 (ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .\sf_fu_340_reg[0]_9 (ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .\sf_fu_340_reg[1] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\sf_fu_340_reg[1]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .\sf_fu_340_reg[2] (ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .\sf_fu_340_reg[2]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .\sf_fu_340_reg[2]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .\sf_fu_340_reg[2]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .\sf_fu_340_reg[2]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .\sf_fu_340_reg[31] (sf_2_fu_1690_p2),
        .\sf_fu_340_reg[31]_0 ({\sf_fu_340_reg_n_3_[31] ,\sf_fu_340_reg_n_3_[30] ,\sf_fu_340_reg_n_3_[29] ,\sf_fu_340_reg_n_3_[28] ,\sf_fu_340_reg_n_3_[27] ,\sf_fu_340_reg_n_3_[26] ,\sf_fu_340_reg_n_3_[25] ,\sf_fu_340_reg_n_3_[24] ,\sf_fu_340_reg_n_3_[23] ,\sf_fu_340_reg_n_3_[22] ,\sf_fu_340_reg_n_3_[21] ,\sf_fu_340_reg_n_3_[20] ,\sf_fu_340_reg_n_3_[19] ,\sf_fu_340_reg_n_3_[18] ,\sf_fu_340_reg_n_3_[17] ,\sf_fu_340_reg_n_3_[16] ,\sf_fu_340_reg_n_3_[15] ,\sf_fu_340_reg_n_3_[14] ,\sf_fu_340_reg_n_3_[13] ,\sf_fu_340_reg_n_3_[12] ,\sf_fu_340_reg_n_3_[11] ,\sf_fu_340_reg_n_3_[10] ,\sf_fu_340_reg_n_3_[9] ,\sf_fu_340_reg_n_3_[8] ,\sf_fu_340_reg_n_3_[7] ,\sf_fu_340_reg_n_3_[6] ,\sf_fu_340_reg_n_3_[5] ,\sf_fu_340_reg_n_3_[4] ,\sf_fu_340_reg_n_3_[3] ,\sf_fu_340_reg_n_3_[2] ,\sf_fu_340_reg_n_3_[1] ,\sf_fu_340_reg_n_3_[0] }),
        .\sf_fu_340_reg[3] (ap_sig_allocacmp_sf_1),
        .\sf_fu_340_reg[3]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .\sf_fu_340_reg[3]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .\sf_fu_340_reg[3]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .\sf_fu_340_reg[3]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .\sf_fu_340_reg[3]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .\sf_fu_340_reg[4] (ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .\sf_fu_340_reg[4]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .\sf_fu_340_reg[4]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .\sf_fu_340_reg[4]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .\sf_fu_340_reg[4]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .\sf_fu_340_reg[4]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .\sf_fu_340_reg[4]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .\sf_fu_340_reg[4]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
  FDRE \i_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\i_fu_344_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \i_fu_344_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[10]),
        .Q(\i_fu_344_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[11]),
        .Q(\i_fu_344_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[12]),
        .Q(\i_fu_344_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[13]),
        .Q(\i_fu_344_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[14]),
        .Q(\i_fu_344_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[15]),
        .Q(\i_fu_344_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[16]),
        .Q(\i_fu_344_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[17]),
        .Q(\i_fu_344_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[18]),
        .Q(\i_fu_344_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[1]),
        .Q(\i_fu_344_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[2]),
        .Q(\i_fu_344_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[3]),
        .Q(\i_fu_344_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[4]),
        .Q(\i_fu_344_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[5]),
        .Q(\i_fu_344_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[6]),
        .Q(\i_fu_344_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[7]),
        .Q(\i_fu_344_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[8]),
        .Q(\i_fu_344_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \i_fu_344_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(i_2_fu_980_p2[9]),
        .Q(\i_fu_344_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE \icmp_ln249_reg_3479_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(icmp_ln249_reg_3479),
        .Q(icmp_ln249_reg_3479_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln249_reg_3479_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm178_out),
        .D(icmp_ln249_reg_3479_pp0_iter1_reg),
        .Q(icmp_ln249_reg_3479_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_3479_pp0_iter3_reg[0]_i_1 
       (.I0(ap_CS_iter3_fsm_state4),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I4(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter4_fsm177_out));
  FDRE \icmp_ln249_reg_3479_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm177_out),
        .D(icmp_ln249_reg_3479_pp0_iter2_reg),
        .Q(icmp_ln249_reg_3479_pp0_iter3_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_3479_pp0_iter4_reg[0]_i_1 
       (.I0(ap_CS_iter4_fsm_state5),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I4(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter5_fsm176_out));
  FDRE \icmp_ln249_reg_3479_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm176_out),
        .D(icmp_ln249_reg_3479_pp0_iter3_reg),
        .Q(icmp_ln249_reg_3479_pp0_iter4_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln249_reg_3479_pp0_iter4_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ),
        .O(\icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln249_reg_3479_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1 
       (.I0(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ),
        .I1(ap_CS_iter6_fsm_state7),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(icmp_ln249_reg_3479_pp0_iter6_reg),
        .O(\icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln249_reg_3479_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1_n_3 ),
        .Q(icmp_ln249_reg_3479_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln249_reg_3479_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(icmp_ln249_reg_3479),
        .R(1'b0));
  FDRE \icmp_ln272_reg_3532_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(\icmp_ln272_reg_3532_reg_n_3_[0] ),
        .Q(icmp_ln272_reg_3532_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_3532_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm178_out),
        .D(icmp_ln272_reg_3532_pp0_iter1_reg),
        .Q(icmp_ln272_reg_3532_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_3532_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm177_out),
        .D(icmp_ln272_reg_3532_pp0_iter2_reg),
        .Q(icmp_ln272_reg_3532_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_3532_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm176_out),
        .D(icmp_ln272_reg_3532_pp0_iter3_reg),
        .Q(icmp_ln272_reg_3532_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_3532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\icmp_ln272_reg_3532_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_3720[0]_i_17 
       (.I0(sf_2_fu_1690_p2[24]),
        .I1(sf_2_fu_1690_p2[10]),
        .I2(sf_2_fu_1690_p2[29]),
        .I3(sf_2_fu_1690_p2[12]),
        .O(\icmp_ln290_reg_3720[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_3720[0]_i_18 
       (.I0(sf_2_fu_1690_p2[19]),
        .I1(sf_2_fu_1690_p2[2]),
        .I2(sf_2_fu_1690_p2[20]),
        .I3(sf_2_fu_1690_p2[15]),
        .O(\icmp_ln290_reg_3720[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_3720[0]_i_19 
       (.I0(sf_2_fu_1690_p2[7]),
        .I1(sf_2_fu_1690_p2[3]),
        .I2(sf_2_fu_1690_p2[18]),
        .I3(sf_2_fu_1690_p2[9]),
        .O(\icmp_ln290_reg_3720[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_3720[0]_i_20 
       (.I0(sf_2_fu_1690_p2[26]),
        .I1(sf_2_fu_1690_p2[22]),
        .I2(sf_2_fu_1690_p2[16]),
        .I3(sf_2_fu_1690_p2[6]),
        .O(\icmp_ln290_reg_3720[0]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_3720[0]_i_6 
       (.I0(sf_2_fu_1690_p2[23]),
        .I1(sf_2_fu_1690_p2[28]),
        .I2(sf_2_fu_1690_p2[27]),
        .I3(sf_2_fu_1690_p2[25]),
        .I4(\icmp_ln290_reg_3720[0]_i_18_n_3 ),
        .O(\icmp_ln290_reg_3720[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_3720[0]_i_7 
       (.I0(sf_2_fu_1690_p2[17]),
        .I1(sf_2_fu_1690_p2[30]),
        .I2(sf_2_fu_1690_p2[8]),
        .I3(sf_2_fu_1690_p2[31]),
        .I4(\icmp_ln290_reg_3720[0]_i_19_n_3 ),
        .O(\icmp_ln290_reg_3720[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_3720[0]_i_8 
       (.I0(sf_2_fu_1690_p2[11]),
        .I1(sf_2_fu_1690_p2[14]),
        .I2(sf_2_fu_1690_p2[13]),
        .I3(sf_2_fu_1690_p2[21]),
        .I4(\icmp_ln290_reg_3720[0]_i_20_n_3 ),
        .O(\icmp_ln290_reg_3720[0]_i_8_n_3 ));
  FDRE \icmp_ln290_reg_3720_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(icmp_ln290_reg_3720),
        .Q(icmp_ln290_reg_3720_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_3720_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm178_out),
        .D(icmp_ln290_reg_3720_pp0_iter1_reg),
        .Q(icmp_ln290_reg_3720_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_3720_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm177_out),
        .D(icmp_ln290_reg_3720_pp0_iter2_reg),
        .Q(icmp_ln290_reg_3720_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_3720_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm176_out),
        .D(icmp_ln290_reg_3720_pp0_iter3_reg),
        .Q(icmp_ln290_reg_3720_pp0_iter4_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln290_reg_3720_pp0_iter4_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(icmp_ln290_reg_3720_pp0_iter5_reg),
        .O(\icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln290_reg_3720_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1_n_3 ),
        .Q(icmp_ln290_reg_3720_pp0_iter5_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1 
       (.I0(icmp_ln290_reg_3720_pp0_iter5_reg),
        .I1(ap_CS_iter6_fsm_state7),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .O(\icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln290_reg_3720_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1_n_3 ),
        .Q(icmp_ln290_reg_3720_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_3720_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(icmp_ln290_fu_1696_p2),
        .Q(icmp_ln290_reg_3720),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_10_fu_404[0]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_10_fu_404[10]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_10_fu_404[11]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_10_fu_404[12]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_10_fu_404[13]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_10_fu_404[14]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_10_fu_404[15]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_10_fu_404[16]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_10_fu_404[17]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_10_fu_404[18]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_10_fu_404[19]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_10_fu_404[1]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_10_fu_404[20]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_10_fu_404[21]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_10_fu_404[22]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_10_fu_404[23]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_10_fu_404[24]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_10_fu_404[25]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_10_fu_404[26]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_10_fu_404[2]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_10_fu_404[3]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_10_fu_404[4]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_10_fu_404[5]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_10_fu_404[6]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_10_fu_404[7]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_10_fu_404[8]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87921),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_10_fu_404[9]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_11_fu_408[0]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_11_fu_408[10]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_11_fu_408[11]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_11_fu_408[12]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_11_fu_408[13]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_11_fu_408[14]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_11_fu_408[15]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_11_fu_408[16]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_11_fu_408[17]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_11_fu_408[18]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_11_fu_408[19]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_11_fu_408[1]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_11_fu_408[20]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_11_fu_408[21]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_11_fu_408[22]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_11_fu_408[23]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_11_fu_408[24]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_11_fu_408[25]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_11_fu_408[26]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_11_fu_408[2]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_11_fu_408[3]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_11_fu_408[4]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_11_fu_408[5]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_11_fu_408[6]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_11_fu_408[7]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_11_fu_408[8]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_408_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87920),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_11_fu_408[9]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_12_fu_412[0]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_12_fu_412[10]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_12_fu_412[11]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_12_fu_412[12]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_12_fu_412[13]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_12_fu_412[14]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_12_fu_412[15]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_12_fu_412[16]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_12_fu_412[17]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_12_fu_412[18]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_12_fu_412[19]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_12_fu_412[1]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_12_fu_412[20]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_12_fu_412[21]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_12_fu_412[22]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_12_fu_412[23]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_12_fu_412[24]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_12_fu_412[25]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_12_fu_412[26]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_12_fu_412[2]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_12_fu_412[3]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_12_fu_412[4]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_12_fu_412[5]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_12_fu_412[6]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_12_fu_412[7]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_12_fu_412[8]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_412_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87919),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_12_fu_412[9]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_13_fu_416[0]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_13_fu_416[10]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_13_fu_416[11]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_13_fu_416[12]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_13_fu_416[13]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_13_fu_416[14]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_13_fu_416[15]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_13_fu_416[16]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_13_fu_416[17]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_13_fu_416[18]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_13_fu_416[19]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_13_fu_416[1]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_13_fu_416[20]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_13_fu_416[21]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_13_fu_416[22]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_13_fu_416[23]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_13_fu_416[24]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_13_fu_416[25]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_13_fu_416[26]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_13_fu_416[2]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_13_fu_416[3]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_13_fu_416[4]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_13_fu_416[5]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_13_fu_416[6]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_13_fu_416[7]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_13_fu_416[8]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_416_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87918),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_13_fu_416[9]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_14_fu_420[0]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_14_fu_420[10]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_14_fu_420[11]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_14_fu_420[12]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_14_fu_420[13]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_14_fu_420[14]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_14_fu_420[15]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_14_fu_420[16]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_14_fu_420[17]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_14_fu_420[18]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_14_fu_420[19]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_14_fu_420[1]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_14_fu_420[20]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_14_fu_420[21]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_14_fu_420[22]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_14_fu_420[23]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_14_fu_420[24]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_14_fu_420[25]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_14_fu_420[26]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_14_fu_420[2]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_14_fu_420[3]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_14_fu_420[4]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_14_fu_420[5]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_14_fu_420[6]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_14_fu_420[7]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_14_fu_420[8]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_420_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87917),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_14_fu_420[9]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_15_fu_424[0]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_15_fu_424[10]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_15_fu_424[11]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_15_fu_424[12]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_15_fu_424[13]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_15_fu_424[14]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_15_fu_424[15]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_15_fu_424[16]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_15_fu_424[17]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_15_fu_424[18]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_15_fu_424[19]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_15_fu_424[1]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_15_fu_424[20]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_15_fu_424[21]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_15_fu_424[22]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_15_fu_424[23]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_15_fu_424[24]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_15_fu_424[25]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_15_fu_424[26]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_15_fu_424[2]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_15_fu_424[3]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_15_fu_424[4]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_15_fu_424[5]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_15_fu_424[6]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_15_fu_424[7]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_15_fu_424[8]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_424_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87916),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_15_fu_424[9]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_16_fu_428[0]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_16_fu_428[10]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_16_fu_428[11]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_16_fu_428[12]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_16_fu_428[13]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_16_fu_428[14]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_16_fu_428[15]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_16_fu_428[16]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_16_fu_428[17]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_16_fu_428[18]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_16_fu_428[19]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_16_fu_428[1]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_16_fu_428[20]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_16_fu_428[21]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_16_fu_428[22]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_16_fu_428[23]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_16_fu_428[24]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_16_fu_428[25]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_16_fu_428[26]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_16_fu_428[2]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_16_fu_428[3]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_16_fu_428[4]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_16_fu_428[5]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_16_fu_428[6]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_16_fu_428[7]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_16_fu_428[8]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_428_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87915),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_16_fu_428[9]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_17_fu_432[0]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_17_fu_432[10]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_17_fu_432[11]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_17_fu_432[12]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_17_fu_432[13]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_17_fu_432[14]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_17_fu_432[15]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_17_fu_432[16]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_17_fu_432[17]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_17_fu_432[18]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_17_fu_432[19]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_17_fu_432[1]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_17_fu_432[20]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_17_fu_432[21]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_17_fu_432[22]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_17_fu_432[23]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_17_fu_432[24]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_17_fu_432[25]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_17_fu_432[26]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_17_fu_432[2]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_17_fu_432[3]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_17_fu_432[4]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_17_fu_432[5]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_17_fu_432[6]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_17_fu_432[7]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_17_fu_432[8]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_432_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87914),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_17_fu_432[9]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_18_fu_436[0]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_18_fu_436[10]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_18_fu_436[11]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_18_fu_436[12]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_18_fu_436[13]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_18_fu_436[14]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_18_fu_436[15]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_18_fu_436[16]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_18_fu_436[17]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_18_fu_436[18]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_18_fu_436[19]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_18_fu_436[1]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_18_fu_436[20]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_18_fu_436[21]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_18_fu_436[22]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_18_fu_436[23]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_18_fu_436[24]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_18_fu_436[25]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_18_fu_436[26]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_18_fu_436[2]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_18_fu_436[3]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_18_fu_436[4]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_18_fu_436[5]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_18_fu_436[6]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_18_fu_436[7]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_18_fu_436[8]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_436_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_18_fu_436[9]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_19_fu_440[0]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_19_fu_440[10]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_19_fu_440[11]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_19_fu_440[12]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_19_fu_440[13]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_19_fu_440[14]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_19_fu_440[15]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_19_fu_440[16]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_19_fu_440[17]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_19_fu_440[18]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_19_fu_440[19]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_19_fu_440[1]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_19_fu_440[20]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_19_fu_440[21]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_19_fu_440[22]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_19_fu_440[23]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_19_fu_440[24]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_19_fu_440[25]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_19_fu_440[26]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_19_fu_440[2]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_19_fu_440[3]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_19_fu_440[4]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_19_fu_440[5]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_19_fu_440[6]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_19_fu_440[7]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_19_fu_440[8]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87912),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_19_fu_440[9]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_1_fu_368[0]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_1_fu_368[10]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_1_fu_368[11]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_1_fu_368[12]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_1_fu_368[13]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_1_fu_368[14]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_1_fu_368[15]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_1_fu_368[16]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_1_fu_368[17]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_1_fu_368[18]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_1_fu_368[19]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_1_fu_368[1]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_1_fu_368[20]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_1_fu_368[21]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_1_fu_368[22]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_1_fu_368[23]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_1_fu_368[24]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_1_fu_368[25]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_1_fu_368[26]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_1_fu_368[2]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_1_fu_368[3]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_1_fu_368[4]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_1_fu_368[5]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_1_fu_368[6]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_1_fu_368[7]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_1_fu_368[8]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_368_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87930),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_1_fu_368[9]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_20_fu_444[0]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_20_fu_444[10]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_20_fu_444[11]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_20_fu_444[12]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_20_fu_444[13]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_20_fu_444[14]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_20_fu_444[15]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_20_fu_444[16]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_20_fu_444[17]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_20_fu_444[18]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_20_fu_444[19]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_20_fu_444[1]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_20_fu_444[20]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_20_fu_444[21]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_20_fu_444[22]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_20_fu_444[23]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_20_fu_444[24]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_20_fu_444[25]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_20_fu_444[26]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_20_fu_444[2]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_20_fu_444[3]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_20_fu_444[4]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_20_fu_444[5]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_20_fu_444[6]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_20_fu_444[7]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_20_fu_444[8]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_444_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87911),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_20_fu_444[9]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_21_fu_448[0]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_21_fu_448[10]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_21_fu_448[11]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_21_fu_448[12]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_21_fu_448[13]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_21_fu_448[14]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_21_fu_448[15]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_21_fu_448[16]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_21_fu_448[17]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_21_fu_448[18]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_21_fu_448[19]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_21_fu_448[1]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_21_fu_448[20]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_21_fu_448[21]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_21_fu_448[22]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_21_fu_448[23]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_21_fu_448[24]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_21_fu_448[25]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_21_fu_448[26]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_21_fu_448[2]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_21_fu_448[3]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_21_fu_448[4]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_21_fu_448[5]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_21_fu_448[6]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_21_fu_448[7]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_21_fu_448[8]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_448_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87910),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_21_fu_448[9]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_22_fu_452[0]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_22_fu_452[10]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_22_fu_452[11]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_22_fu_452[12]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_22_fu_452[13]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_22_fu_452[14]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_22_fu_452[15]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_22_fu_452[16]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_22_fu_452[17]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_22_fu_452[18]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_22_fu_452[19]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_22_fu_452[1]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_22_fu_452[20]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_22_fu_452[21]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_22_fu_452[22]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_22_fu_452[23]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_22_fu_452[24]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_22_fu_452[25]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_22_fu_452[26]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_22_fu_452[2]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_22_fu_452[3]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_22_fu_452[4]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_22_fu_452[5]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_22_fu_452[6]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_22_fu_452[7]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_22_fu_452[8]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_452_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8799),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_22_fu_452[9]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_23_fu_456[0]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_23_fu_456[10]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_23_fu_456[11]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_23_fu_456[12]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_23_fu_456[13]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_23_fu_456[14]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_23_fu_456[15]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_23_fu_456[16]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_23_fu_456[17]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_23_fu_456[18]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_23_fu_456[19]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_23_fu_456[1]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_23_fu_456[20]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_23_fu_456[21]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_23_fu_456[22]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_23_fu_456[23]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_23_fu_456[24]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_23_fu_456[25]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_23_fu_456[26]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_23_fu_456[2]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_23_fu_456[3]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_23_fu_456[4]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_23_fu_456[5]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_23_fu_456[6]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_23_fu_456[7]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_23_fu_456[8]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_456_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8798),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_23_fu_456[9]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_24_fu_460[0]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_24_fu_460[10]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_24_fu_460[11]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_24_fu_460[12]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_24_fu_460[13]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_24_fu_460[14]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_24_fu_460[15]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_24_fu_460[16]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_24_fu_460[17]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_24_fu_460[18]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_24_fu_460[19]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_24_fu_460[1]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_24_fu_460[20]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_24_fu_460[21]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_24_fu_460[22]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_24_fu_460[23]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_24_fu_460[24]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_24_fu_460[25]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_24_fu_460[26]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_24_fu_460[2]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_24_fu_460[3]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_24_fu_460[4]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_24_fu_460[5]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_24_fu_460[6]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_24_fu_460[7]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_24_fu_460[8]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_460_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_6),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_24_fu_460[9]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_25_fu_464[0]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_25_fu_464[10]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_25_fu_464[11]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_25_fu_464[12]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_25_fu_464[13]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_25_fu_464[14]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_25_fu_464[15]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_25_fu_464[16]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_25_fu_464[17]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_25_fu_464[18]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_25_fu_464[19]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_25_fu_464[1]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_25_fu_464[20]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_25_fu_464[21]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_25_fu_464[22]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_25_fu_464[23]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_25_fu_464[24]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_25_fu_464[25]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_25_fu_464[26]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_25_fu_464[2]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_25_fu_464[3]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_25_fu_464[4]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_25_fu_464[5]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_25_fu_464[6]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_25_fu_464[7]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_25_fu_464[8]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_464_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8796),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_25_fu_464[9]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_26_fu_468[0]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_26_fu_468[10]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_26_fu_468[11]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_26_fu_468[12]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_26_fu_468[13]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_26_fu_468[14]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_26_fu_468[15]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_26_fu_468[16]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_26_fu_468[17]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_26_fu_468[18]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_26_fu_468[19]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_26_fu_468[1]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_26_fu_468[20]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_26_fu_468[21]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_26_fu_468[22]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_26_fu_468[23]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_26_fu_468[24]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_26_fu_468[25]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_26_fu_468[26]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_26_fu_468[2]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_26_fu_468[3]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_26_fu_468[4]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_26_fu_468[5]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_26_fu_468[6]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_26_fu_468[7]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_26_fu_468[8]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_468_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8795),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_26_fu_468[9]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_27_fu_472[0]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_27_fu_472[10]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_27_fu_472[11]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_27_fu_472[12]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_27_fu_472[13]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_27_fu_472[14]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_27_fu_472[15]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_27_fu_472[16]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_27_fu_472[17]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_27_fu_472[18]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_27_fu_472[19]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_27_fu_472[1]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_27_fu_472[20]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_27_fu_472[21]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_27_fu_472[22]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_27_fu_472[23]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_27_fu_472[24]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_27_fu_472[25]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_27_fu_472[26]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_27_fu_472[2]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_27_fu_472[3]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_27_fu_472[4]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_27_fu_472[5]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_27_fu_472[6]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_27_fu_472[7]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_27_fu_472[8]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_472_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8794),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_27_fu_472[9]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_28_fu_476[0]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_28_fu_476[10]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_28_fu_476[11]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_28_fu_476[12]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_28_fu_476[13]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_28_fu_476[14]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_28_fu_476[15]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_28_fu_476[16]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_28_fu_476[17]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_28_fu_476[18]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_28_fu_476[19]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_28_fu_476[1]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_28_fu_476[20]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_28_fu_476[21]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_28_fu_476[22]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_28_fu_476[23]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_28_fu_476[24]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_28_fu_476[25]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_28_fu_476[26]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_28_fu_476[2]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_28_fu_476[3]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_28_fu_476[4]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_28_fu_476[5]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_28_fu_476[6]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_28_fu_476[7]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_28_fu_476[8]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_476_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_28_fu_476[9]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_29_fu_480[0]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_29_fu_480[10]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_29_fu_480[11]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_29_fu_480[12]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_29_fu_480[13]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_29_fu_480[14]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_29_fu_480[15]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_29_fu_480[16]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_29_fu_480[17]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_29_fu_480[18]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_29_fu_480[19]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_29_fu_480[1]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_29_fu_480[20]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_29_fu_480[21]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_29_fu_480[22]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_29_fu_480[23]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_29_fu_480[24]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_29_fu_480[25]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_29_fu_480[26]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_29_fu_480[2]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_29_fu_480[3]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_29_fu_480[4]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_29_fu_480[5]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_29_fu_480[6]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_29_fu_480[7]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_29_fu_480[8]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_480_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8792),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_29_fu_480[9]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_2_fu_372[0]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_2_fu_372[10]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_2_fu_372[11]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_2_fu_372[12]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_2_fu_372[13]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_2_fu_372[14]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_2_fu_372[15]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_2_fu_372[16]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_2_fu_372[17]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_2_fu_372[18]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_2_fu_372[19]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_2_fu_372[1]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_2_fu_372[20]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_2_fu_372[21]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_2_fu_372[22]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_2_fu_372[23]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_2_fu_372[24]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_2_fu_372[25]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_2_fu_372[26]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_2_fu_372[2]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_2_fu_372[3]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_2_fu_372[4]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_2_fu_372[5]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_2_fu_372[6]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_2_fu_372[7]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_2_fu_372[8]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_372_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87929),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_2_fu_372[9]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_30_fu_484[0]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_30_fu_484[10]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_30_fu_484[11]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_30_fu_484[12]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_30_fu_484[13]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_30_fu_484[14]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_30_fu_484[15]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_30_fu_484[16]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_30_fu_484[17]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_30_fu_484[18]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_30_fu_484[19]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_30_fu_484[1]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_30_fu_484[20]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_30_fu_484[21]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_30_fu_484[22]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_30_fu_484[23]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_30_fu_484[24]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_30_fu_484[25]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_30_fu_484[26]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_30_fu_484[2]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_30_fu_484[3]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_30_fu_484[4]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_30_fu_484[5]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_30_fu_484[6]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_30_fu_484[7]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_30_fu_484[8]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_484_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_30_fu_484[9]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_31_fu_488[0]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_31_fu_488[10]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_31_fu_488[11]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_31_fu_488[12]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_31_fu_488[13]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_31_fu_488[14]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_31_fu_488[15]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_31_fu_488[16]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_31_fu_488[17]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_31_fu_488[18]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_31_fu_488[19]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_31_fu_488[1]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_31_fu_488[20]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_31_fu_488[21]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_31_fu_488[22]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_31_fu_488[23]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_31_fu_488[24]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_31_fu_488[25]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_31_fu_488[26]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_31_fu_488[2]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_31_fu_488[3]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_31_fu_488[4]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_31_fu_488[5]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_31_fu_488[6]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_31_fu_488[7]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_31_fu_488[8]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_488_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_8791),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_31_fu_488[9]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_3_fu_376[0]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_3_fu_376[10]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_3_fu_376[11]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_3_fu_376[12]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_3_fu_376[13]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_3_fu_376[14]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_3_fu_376[15]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_3_fu_376[16]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_3_fu_376[17]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_3_fu_376[18]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_3_fu_376[19]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_3_fu_376[1]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_3_fu_376[20]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_3_fu_376[21]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_3_fu_376[22]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_3_fu_376[23]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_3_fu_376[24]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_3_fu_376[25]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_3_fu_376[26]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_3_fu_376[2]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_3_fu_376[3]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_3_fu_376[4]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_3_fu_376[5]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_3_fu_376[6]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_3_fu_376[7]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_3_fu_376[8]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_376_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87928),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_3_fu_376[9]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_4_fu_380[0]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_4_fu_380[10]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_4_fu_380[11]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_4_fu_380[12]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_4_fu_380[13]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_4_fu_380[14]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_4_fu_380[15]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_4_fu_380[16]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_4_fu_380[17]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_4_fu_380[18]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_4_fu_380[19]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_4_fu_380[1]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_4_fu_380[20]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_4_fu_380[21]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_4_fu_380[22]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_4_fu_380[23]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_4_fu_380[24]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_4_fu_380[25]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_4_fu_380[26]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_4_fu_380[2]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_4_fu_380[3]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_4_fu_380[4]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_4_fu_380[5]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_4_fu_380[6]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_4_fu_380[7]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_4_fu_380[8]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_380_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87927),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_4_fu_380[9]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_5_fu_384[0]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_5_fu_384[10]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_5_fu_384[11]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_5_fu_384[12]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_5_fu_384[13]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_5_fu_384[14]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_5_fu_384[15]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_5_fu_384[16]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_5_fu_384[17]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_5_fu_384[18]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_5_fu_384[19]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_5_fu_384[1]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_5_fu_384[20]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_5_fu_384[21]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_5_fu_384[22]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_5_fu_384[23]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_5_fu_384[24]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_5_fu_384[25]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_5_fu_384[26]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_5_fu_384[2]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_5_fu_384[3]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_5_fu_384[4]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_5_fu_384[5]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_5_fu_384[6]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_5_fu_384[7]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_5_fu_384[8]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_384_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87926),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_5_fu_384[9]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_6_fu_388[0]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_6_fu_388[10]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_6_fu_388[11]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_6_fu_388[12]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_6_fu_388[13]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_6_fu_388[14]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_6_fu_388[15]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_6_fu_388[16]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_6_fu_388[17]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_6_fu_388[18]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_6_fu_388[19]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_6_fu_388[1]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_6_fu_388[20]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_6_fu_388[21]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_6_fu_388[22]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_6_fu_388[23]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_6_fu_388[24]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_6_fu_388[25]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_6_fu_388[26]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_6_fu_388[2]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_6_fu_388[3]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_6_fu_388[4]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_6_fu_388[5]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_6_fu_388[6]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_6_fu_388[7]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_6_fu_388[8]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_388_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87925),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_6_fu_388[9]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_7_fu_392[0]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_7_fu_392[10]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_7_fu_392[11]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_7_fu_392[12]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_7_fu_392[13]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_7_fu_392[14]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_7_fu_392[15]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_7_fu_392[16]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_7_fu_392[17]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_7_fu_392[18]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_7_fu_392[19]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_7_fu_392[1]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_7_fu_392[20]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_7_fu_392[21]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_7_fu_392[22]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_7_fu_392[23]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_7_fu_392[24]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_7_fu_392[25]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_7_fu_392[26]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_7_fu_392[2]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_7_fu_392[3]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_7_fu_392[4]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_7_fu_392[5]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_7_fu_392[6]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_7_fu_392[7]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_7_fu_392[8]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87924),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_7_fu_392[9]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_8_fu_396[0]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_8_fu_396[10]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_8_fu_396[11]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_8_fu_396[12]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_8_fu_396[13]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_8_fu_396[14]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_8_fu_396[15]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_8_fu_396[16]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_8_fu_396[17]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_8_fu_396[18]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_8_fu_396[19]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_8_fu_396[1]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_8_fu_396[20]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_8_fu_396[21]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_8_fu_396[22]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_8_fu_396[23]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_8_fu_396[24]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_8_fu_396[25]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_8_fu_396[26]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_8_fu_396[2]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_8_fu_396[3]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_8_fu_396[4]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_8_fu_396[5]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_8_fu_396[6]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_8_fu_396[7]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_8_fu_396[8]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_396_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87923),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_8_fu_396[9]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_9_fu_400[0]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_9_fu_400[10]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_9_fu_400[11]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_9_fu_400[12]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_9_fu_400[13]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_9_fu_400[14]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_9_fu_400[15]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_9_fu_400[16]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_9_fu_400[17]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_9_fu_400[18]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_9_fu_400[19]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_9_fu_400[1]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_9_fu_400[20]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_9_fu_400[21]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_9_fu_400[22]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_9_fu_400[23]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_9_fu_400[24]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_9_fu_400[25]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_9_fu_400[26]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_9_fu_400[2]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_9_fu_400[3]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_9_fu_400[4]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_9_fu_400[5]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_9_fu_400[6]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_9_fu_400[7]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_9_fu_400[8]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_400_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87922),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_9_fu_400[9]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [0]),
        .Q(inputBuf_V_fu_364[0]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [10]),
        .Q(inputBuf_V_fu_364[10]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [11]),
        .Q(inputBuf_V_fu_364[11]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [12]),
        .Q(inputBuf_V_fu_364[12]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [13]),
        .Q(inputBuf_V_fu_364[13]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [14]),
        .Q(inputBuf_V_fu_364[14]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [15]),
        .Q(inputBuf_V_fu_364[15]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [16]),
        .Q(inputBuf_V_fu_364[16]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [17]),
        .Q(inputBuf_V_fu_364[17]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [18]),
        .Q(inputBuf_V_fu_364[18]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [19]),
        .Q(inputBuf_V_fu_364[19]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [1]),
        .Q(inputBuf_V_fu_364[1]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [20]),
        .Q(inputBuf_V_fu_364[20]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [21]),
        .Q(inputBuf_V_fu_364[21]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [22]),
        .Q(inputBuf_V_fu_364[22]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [23]),
        .Q(inputBuf_V_fu_364[23]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [24]),
        .Q(inputBuf_V_fu_364[24]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [25]),
        .Q(inputBuf_V_fu_364[25]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [26]),
        .Q(inputBuf_V_fu_364[26]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [2]),
        .Q(inputBuf_V_fu_364[2]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [3]),
        .Q(inputBuf_V_fu_364[3]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [4]),
        .Q(inputBuf_V_fu_364[4]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [5]),
        .Q(inputBuf_V_fu_364[5]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [6]),
        .Q(inputBuf_V_fu_364[6]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [7]),
        .Q(inputBuf_V_fu_364[7]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [8]),
        .Q(inputBuf_V_fu_364[8]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_364_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_87931),
        .D(\inputBuf_V_30_fu_484_reg[26]_0 [9]),
        .Q(inputBuf_V_fu_364[9]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[88]),
        .Q(local_temp_V_11_reg_3595[0]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[89]),
        .Q(local_temp_V_11_reg_3595[1]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[90]),
        .Q(local_temp_V_11_reg_3595[2]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[91]),
        .Q(local_temp_V_11_reg_3595[3]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[92]),
        .Q(local_temp_V_11_reg_3595[4]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[93]),
        .Q(local_temp_V_11_reg_3595[5]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[94]),
        .Q(local_temp_V_11_reg_3595[6]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_3595_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[95]),
        .Q(local_temp_V_11_reg_3595[7]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[96]),
        .Q(local_temp_V_12_reg_3600[0]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[97]),
        .Q(local_temp_V_12_reg_3600[1]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[98]),
        .Q(local_temp_V_12_reg_3600[2]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[99]),
        .Q(local_temp_V_12_reg_3600[3]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[100]),
        .Q(local_temp_V_12_reg_3600[4]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[101]),
        .Q(local_temp_V_12_reg_3600[5]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[102]),
        .Q(local_temp_V_12_reg_3600[6]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_3600_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[103]),
        .Q(local_temp_V_12_reg_3600[7]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[112]),
        .Q(local_temp_V_14_reg_3610[0]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[113]),
        .Q(local_temp_V_14_reg_3610[1]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[114]),
        .Q(local_temp_V_14_reg_3610[2]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[115]),
        .Q(local_temp_V_14_reg_3610[3]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[116]),
        .Q(local_temp_V_14_reg_3610[4]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[117]),
        .Q(local_temp_V_14_reg_3610[5]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[118]),
        .Q(local_temp_V_14_reg_3610[6]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_3610_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[119]),
        .Q(local_temp_V_14_reg_3610[7]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[0]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[1]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[2]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[3]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[4]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[5]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[6]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_15_reg_3615[7]),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[120]),
        .Q(local_temp_V_15_reg_3615[0]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[121]),
        .Q(local_temp_V_15_reg_3615[1]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[122]),
        .Q(local_temp_V_15_reg_3615[2]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[123]),
        .Q(local_temp_V_15_reg_3615[3]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[124]),
        .Q(local_temp_V_15_reg_3615[4]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[125]),
        .Q(local_temp_V_15_reg_3615[5]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[126]),
        .Q(local_temp_V_15_reg_3615[6]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_3615_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[127]),
        .Q(local_temp_V_15_reg_3615[7]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[128]),
        .Q(local_temp_V_16_reg_3620[0]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[129]),
        .Q(local_temp_V_16_reg_3620[1]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[130]),
        .Q(local_temp_V_16_reg_3620[2]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[131]),
        .Q(local_temp_V_16_reg_3620[3]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[132]),
        .Q(local_temp_V_16_reg_3620[4]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[133]),
        .Q(local_temp_V_16_reg_3620[5]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[134]),
        .Q(local_temp_V_16_reg_3620[6]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_3620_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[135]),
        .Q(local_temp_V_16_reg_3620[7]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[152]),
        .Q(local_temp_V_19_reg_3635[0]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[153]),
        .Q(local_temp_V_19_reg_3635[1]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[154]),
        .Q(local_temp_V_19_reg_3635[2]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[155]),
        .Q(local_temp_V_19_reg_3635[3]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[156]),
        .Q(local_temp_V_19_reg_3635[4]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[157]),
        .Q(local_temp_V_19_reg_3635[5]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[158]),
        .Q(local_temp_V_19_reg_3635[6]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_3635_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[159]),
        .Q(local_temp_V_19_reg_3635[7]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[160]),
        .Q(local_temp_V_20_reg_3640[0]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[161]),
        .Q(local_temp_V_20_reg_3640[1]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[162]),
        .Q(local_temp_V_20_reg_3640[2]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[163]),
        .Q(local_temp_V_20_reg_3640[3]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[164]),
        .Q(local_temp_V_20_reg_3640[4]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[165]),
        .Q(local_temp_V_20_reg_3640[5]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[166]),
        .Q(local_temp_V_20_reg_3640[6]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_3640_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[167]),
        .Q(local_temp_V_20_reg_3640[7]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[168]),
        .Q(local_temp_V_21_reg_3645[0]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[169]),
        .Q(local_temp_V_21_reg_3645[1]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[170]),
        .Q(local_temp_V_21_reg_3645[2]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[171]),
        .Q(local_temp_V_21_reg_3645[3]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[172]),
        .Q(local_temp_V_21_reg_3645[4]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[173]),
        .Q(local_temp_V_21_reg_3645[5]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[174]),
        .Q(local_temp_V_21_reg_3645[6]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_3645_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[175]),
        .Q(local_temp_V_21_reg_3645[7]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[184]),
        .Q(local_temp_V_23_reg_3655[0]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[185]),
        .Q(local_temp_V_23_reg_3655[1]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[186]),
        .Q(local_temp_V_23_reg_3655[2]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[187]),
        .Q(local_temp_V_23_reg_3655[3]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[188]),
        .Q(local_temp_V_23_reg_3655[4]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[189]),
        .Q(local_temp_V_23_reg_3655[5]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[190]),
        .Q(local_temp_V_23_reg_3655[6]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_3655_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[191]),
        .Q(local_temp_V_23_reg_3655[7]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[0]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[1]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[2]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[3]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[4]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[5]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[6]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_24_reg_3660[7]),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[192]),
        .Q(local_temp_V_24_reg_3660[0]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[193]),
        .Q(local_temp_V_24_reg_3660[1]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[194]),
        .Q(local_temp_V_24_reg_3660[2]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[195]),
        .Q(local_temp_V_24_reg_3660[3]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[196]),
        .Q(local_temp_V_24_reg_3660[4]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[197]),
        .Q(local_temp_V_24_reg_3660[5]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[198]),
        .Q(local_temp_V_24_reg_3660[6]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_3660_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[199]),
        .Q(local_temp_V_24_reg_3660[7]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[200]),
        .Q(local_temp_V_25_reg_3665[0]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[201]),
        .Q(local_temp_V_25_reg_3665[1]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[202]),
        .Q(local_temp_V_25_reg_3665[2]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[203]),
        .Q(local_temp_V_25_reg_3665[3]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[204]),
        .Q(local_temp_V_25_reg_3665[4]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[205]),
        .Q(local_temp_V_25_reg_3665[5]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[206]),
        .Q(local_temp_V_25_reg_3665[6]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_3665_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[207]),
        .Q(local_temp_V_25_reg_3665[7]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[224]),
        .Q(local_temp_V_28_reg_3680[0]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[225]),
        .Q(local_temp_V_28_reg_3680[1]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[226]),
        .Q(local_temp_V_28_reg_3680[2]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[227]),
        .Q(local_temp_V_28_reg_3680[3]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[228]),
        .Q(local_temp_V_28_reg_3680[4]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[229]),
        .Q(local_temp_V_28_reg_3680[5]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[230]),
        .Q(local_temp_V_28_reg_3680[6]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_3680_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[231]),
        .Q(local_temp_V_28_reg_3680[7]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[232]),
        .Q(local_temp_V_29_reg_3685[0]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[233]),
        .Q(local_temp_V_29_reg_3685[1]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[234]),
        .Q(local_temp_V_29_reg_3685[2]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[235]),
        .Q(local_temp_V_29_reg_3685[3]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[236]),
        .Q(local_temp_V_29_reg_3685[4]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[237]),
        .Q(local_temp_V_29_reg_3685[5]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[238]),
        .Q(local_temp_V_29_reg_3685[6]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_3685_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[239]),
        .Q(local_temp_V_29_reg_3685[7]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[240]),
        .Q(local_temp_V_30_reg_3690[0]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[241]),
        .Q(local_temp_V_30_reg_3690[1]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[242]),
        .Q(local_temp_V_30_reg_3690[2]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[243]),
        .Q(local_temp_V_30_reg_3690[3]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[244]),
        .Q(local_temp_V_30_reg_3690[4]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[245]),
        .Q(local_temp_V_30_reg_3690[5]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[246]),
        .Q(local_temp_V_30_reg_3690[6]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_3690_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[247]),
        .Q(local_temp_V_30_reg_3690[7]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[256]),
        .Q(local_temp_V_32_reg_3700[0]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[257]),
        .Q(local_temp_V_32_reg_3700[1]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[258]),
        .Q(local_temp_V_32_reg_3700[2]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[259]),
        .Q(local_temp_V_32_reg_3700[3]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[260]),
        .Q(local_temp_V_32_reg_3700[4]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[261]),
        .Q(local_temp_V_32_reg_3700[5]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[262]),
        .Q(local_temp_V_32_reg_3700[6]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_3700_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[263]),
        .Q(local_temp_V_32_reg_3700[7]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[0]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[1]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[2]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[3]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[4]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[5]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[6]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_33_reg_3705[7]),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[264]),
        .Q(local_temp_V_33_reg_3705[0]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[265]),
        .Q(local_temp_V_33_reg_3705[1]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[266]),
        .Q(local_temp_V_33_reg_3705[2]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[267]),
        .Q(local_temp_V_33_reg_3705[3]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[268]),
        .Q(local_temp_V_33_reg_3705[4]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[269]),
        .Q(local_temp_V_33_reg_3705[5]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[270]),
        .Q(local_temp_V_33_reg_3705[6]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_3705_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[271]),
        .Q(local_temp_V_33_reg_3705[7]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[272]),
        .Q(local_temp_V_34_reg_3710[0]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[273]),
        .Q(local_temp_V_34_reg_3710[1]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[274]),
        .Q(local_temp_V_34_reg_3710[2]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[275]),
        .Q(local_temp_V_34_reg_3710[3]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[276]),
        .Q(local_temp_V_34_reg_3710[4]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[277]),
        .Q(local_temp_V_34_reg_3710[5]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[278]),
        .Q(local_temp_V_34_reg_3710[6]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_3710_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[279]),
        .Q(local_temp_V_34_reg_3710[7]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[8]),
        .Q(local_temp_V_37_reg_3545[0]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[9]),
        .Q(local_temp_V_37_reg_3545[1]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[10]),
        .Q(local_temp_V_37_reg_3545[2]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[11]),
        .Q(local_temp_V_37_reg_3545[3]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[12]),
        .Q(local_temp_V_37_reg_3545[4]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[13]),
        .Q(local_temp_V_37_reg_3545[5]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[14]),
        .Q(local_temp_V_37_reg_3545[6]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_3545_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[15]),
        .Q(local_temp_V_37_reg_3545[7]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[16]),
        .Q(local_temp_V_38_reg_3550[0]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[17]),
        .Q(local_temp_V_38_reg_3550[1]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[18]),
        .Q(local_temp_V_38_reg_3550[2]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[19]),
        .Q(local_temp_V_38_reg_3550[3]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[20]),
        .Q(local_temp_V_38_reg_3550[4]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[21]),
        .Q(local_temp_V_38_reg_3550[5]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[22]),
        .Q(local_temp_V_38_reg_3550[6]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_3550_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[23]),
        .Q(local_temp_V_38_reg_3550[7]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[24]),
        .Q(local_temp_V_39_reg_3555[0]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[25]),
        .Q(local_temp_V_39_reg_3555[1]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[26]),
        .Q(local_temp_V_39_reg_3555[2]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[27]),
        .Q(local_temp_V_39_reg_3555[3]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[28]),
        .Q(local_temp_V_39_reg_3555[4]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[29]),
        .Q(local_temp_V_39_reg_3555[5]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[30]),
        .Q(local_temp_V_39_reg_3555[6]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_3555_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[31]),
        .Q(local_temp_V_39_reg_3555[7]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[40]),
        .Q(local_temp_V_41_reg_3565[0]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[41]),
        .Q(local_temp_V_41_reg_3565[1]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[42]),
        .Q(local_temp_V_41_reg_3565[2]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[43]),
        .Q(local_temp_V_41_reg_3565[3]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[44]),
        .Q(local_temp_V_41_reg_3565[4]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[45]),
        .Q(local_temp_V_41_reg_3565[5]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[46]),
        .Q(local_temp_V_41_reg_3565[6]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_3565_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[47]),
        .Q(local_temp_V_41_reg_3565[7]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[0]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[1]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[2]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[3]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[4]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[5]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[6]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm179_out),
        .D(local_temp_V_42_reg_3570[7]),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[48]),
        .Q(local_temp_V_42_reg_3570[0]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[49]),
        .Q(local_temp_V_42_reg_3570[1]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[50]),
        .Q(local_temp_V_42_reg_3570[2]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[51]),
        .Q(local_temp_V_42_reg_3570[3]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[52]),
        .Q(local_temp_V_42_reg_3570[4]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[53]),
        .Q(local_temp_V_42_reg_3570[5]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[54]),
        .Q(local_temp_V_42_reg_3570[6]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_3570_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[55]),
        .Q(local_temp_V_42_reg_3570[7]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[56]),
        .Q(local_temp_V_43_reg_3575[0]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[57]),
        .Q(local_temp_V_43_reg_3575[1]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[58]),
        .Q(local_temp_V_43_reg_3575[2]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[59]),
        .Q(local_temp_V_43_reg_3575[3]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[60]),
        .Q(local_temp_V_43_reg_3575[4]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[61]),
        .Q(local_temp_V_43_reg_3575[5]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[62]),
        .Q(local_temp_V_43_reg_3575[6]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_3575_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[63]),
        .Q(local_temp_V_43_reg_3575[7]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[80]),
        .Q(local_temp_V_9_reg_3590[0]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[81]),
        .Q(local_temp_V_9_reg_3590[1]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[82]),
        .Q(local_temp_V_9_reg_3590[2]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[83]),
        .Q(local_temp_V_9_reg_3590[3]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[84]),
        .Q(local_temp_V_9_reg_3590[4]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[85]),
        .Q(local_temp_V_9_reg_3590[5]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[86]),
        .Q(local_temp_V_9_reg_3590[6]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_3590_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_344),
        .D(weights_V_TDATA[87]),
        .Q(local_temp_V_9_reg_3590[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1 mac_muladd_8s_3ns_11s_12_4_1_U14
       (.B({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U14_n_3,mac_muladd_8s_3ns_11s_12_4_1_U14_n_4,mac_muladd_8s_3ns_11s_12_4_1_U14_n_5,mac_muladd_8s_3ns_11s_12_4_1_U14_n_6,mac_muladd_8s_3ns_11s_12_4_1_U14_n_7,mac_muladd_8s_3ns_11s_12_4_1_U14_n_8,mac_muladd_8s_3ns_11s_12_4_1_U14_n_9,mac_muladd_8s_3ns_11s_12_4_1_U14_n_10,mac_muladd_8s_3ns_11s_12_4_1_U14_n_11,mac_muladd_8s_3ns_11s_12_4_1_U14_n_12,mac_muladd_8s_3ns_11s_12_4_1_U14_n_13,mac_muladd_8s_3ns_11s_12_4_1_U14_n_14}),
        .E(i_fu_344),
        .P({mul_8s_3ns_11_1_1_U3_n_3,mul_8s_3ns_11_1_1_U3_n_4,mul_8s_3ns_11_1_1_U3_n_5,mul_8s_3ns_11_1_1_U3_n_6,mul_8s_3ns_11_1_1_U3_n_7,mul_8s_3ns_11_1_1_U3_n_8,mul_8s_3ns_11_1_1_U3_n_9,mul_8s_3ns_11_1_1_U3_n_10,mul_8s_3ns_11_1_1_U3_n_11,mul_8s_3ns_11_1_1_U3_n_12,mul_8s_3ns_11_1_1_U3_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .weights_V_TDATA(weights_V_TDATA[7:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0 mac_muladd_8s_3ns_11s_12_4_1_U15
       (.A({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .E(i_fu_344),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,mac_muladd_8s_3ns_11s_12_4_1_U15_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg({mul_8s_3ns_11_1_1_U4_n_3,mul_8s_3ns_11_1_1_U4_n_4,mul_8s_3ns_11_1_1_U4_n_5,mul_8s_3ns_11_1_1_U4_n_6,mul_8s_3ns_11_1_1_U4_n_7,mul_8s_3ns_11_1_1_U4_n_8,mul_8s_3ns_11_1_1_U4_n_9,mul_8s_3ns_11_1_1_U4_n_10,mul_8s_3ns_11_1_1_U4_n_11,mul_8s_3ns_11_1_1_U4_n_12,mul_8s_3ns_11_1_1_U4_n_13}),
        .weights_V_TDATA(weights_V_TDATA[39:32]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1 mac_muladd_8s_3ns_11s_12_4_1_U16
       (.E(i_fu_344),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,mac_muladd_8s_3ns_11s_12_4_1_U16_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U2_n_3,mul_8s_3ns_11_1_1_U2_n_4,mul_8s_3ns_11_1_1_U2_n_5,mul_8s_3ns_11_1_1_U2_n_6,mul_8s_3ns_11_1_1_U2_n_7,mul_8s_3ns_11_1_1_U2_n_8,mul_8s_3ns_11_1_1_U2_n_9,mul_8s_3ns_11_1_1_U2_n_10,mul_8s_3ns_11_1_1_U2_n_11,mul_8s_3ns_11_1_1_U2_n_12,mul_8s_3ns_11_1_1_U2_n_13}),
        .weights_V_TDATA(weights_V_TDATA[71:64]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2 mac_muladd_8s_3ns_11s_12_4_1_U17
       (.B({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U17_n_3,mac_muladd_8s_3ns_11s_12_4_1_U17_n_4,mac_muladd_8s_3ns_11s_12_4_1_U17_n_5,mac_muladd_8s_3ns_11s_12_4_1_U17_n_6,mac_muladd_8s_3ns_11s_12_4_1_U17_n_7,mac_muladd_8s_3ns_11s_12_4_1_U17_n_8,mac_muladd_8s_3ns_11s_12_4_1_U17_n_9,mac_muladd_8s_3ns_11s_12_4_1_U17_n_10,mac_muladd_8s_3ns_11s_12_4_1_U17_n_11,mac_muladd_8s_3ns_11s_12_4_1_U17_n_12,mac_muladd_8s_3ns_11s_12_4_1_U17_n_13,mac_muladd_8s_3ns_11s_12_4_1_U17_n_14}),
        .P({mul_8s_3ns_11_1_1_U6_n_3,mul_8s_3ns_11_1_1_U6_n_4,mul_8s_3ns_11_1_1_U6_n_5,mul_8s_3ns_11_1_1_U6_n_6,mul_8s_3ns_11_1_1_U6_n_7,mul_8s_3ns_11_1_1_U6_n_8,mul_8s_3ns_11_1_1_U6_n_9,mul_8s_3ns_11_1_1_U6_n_10,mul_8s_3ns_11_1_1_U6_n_11,mul_8s_3ns_11_1_1_U6_n_12,mul_8s_3ns_11_1_1_U6_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .weights_V_TDATA(weights_V_TDATA[79:72]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3 mac_muladd_8s_3ns_11s_12_4_1_U18
       (.A({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,mac_muladd_8s_3ns_11s_12_4_1_U18_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U7_n_3,mul_8s_3ns_11_1_1_U7_n_4,mul_8s_3ns_11_1_1_U7_n_5,mul_8s_3ns_11_1_1_U7_n_6,mul_8s_3ns_11_1_1_U7_n_7,mul_8s_3ns_11_1_1_U7_n_8,mul_8s_3ns_11_1_1_U7_n_9,mul_8s_3ns_11_1_1_U7_n_10,mul_8s_3ns_11_1_1_U7_n_11,mul_8s_3ns_11_1_1_U7_n_12,mul_8s_3ns_11_1_1_U7_n_13}),
        .weights_V_TDATA(weights_V_TDATA[111:104]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4 mac_muladd_8s_3ns_11s_12_4_1_U19
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,mac_muladd_8s_3ns_11s_12_4_1_U19_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U5_n_3,mul_8s_3ns_11_1_1_U5_n_4,mul_8s_3ns_11_1_1_U5_n_5,mul_8s_3ns_11_1_1_U5_n_6,mul_8s_3ns_11_1_1_U5_n_7,mul_8s_3ns_11_1_1_U5_n_8,mul_8s_3ns_11_1_1_U5_n_9,mul_8s_3ns_11_1_1_U5_n_10,mul_8s_3ns_11_1_1_U5_n_11,mul_8s_3ns_11_1_1_U5_n_12,mul_8s_3ns_11_1_1_U5_n_13}),
        .weights_V_TDATA(weights_V_TDATA[143:136]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5 mac_muladd_8s_3ns_11s_12_4_1_U20
       (.B({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U20_n_3,mac_muladd_8s_3ns_11s_12_4_1_U20_n_4,mac_muladd_8s_3ns_11s_12_4_1_U20_n_5,mac_muladd_8s_3ns_11s_12_4_1_U20_n_6,mac_muladd_8s_3ns_11s_12_4_1_U20_n_7,mac_muladd_8s_3ns_11s_12_4_1_U20_n_8,mac_muladd_8s_3ns_11s_12_4_1_U20_n_9,mac_muladd_8s_3ns_11s_12_4_1_U20_n_10,mac_muladd_8s_3ns_11s_12_4_1_U20_n_11,mac_muladd_8s_3ns_11s_12_4_1_U20_n_12,mac_muladd_8s_3ns_11s_12_4_1_U20_n_13,mac_muladd_8s_3ns_11s_12_4_1_U20_n_14}),
        .P({mul_8s_3ns_11_1_1_U9_n_3,mul_8s_3ns_11_1_1_U9_n_4,mul_8s_3ns_11_1_1_U9_n_5,mul_8s_3ns_11_1_1_U9_n_6,mul_8s_3ns_11_1_1_U9_n_7,mul_8s_3ns_11_1_1_U9_n_8,mul_8s_3ns_11_1_1_U9_n_9,mul_8s_3ns_11_1_1_U9_n_10,mul_8s_3ns_11_1_1_U9_n_11,mul_8s_3ns_11_1_1_U9_n_12,mul_8s_3ns_11_1_1_U9_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .weights_V_TDATA(weights_V_TDATA[151:144]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6 mac_muladd_8s_3ns_11s_12_4_1_U21
       (.A({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,mac_muladd_8s_3ns_11s_12_4_1_U21_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U10_n_3,mul_8s_3ns_11_1_1_U10_n_4,mul_8s_3ns_11_1_1_U10_n_5,mul_8s_3ns_11_1_1_U10_n_6,mul_8s_3ns_11_1_1_U10_n_7,mul_8s_3ns_11_1_1_U10_n_8,mul_8s_3ns_11_1_1_U10_n_9,mul_8s_3ns_11_1_1_U10_n_10,mul_8s_3ns_11_1_1_U10_n_11,mul_8s_3ns_11_1_1_U10_n_12,mul_8s_3ns_11_1_1_U10_n_13}),
        .weights_V_TDATA(weights_V_TDATA[183:176]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7 mac_muladd_8s_3ns_11s_12_4_1_U22
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,mac_muladd_8s_3ns_11s_12_4_1_U22_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U8_n_3,mul_8s_3ns_11_1_1_U8_n_4,mul_8s_3ns_11_1_1_U8_n_5,mul_8s_3ns_11_1_1_U8_n_6,mul_8s_3ns_11_1_1_U8_n_7,mul_8s_3ns_11_1_1_U8_n_8,mul_8s_3ns_11_1_1_U8_n_9,mul_8s_3ns_11_1_1_U8_n_10,mul_8s_3ns_11_1_1_U8_n_11,mul_8s_3ns_11_1_1_U8_n_12,mul_8s_3ns_11_1_1_U8_n_13}),
        .weights_V_TDATA(weights_V_TDATA[215:208]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8 mac_muladd_8s_3ns_11s_12_4_1_U23
       (.B({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U23_n_3,mac_muladd_8s_3ns_11s_12_4_1_U23_n_4,mac_muladd_8s_3ns_11s_12_4_1_U23_n_5,mac_muladd_8s_3ns_11s_12_4_1_U23_n_6,mac_muladd_8s_3ns_11s_12_4_1_U23_n_7,mac_muladd_8s_3ns_11s_12_4_1_U23_n_8,mac_muladd_8s_3ns_11s_12_4_1_U23_n_9,mac_muladd_8s_3ns_11s_12_4_1_U23_n_10,mac_muladd_8s_3ns_11s_12_4_1_U23_n_11,mac_muladd_8s_3ns_11s_12_4_1_U23_n_12,mac_muladd_8s_3ns_11s_12_4_1_U23_n_13,mac_muladd_8s_3ns_11s_12_4_1_U23_n_14}),
        .P({mul_8s_3ns_11_1_1_U12_n_3,mul_8s_3ns_11_1_1_U12_n_4,mul_8s_3ns_11_1_1_U12_n_5,mul_8s_3ns_11_1_1_U12_n_6,mul_8s_3ns_11_1_1_U12_n_7,mul_8s_3ns_11_1_1_U12_n_8,mul_8s_3ns_11_1_1_U12_n_9,mul_8s_3ns_11_1_1_U12_n_10,mul_8s_3ns_11_1_1_U12_n_11,mul_8s_3ns_11_1_1_U12_n_12,mul_8s_3ns_11_1_1_U12_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .weights_V_TDATA(weights_V_TDATA[223:216]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9 mac_muladd_8s_3ns_11s_12_4_1_U24
       (.A({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,mac_muladd_8s_3ns_11s_12_4_1_U24_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg(i_fu_344),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U13_n_3,mul_8s_3ns_11_1_1_U13_n_4,mul_8s_3ns_11_1_1_U13_n_5,mul_8s_3ns_11_1_1_U13_n_6,mul_8s_3ns_11_1_1_U13_n_7,mul_8s_3ns_11_1_1_U13_n_8,mul_8s_3ns_11_1_1_U13_n_9,mul_8s_3ns_11_1_1_U13_n_10,mul_8s_3ns_11_1_1_U13_n_11,mul_8s_3ns_11_1_1_U13_n_12,mul_8s_3ns_11_1_1_U13_n_13}),
        .weights_V_TDATA(weights_V_TDATA[255:248]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10 mac_muladd_8s_3ns_11s_12_4_1_U25
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,mac_muladd_8s_3ns_11s_12_4_1_U25_n_14}),
        .Q(Q[2]),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter7_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .\i_fu_344_reg[11] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_17),
        .\i_fu_344_reg[7] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_18),
        .icmp_ln249_reg_3479_pp0_iter6_reg(icmp_ln249_reg_3479_pp0_iter6_reg),
        .\icmp_ln290_reg_3720[0]_i_10 (\i_fu_344_reg_n_3_[11] ),
        .\icmp_ln290_reg_3720[0]_i_10_0 (\i_fu_344_reg_n_3_[5] ),
        .\icmp_ln290_reg_3720[0]_i_10_1 (\i_fu_344_reg_n_3_[4] ),
        .\icmp_ln290_reg_3720[0]_i_10_2 (\i_fu_344_reg_n_3_[3] ),
        .\icmp_ln290_reg_3720[0]_i_10_3 (\i_fu_344_reg_n_3_[7] ),
        .\icmp_ln290_reg_3720[0]_i_10_4 (\i_fu_344_reg_n_3_[6] ),
        .\icmp_ln290_reg_3720[0]_i_10_5 (\i_fu_344_reg_n_3_[17] ),
        .\icmp_ln290_reg_3720[0]_i_10_6 (\i_fu_344_reg_n_3_[9] ),
        .\icmp_ln290_reg_3720[0]_i_10_7 (\i_fu_344_reg_n_3_[2] ),
        .\icmp_ln290_reg_3720[0]_i_10_8 (\i_fu_344_reg_n_3_[15] ),
        .icmp_ln290_reg_3720_pp0_iter6_reg(icmp_ln290_reg_3720_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg(i_fu_344),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U11_n_3,mul_8s_3ns_11_1_1_U11_n_4,mul_8s_3ns_11_1_1_U11_n_5,mul_8s_3ns_11_1_1_U11_n_6,mul_8s_3ns_11_1_1_U11_n_7,mul_8s_3ns_11_1_1_U11_n_8,mul_8s_3ns_11_1_1_U11_n_9,mul_8s_3ns_11_1_1_U11_n_10,mul_8s_3ns_11_1_1_U11_n_11,mul_8s_3ns_11_1_1_U11_n_12,mul_8s_3ns_11_1_1_U11_n_13}),
        .weights_V_TDATA(weights_V_TDATA[287:280]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1 mac_muladd_8s_3ns_12s_13_4_1_U26
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U26_n_3,mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,mac_muladd_8s_3ns_12s_13_4_1_U26_n_14}),
        .Q(local_temp_V_38_reg_3550),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U26_n_15),
        .\add_ln840_7_reg_4067_reg[13] (add_ln840_4_reg_3987[11]),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,mac_muladd_8s_3ns_11s_12_4_1_U16_n_14}),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11 mac_muladd_8s_3ns_12s_13_4_1_U27
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U27_n_3,mac_muladd_8s_3ns_12s_13_4_1_U27_n_4,mac_muladd_8s_3ns_12s_13_4_1_U27_n_5,mac_muladd_8s_3ns_12s_13_4_1_U27_n_6,mac_muladd_8s_3ns_12s_13_4_1_U27_n_7,mac_muladd_8s_3ns_12s_13_4_1_U27_n_8,mac_muladd_8s_3ns_12s_13_4_1_U27_n_9,mac_muladd_8s_3ns_12s_13_4_1_U27_n_10,mac_muladd_8s_3ns_12s_13_4_1_U27_n_11,mac_muladd_8s_3ns_12s_13_4_1_U27_n_12,mac_muladd_8s_3ns_12s_13_4_1_U27_n_13,mac_muladd_8s_3ns_12s_13_4_1_U27_n_14,mac_muladd_8s_3ns_12s_13_4_1_U27_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,mac_muladd_8s_3ns_11s_12_4_1_U15_n_14}),
        .Q(local_temp_V_43_reg_3575),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21] }),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12 mac_muladd_8s_3ns_12s_13_4_1_U28
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U28_n_3,mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,mac_muladd_8s_3ns_12s_13_4_1_U28_n_14}),
        .Q(local_temp_V_11_reg_3595),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U28_n_15),
        .\add_ln840_16_reg_4077_reg[13] (add_ln840_13_reg_4002[11]),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,mac_muladd_8s_3ns_11s_12_4_1_U19_n_14}),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13 mac_muladd_8s_3ns_12s_13_4_1_U29
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U29_n_3,mac_muladd_8s_3ns_12s_13_4_1_U29_n_4,mac_muladd_8s_3ns_12s_13_4_1_U29_n_5,mac_muladd_8s_3ns_12s_13_4_1_U29_n_6,mac_muladd_8s_3ns_12s_13_4_1_U29_n_7,mac_muladd_8s_3ns_12s_13_4_1_U29_n_8,mac_muladd_8s_3ns_12s_13_4_1_U29_n_9,mac_muladd_8s_3ns_12s_13_4_1_U29_n_10,mac_muladd_8s_3ns_12s_13_4_1_U29_n_11,mac_muladd_8s_3ns_12s_13_4_1_U29_n_12,mac_muladd_8s_3ns_12s_13_4_1_U29_n_13,mac_muladd_8s_3ns_12s_13_4_1_U29_n_14,mac_muladd_8s_3ns_12s_13_4_1_U29_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,mac_muladd_8s_3ns_11s_12_4_1_U18_n_14}),
        .Q(local_temp_V_16_reg_3620),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21] }),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14 mac_muladd_8s_3ns_12s_13_4_1_U30
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U30_n_3,mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,mac_muladd_8s_3ns_12s_13_4_1_U30_n_14}),
        .Q(local_temp_V_20_reg_3640),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U30_n_15),
        .\add_ln840_25_reg_4087_reg[13] (add_ln840_22_reg_4017[11]),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,mac_muladd_8s_3ns_11s_12_4_1_U22_n_14}),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15 mac_muladd_8s_3ns_12s_13_4_1_U31
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U31_n_3,mac_muladd_8s_3ns_12s_13_4_1_U31_n_4,mac_muladd_8s_3ns_12s_13_4_1_U31_n_5,mac_muladd_8s_3ns_12s_13_4_1_U31_n_6,mac_muladd_8s_3ns_12s_13_4_1_U31_n_7,mac_muladd_8s_3ns_12s_13_4_1_U31_n_8,mac_muladd_8s_3ns_12s_13_4_1_U31_n_9,mac_muladd_8s_3ns_12s_13_4_1_U31_n_10,mac_muladd_8s_3ns_12s_13_4_1_U31_n_11,mac_muladd_8s_3ns_12s_13_4_1_U31_n_12,mac_muladd_8s_3ns_12s_13_4_1_U31_n_13,mac_muladd_8s_3ns_12s_13_4_1_U31_n_14,mac_muladd_8s_3ns_12s_13_4_1_U31_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,mac_muladd_8s_3ns_11s_12_4_1_U21_n_14}),
        .Q(local_temp_V_25_reg_3665),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21] }),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16 mac_muladd_8s_3ns_12s_13_4_1_U32
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U32_n_3,mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,mac_muladd_8s_3ns_12s_13_4_1_U32_n_14}),
        .Q(local_temp_V_29_reg_3685),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U32_n_18),
        .\add_ln840_34_reg_4097_reg[13] (add_ln840_31_reg_4032[11]),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .icmp_ln249_reg_3479(icmp_ln249_reg_3479),
        .icmp_ln249_reg_3479_pp0_iter6_reg(icmp_ln249_reg_3479_pp0_iter6_reg),
        .icmp_ln290_reg_3720_pp0_iter6_reg(icmp_ln290_reg_3720_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,mac_muladd_8s_3ns_11s_12_4_1_U25_n_14}),
        .p_reg_reg_1(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .p_reg_reg_2(Q[2]),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17 mac_muladd_8s_3ns_12s_13_4_1_U33
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U33_n_3,mac_muladd_8s_3ns_12s_13_4_1_U33_n_4,mac_muladd_8s_3ns_12s_13_4_1_U33_n_5,mac_muladd_8s_3ns_12s_13_4_1_U33_n_6,mac_muladd_8s_3ns_12s_13_4_1_U33_n_7,mac_muladd_8s_3ns_12s_13_4_1_U33_n_8,mac_muladd_8s_3ns_12s_13_4_1_U33_n_9,mac_muladd_8s_3ns_12s_13_4_1_U33_n_10,mac_muladd_8s_3ns_12s_13_4_1_U33_n_11,mac_muladd_8s_3ns_12s_13_4_1_U33_n_12,mac_muladd_8s_3ns_12s_13_4_1_U33_n_13,mac_muladd_8s_3ns_12s_13_4_1_U33_n_14,mac_muladd_8s_3ns_12s_13_4_1_U33_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,mac_muladd_8s_3ns_11s_12_4_1_U24_n_14}),
        .Q(local_temp_V_34_reg_3710),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21] }),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1 mac_muladd_8s_3ns_17s_17_4_1_U34
       (.A(r_V_6_reg_3770),
        .D(accu_V_8_fu_2238_p2),
        .OPMODE(mac_muladd_8s_3ns_17s_17_4_1_U34_n_3),
        .Q(local_temp_V_42_reg_3570_pp0_iter1_reg),
        .\accu_V_8_reg_4242_reg[15] (add_ln840_2_reg_4062),
        .\accu_V_8_reg_4242_reg[15]_0 (add_ln840_7_reg_4067),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .icmp_ln272_reg_3532_pp0_iter4_reg(icmp_ln272_reg_3532_pp0_iter4_reg),
        .p_reg_reg(accu_V_fu_348),
        .p_reg_reg_0(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18 mac_muladd_8s_3ns_17s_17_4_1_U35
       (.A(r_V_6_reg_3770),
        .D(accu_V_9_fu_2255_p2),
        .OPMODE(mac_muladd_8s_3ns_17s_17_4_1_U34_n_3),
        .Q(local_temp_V_15_reg_3615_pp0_iter1_reg),
        .\accu_V_1_fu_352_reg[15] (add_ln840_11_reg_4072),
        .\accu_V_1_fu_352_reg[15]_0 (add_ln840_16_reg_4077),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .p_reg_reg(accu_V_9_reg_4253),
        .p_reg_reg_0(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19 mac_muladd_8s_3ns_17s_17_4_1_U36
       (.A(r_V_6_reg_3770),
        .D(accu_V_10_fu_2272_p2),
        .OPMODE(mac_muladd_8s_3ns_17s_17_4_1_U34_n_3),
        .Q(local_temp_V_24_reg_3660_pp0_iter1_reg),
        .\accu_V_10_reg_4264_reg[15] (add_ln840_20_reg_4082),
        .\accu_V_10_reg_4264_reg[15]_0 (add_ln840_25_reg_4087),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .p_reg_reg(accu_V_2_fu_356),
        .p_reg_reg_0(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20 mac_muladd_8s_3ns_17s_17_4_1_U37
       (.A(r_V_6_reg_3770),
        .D(accu_V_11_fu_2289_p2),
        .OPMODE(mac_muladd_8s_3ns_17s_17_4_1_U34_n_3),
        .Q(local_temp_V_33_reg_3705_pp0_iter1_reg),
        .\accu_V_11_reg_4275_reg[15] (add_ln840_29_reg_4092),
        .\accu_V_11_reg_4275_reg[15]_0 (add_ln840_34_reg_4097),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .p_reg_reg(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .p_reg_reg_0(accu_V_3_fu_360),
        .p_reg_reg_1(\icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1 mul_8s_3ns_11_1_1_U10
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U10_n_3,mul_8s_3ns_11_1_1_U10_n_4,mul_8s_3ns_11_1_1_U10_n_5,mul_8s_3ns_11_1_1_U10_n_6,mul_8s_3ns_11_1_1_U10_n_7,mul_8s_3ns_11_1_1_U10_n_8,mul_8s_3ns_11_1_1_U10_n_9,mul_8s_3ns_11_1_1_U10_n_10,mul_8s_3ns_11_1_1_U10_n_11,mul_8s_3ns_11_1_1_U10_n_12,mul_8s_3ns_11_1_1_U10_n_13}),
        .dout_1(local_temp_V_23_reg_3655),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_21 mul_8s_3ns_11_1_1_U11
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3] }),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U11_n_3,mul_8s_3ns_11_1_1_U11_n_4,mul_8s_3ns_11_1_1_U11_n_5,mul_8s_3ns_11_1_1_U11_n_6,mul_8s_3ns_11_1_1_U11_n_7,mul_8s_3ns_11_1_1_U11_n_8,mul_8s_3ns_11_1_1_U11_n_9,mul_8s_3ns_11_1_1_U11_n_10,mul_8s_3ns_11_1_1_U11_n_11,mul_8s_3ns_11_1_1_U11_n_12,mul_8s_3ns_11_1_1_U11_n_13}),
        .dout_1(local_temp_V_28_reg_3680),
        .dout_2(Q[2]),
        .icmp_ln249_reg_3479_pp0_iter6_reg(icmp_ln249_reg_3479_pp0_iter6_reg),
        .icmp_ln290_reg_3720_pp0_iter6_reg(icmp_ln290_reg_3720_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_22 mul_8s_3ns_11_1_1_U12
       (.P({mul_8s_3ns_11_1_1_U12_n_3,mul_8s_3ns_11_1_1_U12_n_4,mul_8s_3ns_11_1_1_U12_n_5,mul_8s_3ns_11_1_1_U12_n_6,mul_8s_3ns_11_1_1_U12_n_7,mul_8s_3ns_11_1_1_U12_n_8,mul_8s_3ns_11_1_1_U12_n_9,mul_8s_3ns_11_1_1_U12_n_10,mul_8s_3ns_11_1_1_U12_n_11,mul_8s_3ns_11_1_1_U12_n_12,mul_8s_3ns_11_1_1_U12_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_30_reg_3690),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_23 mul_8s_3ns_11_1_1_U13
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U13_n_3,mul_8s_3ns_11_1_1_U13_n_4,mul_8s_3ns_11_1_1_U13_n_5,mul_8s_3ns_11_1_1_U13_n_6,mul_8s_3ns_11_1_1_U13_n_7,mul_8s_3ns_11_1_1_U13_n_8,mul_8s_3ns_11_1_1_U13_n_9,mul_8s_3ns_11_1_1_U13_n_10,mul_8s_3ns_11_1_1_U13_n_11,mul_8s_3ns_11_1_1_U13_n_12,mul_8s_3ns_11_1_1_U13_n_13}),
        .dout_1(local_temp_V_32_reg_3700),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_24 mul_8s_3ns_11_1_1_U2
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U2_n_3,mul_8s_3ns_11_1_1_U2_n_4,mul_8s_3ns_11_1_1_U2_n_5,mul_8s_3ns_11_1_1_U2_n_6,mul_8s_3ns_11_1_1_U2_n_7,mul_8s_3ns_11_1_1_U2_n_8,mul_8s_3ns_11_1_1_U2_n_9,mul_8s_3ns_11_1_1_U2_n_10,mul_8s_3ns_11_1_1_U2_n_11,mul_8s_3ns_11_1_1_U2_n_12,mul_8s_3ns_11_1_1_U2_n_13}),
        .dout_1(local_temp_V_37_reg_3545),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_25 mul_8s_3ns_11_1_1_U3
       (.P({mul_8s_3ns_11_1_1_U3_n_3,mul_8s_3ns_11_1_1_U3_n_4,mul_8s_3ns_11_1_1_U3_n_5,mul_8s_3ns_11_1_1_U3_n_6,mul_8s_3ns_11_1_1_U3_n_7,mul_8s_3ns_11_1_1_U3_n_8,mul_8s_3ns_11_1_1_U3_n_9,mul_8s_3ns_11_1_1_U3_n_10,mul_8s_3ns_11_1_1_U3_n_11,mul_8s_3ns_11_1_1_U3_n_12,mul_8s_3ns_11_1_1_U3_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_39_reg_3555),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_26 mul_8s_3ns_11_1_1_U4
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U4_n_3,mul_8s_3ns_11_1_1_U4_n_4,mul_8s_3ns_11_1_1_U4_n_5,mul_8s_3ns_11_1_1_U4_n_6,mul_8s_3ns_11_1_1_U4_n_7,mul_8s_3ns_11_1_1_U4_n_8,mul_8s_3ns_11_1_1_U4_n_9,mul_8s_3ns_11_1_1_U4_n_10,mul_8s_3ns_11_1_1_U4_n_11,mul_8s_3ns_11_1_1_U4_n_12,mul_8s_3ns_11_1_1_U4_n_13}),
        .dout_1(local_temp_V_41_reg_3565),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_27 mul_8s_3ns_11_1_1_U5
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U5_n_3,mul_8s_3ns_11_1_1_U5_n_4,mul_8s_3ns_11_1_1_U5_n_5,mul_8s_3ns_11_1_1_U5_n_6,mul_8s_3ns_11_1_1_U5_n_7,mul_8s_3ns_11_1_1_U5_n_8,mul_8s_3ns_11_1_1_U5_n_9,mul_8s_3ns_11_1_1_U5_n_10,mul_8s_3ns_11_1_1_U5_n_11,mul_8s_3ns_11_1_1_U5_n_12,mul_8s_3ns_11_1_1_U5_n_13}),
        .dout_1(local_temp_V_9_reg_3590),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_28 mul_8s_3ns_11_1_1_U6
       (.P({mul_8s_3ns_11_1_1_U6_n_3,mul_8s_3ns_11_1_1_U6_n_4,mul_8s_3ns_11_1_1_U6_n_5,mul_8s_3ns_11_1_1_U6_n_6,mul_8s_3ns_11_1_1_U6_n_7,mul_8s_3ns_11_1_1_U6_n_8,mul_8s_3ns_11_1_1_U6_n_9,mul_8s_3ns_11_1_1_U6_n_10,mul_8s_3ns_11_1_1_U6_n_11,mul_8s_3ns_11_1_1_U6_n_12,mul_8s_3ns_11_1_1_U6_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_12_reg_3600),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_29 mul_8s_3ns_11_1_1_U7
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U7_n_3,mul_8s_3ns_11_1_1_U7_n_4,mul_8s_3ns_11_1_1_U7_n_5,mul_8s_3ns_11_1_1_U7_n_6,mul_8s_3ns_11_1_1_U7_n_7,mul_8s_3ns_11_1_1_U7_n_8,mul_8s_3ns_11_1_1_U7_n_9,mul_8s_3ns_11_1_1_U7_n_10,mul_8s_3ns_11_1_1_U7_n_11,mul_8s_3ns_11_1_1_U7_n_12,mul_8s_3ns_11_1_1_U7_n_13}),
        .dout_1(local_temp_V_14_reg_3610),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_30 mul_8s_3ns_11_1_1_U8
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U8_n_3,mul_8s_3ns_11_1_1_U8_n_4,mul_8s_3ns_11_1_1_U8_n_5,mul_8s_3ns_11_1_1_U8_n_6,mul_8s_3ns_11_1_1_U8_n_7,mul_8s_3ns_11_1_1_U8_n_8,mul_8s_3ns_11_1_1_U8_n_9,mul_8s_3ns_11_1_1_U8_n_10,mul_8s_3ns_11_1_1_U8_n_11,mul_8s_3ns_11_1_1_U8_n_12,mul_8s_3ns_11_1_1_U8_n_13}),
        .dout_1(local_temp_V_19_reg_3635),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_31 mul_8s_3ns_11_1_1_U9
       (.P({mul_8s_3ns_11_1_1_U9_n_3,mul_8s_3ns_11_1_1_U9_n_4,mul_8s_3ns_11_1_1_U9_n_5,mul_8s_3ns_11_1_1_U9_n_6,mul_8s_3ns_11_1_1_U9_n_7,mul_8s_3ns_11_1_1_U9_n_8,mul_8s_3ns_11_1_1_U9_n_9,mul_8s_3ns_11_1_1_U9_n_10,mul_8s_3ns_11_1_1_U9_n_11,mul_8s_3ns_11_1_1_U9_n_12,mul_8s_3ns_11_1_1_U9_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9] }),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_21_reg_3645),
        .r_V_1_reg_37370(r_V_1_reg_37370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mux_325_27_1_1 mux_325_27_1_1_U1
       (.Q(inputBuf_V_31_fu_488),
        .mux_4_0(mux_4_0),
        .mux_4_1(mux_4_1),
        .p_reg_reg(ap_sig_allocacmp_sf_1),
        .p_reg_reg_i_18__0_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .p_reg_reg_i_18__0_1(inputBuf_V_23_fu_456),
        .p_reg_reg_i_18__0_2(inputBuf_V_22_fu_452),
        .p_reg_reg_i_18__0_3(inputBuf_V_21_fu_448),
        .p_reg_reg_i_18__0_4(inputBuf_V_20_fu_444),
        .p_reg_reg_i_18__0_5(inputBuf_V_19_fu_440),
        .p_reg_reg_i_18__0_6(inputBuf_V_18_fu_436),
        .p_reg_reg_i_18__0_7(inputBuf_V_17_fu_432),
        .p_reg_reg_i_18__0_8(inputBuf_V_16_fu_428),
        .p_reg_reg_i_19__0_0(inputBuf_V_30_fu_484),
        .p_reg_reg_i_19__0_1(inputBuf_V_29_fu_480),
        .p_reg_reg_i_19__0_2(inputBuf_V_28_fu_476),
        .p_reg_reg_i_19__0_3(inputBuf_V_27_fu_472),
        .p_reg_reg_i_19__0_4(inputBuf_V_26_fu_468),
        .p_reg_reg_i_19__0_5(inputBuf_V_25_fu_464),
        .p_reg_reg_i_19__0_6(inputBuf_V_24_fu_460),
        .p_reg_reg_i_20__1_0(flow_control_loop_pipe_sequential_init_U_n_76),
        .p_reg_reg_i_20__1_1(inputBuf_V_7_fu_392),
        .p_reg_reg_i_20__1_2(inputBuf_V_6_fu_388),
        .p_reg_reg_i_20__1_3(inputBuf_V_5_fu_384),
        .p_reg_reg_i_20__1_4(inputBuf_V_4_fu_380),
        .p_reg_reg_i_20__1_5(inputBuf_V_3_fu_376),
        .p_reg_reg_i_20__1_6(inputBuf_V_2_fu_372),
        .p_reg_reg_i_20__1_7(inputBuf_V_1_fu_368),
        .p_reg_reg_i_20__1_8(inputBuf_V_fu_364),
        .p_reg_reg_i_21__0_0(inputBuf_V_15_fu_424),
        .p_reg_reg_i_21__0_1(inputBuf_V_14_fu_420),
        .p_reg_reg_i_21__0_2(inputBuf_V_13_fu_416),
        .p_reg_reg_i_21__0_3(inputBuf_V_12_fu_412),
        .p_reg_reg_i_21__0_4(inputBuf_V_11_fu_408),
        .p_reg_reg_i_21__0_5(inputBuf_V_10_fu_404),
        .p_reg_reg_i_21__0_6(inputBuf_V_9_fu_400),
        .p_reg_reg_i_21__0_7(inputBuf_V_8_fu_396));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_492[31]_i_10 
       (.I0(nf_fu_1707_p2[11]),
        .I1(nf_fu_1707_p2[13]),
        .I2(nf_fu_1707_p2[12]),
        .I3(nf_fu_1707_p2[21]),
        .I4(\nf_1_fu_492[31]_i_14_n_3 ),
        .O(\nf_1_fu_492[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \nf_1_fu_492[31]_i_11 
       (.I0(nf_fu_1707_p2[28]),
        .I1(nf_fu_1707_p2[29]),
        .I2(nf_fu_1707_p2[3]),
        .I3(nf_fu_1707_p2[30]),
        .O(\nf_1_fu_492[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \nf_1_fu_492[31]_i_12 
       (.I0(nf_fu_1707_p2[2]),
        .I1(nf_fu_1707_p2[19]),
        .I2(nf_fu_1707_p2[25]),
        .I3(nf_fu_1707_p2[15]),
        .O(\nf_1_fu_492[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \nf_1_fu_492[31]_i_13 
       (.I0(nf_fu_1707_p2[31]),
        .I1(nf_fu_1707_p2[8]),
        .I2(nf_fu_1707_p2[1]),
        .I3(nf_fu_1707_p2[18]),
        .O(\nf_1_fu_492[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_492[31]_i_14 
       (.I0(nf_fu_1707_p2[17]),
        .I1(nf_fu_1707_p2[22]),
        .I2(nf_fu_1707_p2[16]),
        .I3(nf_fu_1707_p2[6]),
        .O(\nf_1_fu_492[31]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_492[31]_i_8 
       (.I0(nf_fu_1707_p2[10]),
        .I1(nf_fu_1707_p2[24]),
        .I2(nf_fu_1707_p2[7]),
        .I3(nf_fu_1707_p2[27]),
        .I4(\nf_1_fu_492[31]_i_12_n_3 ),
        .O(\nf_1_fu_492[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_492[31]_i_9 
       (.I0(nf_fu_1707_p2[4]),
        .I1(nf_fu_1707_p2[20]),
        .I2(nf_fu_1707_p2[23]),
        .I3(nf_fu_1707_p2[26]),
        .I4(\nf_1_fu_492[31]_i_13_n_3 ),
        .O(\nf_1_fu_492[31]_i_9_n_3 ));
  FDRE \nf_1_fu_492_reg[0] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[0]),
        .Q(\nf_1_fu_492_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[10] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[10]),
        .Q(\nf_1_fu_492_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[11] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[11]),
        .Q(\nf_1_fu_492_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[12] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[12]),
        .Q(\nf_1_fu_492_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[13] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[13]),
        .Q(\nf_1_fu_492_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[14] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[14]),
        .Q(\nf_1_fu_492_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[15] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[15]),
        .Q(\nf_1_fu_492_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[16] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[16]),
        .Q(\nf_1_fu_492_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[17] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[17]),
        .Q(\nf_1_fu_492_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[18] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[18]),
        .Q(\nf_1_fu_492_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[19] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[19]),
        .Q(\nf_1_fu_492_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[1] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[1]),
        .Q(\nf_1_fu_492_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[20] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[20]),
        .Q(\nf_1_fu_492_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[21] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[21]),
        .Q(\nf_1_fu_492_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[22] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[22]),
        .Q(\nf_1_fu_492_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[23] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[23]),
        .Q(\nf_1_fu_492_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[24] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[24]),
        .Q(\nf_1_fu_492_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[25] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[25]),
        .Q(\nf_1_fu_492_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[26] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[26]),
        .Q(\nf_1_fu_492_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[27] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[27]),
        .Q(\nf_1_fu_492_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[28] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[28]),
        .Q(\nf_1_fu_492_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[29] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[29]),
        .Q(\nf_1_fu_492_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[2] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[2]),
        .Q(\nf_1_fu_492_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[30] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[30]),
        .Q(\nf_1_fu_492_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[31] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[31]),
        .Q(\nf_1_fu_492_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[3] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[3]),
        .Q(\nf_1_fu_492_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[4] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[4]),
        .Q(\nf_1_fu_492_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[5] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[5]),
        .Q(\nf_1_fu_492_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[6] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[6]),
        .Q(\nf_1_fu_492_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[7] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[7]),
        .Q(\nf_1_fu_492_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[8] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[8]),
        .Q(\nf_1_fu_492_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \nf_1_fu_492_reg[9] 
       (.C(ap_clk),
        .CE(nf_1_fu_492),
        .D(nf_fu_1707_p2[9]),
        .Q(\nf_1_fu_492_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_3770[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(ap_NS_iter2_fsm179_out),
        .I2(icmp_ln249_reg_3479),
        .I3(r_V_6_reg_3770[0]),
        .O(\r_V_6_reg_3770[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_3770[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(ap_NS_iter2_fsm179_out),
        .I2(icmp_ln249_reg_3479),
        .I3(r_V_6_reg_3770[1]),
        .O(\r_V_6_reg_3770[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_3770[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(ap_NS_iter2_fsm179_out),
        .I2(icmp_ln249_reg_3479),
        .I3(r_V_6_reg_3770[2]),
        .O(\r_V_6_reg_3770[2]_i_1_n_3 ));
  FDRE \r_V_6_reg_3770_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_3770[0]_i_1_n_3 ),
        .Q(r_V_6_reg_3770[0]),
        .R(1'b0));
  FDRE \r_V_6_reg_3770_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_3770[1]_i_1_n_3 ),
        .Q(r_V_6_reg_3770[1]),
        .R(1'b0));
  FDRE \r_V_6_reg_3770_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_3770[2]_i_1_n_3 ),
        .Q(r_V_6_reg_3770[2]),
        .R(1'b0));
  FDRE \sf_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[0]),
        .Q(\sf_fu_340_reg_n_3_[0] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[10] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[10]),
        .Q(\sf_fu_340_reg_n_3_[10] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[11] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[11]),
        .Q(\sf_fu_340_reg_n_3_[11] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[12] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[12]),
        .Q(\sf_fu_340_reg_n_3_[12] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[13] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[13]),
        .Q(\sf_fu_340_reg_n_3_[13] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[14] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[14]),
        .Q(\sf_fu_340_reg_n_3_[14] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[15] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[15]),
        .Q(\sf_fu_340_reg_n_3_[15] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[16] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[16]),
        .Q(\sf_fu_340_reg_n_3_[16] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[17] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[17]),
        .Q(\sf_fu_340_reg_n_3_[17] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[18] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[18]),
        .Q(\sf_fu_340_reg_n_3_[18] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[19] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[19]),
        .Q(\sf_fu_340_reg_n_3_[19] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[1]),
        .Q(\sf_fu_340_reg_n_3_[1] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[20] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[20]),
        .Q(\sf_fu_340_reg_n_3_[20] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[21] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[21]),
        .Q(\sf_fu_340_reg_n_3_[21] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[22] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[22]),
        .Q(\sf_fu_340_reg_n_3_[22] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[23] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[23]),
        .Q(\sf_fu_340_reg_n_3_[23] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[24] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[24]),
        .Q(\sf_fu_340_reg_n_3_[24] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[25] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[25]),
        .Q(\sf_fu_340_reg_n_3_[25] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[26] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[26]),
        .Q(\sf_fu_340_reg_n_3_[26] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[27] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[27]),
        .Q(\sf_fu_340_reg_n_3_[27] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[28] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[28]),
        .Q(\sf_fu_340_reg_n_3_[28] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[29] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[29]),
        .Q(\sf_fu_340_reg_n_3_[29] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[2]),
        .Q(\sf_fu_340_reg_n_3_[2] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[30] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[30]),
        .Q(\sf_fu_340_reg_n_3_[30] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[31] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[31]),
        .Q(\sf_fu_340_reg_n_3_[31] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[3]),
        .Q(\sf_fu_340_reg_n_3_[3] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[4]),
        .Q(\sf_fu_340_reg_n_3_[4] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[5]),
        .Q(\sf_fu_340_reg_n_3_[5] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[6]),
        .Q(\sf_fu_340_reg_n_3_[6] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[7]),
        .Q(\sf_fu_340_reg_n_3_[7] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[8] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[8]),
        .Q(\sf_fu_340_reg_n_3_[8] ),
        .R(nf_1_fu_492));
  FDRE \sf_fu_340_reg[9] 
       (.C(ap_clk),
        .CE(sf_fu_340),
        .D(sf_2_fu_1690_p2[9]),
        .Q(\sf_fu_340_reg_n_3_[9] ),
        .R(nf_1_fu_492));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    D,
    E,
    \sf_fu_340_reg[3] ,
    \B_V_data_1_state_reg[0] ,
    \sf_fu_340_reg[1] ,
    \sf_fu_340_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \nf_1_fu_492_reg[31] ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_loop_init_int_reg_0,
    \i_fu_344_reg[8] ,
    B,
    A,
    \B_V_data_1_payload_B_reg[26] ,
    ap_NS_iter1_fsm,
    \icmp_ln272_reg_3532_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    icmp_ln290_fu_1696_p2,
    SR,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg,
    \sf_fu_340_reg[2] ,
    \sf_fu_340_reg[2]_0 ,
    \sf_fu_340_reg[0]_0 ,
    \sf_fu_340_reg[0]_1 ,
    \sf_fu_340_reg[0]_2 ,
    \sf_fu_340_reg[0]_3 ,
    \sf_fu_340_reg[2]_1 ,
    \sf_fu_340_reg[2]_2 ,
    \sf_fu_340_reg[3]_0 ,
    \sf_fu_340_reg[4] ,
    \sf_fu_340_reg[4]_0 ,
    \sf_fu_340_reg[0]_4 ,
    \sf_fu_340_reg[4]_1 ,
    \sf_fu_340_reg[3]_1 ,
    \sf_fu_340_reg[4]_2 ,
    \sf_fu_340_reg[3]_2 ,
    \sf_fu_340_reg[4]_3 ,
    \sf_fu_340_reg[3]_3 ,
    \sf_fu_340_reg[4]_4 ,
    \sf_fu_340_reg[4]_5 ,
    \sf_fu_340_reg[2]_3 ,
    \sf_fu_340_reg[0]_5 ,
    \sf_fu_340_reg[0]_6 ,
    \sf_fu_340_reg[0]_7 ,
    \sf_fu_340_reg[0]_8 ,
    \sf_fu_340_reg[0]_9 ,
    \sf_fu_340_reg[1]_0 ,
    \sf_fu_340_reg[0]_10 ,
    \sf_fu_340_reg[3]_4 ,
    \sf_fu_340_reg[4]_6 ,
    \sf_fu_340_reg[0]_11 ,
    \sf_fu_340_reg[31] ,
    \B_V_data_1_payload_B_reg[23] ,
    i_2_fu_980_p2,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    \icmp_ln249_reg_3479_reg[0] ,
    ap_clk,
    Q,
    ap_NS_fsm10_out,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
    ap_rst_n,
    \sf_fu_340_reg[31]_0 ,
    \nf_1_fu_492[31]_i_3_0 ,
    \nf_1_fu_492_reg[31]_0 ,
    in0_V_TVALID_int_regslice,
    \ap_CS_iter1_fsm_reg[1] ,
    weights_V_TVALID_int_regslice,
    \i_fu_344_reg[0] ,
    p_reg_reg,
    mux_4_1,
    mux_4_0,
    ap_CS_iter1_fsm_state2,
    \icmp_ln272_reg_3532_reg[0]_0 ,
    ap_loop_exit_ready_pp0_iter7_reg,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_3720_pp0_iter6_reg,
    icmp_ln249_reg_3479_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    \i_fu_344_reg[4] ,
    \i_fu_344_reg[4]_0 ,
    \i_fu_344_reg[4]_1 ,
    \i_fu_344_reg[8]_0 ,
    \i_fu_344_reg[8]_1 ,
    \i_fu_344_reg[8]_2 ,
    \i_fu_344_reg[12] ,
    \i_fu_344_reg[12]_0 ,
    \i_fu_344_reg[16] ,
    \i_fu_344_reg[16]_0 ,
    \i_fu_344_reg[16]_1 ,
    \i_fu_344_reg[18] ,
    \icmp_ln290_reg_3720_reg[0] ,
    \icmp_ln290_reg_3720_reg[0]_0 ,
    \icmp_ln290_reg_3720_reg[0]_1 ,
    \icmp_ln290_reg_3720_reg[0]_2 ,
    \nf_1_fu_492_reg[0] ,
    \nf_1_fu_492_reg[0]_0 ,
    \nf_1_fu_492_reg[0]_1 ,
    \i_fu_344_reg[16]_2 ,
    \i_fu_344_reg[0]_0 ,
    \i_fu_344_reg[0]_1 ,
    \i_fu_344_reg[0]_2 ,
    \i_fu_344_reg[12]_1 ,
    \icmp_ln290_reg_3720[0]_i_3_0 ,
    \icmp_ln290_reg_3720[0]_i_3_1 ,
    \i_fu_344_reg[12]_2 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    icmp_ln249_reg_3479);
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [3:0]\sf_fu_340_reg[3] ;
  output \B_V_data_1_state_reg[0] ;
  output \sf_fu_340_reg[1] ;
  output [0:0]\sf_fu_340_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [31:0]\nf_1_fu_492_reg[31] ;
  output [0:0]\B_V_data_1_state_reg[0]_0 ;
  output ap_loop_init_int_reg_0;
  output \i_fu_344_reg[8] ;
  output [2:0]B;
  output [2:0]A;
  output [2:0]\B_V_data_1_payload_B_reg[26] ;
  output [0:0]ap_NS_iter1_fsm;
  output \icmp_ln272_reg_3532_reg[0] ;
  output [0:0]\B_V_data_1_state_reg[0]_1 ;
  output icmp_ln290_fu_1696_p2;
  output [0:0]SR;
  output [0:0]grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg;
  output [0:0]\sf_fu_340_reg[2] ;
  output [0:0]\sf_fu_340_reg[2]_0 ;
  output [0:0]\sf_fu_340_reg[0]_0 ;
  output [0:0]\sf_fu_340_reg[0]_1 ;
  output [0:0]\sf_fu_340_reg[0]_2 ;
  output [0:0]\sf_fu_340_reg[0]_3 ;
  output [0:0]\sf_fu_340_reg[2]_1 ;
  output [0:0]\sf_fu_340_reg[2]_2 ;
  output [0:0]\sf_fu_340_reg[3]_0 ;
  output [0:0]\sf_fu_340_reg[4] ;
  output [0:0]\sf_fu_340_reg[4]_0 ;
  output \sf_fu_340_reg[0]_4 ;
  output [0:0]\sf_fu_340_reg[4]_1 ;
  output [0:0]\sf_fu_340_reg[3]_1 ;
  output [0:0]\sf_fu_340_reg[4]_2 ;
  output [0:0]\sf_fu_340_reg[3]_2 ;
  output [0:0]\sf_fu_340_reg[4]_3 ;
  output [0:0]\sf_fu_340_reg[3]_3 ;
  output [0:0]\sf_fu_340_reg[4]_4 ;
  output [0:0]\sf_fu_340_reg[4]_5 ;
  output [0:0]\sf_fu_340_reg[2]_3 ;
  output [0:0]\sf_fu_340_reg[0]_5 ;
  output [0:0]\sf_fu_340_reg[0]_6 ;
  output [0:0]\sf_fu_340_reg[0]_7 ;
  output [0:0]\sf_fu_340_reg[0]_8 ;
  output [0:0]\sf_fu_340_reg[0]_9 ;
  output [0:0]\sf_fu_340_reg[1]_0 ;
  output [0:0]\sf_fu_340_reg[0]_10 ;
  output [0:0]\sf_fu_340_reg[3]_4 ;
  output [0:0]\sf_fu_340_reg[4]_6 ;
  output [0:0]\sf_fu_340_reg[0]_11 ;
  output [31:0]\sf_fu_340_reg[31] ;
  output [17:0]\B_V_data_1_payload_B_reg[23] ;
  output [17:0]i_2_fu_980_p2;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output \icmp_ln249_reg_3479_reg[0] ;
  input ap_clk;
  input [2:0]Q;
  input ap_NS_fsm10_out;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  input ap_rst_n;
  input [31:0]\sf_fu_340_reg[31]_0 ;
  input \nf_1_fu_492[31]_i_3_0 ;
  input [31:0]\nf_1_fu_492_reg[31]_0 ;
  input in0_V_TVALID_int_regslice;
  input \ap_CS_iter1_fsm_reg[1] ;
  input weights_V_TVALID_int_regslice;
  input \i_fu_344_reg[0] ;
  input [26:0]p_reg_reg;
  input [26:0]mux_4_1;
  input [26:0]mux_4_0;
  input ap_CS_iter1_fsm_state2;
  input \icmp_ln272_reg_3532_reg[0]_0 ;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_3720_pp0_iter6_reg;
  input icmp_ln249_reg_3479_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input \i_fu_344_reg[4] ;
  input \i_fu_344_reg[4]_0 ;
  input \i_fu_344_reg[4]_1 ;
  input \i_fu_344_reg[8]_0 ;
  input \i_fu_344_reg[8]_1 ;
  input \i_fu_344_reg[8]_2 ;
  input \i_fu_344_reg[12] ;
  input \i_fu_344_reg[12]_0 ;
  input \i_fu_344_reg[16] ;
  input \i_fu_344_reg[16]_0 ;
  input \i_fu_344_reg[16]_1 ;
  input \i_fu_344_reg[18] ;
  input \icmp_ln290_reg_3720_reg[0] ;
  input \icmp_ln290_reg_3720_reg[0]_0 ;
  input \icmp_ln290_reg_3720_reg[0]_1 ;
  input \icmp_ln290_reg_3720_reg[0]_2 ;
  input \nf_1_fu_492_reg[0] ;
  input \nf_1_fu_492_reg[0]_0 ;
  input \nf_1_fu_492_reg[0]_1 ;
  input \i_fu_344_reg[16]_2 ;
  input \i_fu_344_reg[0]_0 ;
  input \i_fu_344_reg[0]_1 ;
  input \i_fu_344_reg[0]_2 ;
  input \i_fu_344_reg[12]_1 ;
  input \icmp_ln290_reg_3720[0]_i_3_0 ;
  input \icmp_ln290_reg_3720[0]_i_3_1 ;
  input \i_fu_344_reg[12]_2 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input icmp_ln249_reg_3479;

  wire [2:0]A;
  wire [2:0]B;
  wire [17:0]\B_V_data_1_payload_B_reg[23] ;
  wire [2:0]\B_V_data_1_payload_B_reg[26] ;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_1 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_iter1_fsm[1]_i_2_n_3 ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_fsm10_out;
  wire [0:0]ap_NS_iter1_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [18:0]ap_sig_allocacmp_i_1;
  wire [31:0]ap_sig_allocacmp_nf_2;
  wire [4:4]ap_sig_allocacmp_sf_1;
  wire [31:5]ap_sig_allocacmp_sf_1__0;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  wire [0:0]grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg;
  wire [17:0]i_2_fu_980_p2;
  wire \i_fu_344_reg[0] ;
  wire \i_fu_344_reg[0]_0 ;
  wire \i_fu_344_reg[0]_1 ;
  wire \i_fu_344_reg[0]_2 ;
  wire \i_fu_344_reg[12] ;
  wire \i_fu_344_reg[12]_0 ;
  wire \i_fu_344_reg[12]_1 ;
  wire \i_fu_344_reg[12]_2 ;
  wire \i_fu_344_reg[12]_i_1_n_3 ;
  wire \i_fu_344_reg[12]_i_1_n_4 ;
  wire \i_fu_344_reg[12]_i_1_n_5 ;
  wire \i_fu_344_reg[12]_i_1_n_6 ;
  wire \i_fu_344_reg[16] ;
  wire \i_fu_344_reg[16]_0 ;
  wire \i_fu_344_reg[16]_1 ;
  wire \i_fu_344_reg[16]_2 ;
  wire \i_fu_344_reg[16]_i_1_n_3 ;
  wire \i_fu_344_reg[16]_i_1_n_4 ;
  wire \i_fu_344_reg[16]_i_1_n_5 ;
  wire \i_fu_344_reg[16]_i_1_n_6 ;
  wire \i_fu_344_reg[18] ;
  wire \i_fu_344_reg[18]_i_2_n_6 ;
  wire \i_fu_344_reg[4] ;
  wire \i_fu_344_reg[4]_0 ;
  wire \i_fu_344_reg[4]_1 ;
  wire \i_fu_344_reg[4]_i_1_n_3 ;
  wire \i_fu_344_reg[4]_i_1_n_4 ;
  wire \i_fu_344_reg[4]_i_1_n_5 ;
  wire \i_fu_344_reg[4]_i_1_n_6 ;
  wire \i_fu_344_reg[8] ;
  wire \i_fu_344_reg[8]_0 ;
  wire \i_fu_344_reg[8]_1 ;
  wire \i_fu_344_reg[8]_2 ;
  wire \i_fu_344_reg[8]_i_1_n_3 ;
  wire \i_fu_344_reg[8]_i_1_n_4 ;
  wire \i_fu_344_reg[8]_i_1_n_5 ;
  wire \i_fu_344_reg[8]_i_1_n_6 ;
  wire icmp_ln249_fu_974_p2;
  wire icmp_ln249_reg_3479;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire \icmp_ln249_reg_3479_reg[0] ;
  wire \icmp_ln272_reg_3532[0]_i_10_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_2_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_3_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_4_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_5_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_6_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_7_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_8_n_3 ;
  wire \icmp_ln272_reg_3532[0]_i_9_n_3 ;
  wire \icmp_ln272_reg_3532_reg[0] ;
  wire \icmp_ln272_reg_3532_reg[0]_0 ;
  wire icmp_ln290_fu_1696_p2;
  wire \icmp_ln290_reg_3720[0]_i_10_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_11_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_12_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_13_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_14_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_15_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_16_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_22_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_24_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_25_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_3_0 ;
  wire \icmp_ln290_reg_3720[0]_i_3_1 ;
  wire \icmp_ln290_reg_3720[0]_i_4_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_5_n_3 ;
  wire \icmp_ln290_reg_3720[0]_i_9_n_3 ;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire \icmp_ln290_reg_3720_reg[0] ;
  wire \icmp_ln290_reg_3720_reg[0]_0 ;
  wire \icmp_ln290_reg_3720_reg[0]_1 ;
  wire \icmp_ln290_reg_3720_reg[0]_2 ;
  wire in0_V_TVALID_int_regslice;
  wire [26:0]mux_4_0;
  wire [26:0]mux_4_1;
  wire \nf_1_fu_492[31]_i_3_0 ;
  wire \nf_1_fu_492[31]_i_3_n_3 ;
  wire \nf_1_fu_492[31]_i_7_n_3 ;
  wire \nf_1_fu_492_reg[0] ;
  wire \nf_1_fu_492_reg[0]_0 ;
  wire \nf_1_fu_492_reg[0]_1 ;
  wire \nf_1_fu_492_reg[12]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[12]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[12]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[12]_i_1_n_6 ;
  wire \nf_1_fu_492_reg[16]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[16]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[16]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[16]_i_1_n_6 ;
  wire \nf_1_fu_492_reg[20]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[20]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[20]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[20]_i_1_n_6 ;
  wire \nf_1_fu_492_reg[24]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[24]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[24]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[24]_i_1_n_6 ;
  wire \nf_1_fu_492_reg[28]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[28]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[28]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[28]_i_1_n_6 ;
  wire [31:0]\nf_1_fu_492_reg[31] ;
  wire [31:0]\nf_1_fu_492_reg[31]_0 ;
  wire \nf_1_fu_492_reg[31]_i_2_n_5 ;
  wire \nf_1_fu_492_reg[31]_i_2_n_6 ;
  wire \nf_1_fu_492_reg[4]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[4]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[4]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[4]_i_1_n_6 ;
  wire \nf_1_fu_492_reg[8]_i_1_n_3 ;
  wire \nf_1_fu_492_reg[8]_i_1_n_4 ;
  wire \nf_1_fu_492_reg[8]_i_1_n_5 ;
  wire \nf_1_fu_492_reg[8]_i_1_n_6 ;
  wire out_V_TREADY_int_regslice;
  wire [26:0]p_reg_reg;
  wire \sf_fu_340[4]_i_3_n_3 ;
  wire \sf_fu_340[4]_i_4_n_3 ;
  wire \sf_fu_340[4]_i_5_n_3 ;
  wire \sf_fu_340[4]_i_6_n_3 ;
  wire [0:0]\sf_fu_340_reg[0] ;
  wire [0:0]\sf_fu_340_reg[0]_0 ;
  wire [0:0]\sf_fu_340_reg[0]_1 ;
  wire [0:0]\sf_fu_340_reg[0]_10 ;
  wire [0:0]\sf_fu_340_reg[0]_11 ;
  wire [0:0]\sf_fu_340_reg[0]_2 ;
  wire [0:0]\sf_fu_340_reg[0]_3 ;
  wire \sf_fu_340_reg[0]_4 ;
  wire [0:0]\sf_fu_340_reg[0]_5 ;
  wire [0:0]\sf_fu_340_reg[0]_6 ;
  wire [0:0]\sf_fu_340_reg[0]_7 ;
  wire [0:0]\sf_fu_340_reg[0]_8 ;
  wire [0:0]\sf_fu_340_reg[0]_9 ;
  wire \sf_fu_340_reg[12]_i_1_n_3 ;
  wire \sf_fu_340_reg[12]_i_1_n_4 ;
  wire \sf_fu_340_reg[12]_i_1_n_5 ;
  wire \sf_fu_340_reg[12]_i_1_n_6 ;
  wire \sf_fu_340_reg[16]_i_1_n_3 ;
  wire \sf_fu_340_reg[16]_i_1_n_4 ;
  wire \sf_fu_340_reg[16]_i_1_n_5 ;
  wire \sf_fu_340_reg[16]_i_1_n_6 ;
  wire \sf_fu_340_reg[1] ;
  wire [0:0]\sf_fu_340_reg[1]_0 ;
  wire \sf_fu_340_reg[20]_i_1_n_3 ;
  wire \sf_fu_340_reg[20]_i_1_n_4 ;
  wire \sf_fu_340_reg[20]_i_1_n_5 ;
  wire \sf_fu_340_reg[20]_i_1_n_6 ;
  wire \sf_fu_340_reg[24]_i_1_n_3 ;
  wire \sf_fu_340_reg[24]_i_1_n_4 ;
  wire \sf_fu_340_reg[24]_i_1_n_5 ;
  wire \sf_fu_340_reg[24]_i_1_n_6 ;
  wire \sf_fu_340_reg[28]_i_1_n_3 ;
  wire \sf_fu_340_reg[28]_i_1_n_4 ;
  wire \sf_fu_340_reg[28]_i_1_n_5 ;
  wire \sf_fu_340_reg[28]_i_1_n_6 ;
  wire [0:0]\sf_fu_340_reg[2] ;
  wire [0:0]\sf_fu_340_reg[2]_0 ;
  wire [0:0]\sf_fu_340_reg[2]_1 ;
  wire [0:0]\sf_fu_340_reg[2]_2 ;
  wire [0:0]\sf_fu_340_reg[2]_3 ;
  wire [31:0]\sf_fu_340_reg[31] ;
  wire [31:0]\sf_fu_340_reg[31]_0 ;
  wire \sf_fu_340_reg[31]_i_3_n_5 ;
  wire \sf_fu_340_reg[31]_i_3_n_6 ;
  wire [3:0]\sf_fu_340_reg[3] ;
  wire [0:0]\sf_fu_340_reg[3]_0 ;
  wire [0:0]\sf_fu_340_reg[3]_1 ;
  wire [0:0]\sf_fu_340_reg[3]_2 ;
  wire [0:0]\sf_fu_340_reg[3]_3 ;
  wire [0:0]\sf_fu_340_reg[3]_4 ;
  wire [0:0]\sf_fu_340_reg[4] ;
  wire [0:0]\sf_fu_340_reg[4]_0 ;
  wire [0:0]\sf_fu_340_reg[4]_1 ;
  wire [0:0]\sf_fu_340_reg[4]_2 ;
  wire [0:0]\sf_fu_340_reg[4]_3 ;
  wire [0:0]\sf_fu_340_reg[4]_4 ;
  wire [0:0]\sf_fu_340_reg[4]_5 ;
  wire [0:0]\sf_fu_340_reg[4]_6 ;
  wire \sf_fu_340_reg[4]_i_1_n_3 ;
  wire \sf_fu_340_reg[4]_i_1_n_4 ;
  wire \sf_fu_340_reg[4]_i_1_n_5 ;
  wire \sf_fu_340_reg[4]_i_1_n_6 ;
  wire \sf_fu_340_reg[8]_i_1_n_3 ;
  wire \sf_fu_340_reg[8]_i_1_n_4 ;
  wire \sf_fu_340_reg[8]_i_1_n_5 ;
  wire \sf_fu_340_reg[8]_i_1_n_6 ;
  wire weights_V_TVALID_int_regslice;
  wire [3:1]\NLW_i_fu_344_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_344_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_nf_1_fu_492_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_nf_1_fu_492_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_sf_fu_340_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sf_fu_340_reg[31]_i_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(weights_V_TVALID_int_regslice),
        .I3(\ap_CS_iter1_fsm_reg[1] ),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001101)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(ap_NS_fsm10_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[2]),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_iter1_fsm[1]_i_1 
       (.I0(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I1(\ap_CS_iter1_fsm_reg[1] ),
        .I2(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter1_fsm));
  LUT6 #(
    .INIT(64'hFFFF01FFFFFF55FF)) 
    \ap_CS_iter1_fsm[1]_i_2 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I4(\ap_CS_iter1_fsm_reg[1] ),
        .I5(weights_V_TVALID_int_regslice),
        .O(\ap_CS_iter1_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  LUT6 #(
    .INIT(64'hAAAA80AA00000000)) 
    ap_done_cache_i_2
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I4(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(icmp_ln249_fu_974_p2),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_1 
       (.I0(p_reg_reg[10]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[10]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[10]),
        .O(\B_V_data_1_payload_B_reg[23] [7]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_1 
       (.I0(p_reg_reg[11]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[11]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[11]),
        .O(\B_V_data_1_payload_B_reg[23] [8]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_1 
       (.I0(p_reg_reg[15]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[15]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[15]),
        .O(\B_V_data_1_payload_B_reg[23] [9]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_1 
       (.I0(p_reg_reg[16]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[16]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[16]),
        .O(\B_V_data_1_payload_B_reg[23] [10]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_1 
       (.I0(p_reg_reg[17]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[17]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[17]),
        .O(\B_V_data_1_payload_B_reg[23] [11]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_1 
       (.I0(p_reg_reg[18]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[18]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[18]),
        .O(\B_V_data_1_payload_B_reg[23] [12]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_1 
       (.I0(p_reg_reg[19]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[19]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[19]),
        .O(\B_V_data_1_payload_B_reg[23] [13]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_1 
       (.I0(p_reg_reg[20]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[20]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[20]),
        .O(\B_V_data_1_payload_B_reg[23] [14]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_1 
       (.I0(p_reg_reg[21]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[21]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[21]),
        .O(\B_V_data_1_payload_B_reg[23] [15]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_1 
       (.I0(p_reg_reg[22]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[22]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[22]),
        .O(\B_V_data_1_payload_B_reg[23] [16]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_1 
       (.I0(p_reg_reg[23]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[23]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[23]),
        .O(\B_V_data_1_payload_B_reg[23] [17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_1 
       (.I0(p_reg_reg[3]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[3]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[3]),
        .O(\B_V_data_1_payload_B_reg[23] [0]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_1 
       (.I0(p_reg_reg[4]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[4]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[4]),
        .O(\B_V_data_1_payload_B_reg[23] [1]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_1 
       (.I0(p_reg_reg[5]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[5]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[5]),
        .O(\B_V_data_1_payload_B_reg[23] [2]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_1 
       (.I0(p_reg_reg[6]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[6]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[6]),
        .O(\B_V_data_1_payload_B_reg[23] [3]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_1 
       (.I0(p_reg_reg[7]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[7]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[7]),
        .O(\B_V_data_1_payload_B_reg[23] [4]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_1 
       (.I0(p_reg_reg[8]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[8]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[8]),
        .O(\B_V_data_1_payload_B_reg[23] [5]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_1 
       (.I0(p_reg_reg[9]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(mux_4_1[9]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(mux_4_0[9]),
        .O(\B_V_data_1_payload_B_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(icmp_ln249_fu_974_p2),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \i_fu_344[0]_i_1 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(ap_loop_init_int),
        .I2(\i_fu_344_reg[0] ),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[12]_i_2 
       (.I0(\i_fu_344_reg[12]_2 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[12]_i_3 
       (.I0(\i_fu_344_reg[12]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[12]_i_4 
       (.I0(\i_fu_344_reg[12]_1 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[12]_i_5 
       (.I0(\i_fu_344_reg[12] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[16]_i_2 
       (.I0(\i_fu_344_reg[16]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[16]_i_3 
       (.I0(\i_fu_344_reg[16]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[16]_i_4 
       (.I0(\i_fu_344_reg[16] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[16]_i_5 
       (.I0(\i_fu_344_reg[16]_2 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_344[18]_i_1 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .O(\i_fu_344_reg[8] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[18]_i_3 
       (.I0(\i_fu_344_reg[0]_1 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[18]_i_4 
       (.I0(\i_fu_344_reg[18] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[4]_i_2 
       (.I0(\i_fu_344_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[4]_i_3 
       (.I0(\i_fu_344_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[4]_i_4 
       (.I0(\i_fu_344_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[4]_i_5 
       (.I0(\i_fu_344_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[4]_i_6 
       (.I0(\i_fu_344_reg[0]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[8]_i_2 
       (.I0(\i_fu_344_reg[0]_0 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[8]_i_3 
       (.I0(\i_fu_344_reg[8]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[8]_i_4 
       (.I0(\i_fu_344_reg[8]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_344[8]_i_5 
       (.I0(\i_fu_344_reg[8]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_344_reg[12]_i_1 
       (.CI(\i_fu_344_reg[8]_i_1_n_3 ),
        .CO({\i_fu_344_reg[12]_i_1_n_3 ,\i_fu_344_reg[12]_i_1_n_4 ,\i_fu_344_reg[12]_i_1_n_5 ,\i_fu_344_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_980_p2[11:8]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_344_reg[16]_i_1 
       (.CI(\i_fu_344_reg[12]_i_1_n_3 ),
        .CO({\i_fu_344_reg[16]_i_1_n_3 ,\i_fu_344_reg[16]_i_1_n_4 ,\i_fu_344_reg[16]_i_1_n_5 ,\i_fu_344_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_980_p2[15:12]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_344_reg[18]_i_2 
       (.CI(\i_fu_344_reg[16]_i_1_n_3 ),
        .CO({\NLW_i_fu_344_reg[18]_i_2_CO_UNCONNECTED [3:1],\i_fu_344_reg[18]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_344_reg[18]_i_2_O_UNCONNECTED [3:2],i_2_fu_980_p2[17:16]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_1[18:17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_344_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_344_reg[4]_i_1_n_3 ,\i_fu_344_reg[4]_i_1_n_4 ,\i_fu_344_reg[4]_i_1_n_5 ,\i_fu_344_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_980_p2[3:0]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_344_reg[8]_i_1 
       (.CI(\i_fu_344_reg[4]_i_1_n_3 ),
        .CO({\i_fu_344_reg[8]_i_1_n_3 ,\i_fu_344_reg[8]_i_1_n_4 ,\i_fu_344_reg[8]_i_1_n_5 ,\i_fu_344_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_980_p2[7:4]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln249_reg_3479[0]_i_1 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(icmp_ln249_reg_3479),
        .O(\icmp_ln249_reg_3479_reg[0] ));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln272_reg_3532[0]_i_1 
       (.I0(\icmp_ln272_reg_3532_reg[0]_0 ),
        .I1(\icmp_ln272_reg_3532[0]_i_2_n_3 ),
        .I2(\icmp_ln272_reg_3532[0]_i_3_n_3 ),
        .I3(\icmp_ln272_reg_3532[0]_i_4_n_3 ),
        .I4(\icmp_ln272_reg_3532[0]_i_5_n_3 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\icmp_ln272_reg_3532_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln272_reg_3532[0]_i_10 
       (.I0(\sf_fu_340_reg[3] [0]),
        .I1(\sf_fu_340_reg[3] [1]),
        .O(\icmp_ln272_reg_3532[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3332)) 
    \icmp_ln272_reg_3532[0]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [17]),
        .I1(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I2(\sf_fu_340_reg[31]_0 [6]),
        .I3(\sf_fu_340_reg[31]_0 [15]),
        .I4(\icmp_ln272_reg_3532[0]_i_6_n_3 ),
        .I5(\icmp_ln272_reg_3532[0]_i_7_n_3 ),
        .O(\icmp_ln272_reg_3532[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln272_reg_3532[0]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [16]),
        .I1(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I2(\sf_fu_340_reg[31]_0 [13]),
        .I3(\sf_fu_340_reg[31]_0 [4]),
        .I4(\sf_fu_340_reg[31]_0 [7]),
        .I5(\icmp_ln272_reg_3532[0]_i_8_n_3 ),
        .O(\icmp_ln272_reg_3532[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln272_reg_3532[0]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [20]),
        .I1(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I2(\sf_fu_340_reg[31]_0 [24]),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[31]_0 [11]),
        .I5(\icmp_ln272_reg_3532[0]_i_9_n_3 ),
        .O(\icmp_ln272_reg_3532[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFAEAFAEAFAFAFAE)) 
    \icmp_ln272_reg_3532[0]_i_5 
       (.I0(\icmp_ln272_reg_3532[0]_i_10_n_3 ),
        .I1(\sf_fu_340_reg[31]_0 [18]),
        .I2(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I3(\sf_fu_340_reg[31]_0 [8]),
        .I4(\sf_fu_340_reg[31]_0 [3]),
        .I5(\sf_fu_340_reg[31]_0 [4]),
        .O(\icmp_ln272_reg_3532[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_3532[0]_i_6 
       (.I0(\sf_fu_340_reg[31]_0 [26]),
        .I1(\sf_fu_340_reg[31]_0 [10]),
        .I2(\sf_fu_340_reg[31]_0 [21]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\sf_fu_340_reg[31]_0 [31]),
        .O(\icmp_ln272_reg_3532[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_3532[0]_i_7 
       (.I0(\sf_fu_340_reg[31]_0 [25]),
        .I1(\sf_fu_340_reg[31]_0 [23]),
        .I2(\sf_fu_340_reg[31]_0 [9]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\sf_fu_340_reg[31]_0 [14]),
        .O(\icmp_ln272_reg_3532[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_3532[0]_i_8 
       (.I0(\sf_fu_340_reg[31]_0 [22]),
        .I1(\sf_fu_340_reg[31]_0 [5]),
        .I2(\sf_fu_340_reg[31]_0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\sf_fu_340_reg[31]_0 [19]),
        .O(\icmp_ln272_reg_3532[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_3532[0]_i_9 
       (.I0(\sf_fu_340_reg[31]_0 [29]),
        .I1(\sf_fu_340_reg[31]_0 [12]),
        .I2(\sf_fu_340_reg[31]_0 [27]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\sf_fu_340_reg[31]_0 [30]),
        .O(\icmp_ln272_reg_3532[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0050000000400000)) 
    \icmp_ln290_reg_3720[0]_i_1 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(weights_V_TVALID_int_regslice),
        .I3(\ap_CS_iter1_fsm_reg[1] ),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln290_reg_3720[0]_i_10 
       (.I0(\icmp_ln290_reg_3720[0]_i_3_0 ),
        .I1(\icmp_ln290_reg_3720[0]_i_22_n_3 ),
        .I2(\i_fu_344_reg[0] ),
        .I3(\i_fu_344_reg[16]_1 ),
        .I4(\i_fu_344_reg[16] ),
        .I5(\icmp_ln290_reg_3720[0]_i_3_1 ),
        .O(\icmp_ln290_reg_3720[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_3720[0]_i_11 
       (.I0(\nf_1_fu_492_reg[31]_0 [3]),
        .I1(\nf_1_fu_492_reg[31]_0 [2]),
        .I2(\nf_1_fu_492_reg[31]_0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_492_reg[31]_0 [26]),
        .O(\icmp_ln290_reg_3720[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_3720[0]_i_12 
       (.I0(\nf_1_fu_492_reg[31]_0 [11]),
        .I1(\nf_1_fu_492_reg[31]_0 [9]),
        .I2(\nf_1_fu_492_reg[31]_0 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_492_reg[31]_0 [19]),
        .O(\icmp_ln290_reg_3720[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_3720[0]_i_13 
       (.I0(\nf_1_fu_492_reg[31]_0 [10]),
        .I1(\nf_1_fu_492_reg[31]_0 [8]),
        .I2(\nf_1_fu_492_reg[31]_0 [17]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_492_reg[31]_0 [15]),
        .O(\icmp_ln290_reg_3720[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_3720[0]_i_14 
       (.I0(\nf_1_fu_492_reg[31]_0 [1]),
        .I1(\nf_1_fu_492_reg[31]_0 [0]),
        .I2(\nf_1_fu_492_reg[31]_0 [24]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_492_reg[31]_0 [25]),
        .O(\icmp_ln290_reg_3720[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln290_reg_3720[0]_i_15 
       (.I0(\nf_1_fu_492_reg[31]_0 [21]),
        .I1(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I2(\nf_1_fu_492_reg[31]_0 [23]),
        .I3(\nf_1_fu_492_reg[31]_0 [14]),
        .I4(\nf_1_fu_492_reg[31]_0 [16]),
        .I5(\icmp_ln290_reg_3720[0]_i_24_n_3 ),
        .O(\icmp_ln290_reg_3720[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln290_reg_3720[0]_i_16 
       (.I0(\nf_1_fu_492_reg[31]_0 [27]),
        .I1(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I2(\nf_1_fu_492_reg[31]_0 [29]),
        .I3(\nf_1_fu_492_reg[31]_0 [4]),
        .I4(\nf_1_fu_492_reg[31]_0 [5]),
        .I5(\icmp_ln290_reg_3720[0]_i_25_n_3 ),
        .O(\icmp_ln290_reg_3720[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln290_reg_3720[0]_i_2 
       (.I0(\icmp_ln290_reg_3720[0]_i_5_n_3 ),
        .I1(\icmp_ln290_reg_3720_reg[0] ),
        .I2(\icmp_ln290_reg_3720_reg[0]_0 ),
        .I3(\icmp_ln290_reg_3720_reg[0]_1 ),
        .O(icmp_ln290_fu_1696_p2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \icmp_ln290_reg_3720[0]_i_22 
       (.I0(\i_fu_344_reg[12]_1 ),
        .I1(\i_fu_344_reg[12]_2 ),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\icmp_ln290_reg_3720[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_3720[0]_i_24 
       (.I0(\nf_1_fu_492_reg[31]_0 [6]),
        .I1(\nf_1_fu_492_reg[31]_0 [7]),
        .I2(\nf_1_fu_492_reg[31]_0 [31]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_492_reg[31]_0 [30]),
        .O(\icmp_ln290_reg_3720[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_3720[0]_i_25 
       (.I0(\nf_1_fu_492_reg[31]_0 [12]),
        .I1(\nf_1_fu_492_reg[31]_0 [13]),
        .I2(\nf_1_fu_492_reg[31]_0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_492_reg[31]_0 [20]),
        .O(\icmp_ln290_reg_3720[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \icmp_ln290_reg_3720[0]_i_3 
       (.I0(\i_fu_344_reg[0]_0 ),
        .I1(\i_fu_344_reg[0]_1 ),
        .I2(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I3(\i_fu_344_reg[16]_2 ),
        .I4(\i_fu_344_reg[0]_2 ),
        .I5(\icmp_ln290_reg_3720[0]_i_10_n_3 ),
        .O(icmp_ln249_fu_974_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln290_reg_3720[0]_i_4 
       (.I0(\icmp_ln290_reg_3720[0]_i_11_n_3 ),
        .I1(\icmp_ln290_reg_3720[0]_i_12_n_3 ),
        .I2(\icmp_ln290_reg_3720[0]_i_13_n_3 ),
        .I3(\icmp_ln290_reg_3720[0]_i_14_n_3 ),
        .I4(\icmp_ln290_reg_3720[0]_i_15_n_3 ),
        .I5(\icmp_ln290_reg_3720[0]_i_16_n_3 ),
        .O(\icmp_ln290_reg_3720[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \icmp_ln290_reg_3720[0]_i_5 
       (.I0(\sf_fu_340_reg[3] [0]),
        .I1(\icmp_ln290_reg_3720_reg[0]_2 ),
        .I2(\sf_fu_340_reg[31] [4]),
        .I3(\sf_fu_340_reg[31] [5]),
        .I4(\sf_fu_340_reg[31] [1]),
        .O(\icmp_ln290_reg_3720[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln290_reg_3720[0]_i_9 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln290_reg_3720[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \inputBuf_V_10_fu_404[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[3] [1]),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[3] [3]),
        .O(\sf_fu_340_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \inputBuf_V_11_fu_408[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[3] [1]),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[3] [3]),
        .O(\sf_fu_340_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \inputBuf_V_12_fu_412[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [2]),
        .I1(\sf_fu_340_reg[31]_0 [4]),
        .I2(\sf_fu_340_reg[31]_0 [3]),
        .I3(\sf_fu_340_reg[0]_4 ),
        .I4(\sf_fu_340_reg[3] [1]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \inputBuf_V_13_fu_416[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [1]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_340_reg[0]_4 ),
        .I3(\sf_fu_340_reg[31]_0 [3]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[3] [2]),
        .O(\sf_fu_340_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \inputBuf_V_14_fu_420[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[3] [1]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[31]_0 [3]),
        .O(\sf_fu_340_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \inputBuf_V_15_fu_424[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[3] [1]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[31]_0 [3]),
        .O(\sf_fu_340_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inputBuf_V_16_fu_428[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [3]),
        .I1(ap_sig_allocacmp_sf_1),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(\sf_fu_340_reg[1] ),
        .I4(\sf_fu_340_reg[3] [0]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[3]_4 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_16_fu_428[26]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \inputBuf_V_17_fu_432[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [3]),
        .I1(ap_sig_allocacmp_sf_1),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(\sf_fu_340_reg[1] ),
        .I4(\sf_fu_340_reg[3] [0]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \inputBuf_V_18_fu_436[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [0]),
        .I1(\sf_fu_340_reg[31]_0 [3]),
        .I2(ap_sig_allocacmp_sf_1),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[1] ),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \inputBuf_V_19_fu_440[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [0]),
        .I1(\sf_fu_340_reg[31]_0 [3]),
        .I2(ap_sig_allocacmp_sf_1),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[1] ),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inputBuf_V_1_fu_368[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [1]),
        .I1(\sf_fu_340_reg[0]_4 ),
        .I2(\sf_fu_340_reg[3] [2]),
        .I3(\sf_fu_340_reg[3] [3]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \inputBuf_V_20_fu_444[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [0]),
        .I1(\sf_fu_340_reg[1] ),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(ap_sig_allocacmp_sf_1),
        .I4(\sf_fu_340_reg[31]_0 [3]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \inputBuf_V_21_fu_448[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [3]),
        .I1(ap_sig_allocacmp_sf_1),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(\sf_fu_340_reg[3] [0]),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\sf_fu_340_reg[1] ),
        .O(\sf_fu_340_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \inputBuf_V_22_fu_452[26]_i_1 
       (.I0(\sf_fu_340_reg[1] ),
        .I1(\sf_fu_340_reg[31]_0 [2]),
        .I2(ap_sig_allocacmp_sf_1),
        .I3(\sf_fu_340_reg[31]_0 [3]),
        .I4(\sf_fu_340_reg[31]_0 [0]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \inputBuf_V_23_fu_456[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [0]),
        .I1(\sf_fu_340_reg[31]_0 [3]),
        .I2(ap_sig_allocacmp_sf_1),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[1] ),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \inputBuf_V_24_fu_460[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [0]),
        .I1(\sf_fu_340_reg[31]_0 [2]),
        .I2(\sf_fu_340_reg[3] [3]),
        .I3(\sf_fu_340_reg[31]_0 [4]),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\sf_fu_340_reg[1] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \inputBuf_V_25_fu_464[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [4]),
        .I1(\sf_fu_340_reg[3] [3]),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(\sf_fu_340_reg[3] [0]),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\sf_fu_340_reg[1] ),
        .O(\sf_fu_340_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \inputBuf_V_26_fu_468[26]_i_1 
       (.I0(\sf_fu_340_reg[1] ),
        .I1(\sf_fu_340_reg[31]_0 [4]),
        .I2(\sf_fu_340_reg[3] [3]),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[31]_0 [0]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \inputBuf_V_27_fu_472[26]_i_1 
       (.I0(\sf_fu_340_reg[1] ),
        .I1(\sf_fu_340_reg[31]_0 [4]),
        .I2(\sf_fu_340_reg[3] [3]),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[31]_0 [0]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inputBuf_V_28_fu_476[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [0]),
        .I1(\sf_fu_340_reg[1] ),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(\sf_fu_340_reg[3] [3]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \inputBuf_V_29_fu_480[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [4]),
        .I1(\sf_fu_340_reg[3] [3]),
        .I2(\sf_fu_340_reg[31]_0 [2]),
        .I3(\sf_fu_340_reg[3] [0]),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\sf_fu_340_reg[1] ),
        .O(\sf_fu_340_reg[4]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \inputBuf_V_2_fu_372[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[3] [1]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[3] [3]),
        .I5(ap_sig_allocacmp_sf_1),
        .O(\sf_fu_340_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \inputBuf_V_30_fu_484[26]_i_1 
       (.I0(\sf_fu_340_reg[1] ),
        .I1(\sf_fu_340_reg[31]_0 [2]),
        .I2(\sf_fu_340_reg[3] [3]),
        .I3(\sf_fu_340_reg[31]_0 [4]),
        .I4(\sf_fu_340_reg[31]_0 [0]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[2] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \inputBuf_V_31_fu_488[26]_i_1 
       (.I0(\sf_fu_340_reg[1] ),
        .I1(\sf_fu_340_reg[31]_0 [2]),
        .I2(\sf_fu_340_reg[3] [3]),
        .I3(\sf_fu_340_reg[31]_0 [4]),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\sf_fu_340_reg[31]_0 [0]),
        .O(\sf_fu_340_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \inputBuf_V_3_fu_376[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[3] [1]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[3] [3]),
        .I5(ap_sig_allocacmp_sf_1),
        .O(\sf_fu_340_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \inputBuf_V_4_fu_380[26]_i_1 
       (.I0(\sf_fu_340_reg[0]_4 ),
        .I1(\sf_fu_340_reg[3] [1]),
        .I2(\sf_fu_340_reg[31]_0 [3]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \inputBuf_V_5_fu_384[26]_i_1 
       (.I0(\sf_fu_340_reg[31]_0 [4]),
        .I1(\sf_fu_340_reg[3] [2]),
        .I2(\sf_fu_340_reg[31]_0 [3]),
        .I3(\sf_fu_340_reg[0]_4 ),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\sf_fu_340_reg[3] [1]),
        .O(\sf_fu_340_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \inputBuf_V_6_fu_388[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[31]_0 [3]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[3] [1]),
        .O(\sf_fu_340_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \inputBuf_V_7_fu_392[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_340_reg[31]_0 [0]),
        .I2(\sf_fu_340_reg[31]_0 [3]),
        .I3(\sf_fu_340_reg[3] [2]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[3] [1]),
        .O(\sf_fu_340_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inputBuf_V_8_fu_396[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [1]),
        .I1(\sf_fu_340_reg[3] [3]),
        .I2(\sf_fu_340_reg[31]_0 [4]),
        .I3(\sf_fu_340_reg[31]_0 [2]),
        .I4(\sf_fu_340_reg[0]_4 ),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \inputBuf_V_9_fu_400[26]_i_1 
       (.I0(\sf_fu_340_reg[3] [1]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_340_reg[0]_4 ),
        .I3(\sf_fu_340_reg[3] [3]),
        .I4(\sf_fu_340_reg[31]_0 [4]),
        .I5(\sf_fu_340_reg[31]_0 [2]),
        .O(\sf_fu_340_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \inputBuf_V_fu_364[26]_i_1 
       (.I0(\sf_fu_340_reg[0]_4 ),
        .I1(\sf_fu_340_reg[3] [1]),
        .I2(\sf_fu_340_reg[3] [2]),
        .I3(\sf_fu_340_reg[3] [3]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_340_reg[0]_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_364[26]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_364[26]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_364[26]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_364[26]_i_6 
       (.I0(\sf_fu_340_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \nf_1_fu_492[0]_i_1 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\nf_1_fu_492_reg[31]_0 [0]),
        .O(\nf_1_fu_492_reg[31] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[12]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[12]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[12]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[12]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[16]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[16]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[16]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[16]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[20]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[20]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[20]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[20]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[24]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[24]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[24]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[24]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[28]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[28]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[28]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[28]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[25]));
  LUT6 #(
    .INIT(64'h00000000FF040404)) 
    \nf_1_fu_492[31]_i_1 
       (.I0(icmp_ln249_fu_974_p2),
        .I1(icmp_ln290_fu_1696_p2),
        .I2(\nf_1_fu_492[31]_i_3_n_3 ),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .O(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_492[31]_i_3 
       (.I0(\nf_1_fu_492[31]_i_7_n_3 ),
        .I1(\nf_1_fu_492_reg[0] ),
        .I2(\nf_1_fu_492_reg[0]_0 ),
        .I3(\nf_1_fu_492_reg[0]_1 ),
        .O(\nf_1_fu_492[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[31]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [31]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[31]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[31]_i_6 
       (.I0(\nf_1_fu_492_reg[31]_0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \nf_1_fu_492[31]_i_7 
       (.I0(\nf_1_fu_492[31]_i_3_0 ),
        .I1(\nf_1_fu_492_reg[31] [14]),
        .I2(\nf_1_fu_492_reg[31] [5]),
        .I3(\nf_1_fu_492_reg[31] [9]),
        .I4(\icmp_ln290_reg_3720[0]_i_9_n_3 ),
        .I5(\nf_1_fu_492_reg[31]_0 [0]),
        .O(\nf_1_fu_492[31]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[4]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[4]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[4]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[4]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[4]_i_6 
       (.I0(\nf_1_fu_492_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[8]_i_2 
       (.I0(\nf_1_fu_492_reg[31]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[8]_i_3 
       (.I0(\nf_1_fu_492_reg[31]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[8]_i_4 
       (.I0(\nf_1_fu_492_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_492[8]_i_5 
       (.I0(\nf_1_fu_492_reg[31]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[12]_i_1 
       (.CI(\nf_1_fu_492_reg[8]_i_1_n_3 ),
        .CO({\nf_1_fu_492_reg[12]_i_1_n_3 ,\nf_1_fu_492_reg[12]_i_1_n_4 ,\nf_1_fu_492_reg[12]_i_1_n_5 ,\nf_1_fu_492_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [12:9]),
        .S(ap_sig_allocacmp_nf_2[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[16]_i_1 
       (.CI(\nf_1_fu_492_reg[12]_i_1_n_3 ),
        .CO({\nf_1_fu_492_reg[16]_i_1_n_3 ,\nf_1_fu_492_reg[16]_i_1_n_4 ,\nf_1_fu_492_reg[16]_i_1_n_5 ,\nf_1_fu_492_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [16:13]),
        .S(ap_sig_allocacmp_nf_2[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[20]_i_1 
       (.CI(\nf_1_fu_492_reg[16]_i_1_n_3 ),
        .CO({\nf_1_fu_492_reg[20]_i_1_n_3 ,\nf_1_fu_492_reg[20]_i_1_n_4 ,\nf_1_fu_492_reg[20]_i_1_n_5 ,\nf_1_fu_492_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [20:17]),
        .S(ap_sig_allocacmp_nf_2[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[24]_i_1 
       (.CI(\nf_1_fu_492_reg[20]_i_1_n_3 ),
        .CO({\nf_1_fu_492_reg[24]_i_1_n_3 ,\nf_1_fu_492_reg[24]_i_1_n_4 ,\nf_1_fu_492_reg[24]_i_1_n_5 ,\nf_1_fu_492_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [24:21]),
        .S(ap_sig_allocacmp_nf_2[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[28]_i_1 
       (.CI(\nf_1_fu_492_reg[24]_i_1_n_3 ),
        .CO({\nf_1_fu_492_reg[28]_i_1_n_3 ,\nf_1_fu_492_reg[28]_i_1_n_4 ,\nf_1_fu_492_reg[28]_i_1_n_5 ,\nf_1_fu_492_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [28:25]),
        .S(ap_sig_allocacmp_nf_2[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[31]_i_2 
       (.CI(\nf_1_fu_492_reg[28]_i_1_n_3 ),
        .CO({\NLW_nf_1_fu_492_reg[31]_i_2_CO_UNCONNECTED [3:2],\nf_1_fu_492_reg[31]_i_2_n_5 ,\nf_1_fu_492_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_nf_1_fu_492_reg[31]_i_2_O_UNCONNECTED [3],\nf_1_fu_492_reg[31] [31:29]}),
        .S({1'b0,ap_sig_allocacmp_nf_2[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\nf_1_fu_492_reg[4]_i_1_n_3 ,\nf_1_fu_492_reg[4]_i_1_n_4 ,\nf_1_fu_492_reg[4]_i_1_n_5 ,\nf_1_fu_492_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_nf_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [4:1]),
        .S(ap_sig_allocacmp_nf_2[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_492_reg[8]_i_1 
       (.CI(\nf_1_fu_492_reg[4]_i_1_n_3 ),
        .CO({\nf_1_fu_492_reg[8]_i_1_n_3 ,\nf_1_fu_492_reg[8]_i_1_n_4 ,\nf_1_fu_492_reg[8]_i_1_n_5 ,\nf_1_fu_492_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_492_reg[31] [8:5]),
        .S(ap_sig_allocacmp_nf_2[8:5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg[2]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[2]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg[14]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[14]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[14]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg[25]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[25]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[25]),
        .O(\B_V_data_1_payload_B_reg[26] [1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg[13]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[13]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[13]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg[24]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[24]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[24]),
        .O(\B_V_data_1_payload_B_reg[26] [0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg[12]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[12]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[12]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_2
       (.I0(p_reg_reg[1]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[1]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg[0]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[0]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[0]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg[26]),
        .I1(\icmp_ln290_reg_3720[0]_i_4_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(mux_4_1[26]),
        .I4(ap_sig_allocacmp_sf_1),
        .I5(mux_4_0[26]),
        .O(\B_V_data_1_payload_B_reg[26] [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sf_fu_340[0]_i_1 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\sf_fu_340_reg[31]_0 [0]),
        .O(\sf_fu_340_reg[31] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[12]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[12]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[12]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[12]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[16]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[16]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[16]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[16]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[20]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[20]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[20]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[20]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[24]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[24]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[24]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[24]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[28]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[28]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[28]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[28]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sf_fu_340[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(icmp_ln290_fu_1696_p2),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sf_fu_340[31]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(icmp_ln290_fu_1696_p2),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[31]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [31]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[31]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[31]_i_6 
       (.I0(\sf_fu_340_reg[31]_0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[4]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340_reg[3] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[4]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[4]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[4]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[4]_i_6 
       (.I0(\sf_fu_340_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_340[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[8]_i_2 
       (.I0(\sf_fu_340_reg[31]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[8]_i_3 
       (.I0(\sf_fu_340_reg[31]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[8]_i_4 
       (.I0(\sf_fu_340_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_340[8]_i_5 
       (.I0(\sf_fu_340_reg[31]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[12]_i_1 
       (.CI(\sf_fu_340_reg[8]_i_1_n_3 ),
        .CO({\sf_fu_340_reg[12]_i_1_n_3 ,\sf_fu_340_reg[12]_i_1_n_4 ,\sf_fu_340_reg[12]_i_1_n_5 ,\sf_fu_340_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [12:9]),
        .S(ap_sig_allocacmp_sf_1__0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[16]_i_1 
       (.CI(\sf_fu_340_reg[12]_i_1_n_3 ),
        .CO({\sf_fu_340_reg[16]_i_1_n_3 ,\sf_fu_340_reg[16]_i_1_n_4 ,\sf_fu_340_reg[16]_i_1_n_5 ,\sf_fu_340_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [16:13]),
        .S(ap_sig_allocacmp_sf_1__0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[20]_i_1 
       (.CI(\sf_fu_340_reg[16]_i_1_n_3 ),
        .CO({\sf_fu_340_reg[20]_i_1_n_3 ,\sf_fu_340_reg[20]_i_1_n_4 ,\sf_fu_340_reg[20]_i_1_n_5 ,\sf_fu_340_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [20:17]),
        .S(ap_sig_allocacmp_sf_1__0[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[24]_i_1 
       (.CI(\sf_fu_340_reg[20]_i_1_n_3 ),
        .CO({\sf_fu_340_reg[24]_i_1_n_3 ,\sf_fu_340_reg[24]_i_1_n_4 ,\sf_fu_340_reg[24]_i_1_n_5 ,\sf_fu_340_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [24:21]),
        .S(ap_sig_allocacmp_sf_1__0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[28]_i_1 
       (.CI(\sf_fu_340_reg[24]_i_1_n_3 ),
        .CO({\sf_fu_340_reg[28]_i_1_n_3 ,\sf_fu_340_reg[28]_i_1_n_4 ,\sf_fu_340_reg[28]_i_1_n_5 ,\sf_fu_340_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [28:25]),
        .S(ap_sig_allocacmp_sf_1__0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[31]_i_3 
       (.CI(\sf_fu_340_reg[28]_i_1_n_3 ),
        .CO({\NLW_sf_fu_340_reg[31]_i_3_CO_UNCONNECTED [3:2],\sf_fu_340_reg[31]_i_3_n_5 ,\sf_fu_340_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sf_fu_340_reg[31]_i_3_O_UNCONNECTED [3],\sf_fu_340_reg[31] [31:29]}),
        .S({1'b0,ap_sig_allocacmp_sf_1__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sf_fu_340_reg[4]_i_1_n_3 ,\sf_fu_340_reg[4]_i_1_n_4 ,\sf_fu_340_reg[4]_i_1_n_5 ,\sf_fu_340_reg[4]_i_1_n_6 }),
        .CYINIT(\sf_fu_340_reg[3] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [4:1]),
        .S({\sf_fu_340[4]_i_3_n_3 ,\sf_fu_340[4]_i_4_n_3 ,\sf_fu_340[4]_i_5_n_3 ,\sf_fu_340[4]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_340_reg[8]_i_1 
       (.CI(\sf_fu_340_reg[4]_i_1_n_3 ),
        .CO({\sf_fu_340_reg[8]_i_1_n_3 ,\sf_fu_340_reg[8]_i_1_n_4 ,\sf_fu_340_reg[8]_i_1_n_5 ,\sf_fu_340_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_340_reg[31] [8:5]),
        .S(ap_sig_allocacmp_sf_1__0[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
   (D,
    E,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0
   (P,
    E,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [10:0]p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1
   (P,
    E,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg;
  input [10:0]p_reg_reg_0;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [2:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10
   (P,
    grp_fu_3028_ce,
    \ap_CS_iter7_fsm_reg[1] ,
    \i_fu_344_reg[11] ,
    \i_fu_344_reg[7] ,
    p_reg_reg,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter1_fsm_state2,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    ap_CS_iter7_fsm_state8,
    icmp_ln249_reg_3479_pp0_iter6_reg,
    icmp_ln290_reg_3720_pp0_iter6_reg,
    out_V_TREADY_int_regslice,
    Q,
    \icmp_ln290_reg_3720[0]_i_10 ,
    \icmp_ln290_reg_3720[0]_i_10_0 ,
    \icmp_ln290_reg_3720[0]_i_10_1 ,
    \icmp_ln290_reg_3720[0]_i_10_2 ,
    \icmp_ln290_reg_3720[0]_i_10_3 ,
    \icmp_ln290_reg_3720[0]_i_10_4 ,
    \icmp_ln290_reg_3720[0]_i_10_5 ,
    \icmp_ln290_reg_3720[0]_i_10_6 ,
    \icmp_ln290_reg_3720[0]_i_10_7 ,
    \icmp_ln290_reg_3720[0]_i_10_8 );
  output [11:0]P;
  output grp_fu_3028_ce;
  output \ap_CS_iter7_fsm_reg[1] ;
  output \i_fu_344_reg[11] ;
  output \i_fu_344_reg[7] ;
  input [0:0]p_reg_reg;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;
  input ap_CS_iter1_fsm_state2;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input ap_CS_iter7_fsm_state8;
  input icmp_ln249_reg_3479_pp0_iter6_reg;
  input icmp_ln290_reg_3720_pp0_iter6_reg;
  input out_V_TREADY_int_regslice;
  input [0:0]Q;
  input \icmp_ln290_reg_3720[0]_i_10 ;
  input \icmp_ln290_reg_3720[0]_i_10_0 ;
  input \icmp_ln290_reg_3720[0]_i_10_1 ;
  input \icmp_ln290_reg_3720[0]_i_10_2 ;
  input \icmp_ln290_reg_3720[0]_i_10_3 ;
  input \icmp_ln290_reg_3720[0]_i_10_4 ;
  input \icmp_ln290_reg_3720[0]_i_10_5 ;
  input \icmp_ln290_reg_3720[0]_i_10_6 ;
  input \icmp_ln290_reg_3720[0]_i_10_7 ;
  input \icmp_ln290_reg_3720[0]_i_10_8 ;

  wire [11:0]P;
  wire [0:0]Q;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter7_fsm_reg[1] ;
  wire ap_CS_iter7_fsm_state8;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire \i_fu_344_reg[11] ;
  wire \i_fu_344_reg[7] ;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire \icmp_ln290_reg_3720[0]_i_10 ;
  wire \icmp_ln290_reg_3720[0]_i_10_0 ;
  wire \icmp_ln290_reg_3720[0]_i_10_1 ;
  wire \icmp_ln290_reg_3720[0]_i_10_2 ;
  wire \icmp_ln290_reg_3720[0]_i_10_3 ;
  wire \icmp_ln290_reg_3720[0]_i_10_4 ;
  wire \icmp_ln290_reg_3720[0]_i_10_5 ;
  wire \icmp_ln290_reg_3720[0]_i_10_6 ;
  wire \icmp_ln290_reg_3720[0]_i_10_7 ;
  wire \icmp_ln290_reg_3720[0]_i_10_8 ;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [0:0]p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .\ap_CS_iter1_fsm_reg[1] (grp_fu_3028_ce),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter7_fsm_reg[1] (\ap_CS_iter7_fsm_reg[1] ),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_clk(ap_clk),
        .\i_fu_344_reg[11] (\i_fu_344_reg[11] ),
        .\i_fu_344_reg[7] (\i_fu_344_reg[7] ),
        .icmp_ln249_reg_3479_pp0_iter6_reg(icmp_ln249_reg_3479_pp0_iter6_reg),
        .\icmp_ln290_reg_3720[0]_i_10 (\icmp_ln290_reg_3720[0]_i_10 ),
        .\icmp_ln290_reg_3720[0]_i_10_0 (\icmp_ln290_reg_3720[0]_i_10_0 ),
        .\icmp_ln290_reg_3720[0]_i_10_1 (\icmp_ln290_reg_3720[0]_i_10_1 ),
        .\icmp_ln290_reg_3720[0]_i_10_2 (\icmp_ln290_reg_3720[0]_i_10_2 ),
        .\icmp_ln290_reg_3720[0]_i_10_3 (\icmp_ln290_reg_3720[0]_i_10_3 ),
        .\icmp_ln290_reg_3720[0]_i_10_4 (\icmp_ln290_reg_3720[0]_i_10_4 ),
        .\icmp_ln290_reg_3720[0]_i_10_5 (\icmp_ln290_reg_3720[0]_i_10_5 ),
        .\icmp_ln290_reg_3720[0]_i_10_6 (\icmp_ln290_reg_3720[0]_i_10_6 ),
        .\icmp_ln290_reg_3720[0]_i_10_7 (\icmp_ln290_reg_3720[0]_i_10_7 ),
        .\icmp_ln290_reg_3720[0]_i_10_8 (\icmp_ln290_reg_3720[0]_i_10_8 ),
        .icmp_ln290_reg_3720_pp0_iter6_reg(icmp_ln290_reg_3720_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2
   (D,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3
   (P,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4
   (P,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5
   (D,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6
   (P,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7
   (P,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8
   (D,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9
   (P,
    p_reg_reg,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]p_reg_reg;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3028_ce(grp_fu_3028_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
   (P,
    \ap_CS_iter1_fsm_reg[1] ,
    \ap_CS_iter7_fsm_reg[1] ,
    \i_fu_344_reg[11] ,
    \i_fu_344_reg[7] ,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_CS_iter1_fsm_state2,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    ap_CS_iter7_fsm_state8,
    icmp_ln249_reg_3479_pp0_iter6_reg,
    icmp_ln290_reg_3720_pp0_iter6_reg,
    out_V_TREADY_int_regslice,
    Q,
    \icmp_ln290_reg_3720[0]_i_10 ,
    \icmp_ln290_reg_3720[0]_i_10_0 ,
    \icmp_ln290_reg_3720[0]_i_10_1 ,
    \icmp_ln290_reg_3720[0]_i_10_2 ,
    \icmp_ln290_reg_3720[0]_i_10_3 ,
    \icmp_ln290_reg_3720[0]_i_10_4 ,
    \icmp_ln290_reg_3720[0]_i_10_5 ,
    \icmp_ln290_reg_3720[0]_i_10_6 ,
    \icmp_ln290_reg_3720[0]_i_10_7 ,
    \icmp_ln290_reg_3720[0]_i_10_8 );
  output [11:0]P;
  output \ap_CS_iter1_fsm_reg[1] ;
  output \ap_CS_iter7_fsm_reg[1] ;
  output \i_fu_344_reg[11] ;
  output \i_fu_344_reg[7] ;
  input [0:0]p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;
  input ap_CS_iter1_fsm_state2;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input ap_CS_iter7_fsm_state8;
  input icmp_ln249_reg_3479_pp0_iter6_reg;
  input icmp_ln290_reg_3720_pp0_iter6_reg;
  input out_V_TREADY_int_regslice;
  input [0:0]Q;
  input \icmp_ln290_reg_3720[0]_i_10 ;
  input \icmp_ln290_reg_3720[0]_i_10_0 ;
  input \icmp_ln290_reg_3720[0]_i_10_1 ;
  input \icmp_ln290_reg_3720[0]_i_10_2 ;
  input \icmp_ln290_reg_3720[0]_i_10_3 ;
  input \icmp_ln290_reg_3720[0]_i_10_4 ;
  input \icmp_ln290_reg_3720[0]_i_10_5 ;
  input \icmp_ln290_reg_3720[0]_i_10_6 ;
  input \icmp_ln290_reg_3720[0]_i_10_7 ;
  input \icmp_ln290_reg_3720[0]_i_10_8 ;

  wire [11:0]P;
  wire [0:0]Q;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter7_fsm_reg[1] ;
  wire ap_CS_iter7_fsm_state8;
  wire ap_clk;
  wire \i_fu_344_reg[11] ;
  wire \i_fu_344_reg[7] ;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire \icmp_ln290_reg_3720[0]_i_10 ;
  wire \icmp_ln290_reg_3720[0]_i_10_0 ;
  wire \icmp_ln290_reg_3720[0]_i_10_1 ;
  wire \icmp_ln290_reg_3720[0]_i_10_2 ;
  wire \icmp_ln290_reg_3720[0]_i_10_3 ;
  wire \icmp_ln290_reg_3720[0]_i_10_4 ;
  wire \icmp_ln290_reg_3720[0]_i_10_5 ;
  wire \icmp_ln290_reg_3720[0]_i_10_6 ;
  wire \icmp_ln290_reg_3720[0]_i_10_7 ;
  wire \icmp_ln290_reg_3720[0]_i_10_8 ;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [0:0]p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00202020)) 
    \ap_CS_iter1_fsm[1]_i_3 
       (.I0(ap_CS_iter7_fsm_state8),
        .I1(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I2(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I3(out_V_TREADY_int_regslice),
        .I4(Q),
        .O(\ap_CS_iter7_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \icmp_ln290_reg_3720[0]_i_21 
       (.I0(\icmp_ln290_reg_3720[0]_i_10_3 ),
        .I1(\icmp_ln290_reg_3720[0]_i_10_4 ),
        .I2(\icmp_ln290_reg_3720[0]_i_10_5 ),
        .I3(\icmp_ln290_reg_3720[0]_i_10_6 ),
        .I4(\icmp_ln290_reg_3720[0]_i_10_7 ),
        .I5(\icmp_ln290_reg_3720[0]_i_10_8 ),
        .O(\i_fu_344_reg[7] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln290_reg_3720[0]_i_23 
       (.I0(\icmp_ln290_reg_3720[0]_i_10 ),
        .I1(\icmp_ln290_reg_3720[0]_i_10_0 ),
        .I2(\icmp_ln290_reg_3720[0]_i_10_1 ),
        .I3(\icmp_ln290_reg_3720[0]_i_10_2 ),
        .O(\i_fu_344_reg[11] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(\ap_CS_iter1_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(\ap_CS_iter1_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter1_fsm_reg[1] ),
        .CEP(\ap_CS_iter1_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    p_reg_reg_i_1__2
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(\ap_CS_iter7_fsm_reg[1] ),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter1_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42
   (P,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43
   (D,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44
   (P,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45
   (P,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46
   (D,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47
   (P,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48
   (P,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49
   (D,
    p_reg_reg_0,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]p_reg_reg_0;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [0:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50
   (P,
    E,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51
   (P,
    E,
    grp_fu_3028_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3028_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52
   (D,
    E,
    grp_fu_3028_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3028_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3028_ce;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
   (P,
    S,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_7_reg_4067_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_7_reg_4067_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_7_reg_4067_reg[13] ;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_7_reg_4067_reg[13] (\add_ln840_7_reg_4067_reg[13] ),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12
   (P,
    S,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_16_reg_4077_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_16_reg_4077_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_16_reg_4077_reg[13] ;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_16_reg_4077_reg[13] (\add_ln840_16_reg_4077_reg[13] ),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14
   (P,
    S,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_25_reg_4087_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_25_reg_4087_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_25_reg_4087_reg[13] ;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_25_reg_4087_reg[13] (\add_ln840_25_reg_4087_reg[13] ),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16
   (P,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    S,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_34_reg_4097_reg[13] ,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_1,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_3479,
    ap_CS_iter1_fsm_state2,
    p_reg_reg_2,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_3720_pp0_iter6_reg,
    icmp_ln249_reg_3479_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8);
  output [11:0]P;
  output r_V_1_reg_37370;
  output grp_fu_3132_ce;
  output ap_NS_iter2_fsm179_out;
  output [0:0]S;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_34_reg_4097_reg[13] ;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_1;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_3479;
  input ap_CS_iter1_fsm_state2;
  input [0:0]p_reg_reg_2;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_3720_pp0_iter6_reg;
  input icmp_ln249_reg_3479_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_34_reg_4097_reg[13] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire icmp_ln249_reg_3479;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_34_reg_4097_reg[13] (\add_ln840_34_reg_4097_reg[13] ),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter5_fsm_reg[1] (grp_fu_3132_ce),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .icmp_ln249_reg_3479(icmp_ln249_reg_3479),
        .icmp_ln249_reg_3479_pp0_iter6_reg(icmp_ln249_reg_3479_pp0_iter6_reg),
        .icmp_ln290_reg_3720_pp0_iter6_reg(icmp_ln290_reg_3720_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_37370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm179_out(ap_NS_iter2_fsm179_out),
        .ap_clk(ap_clk),
        .grp_fu_3132_ce(grp_fu_3132_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_37370(r_V_1_reg_37370));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35
   (P,
    r_V_1_reg_37370,
    \ap_CS_iter5_fsm_reg[1] ,
    ap_NS_iter2_fsm179_out,
    S,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_34_reg_4097_reg[13] ,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_2,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_3479,
    ap_CS_iter1_fsm_state2,
    p_reg_reg_3,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_3720_pp0_iter6_reg,
    icmp_ln249_reg_3479_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8);
  output [11:0]P;
  output r_V_1_reg_37370;
  output \ap_CS_iter5_fsm_reg[1] ;
  output ap_NS_iter2_fsm179_out;
  output [0:0]S;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_34_reg_4097_reg[13] ;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_2;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_3479;
  input ap_CS_iter1_fsm_state2;
  input [0:0]p_reg_reg_3;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_3720_pp0_iter6_reg;
  input icmp_ln249_reg_3479_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_34_reg_4097_reg[13] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter5_fsm_reg[1] ;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire icmp_ln249_reg_3479;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4097[13]_i_3 
       (.I0(\add_ln840_34_reg_4097_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    dout_i_1
       (.I0(ap_NS_iter2_fsm179_out),
        .I1(icmp_ln249_reg_3479),
        .O(r_V_1_reg_37370));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_3479_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(p_reg_reg_3),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I4(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter2_fsm179_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(\ap_CS_iter5_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(\ap_CS_iter5_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter5_fsm_reg[1] ),
        .CEP(\ap_CS_iter5_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    p_reg_reg_i_1__1
       (.I0(ap_CS_iter5_fsm_state6),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(p_reg_reg_2),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter5_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37
   (P,
    S,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_25_reg_4087_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_25_reg_4087_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_25_reg_4087_reg[13] ;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4087[13]_i_3 
       (.I0(\add_ln840_25_reg_4087_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39
   (P,
    S,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_16_reg_4077_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_16_reg_4077_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_16_reg_4077_reg[13] ;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4077[13]_i_3 
       (.I0(\add_ln840_16_reg_4077_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40
   (D,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41
   (P,
    S,
    r_V_1_reg_37370,
    grp_fu_3132_ce,
    ap_NS_iter2_fsm179_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_7_reg_4067_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_37370;
  input grp_fu_3132_ce;
  input ap_NS_iter2_fsm179_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_7_reg_4067_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_7_reg_4067_reg[13] ;
  wire ap_NS_iter2_fsm179_out;
  wire ap_clk;
  wire grp_fu_3132_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_37370;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4067[13]_i_3 
       (.I0(\add_ln840_7_reg_4067_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_37370),
        .CEA2(grp_fu_3132_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm179_out),
        .CEB2(grp_fu_3132_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3132_ce),
        .CEP(grp_fu_3132_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1
   (OPMODE,
    D,
    ap_NS_iter3_fsm178_out,
    grp_fu_3200_ce,
    ap_clk,
    Q,
    A,
    \accu_V_8_reg_4242_reg[15] ,
    \accu_V_8_reg_4242_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7,
    icmp_ln272_reg_3532_pp0_iter4_reg);
  output [0:0]OPMODE;
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input grp_fu_3200_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [12:0]\accu_V_8_reg_4242_reg[15] ;
  input [13:0]\accu_V_8_reg_4242_reg[15]_0 ;
  input [16:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;
  input icmp_ln272_reg_3532_pp0_iter4_reg;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_8_reg_4242_reg[15] ;
  wire [13:0]\accu_V_8_reg_4242_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire grp_fu_3200_ce;
  wire icmp_ln272_reg_3532_pp0_iter4_reg;
  wire [16:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34 MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_8_reg_4242_reg[15] (\accu_V_8_reg_4242_reg[15] ),
        .\accu_V_8_reg_4242_reg[15]_0 (\accu_V_8_reg_4242_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .icmp_ln272_reg_3532_pp0_iter4_reg(icmp_ln272_reg_3532_pp0_iter4_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18
   (D,
    ap_NS_iter3_fsm178_out,
    grp_fu_3200_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_1_fu_352_reg[15] ,
    \accu_V_1_fu_352_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7);
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input grp_fu_3200_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_1_fu_352_reg[15] ;
  input [13:0]\accu_V_1_fu_352_reg[15]_0 ;
  input [16:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_1_fu_352_reg[15] ;
  wire [13:0]\accu_V_1_fu_352_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire grp_fu_3200_ce;
  wire [16:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33 MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_1_fu_352_reg[15] (\accu_V_1_fu_352_reg[15] ),
        .\accu_V_1_fu_352_reg[15]_0 (\accu_V_1_fu_352_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19
   (D,
    ap_NS_iter3_fsm178_out,
    grp_fu_3200_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_10_reg_4264_reg[15] ,
    \accu_V_10_reg_4264_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7);
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input grp_fu_3200_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_10_reg_4264_reg[15] ;
  input [13:0]\accu_V_10_reg_4264_reg[15]_0 ;
  input [16:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_10_reg_4264_reg[15] ;
  wire [13:0]\accu_V_10_reg_4264_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire grp_fu_3200_ce;
  wire [16:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32 MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_10_reg_4264_reg[15] (\accu_V_10_reg_4264_reg[15] ),
        .\accu_V_10_reg_4264_reg[15]_0 (\accu_V_10_reg_4264_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .grp_fu_3200_ce(grp_fu_3200_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20
   (grp_fu_3200_ce,
    D,
    ap_NS_iter3_fsm178_out,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_11_reg_4275_reg[15] ,
    \accu_V_11_reg_4275_reg[15]_0 ,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter6_fsm_state7,
    p_reg_reg,
    ap_CS_iter5_fsm_state6,
    p_reg_reg_0,
    p_reg_reg_1);
  output grp_fu_3200_ce;
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_11_reg_4275_reg[15] ;
  input [13:0]\accu_V_11_reg_4275_reg[15]_0 ;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter6_fsm_state7;
  input p_reg_reg;
  input ap_CS_iter5_fsm_state6;
  input [16:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_11_reg_4275_reg[15] ;
  wire [13:0]\accu_V_11_reg_4275_reg[15]_0 ;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire grp_fu_3200_ce;
  wire p_reg_reg;
  wire [16:0]p_reg_reg_0;
  wire p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2 MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_11_reg_4275_reg[15] (\accu_V_11_reg_4275_reg[15] ),
        .\accu_V_11_reg_4275_reg[15]_0 (\accu_V_11_reg_4275_reg[15]_0 ),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .\ap_CS_iter4_fsm_reg[1] (grp_fu_3200_ce),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm178_out(ap_NS_iter3_fsm178_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2
   (\ap_CS_iter4_fsm_reg[1] ,
    D,
    ap_NS_iter3_fsm178_out,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_11_reg_4275_reg[15] ,
    \accu_V_11_reg_4275_reg[15]_0 ,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter6_fsm_state7,
    p_reg_reg_0,
    ap_CS_iter5_fsm_state6,
    p_reg_reg_1,
    p_reg_reg_2);
  output \ap_CS_iter4_fsm_reg[1] ;
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_11_reg_4275_reg[15] ;
  input [13:0]\accu_V_11_reg_4275_reg[15]_0 ;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter6_fsm_state7;
  input p_reg_reg_0;
  input ap_CS_iter5_fsm_state6;
  input [16:0]p_reg_reg_1;
  input p_reg_reg_2;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_11_reg_4275[11]_i_2_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_3_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_4_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_5_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_6_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_7_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_8_n_3 ;
  wire \accu_V_11_reg_4275[11]_i_9_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_2_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_3_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_4_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_5_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_6_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_7_n_3 ;
  wire \accu_V_11_reg_4275[15]_i_8_n_3 ;
  wire \accu_V_11_reg_4275[16]_i_2_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_2_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_3_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_4_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_5_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_6_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_7_n_3 ;
  wire \accu_V_11_reg_4275[3]_i_8_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_2_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_3_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_4_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_5_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_6_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_7_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_8_n_3 ;
  wire \accu_V_11_reg_4275[7]_i_9_n_3 ;
  wire \accu_V_11_reg_4275_reg[11]_i_1_n_3 ;
  wire \accu_V_11_reg_4275_reg[11]_i_1_n_4 ;
  wire \accu_V_11_reg_4275_reg[11]_i_1_n_5 ;
  wire \accu_V_11_reg_4275_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_11_reg_4275_reg[15] ;
  wire [13:0]\accu_V_11_reg_4275_reg[15]_0 ;
  wire \accu_V_11_reg_4275_reg[15]_i_1_n_3 ;
  wire \accu_V_11_reg_4275_reg[15]_i_1_n_4 ;
  wire \accu_V_11_reg_4275_reg[15]_i_1_n_5 ;
  wire \accu_V_11_reg_4275_reg[15]_i_1_n_6 ;
  wire \accu_V_11_reg_4275_reg[3]_i_1_n_3 ;
  wire \accu_V_11_reg_4275_reg[3]_i_1_n_4 ;
  wire \accu_V_11_reg_4275_reg[3]_i_1_n_5 ;
  wire \accu_V_11_reg_4275_reg[3]_i_1_n_6 ;
  wire \accu_V_11_reg_4275_reg[7]_i_1_n_3 ;
  wire \accu_V_11_reg_4275_reg[7]_i_1_n_4 ;
  wire \accu_V_11_reg_4275_reg[7]_i_1_n_5 ;
  wire \accu_V_11_reg_4275_reg[7]_i_1_n_6 ;
  wire ap_CS_iter3_fsm_state4;
  wire \ap_CS_iter4_fsm_reg[1] ;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [16:0]ap_sig_allocacmp_accu_V_3_load;
  wire p_reg_reg_0;
  wire [16:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:0]\NLW_accu_V_11_reg_4275_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_11_reg_4275_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [10]),
        .I2(\accu_V_11_reg_4275_reg[15] [10]),
        .O(\accu_V_11_reg_4275[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [9]),
        .I2(\accu_V_11_reg_4275_reg[15] [9]),
        .O(\accu_V_11_reg_4275[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [8]),
        .I2(\accu_V_11_reg_4275_reg[15] [8]),
        .O(\accu_V_11_reg_4275[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [7]),
        .I2(\accu_V_11_reg_4275_reg[15] [7]),
        .O(\accu_V_11_reg_4275[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[11]_i_6 
       (.I0(\accu_V_11_reg_4275[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_11_reg_4275_reg[15]_0 [11]),
        .I3(\accu_V_11_reg_4275_reg[15] [11]),
        .O(\accu_V_11_reg_4275[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [10]),
        .I2(\accu_V_11_reg_4275_reg[15] [10]),
        .I3(\accu_V_11_reg_4275[11]_i_3_n_3 ),
        .O(\accu_V_11_reg_4275[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [9]),
        .I2(\accu_V_11_reg_4275_reg[15] [9]),
        .I3(\accu_V_11_reg_4275[11]_i_4_n_3 ),
        .O(\accu_V_11_reg_4275[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [8]),
        .I2(\accu_V_11_reg_4275_reg[15] [8]),
        .I3(\accu_V_11_reg_4275[11]_i_5_n_3 ),
        .O(\accu_V_11_reg_4275[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_11_reg_4275[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [13]),
        .I2(\accu_V_11_reg_4275_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_11_reg_4275[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_11_reg_4275[15]_i_3 
       (.I0(\accu_V_11_reg_4275_reg[15]_0 [12]),
        .I1(\accu_V_11_reg_4275_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_11_reg_4275[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_11_reg_4275[15]_i_4 
       (.I0(\accu_V_11_reg_4275_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_11_reg_4275_reg[15]_0 [12]),
        .O(\accu_V_11_reg_4275[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_reg_4275[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_11_reg_4275[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_11_reg_4275[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_11_reg_4275_reg[15] [12]),
        .I2(\accu_V_11_reg_4275_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_11_reg_4275[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_11_reg_4275[15]_i_7 
       (.I0(\accu_V_11_reg_4275[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_11_reg_4275_reg[15]_0 [13]),
        .I3(\accu_V_11_reg_4275_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_11_reg_4275[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_11_reg_4275[15]_i_8 
       (.I0(\accu_V_11_reg_4275_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_11_reg_4275_reg[15] [12]),
        .I3(\accu_V_11_reg_4275_reg[15] [11]),
        .I4(\accu_V_11_reg_4275_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_11_reg_4275[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_reg_4275[16]_i_2 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_11_reg_4275[16]_i_2_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [2]),
        .I2(\accu_V_11_reg_4275_reg[15] [2]),
        .O(\accu_V_11_reg_4275[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [1]),
        .I2(\accu_V_11_reg_4275_reg[15] [1]),
        .O(\accu_V_11_reg_4275[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[3]_i_4 
       (.I0(\accu_V_11_reg_4275_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_11_reg_4275_reg[15] [0]),
        .O(\accu_V_11_reg_4275[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [3]),
        .I2(\accu_V_11_reg_4275_reg[15] [3]),
        .I3(\accu_V_11_reg_4275[3]_i_2_n_3 ),
        .O(\accu_V_11_reg_4275[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [2]),
        .I2(\accu_V_11_reg_4275_reg[15] [2]),
        .I3(\accu_V_11_reg_4275[3]_i_3_n_3 ),
        .O(\accu_V_11_reg_4275[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [1]),
        .I2(\accu_V_11_reg_4275_reg[15] [1]),
        .I3(\accu_V_11_reg_4275[3]_i_4_n_3 ),
        .O(\accu_V_11_reg_4275[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_11_reg_4275[3]_i_8 
       (.I0(\accu_V_11_reg_4275_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_11_reg_4275_reg[15] [0]),
        .O(\accu_V_11_reg_4275[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [6]),
        .I2(\accu_V_11_reg_4275_reg[15] [6]),
        .O(\accu_V_11_reg_4275[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [5]),
        .I2(\accu_V_11_reg_4275_reg[15] [5]),
        .O(\accu_V_11_reg_4275[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [4]),
        .I2(\accu_V_11_reg_4275_reg[15] [4]),
        .O(\accu_V_11_reg_4275[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4275[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [3]),
        .I2(\accu_V_11_reg_4275_reg[15] [3]),
        .O(\accu_V_11_reg_4275[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [7]),
        .I2(\accu_V_11_reg_4275_reg[15] [7]),
        .I3(\accu_V_11_reg_4275[7]_i_2_n_3 ),
        .O(\accu_V_11_reg_4275[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [6]),
        .I2(\accu_V_11_reg_4275_reg[15] [6]),
        .I3(\accu_V_11_reg_4275[7]_i_3_n_3 ),
        .O(\accu_V_11_reg_4275[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [5]),
        .I2(\accu_V_11_reg_4275_reg[15] [5]),
        .I3(\accu_V_11_reg_4275[7]_i_4_n_3 ),
        .O(\accu_V_11_reg_4275[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4275[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_11_reg_4275_reg[15]_0 [4]),
        .I2(\accu_V_11_reg_4275_reg[15] [4]),
        .I3(\accu_V_11_reg_4275[7]_i_5_n_3 ),
        .O(\accu_V_11_reg_4275[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4275_reg[11]_i_1 
       (.CI(\accu_V_11_reg_4275_reg[7]_i_1_n_3 ),
        .CO({\accu_V_11_reg_4275_reg[11]_i_1_n_3 ,\accu_V_11_reg_4275_reg[11]_i_1_n_4 ,\accu_V_11_reg_4275_reg[11]_i_1_n_5 ,\accu_V_11_reg_4275_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_reg_4275[11]_i_2_n_3 ,\accu_V_11_reg_4275[11]_i_3_n_3 ,\accu_V_11_reg_4275[11]_i_4_n_3 ,\accu_V_11_reg_4275[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_11_reg_4275[11]_i_6_n_3 ,\accu_V_11_reg_4275[11]_i_7_n_3 ,\accu_V_11_reg_4275[11]_i_8_n_3 ,\accu_V_11_reg_4275[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4275_reg[15]_i_1 
       (.CI(\accu_V_11_reg_4275_reg[11]_i_1_n_3 ),
        .CO({\accu_V_11_reg_4275_reg[15]_i_1_n_3 ,\accu_V_11_reg_4275_reg[15]_i_1_n_4 ,\accu_V_11_reg_4275_reg[15]_i_1_n_5 ,\accu_V_11_reg_4275_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_11_reg_4275[15]_i_2_n_3 ,\accu_V_11_reg_4275[15]_i_3_n_3 ,\accu_V_11_reg_4275[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_11_reg_4275[15]_i_5_n_3 ,\accu_V_11_reg_4275[15]_i_6_n_3 ,\accu_V_11_reg_4275[15]_i_7_n_3 ,\accu_V_11_reg_4275[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4275_reg[16]_i_1 
       (.CI(\accu_V_11_reg_4275_reg[15]_i_1_n_3 ),
        .CO(\NLW_accu_V_11_reg_4275_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accu_V_11_reg_4275_reg[16]_i_1_O_UNCONNECTED [3:1],D[16]}),
        .S({1'b0,1'b0,1'b0,\accu_V_11_reg_4275[16]_i_2_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4275_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_11_reg_4275_reg[3]_i_1_n_3 ,\accu_V_11_reg_4275_reg[3]_i_1_n_4 ,\accu_V_11_reg_4275_reg[3]_i_1_n_5 ,\accu_V_11_reg_4275_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_reg_4275[3]_i_2_n_3 ,\accu_V_11_reg_4275[3]_i_3_n_3 ,\accu_V_11_reg_4275[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_11_reg_4275[3]_i_5_n_3 ,\accu_V_11_reg_4275[3]_i_6_n_3 ,\accu_V_11_reg_4275[3]_i_7_n_3 ,\accu_V_11_reg_4275[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4275_reg[7]_i_1 
       (.CI(\accu_V_11_reg_4275_reg[3]_i_1_n_3 ),
        .CO({\accu_V_11_reg_4275_reg[7]_i_1_n_3 ,\accu_V_11_reg_4275_reg[7]_i_1_n_4 ,\accu_V_11_reg_4275_reg[7]_i_1_n_5 ,\accu_V_11_reg_4275_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_reg_4275[7]_i_2_n_3 ,\accu_V_11_reg_4275[7]_i_3_n_3 ,\accu_V_11_reg_4275[7]_i_4_n_3 ,\accu_V_11_reg_4275[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_11_reg_4275[7]_i_6_n_3 ,\accu_V_11_reg_4275[7]_i_7_n_3 ,\accu_V_11_reg_4275[7]_i_8_n_3 ,\accu_V_11_reg_4275[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load[16],ap_sig_allocacmp_accu_V_3_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm178_out),
        .CEA2(\ap_CS_iter4_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm178_out),
        .CEB2(\ap_CS_iter4_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter4_fsm_reg[1] ),
        .CEP(\ap_CS_iter4_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__1
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_3_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_3_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__0
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_3_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_3_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_3_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_3_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_3_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_3_load[0]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    p_reg_reg_i_1__0
       (.I0(ap_CS_iter4_fsm_state5),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(p_reg_reg_0),
        .I4(ap_CS_iter5_fsm_state6),
        .O(\ap_CS_iter4_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_1[16]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_3_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_1[15]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_3_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_1[14]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_3_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_1[13]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_3_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_1[12]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_3_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_1[11]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_3_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_1[10]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_3_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_1[9]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_3_load[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_1[8]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_3_load[8]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32
   (D,
    ap_NS_iter3_fsm178_out,
    grp_fu_3200_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_10_reg_4264_reg[15] ,
    \accu_V_10_reg_4264_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7);
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input grp_fu_3200_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_10_reg_4264_reg[15] ;
  input [13:0]\accu_V_10_reg_4264_reg[15]_0 ;
  input [16:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_10_reg_4264[11]_i_2_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_3_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_4_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_5_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_6_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_7_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_8_n_3 ;
  wire \accu_V_10_reg_4264[11]_i_9_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_2_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_3_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_4_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_5_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_6_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_7_n_3 ;
  wire \accu_V_10_reg_4264[15]_i_8_n_3 ;
  wire \accu_V_10_reg_4264[16]_i_2_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_2_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_3_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_4_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_5_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_6_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_7_n_3 ;
  wire \accu_V_10_reg_4264[3]_i_8_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_2_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_3_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_4_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_5_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_6_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_7_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_8_n_3 ;
  wire \accu_V_10_reg_4264[7]_i_9_n_3 ;
  wire \accu_V_10_reg_4264_reg[11]_i_1_n_3 ;
  wire \accu_V_10_reg_4264_reg[11]_i_1_n_4 ;
  wire \accu_V_10_reg_4264_reg[11]_i_1_n_5 ;
  wire \accu_V_10_reg_4264_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_10_reg_4264_reg[15] ;
  wire [13:0]\accu_V_10_reg_4264_reg[15]_0 ;
  wire \accu_V_10_reg_4264_reg[15]_i_1_n_3 ;
  wire \accu_V_10_reg_4264_reg[15]_i_1_n_4 ;
  wire \accu_V_10_reg_4264_reg[15]_i_1_n_5 ;
  wire \accu_V_10_reg_4264_reg[15]_i_1_n_6 ;
  wire \accu_V_10_reg_4264_reg[3]_i_1_n_3 ;
  wire \accu_V_10_reg_4264_reg[3]_i_1_n_4 ;
  wire \accu_V_10_reg_4264_reg[3]_i_1_n_5 ;
  wire \accu_V_10_reg_4264_reg[3]_i_1_n_6 ;
  wire \accu_V_10_reg_4264_reg[7]_i_1_n_3 ;
  wire \accu_V_10_reg_4264_reg[7]_i_1_n_4 ;
  wire \accu_V_10_reg_4264_reg[7]_i_1_n_5 ;
  wire \accu_V_10_reg_4264_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [16:0]ap_sig_allocacmp_accu_V_2_load;
  wire grp_fu_3200_ce;
  wire [16:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:0]\NLW_accu_V_10_reg_4264_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_10_reg_4264_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [10]),
        .I2(\accu_V_10_reg_4264_reg[15] [10]),
        .O(\accu_V_10_reg_4264[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [9]),
        .I2(\accu_V_10_reg_4264_reg[15] [9]),
        .O(\accu_V_10_reg_4264[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [8]),
        .I2(\accu_V_10_reg_4264_reg[15] [8]),
        .O(\accu_V_10_reg_4264[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [7]),
        .I2(\accu_V_10_reg_4264_reg[15] [7]),
        .O(\accu_V_10_reg_4264[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[11]_i_6 
       (.I0(\accu_V_10_reg_4264[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_10_reg_4264_reg[15]_0 [11]),
        .I3(\accu_V_10_reg_4264_reg[15] [11]),
        .O(\accu_V_10_reg_4264[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [10]),
        .I2(\accu_V_10_reg_4264_reg[15] [10]),
        .I3(\accu_V_10_reg_4264[11]_i_3_n_3 ),
        .O(\accu_V_10_reg_4264[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [9]),
        .I2(\accu_V_10_reg_4264_reg[15] [9]),
        .I3(\accu_V_10_reg_4264[11]_i_4_n_3 ),
        .O(\accu_V_10_reg_4264[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [8]),
        .I2(\accu_V_10_reg_4264_reg[15] [8]),
        .I3(\accu_V_10_reg_4264[11]_i_5_n_3 ),
        .O(\accu_V_10_reg_4264[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_10_reg_4264[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [13]),
        .I2(\accu_V_10_reg_4264_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_10_reg_4264[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_10_reg_4264[15]_i_3 
       (.I0(\accu_V_10_reg_4264_reg[15]_0 [12]),
        .I1(\accu_V_10_reg_4264_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_10_reg_4264[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_10_reg_4264[15]_i_4 
       (.I0(\accu_V_10_reg_4264_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_10_reg_4264_reg[15]_0 [12]),
        .O(\accu_V_10_reg_4264[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_reg_4264[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_10_reg_4264[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_10_reg_4264[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_10_reg_4264_reg[15] [12]),
        .I2(\accu_V_10_reg_4264_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_10_reg_4264[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_10_reg_4264[15]_i_7 
       (.I0(\accu_V_10_reg_4264[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_10_reg_4264_reg[15]_0 [13]),
        .I3(\accu_V_10_reg_4264_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_10_reg_4264[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_10_reg_4264[15]_i_8 
       (.I0(\accu_V_10_reg_4264_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_10_reg_4264_reg[15] [12]),
        .I3(\accu_V_10_reg_4264_reg[15] [11]),
        .I4(\accu_V_10_reg_4264_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_10_reg_4264[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_reg_4264[16]_i_2 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_10_reg_4264[16]_i_2_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [2]),
        .I2(\accu_V_10_reg_4264_reg[15] [2]),
        .O(\accu_V_10_reg_4264[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [1]),
        .I2(\accu_V_10_reg_4264_reg[15] [1]),
        .O(\accu_V_10_reg_4264[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[3]_i_4 
       (.I0(\accu_V_10_reg_4264_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_10_reg_4264_reg[15] [0]),
        .O(\accu_V_10_reg_4264[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [3]),
        .I2(\accu_V_10_reg_4264_reg[15] [3]),
        .I3(\accu_V_10_reg_4264[3]_i_2_n_3 ),
        .O(\accu_V_10_reg_4264[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [2]),
        .I2(\accu_V_10_reg_4264_reg[15] [2]),
        .I3(\accu_V_10_reg_4264[3]_i_3_n_3 ),
        .O(\accu_V_10_reg_4264[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [1]),
        .I2(\accu_V_10_reg_4264_reg[15] [1]),
        .I3(\accu_V_10_reg_4264[3]_i_4_n_3 ),
        .O(\accu_V_10_reg_4264[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_10_reg_4264[3]_i_8 
       (.I0(\accu_V_10_reg_4264_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_10_reg_4264_reg[15] [0]),
        .O(\accu_V_10_reg_4264[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [6]),
        .I2(\accu_V_10_reg_4264_reg[15] [6]),
        .O(\accu_V_10_reg_4264[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [5]),
        .I2(\accu_V_10_reg_4264_reg[15] [5]),
        .O(\accu_V_10_reg_4264[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [4]),
        .I2(\accu_V_10_reg_4264_reg[15] [4]),
        .O(\accu_V_10_reg_4264[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4264[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [3]),
        .I2(\accu_V_10_reg_4264_reg[15] [3]),
        .O(\accu_V_10_reg_4264[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [7]),
        .I2(\accu_V_10_reg_4264_reg[15] [7]),
        .I3(\accu_V_10_reg_4264[7]_i_2_n_3 ),
        .O(\accu_V_10_reg_4264[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [6]),
        .I2(\accu_V_10_reg_4264_reg[15] [6]),
        .I3(\accu_V_10_reg_4264[7]_i_3_n_3 ),
        .O(\accu_V_10_reg_4264[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [5]),
        .I2(\accu_V_10_reg_4264_reg[15] [5]),
        .I3(\accu_V_10_reg_4264[7]_i_4_n_3 ),
        .O(\accu_V_10_reg_4264[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4264[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_10_reg_4264_reg[15]_0 [4]),
        .I2(\accu_V_10_reg_4264_reg[15] [4]),
        .I3(\accu_V_10_reg_4264[7]_i_5_n_3 ),
        .O(\accu_V_10_reg_4264[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4264_reg[11]_i_1 
       (.CI(\accu_V_10_reg_4264_reg[7]_i_1_n_3 ),
        .CO({\accu_V_10_reg_4264_reg[11]_i_1_n_3 ,\accu_V_10_reg_4264_reg[11]_i_1_n_4 ,\accu_V_10_reg_4264_reg[11]_i_1_n_5 ,\accu_V_10_reg_4264_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_reg_4264[11]_i_2_n_3 ,\accu_V_10_reg_4264[11]_i_3_n_3 ,\accu_V_10_reg_4264[11]_i_4_n_3 ,\accu_V_10_reg_4264[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_10_reg_4264[11]_i_6_n_3 ,\accu_V_10_reg_4264[11]_i_7_n_3 ,\accu_V_10_reg_4264[11]_i_8_n_3 ,\accu_V_10_reg_4264[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4264_reg[15]_i_1 
       (.CI(\accu_V_10_reg_4264_reg[11]_i_1_n_3 ),
        .CO({\accu_V_10_reg_4264_reg[15]_i_1_n_3 ,\accu_V_10_reg_4264_reg[15]_i_1_n_4 ,\accu_V_10_reg_4264_reg[15]_i_1_n_5 ,\accu_V_10_reg_4264_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_10_reg_4264[15]_i_2_n_3 ,\accu_V_10_reg_4264[15]_i_3_n_3 ,\accu_V_10_reg_4264[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_10_reg_4264[15]_i_5_n_3 ,\accu_V_10_reg_4264[15]_i_6_n_3 ,\accu_V_10_reg_4264[15]_i_7_n_3 ,\accu_V_10_reg_4264[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4264_reg[16]_i_1 
       (.CI(\accu_V_10_reg_4264_reg[15]_i_1_n_3 ),
        .CO(\NLW_accu_V_10_reg_4264_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accu_V_10_reg_4264_reg[16]_i_1_O_UNCONNECTED [3:1],D[16]}),
        .S({1'b0,1'b0,1'b0,\accu_V_10_reg_4264[16]_i_2_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4264_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_10_reg_4264_reg[3]_i_1_n_3 ,\accu_V_10_reg_4264_reg[3]_i_1_n_4 ,\accu_V_10_reg_4264_reg[3]_i_1_n_5 ,\accu_V_10_reg_4264_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_reg_4264[3]_i_2_n_3 ,\accu_V_10_reg_4264[3]_i_3_n_3 ,\accu_V_10_reg_4264[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_10_reg_4264[3]_i_5_n_3 ,\accu_V_10_reg_4264[3]_i_6_n_3 ,\accu_V_10_reg_4264[3]_i_7_n_3 ,\accu_V_10_reg_4264[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4264_reg[7]_i_1 
       (.CI(\accu_V_10_reg_4264_reg[3]_i_1_n_3 ),
        .CO({\accu_V_10_reg_4264_reg[7]_i_1_n_3 ,\accu_V_10_reg_4264_reg[7]_i_1_n_4 ,\accu_V_10_reg_4264_reg[7]_i_1_n_5 ,\accu_V_10_reg_4264_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_reg_4264[7]_i_2_n_3 ,\accu_V_10_reg_4264[7]_i_3_n_3 ,\accu_V_10_reg_4264[7]_i_4_n_3 ,\accu_V_10_reg_4264[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_10_reg_4264[7]_i_6_n_3 ,\accu_V_10_reg_4264[7]_i_7_n_3 ,\accu_V_10_reg_4264[7]_i_8_n_3 ,\accu_V_10_reg_4264[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load[16],ap_sig_allocacmp_accu_V_2_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm178_out),
        .CEA2(grp_fu_3200_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm178_out),
        .CEB2(grp_fu_3200_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3200_ce),
        .CEP(grp_fu_3200_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_2_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_2_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_2_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_2_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__0
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_2_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__0
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_2_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__0
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_2_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__0
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_2_load[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1__4
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_2_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_2_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_2_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_2_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_2_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_2_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_2_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_2_load[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__1
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_2_load[8]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33
   (D,
    ap_NS_iter3_fsm178_out,
    grp_fu_3200_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_1_fu_352_reg[15] ,
    \accu_V_1_fu_352_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7);
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input grp_fu_3200_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_1_fu_352_reg[15] ;
  input [13:0]\accu_V_1_fu_352_reg[15]_0 ;
  input [16:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_1_fu_352[11]_i_2_n_3 ;
  wire \accu_V_1_fu_352[11]_i_3_n_3 ;
  wire \accu_V_1_fu_352[11]_i_4_n_3 ;
  wire \accu_V_1_fu_352[11]_i_5_n_3 ;
  wire \accu_V_1_fu_352[11]_i_6_n_3 ;
  wire \accu_V_1_fu_352[11]_i_7_n_3 ;
  wire \accu_V_1_fu_352[11]_i_8_n_3 ;
  wire \accu_V_1_fu_352[11]_i_9_n_3 ;
  wire \accu_V_1_fu_352[15]_i_2_n_3 ;
  wire \accu_V_1_fu_352[15]_i_3_n_3 ;
  wire \accu_V_1_fu_352[15]_i_4_n_3 ;
  wire \accu_V_1_fu_352[15]_i_5_n_3 ;
  wire \accu_V_1_fu_352[15]_i_6_n_3 ;
  wire \accu_V_1_fu_352[15]_i_7_n_3 ;
  wire \accu_V_1_fu_352[15]_i_8_n_3 ;
  wire \accu_V_1_fu_352[16]_i_2_n_3 ;
  wire \accu_V_1_fu_352[3]_i_2_n_3 ;
  wire \accu_V_1_fu_352[3]_i_3_n_3 ;
  wire \accu_V_1_fu_352[3]_i_4_n_3 ;
  wire \accu_V_1_fu_352[3]_i_5_n_3 ;
  wire \accu_V_1_fu_352[3]_i_6_n_3 ;
  wire \accu_V_1_fu_352[3]_i_7_n_3 ;
  wire \accu_V_1_fu_352[3]_i_8_n_3 ;
  wire \accu_V_1_fu_352[7]_i_2_n_3 ;
  wire \accu_V_1_fu_352[7]_i_3_n_3 ;
  wire \accu_V_1_fu_352[7]_i_4_n_3 ;
  wire \accu_V_1_fu_352[7]_i_5_n_3 ;
  wire \accu_V_1_fu_352[7]_i_6_n_3 ;
  wire \accu_V_1_fu_352[7]_i_7_n_3 ;
  wire \accu_V_1_fu_352[7]_i_8_n_3 ;
  wire \accu_V_1_fu_352[7]_i_9_n_3 ;
  wire \accu_V_1_fu_352_reg[11]_i_1_n_3 ;
  wire \accu_V_1_fu_352_reg[11]_i_1_n_4 ;
  wire \accu_V_1_fu_352_reg[11]_i_1_n_5 ;
  wire \accu_V_1_fu_352_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_1_fu_352_reg[15] ;
  wire [13:0]\accu_V_1_fu_352_reg[15]_0 ;
  wire \accu_V_1_fu_352_reg[15]_i_1_n_3 ;
  wire \accu_V_1_fu_352_reg[15]_i_1_n_4 ;
  wire \accu_V_1_fu_352_reg[15]_i_1_n_5 ;
  wire \accu_V_1_fu_352_reg[15]_i_1_n_6 ;
  wire \accu_V_1_fu_352_reg[3]_i_1_n_3 ;
  wire \accu_V_1_fu_352_reg[3]_i_1_n_4 ;
  wire \accu_V_1_fu_352_reg[3]_i_1_n_5 ;
  wire \accu_V_1_fu_352_reg[3]_i_1_n_6 ;
  wire \accu_V_1_fu_352_reg[7]_i_1_n_3 ;
  wire \accu_V_1_fu_352_reg[7]_i_1_n_4 ;
  wire \accu_V_1_fu_352_reg[7]_i_1_n_5 ;
  wire \accu_V_1_fu_352_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [16:0]ap_sig_allocacmp_accu_V_1_load;
  wire grp_fu_3200_ce;
  wire [16:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:0]\NLW_accu_V_1_fu_352_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_1_fu_352_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_1_fu_352_reg[15]_0 [10]),
        .I2(\accu_V_1_fu_352_reg[15] [10]),
        .O(\accu_V_1_fu_352[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_1_fu_352_reg[15]_0 [9]),
        .I2(\accu_V_1_fu_352_reg[15] [9]),
        .O(\accu_V_1_fu_352[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_1_fu_352_reg[15]_0 [8]),
        .I2(\accu_V_1_fu_352_reg[15] [8]),
        .O(\accu_V_1_fu_352[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_1_fu_352_reg[15]_0 [7]),
        .I2(\accu_V_1_fu_352_reg[15] [7]),
        .O(\accu_V_1_fu_352[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[11]_i_6 
       (.I0(\accu_V_1_fu_352[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_1_fu_352_reg[15]_0 [11]),
        .I3(\accu_V_1_fu_352_reg[15] [11]),
        .O(\accu_V_1_fu_352[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_1_fu_352_reg[15]_0 [10]),
        .I2(\accu_V_1_fu_352_reg[15] [10]),
        .I3(\accu_V_1_fu_352[11]_i_3_n_3 ),
        .O(\accu_V_1_fu_352[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_1_fu_352_reg[15]_0 [9]),
        .I2(\accu_V_1_fu_352_reg[15] [9]),
        .I3(\accu_V_1_fu_352[11]_i_4_n_3 ),
        .O(\accu_V_1_fu_352[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_1_fu_352_reg[15]_0 [8]),
        .I2(\accu_V_1_fu_352_reg[15] [8]),
        .I3(\accu_V_1_fu_352[11]_i_5_n_3 ),
        .O(\accu_V_1_fu_352[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_1_fu_352[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_1_fu_352_reg[15]_0 [13]),
        .I2(\accu_V_1_fu_352_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_1_fu_352[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_1_fu_352[15]_i_3 
       (.I0(\accu_V_1_fu_352_reg[15]_0 [12]),
        .I1(\accu_V_1_fu_352_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_1_fu_352[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_1_fu_352[15]_i_4 
       (.I0(\accu_V_1_fu_352_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_1_fu_352_reg[15]_0 [12]),
        .O(\accu_V_1_fu_352[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_352[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_1_fu_352[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_1_fu_352[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_1_fu_352_reg[15] [12]),
        .I2(\accu_V_1_fu_352_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_1_fu_352[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_1_fu_352[15]_i_7 
       (.I0(\accu_V_1_fu_352[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_1_fu_352_reg[15]_0 [13]),
        .I3(\accu_V_1_fu_352_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_1_fu_352[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_1_fu_352[15]_i_8 
       (.I0(\accu_V_1_fu_352_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_1_fu_352_reg[15] [12]),
        .I3(\accu_V_1_fu_352_reg[15] [11]),
        .I4(\accu_V_1_fu_352_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_1_fu_352[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_352[16]_i_2 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_1_fu_352[16]_i_2_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_1_fu_352_reg[15]_0 [2]),
        .I2(\accu_V_1_fu_352_reg[15] [2]),
        .O(\accu_V_1_fu_352[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_1_fu_352_reg[15]_0 [1]),
        .I2(\accu_V_1_fu_352_reg[15] [1]),
        .O(\accu_V_1_fu_352[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[3]_i_4 
       (.I0(\accu_V_1_fu_352_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_1_fu_352_reg[15] [0]),
        .O(\accu_V_1_fu_352[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_1_fu_352_reg[15]_0 [3]),
        .I2(\accu_V_1_fu_352_reg[15] [3]),
        .I3(\accu_V_1_fu_352[3]_i_2_n_3 ),
        .O(\accu_V_1_fu_352[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_1_fu_352_reg[15]_0 [2]),
        .I2(\accu_V_1_fu_352_reg[15] [2]),
        .I3(\accu_V_1_fu_352[3]_i_3_n_3 ),
        .O(\accu_V_1_fu_352[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_1_fu_352_reg[15]_0 [1]),
        .I2(\accu_V_1_fu_352_reg[15] [1]),
        .I3(\accu_V_1_fu_352[3]_i_4_n_3 ),
        .O(\accu_V_1_fu_352[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_1_fu_352[3]_i_8 
       (.I0(\accu_V_1_fu_352_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_1_fu_352_reg[15] [0]),
        .O(\accu_V_1_fu_352[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_1_fu_352_reg[15]_0 [6]),
        .I2(\accu_V_1_fu_352_reg[15] [6]),
        .O(\accu_V_1_fu_352[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_1_fu_352_reg[15]_0 [5]),
        .I2(\accu_V_1_fu_352_reg[15] [5]),
        .O(\accu_V_1_fu_352[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_1_fu_352_reg[15]_0 [4]),
        .I2(\accu_V_1_fu_352_reg[15] [4]),
        .O(\accu_V_1_fu_352[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_352[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_1_fu_352_reg[15]_0 [3]),
        .I2(\accu_V_1_fu_352_reg[15] [3]),
        .O(\accu_V_1_fu_352[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_1_fu_352_reg[15]_0 [7]),
        .I2(\accu_V_1_fu_352_reg[15] [7]),
        .I3(\accu_V_1_fu_352[7]_i_2_n_3 ),
        .O(\accu_V_1_fu_352[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_1_fu_352_reg[15]_0 [6]),
        .I2(\accu_V_1_fu_352_reg[15] [6]),
        .I3(\accu_V_1_fu_352[7]_i_3_n_3 ),
        .O(\accu_V_1_fu_352[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_1_fu_352_reg[15]_0 [5]),
        .I2(\accu_V_1_fu_352_reg[15] [5]),
        .I3(\accu_V_1_fu_352[7]_i_4_n_3 ),
        .O(\accu_V_1_fu_352[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_352[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_1_fu_352_reg[15]_0 [4]),
        .I2(\accu_V_1_fu_352_reg[15] [4]),
        .I3(\accu_V_1_fu_352[7]_i_5_n_3 ),
        .O(\accu_V_1_fu_352[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_352_reg[11]_i_1 
       (.CI(\accu_V_1_fu_352_reg[7]_i_1_n_3 ),
        .CO({\accu_V_1_fu_352_reg[11]_i_1_n_3 ,\accu_V_1_fu_352_reg[11]_i_1_n_4 ,\accu_V_1_fu_352_reg[11]_i_1_n_5 ,\accu_V_1_fu_352_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_352[11]_i_2_n_3 ,\accu_V_1_fu_352[11]_i_3_n_3 ,\accu_V_1_fu_352[11]_i_4_n_3 ,\accu_V_1_fu_352[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_1_fu_352[11]_i_6_n_3 ,\accu_V_1_fu_352[11]_i_7_n_3 ,\accu_V_1_fu_352[11]_i_8_n_3 ,\accu_V_1_fu_352[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_352_reg[15]_i_1 
       (.CI(\accu_V_1_fu_352_reg[11]_i_1_n_3 ),
        .CO({\accu_V_1_fu_352_reg[15]_i_1_n_3 ,\accu_V_1_fu_352_reg[15]_i_1_n_4 ,\accu_V_1_fu_352_reg[15]_i_1_n_5 ,\accu_V_1_fu_352_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_1_fu_352[15]_i_2_n_3 ,\accu_V_1_fu_352[15]_i_3_n_3 ,\accu_V_1_fu_352[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_1_fu_352[15]_i_5_n_3 ,\accu_V_1_fu_352[15]_i_6_n_3 ,\accu_V_1_fu_352[15]_i_7_n_3 ,\accu_V_1_fu_352[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_352_reg[16]_i_1 
       (.CI(\accu_V_1_fu_352_reg[15]_i_1_n_3 ),
        .CO(\NLW_accu_V_1_fu_352_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accu_V_1_fu_352_reg[16]_i_1_O_UNCONNECTED [3:1],D[16]}),
        .S({1'b0,1'b0,1'b0,\accu_V_1_fu_352[16]_i_2_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_352_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_1_fu_352_reg[3]_i_1_n_3 ,\accu_V_1_fu_352_reg[3]_i_1_n_4 ,\accu_V_1_fu_352_reg[3]_i_1_n_5 ,\accu_V_1_fu_352_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_352[3]_i_2_n_3 ,\accu_V_1_fu_352[3]_i_3_n_3 ,\accu_V_1_fu_352[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_1_fu_352[3]_i_5_n_3 ,\accu_V_1_fu_352[3]_i_6_n_3 ,\accu_V_1_fu_352[3]_i_7_n_3 ,\accu_V_1_fu_352[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_352_reg[7]_i_1 
       (.CI(\accu_V_1_fu_352_reg[3]_i_1_n_3 ),
        .CO({\accu_V_1_fu_352_reg[7]_i_1_n_3 ,\accu_V_1_fu_352_reg[7]_i_1_n_4 ,\accu_V_1_fu_352_reg[7]_i_1_n_5 ,\accu_V_1_fu_352_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_352[7]_i_2_n_3 ,\accu_V_1_fu_352[7]_i_3_n_3 ,\accu_V_1_fu_352[7]_i_4_n_3 ,\accu_V_1_fu_352[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_1_fu_352[7]_i_6_n_3 ,\accu_V_1_fu_352[7]_i_7_n_3 ,\accu_V_1_fu_352[7]_i_8_n_3 ,\accu_V_1_fu_352[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load[16],ap_sig_allocacmp_accu_V_1_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm178_out),
        .CEA2(grp_fu_3200_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm178_out),
        .CEB2(grp_fu_3200_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3200_ce),
        .CEP(grp_fu_3200_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__3
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_1_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__3
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_1_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_1_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__1
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_1_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__1
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_1_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__1
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_1_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__1
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_1_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__1
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_1_load[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_1_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_1_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_1_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_1_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_1_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_1_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_1_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_1_load[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_1_load[8]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34
   (OPMODE,
    D,
    ap_NS_iter3_fsm178_out,
    grp_fu_3200_ce,
    ap_clk,
    Q,
    A,
    \accu_V_8_reg_4242_reg[15] ,
    \accu_V_8_reg_4242_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7,
    icmp_ln272_reg_3532_pp0_iter4_reg);
  output [0:0]OPMODE;
  output [16:0]D;
  input ap_NS_iter3_fsm178_out;
  input grp_fu_3200_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [12:0]\accu_V_8_reg_4242_reg[15] ;
  input [13:0]\accu_V_8_reg_4242_reg[15]_0 ;
  input [16:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;
  input icmp_ln272_reg_3532_pp0_iter4_reg;

  wire [2:0]A;
  wire [16:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_8_reg_4242[11]_i_2_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_3_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_4_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_5_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_6_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_7_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_8_n_3 ;
  wire \accu_V_8_reg_4242[11]_i_9_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_2_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_3_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_4_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_5_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_6_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_7_n_3 ;
  wire \accu_V_8_reg_4242[15]_i_8_n_3 ;
  wire \accu_V_8_reg_4242[16]_i_4_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_2_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_3_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_4_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_5_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_6_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_7_n_3 ;
  wire \accu_V_8_reg_4242[3]_i_8_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_2_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_3_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_4_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_5_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_6_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_7_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_8_n_3 ;
  wire \accu_V_8_reg_4242[7]_i_9_n_3 ;
  wire \accu_V_8_reg_4242_reg[11]_i_1_n_3 ;
  wire \accu_V_8_reg_4242_reg[11]_i_1_n_4 ;
  wire \accu_V_8_reg_4242_reg[11]_i_1_n_5 ;
  wire \accu_V_8_reg_4242_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_8_reg_4242_reg[15] ;
  wire [13:0]\accu_V_8_reg_4242_reg[15]_0 ;
  wire \accu_V_8_reg_4242_reg[15]_i_1_n_3 ;
  wire \accu_V_8_reg_4242_reg[15]_i_1_n_4 ;
  wire \accu_V_8_reg_4242_reg[15]_i_1_n_5 ;
  wire \accu_V_8_reg_4242_reg[15]_i_1_n_6 ;
  wire \accu_V_8_reg_4242_reg[3]_i_1_n_3 ;
  wire \accu_V_8_reg_4242_reg[3]_i_1_n_4 ;
  wire \accu_V_8_reg_4242_reg[3]_i_1_n_5 ;
  wire \accu_V_8_reg_4242_reg[3]_i_1_n_6 ;
  wire \accu_V_8_reg_4242_reg[7]_i_1_n_3 ;
  wire \accu_V_8_reg_4242_reg[7]_i_1_n_4 ;
  wire \accu_V_8_reg_4242_reg[7]_i_1_n_5 ;
  wire \accu_V_8_reg_4242_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [16:0]ap_sig_allocacmp_accu_V_load;
  wire grp_fu_3200_ce;
  wire icmp_ln272_reg_3532_pp0_iter4_reg;
  wire [16:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:0]\NLW_accu_V_8_reg_4242_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_8_reg_4242_reg[16]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [10]),
        .I2(\accu_V_8_reg_4242_reg[15] [10]),
        .O(\accu_V_8_reg_4242[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [9]),
        .I2(\accu_V_8_reg_4242_reg[15] [9]),
        .O(\accu_V_8_reg_4242[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [8]),
        .I2(\accu_V_8_reg_4242_reg[15] [8]),
        .O(\accu_V_8_reg_4242[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [7]),
        .I2(\accu_V_8_reg_4242_reg[15] [7]),
        .O(\accu_V_8_reg_4242[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[11]_i_6 
       (.I0(\accu_V_8_reg_4242[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_8_reg_4242_reg[15]_0 [11]),
        .I3(\accu_V_8_reg_4242_reg[15] [11]),
        .O(\accu_V_8_reg_4242[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [10]),
        .I2(\accu_V_8_reg_4242_reg[15] [10]),
        .I3(\accu_V_8_reg_4242[11]_i_3_n_3 ),
        .O(\accu_V_8_reg_4242[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [9]),
        .I2(\accu_V_8_reg_4242_reg[15] [9]),
        .I3(\accu_V_8_reg_4242[11]_i_4_n_3 ),
        .O(\accu_V_8_reg_4242[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [8]),
        .I2(\accu_V_8_reg_4242_reg[15] [8]),
        .I3(\accu_V_8_reg_4242[11]_i_5_n_3 ),
        .O(\accu_V_8_reg_4242[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_8_reg_4242[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [13]),
        .I2(\accu_V_8_reg_4242_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_8_reg_4242[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_8_reg_4242[15]_i_3 
       (.I0(\accu_V_8_reg_4242_reg[15]_0 [12]),
        .I1(\accu_V_8_reg_4242_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_8_reg_4242[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_8_reg_4242[15]_i_4 
       (.I0(\accu_V_8_reg_4242_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_8_reg_4242_reg[15]_0 [12]),
        .O(\accu_V_8_reg_4242[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_8_reg_4242[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_8_reg_4242[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_8_reg_4242[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_8_reg_4242_reg[15] [12]),
        .I2(\accu_V_8_reg_4242_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_8_reg_4242[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_8_reg_4242[15]_i_7 
       (.I0(\accu_V_8_reg_4242[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_8_reg_4242_reg[15]_0 [13]),
        .I3(\accu_V_8_reg_4242_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_8_reg_4242[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_8_reg_4242[15]_i_8 
       (.I0(\accu_V_8_reg_4242_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_8_reg_4242_reg[15] [12]),
        .I3(\accu_V_8_reg_4242_reg[15] [11]),
        .I4(\accu_V_8_reg_4242_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_8_reg_4242[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_8_reg_4242[16]_i_4 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_8_reg_4242[16]_i_4_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [2]),
        .I2(\accu_V_8_reg_4242_reg[15] [2]),
        .O(\accu_V_8_reg_4242[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [1]),
        .I2(\accu_V_8_reg_4242_reg[15] [1]),
        .O(\accu_V_8_reg_4242[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[3]_i_4 
       (.I0(\accu_V_8_reg_4242_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_8_reg_4242_reg[15] [0]),
        .O(\accu_V_8_reg_4242[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [3]),
        .I2(\accu_V_8_reg_4242_reg[15] [3]),
        .I3(\accu_V_8_reg_4242[3]_i_2_n_3 ),
        .O(\accu_V_8_reg_4242[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [2]),
        .I2(\accu_V_8_reg_4242_reg[15] [2]),
        .I3(\accu_V_8_reg_4242[3]_i_3_n_3 ),
        .O(\accu_V_8_reg_4242[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [1]),
        .I2(\accu_V_8_reg_4242_reg[15] [1]),
        .I3(\accu_V_8_reg_4242[3]_i_4_n_3 ),
        .O(\accu_V_8_reg_4242[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_8_reg_4242[3]_i_8 
       (.I0(\accu_V_8_reg_4242_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_8_reg_4242_reg[15] [0]),
        .O(\accu_V_8_reg_4242[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [6]),
        .I2(\accu_V_8_reg_4242_reg[15] [6]),
        .O(\accu_V_8_reg_4242[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [5]),
        .I2(\accu_V_8_reg_4242_reg[15] [5]),
        .O(\accu_V_8_reg_4242[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [4]),
        .I2(\accu_V_8_reg_4242_reg[15] [4]),
        .O(\accu_V_8_reg_4242[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4242[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [3]),
        .I2(\accu_V_8_reg_4242_reg[15] [3]),
        .O(\accu_V_8_reg_4242[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [7]),
        .I2(\accu_V_8_reg_4242_reg[15] [7]),
        .I3(\accu_V_8_reg_4242[7]_i_2_n_3 ),
        .O(\accu_V_8_reg_4242[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [6]),
        .I2(\accu_V_8_reg_4242_reg[15] [6]),
        .I3(\accu_V_8_reg_4242[7]_i_3_n_3 ),
        .O(\accu_V_8_reg_4242[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [5]),
        .I2(\accu_V_8_reg_4242_reg[15] [5]),
        .I3(\accu_V_8_reg_4242[7]_i_4_n_3 ),
        .O(\accu_V_8_reg_4242[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4242[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_8_reg_4242_reg[15]_0 [4]),
        .I2(\accu_V_8_reg_4242_reg[15] [4]),
        .I3(\accu_V_8_reg_4242[7]_i_5_n_3 ),
        .O(\accu_V_8_reg_4242[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4242_reg[11]_i_1 
       (.CI(\accu_V_8_reg_4242_reg[7]_i_1_n_3 ),
        .CO({\accu_V_8_reg_4242_reg[11]_i_1_n_3 ,\accu_V_8_reg_4242_reg[11]_i_1_n_4 ,\accu_V_8_reg_4242_reg[11]_i_1_n_5 ,\accu_V_8_reg_4242_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_8_reg_4242[11]_i_2_n_3 ,\accu_V_8_reg_4242[11]_i_3_n_3 ,\accu_V_8_reg_4242[11]_i_4_n_3 ,\accu_V_8_reg_4242[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_8_reg_4242[11]_i_6_n_3 ,\accu_V_8_reg_4242[11]_i_7_n_3 ,\accu_V_8_reg_4242[11]_i_8_n_3 ,\accu_V_8_reg_4242[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4242_reg[15]_i_1 
       (.CI(\accu_V_8_reg_4242_reg[11]_i_1_n_3 ),
        .CO({\accu_V_8_reg_4242_reg[15]_i_1_n_3 ,\accu_V_8_reg_4242_reg[15]_i_1_n_4 ,\accu_V_8_reg_4242_reg[15]_i_1_n_5 ,\accu_V_8_reg_4242_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_8_reg_4242[15]_i_2_n_3 ,\accu_V_8_reg_4242[15]_i_3_n_3 ,\accu_V_8_reg_4242[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_8_reg_4242[15]_i_5_n_3 ,\accu_V_8_reg_4242[15]_i_6_n_3 ,\accu_V_8_reg_4242[15]_i_7_n_3 ,\accu_V_8_reg_4242[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4242_reg[16]_i_2 
       (.CI(\accu_V_8_reg_4242_reg[15]_i_1_n_3 ),
        .CO(\NLW_accu_V_8_reg_4242_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accu_V_8_reg_4242_reg[16]_i_2_O_UNCONNECTED [3:1],D[16]}),
        .S({1'b0,1'b0,1'b0,\accu_V_8_reg_4242[16]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4242_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_8_reg_4242_reg[3]_i_1_n_3 ,\accu_V_8_reg_4242_reg[3]_i_1_n_4 ,\accu_V_8_reg_4242_reg[3]_i_1_n_5 ,\accu_V_8_reg_4242_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_8_reg_4242[3]_i_2_n_3 ,\accu_V_8_reg_4242[3]_i_3_n_3 ,\accu_V_8_reg_4242[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_8_reg_4242[3]_i_5_n_3 ,\accu_V_8_reg_4242[3]_i_6_n_3 ,\accu_V_8_reg_4242[3]_i_7_n_3 ,\accu_V_8_reg_4242[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4242_reg[7]_i_1 
       (.CI(\accu_V_8_reg_4242_reg[3]_i_1_n_3 ),
        .CO({\accu_V_8_reg_4242_reg[7]_i_1_n_3 ,\accu_V_8_reg_4242_reg[7]_i_1_n_4 ,\accu_V_8_reg_4242_reg[7]_i_1_n_5 ,\accu_V_8_reg_4242_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_8_reg_4242[7]_i_2_n_3 ,\accu_V_8_reg_4242[7]_i_3_n_3 ,\accu_V_8_reg_4242[7]_i_4_n_3 ,\accu_V_8_reg_4242[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_8_reg_4242[7]_i_6_n_3 ,\accu_V_8_reg_4242[7]_i_7_n_3 ,\accu_V_8_reg_4242[7]_i_8_n_3 ,\accu_V_8_reg_4242[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load[16],ap_sig_allocacmp_accu_V_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm178_out),
        .CEA2(grp_fu_3200_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm178_out),
        .CEB2(grp_fu_3200_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3200_ce),
        .CEP(grp_fu_3200_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__4
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_load[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__4
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__3
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__2
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__2
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__2
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__2
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_load[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_19
       (.I0(icmp_ln272_reg_3532_pp0_iter4_reg),
        .O(OPMODE));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__3
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__2
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__2
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__2
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__3
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_load[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_21
   (dout_0,
    ap_NS_iter3_fsm178_out,
    ap_NS_iter2_fsm179_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1,
    ap_CS_iter2_fsm_state3,
    dout_2,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_3720_pp0_iter6_reg,
    icmp_ln249_reg_3479_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8);
  output [10:0]dout_0;
  output ap_NS_iter3_fsm178_out;
  input ap_NS_iter2_fsm179_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;
  input ap_CS_iter2_fsm_state3;
  input [0:0]dout_2;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_3720_pp0_iter6_reg;
  input icmp_ln249_reg_3479_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;

  wire [2:0]Q;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire [0:0]dout_2;
  wire dout_n_97;
  wire icmp_ln249_reg_3479_pp0_iter6_reg;
  wire icmp_ln290_reg_3720_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_3479_pp0_iter2_reg[0]_i_1 
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(dout_2),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_3720_pp0_iter6_reg),
        .I4(icmp_ln249_reg_3479_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter3_fsm178_out));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_22
   (P,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_23
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_24
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_25
   (P,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_26
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_27
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_28
   (P,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_29
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_30
   (dout_0,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mul_8s_3ns_11_1_1_31
   (P,
    ap_NS_iter2_fsm179_out,
    ap_NS_iter3_fsm178_out,
    r_V_1_reg_37370,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm179_out;
  input ap_NS_iter3_fsm178_out;
  input r_V_1_reg_37370;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm179_out;
  wire ap_NS_iter3_fsm178_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_37370;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm179_out),
        .CEA2(ap_NS_iter3_fsm178_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_37370),
        .CEB2(ap_NS_iter3_fsm178_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_mux_325_27_1_1
   (mux_4_1,
    mux_4_0,
    p_reg_reg,
    Q,
    p_reg_reg_i_19__0_0,
    p_reg_reg_i_18__0_0,
    p_reg_reg_i_19__0_1,
    p_reg_reg_i_19__0_2,
    p_reg_reg_i_19__0_3,
    p_reg_reg_i_19__0_4,
    p_reg_reg_i_19__0_5,
    p_reg_reg_i_19__0_6,
    p_reg_reg_i_18__0_1,
    p_reg_reg_i_18__0_2,
    p_reg_reg_i_18__0_3,
    p_reg_reg_i_18__0_4,
    p_reg_reg_i_18__0_5,
    p_reg_reg_i_18__0_6,
    p_reg_reg_i_18__0_7,
    p_reg_reg_i_18__0_8,
    p_reg_reg_i_20__1_0,
    p_reg_reg_i_21__0_0,
    p_reg_reg_i_21__0_1,
    p_reg_reg_i_21__0_2,
    p_reg_reg_i_21__0_3,
    p_reg_reg_i_21__0_4,
    p_reg_reg_i_21__0_5,
    p_reg_reg_i_21__0_6,
    p_reg_reg_i_21__0_7,
    p_reg_reg_i_20__1_1,
    p_reg_reg_i_20__1_2,
    p_reg_reg_i_20__1_3,
    p_reg_reg_i_20__1_4,
    p_reg_reg_i_20__1_5,
    p_reg_reg_i_20__1_6,
    p_reg_reg_i_20__1_7,
    p_reg_reg_i_20__1_8);
  output [26:0]mux_4_1;
  output [26:0]mux_4_0;
  input [3:0]p_reg_reg;
  input [26:0]Q;
  input [26:0]p_reg_reg_i_19__0_0;
  input p_reg_reg_i_18__0_0;
  input [26:0]p_reg_reg_i_19__0_1;
  input [26:0]p_reg_reg_i_19__0_2;
  input [26:0]p_reg_reg_i_19__0_3;
  input [26:0]p_reg_reg_i_19__0_4;
  input [26:0]p_reg_reg_i_19__0_5;
  input [26:0]p_reg_reg_i_19__0_6;
  input [26:0]p_reg_reg_i_18__0_1;
  input [26:0]p_reg_reg_i_18__0_2;
  input [26:0]p_reg_reg_i_18__0_3;
  input [26:0]p_reg_reg_i_18__0_4;
  input [26:0]p_reg_reg_i_18__0_5;
  input [26:0]p_reg_reg_i_18__0_6;
  input [26:0]p_reg_reg_i_18__0_7;
  input [26:0]p_reg_reg_i_18__0_8;
  input p_reg_reg_i_20__1_0;
  input [26:0]p_reg_reg_i_21__0_0;
  input [26:0]p_reg_reg_i_21__0_1;
  input [26:0]p_reg_reg_i_21__0_2;
  input [26:0]p_reg_reg_i_21__0_3;
  input [26:0]p_reg_reg_i_21__0_4;
  input [26:0]p_reg_reg_i_21__0_5;
  input [26:0]p_reg_reg_i_21__0_6;
  input [26:0]p_reg_reg_i_21__0_7;
  input [26:0]p_reg_reg_i_20__1_1;
  input [26:0]p_reg_reg_i_20__1_2;
  input [26:0]p_reg_reg_i_20__1_3;
  input [26:0]p_reg_reg_i_20__1_4;
  input [26:0]p_reg_reg_i_20__1_5;
  input [26:0]p_reg_reg_i_20__1_6;
  input [26:0]p_reg_reg_i_20__1_7;
  input [26:0]p_reg_reg_i_20__1_8;

  wire [26:0]Q;
  wire [26:0]mux_2_0;
  wire [26:0]mux_2_1;
  wire [26:0]mux_2_2;
  wire [26:0]mux_2_3;
  wire [26:0]mux_2_4;
  wire [26:0]mux_2_5;
  wire [26:0]mux_2_6;
  wire [26:0]mux_2_7;
  wire [26:0]mux_3_0;
  wire [26:0]mux_3_1;
  wire [26:0]mux_3_2;
  wire [26:0]mux_3_3;
  wire [26:0]mux_4_0;
  wire [26:0]mux_4_1;
  wire [3:0]p_reg_reg;
  wire p_reg_reg_i_18__0_0;
  wire [26:0]p_reg_reg_i_18__0_1;
  wire [26:0]p_reg_reg_i_18__0_2;
  wire [26:0]p_reg_reg_i_18__0_3;
  wire [26:0]p_reg_reg_i_18__0_4;
  wire [26:0]p_reg_reg_i_18__0_5;
  wire [26:0]p_reg_reg_i_18__0_6;
  wire [26:0]p_reg_reg_i_18__0_7;
  wire [26:0]p_reg_reg_i_18__0_8;
  wire [26:0]p_reg_reg_i_19__0_0;
  wire [26:0]p_reg_reg_i_19__0_1;
  wire [26:0]p_reg_reg_i_19__0_2;
  wire [26:0]p_reg_reg_i_19__0_3;
  wire [26:0]p_reg_reg_i_19__0_4;
  wire [26:0]p_reg_reg_i_19__0_5;
  wire [26:0]p_reg_reg_i_19__0_6;
  wire p_reg_reg_i_20__1_0;
  wire [26:0]p_reg_reg_i_20__1_1;
  wire [26:0]p_reg_reg_i_20__1_2;
  wire [26:0]p_reg_reg_i_20__1_3;
  wire [26:0]p_reg_reg_i_20__1_4;
  wire [26:0]p_reg_reg_i_20__1_5;
  wire [26:0]p_reg_reg_i_20__1_6;
  wire [26:0]p_reg_reg_i_20__1_7;
  wire [26:0]p_reg_reg_i_20__1_8;
  wire [26:0]p_reg_reg_i_21__0_0;
  wire [26:0]p_reg_reg_i_21__0_1;
  wire [26:0]p_reg_reg_i_21__0_2;
  wire [26:0]p_reg_reg_i_21__0_3;
  wire [26:0]p_reg_reg_i_21__0_4;
  wire [26:0]p_reg_reg_i_21__0_5;
  wire [26:0]p_reg_reg_i_21__0_6;
  wire [26:0]p_reg_reg_i_21__0_7;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_10 
       (.I0(p_reg_reg_i_19__0_3[10]),
        .I1(p_reg_reg_i_19__0_4[10]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[10]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[10]),
        .O(mux_2_6[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_11 
       (.I0(Q[10]),
        .I1(p_reg_reg_i_19__0_0[10]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[10]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[10]),
        .O(mux_2_7[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_12 
       (.I0(p_reg_reg_i_20__1_5[10]),
        .I1(p_reg_reg_i_20__1_6[10]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[10]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[10]),
        .O(mux_2_0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_13 
       (.I0(p_reg_reg_i_20__1_1[10]),
        .I1(p_reg_reg_i_20__1_2[10]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[10]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[10]),
        .O(mux_2_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_14 
       (.I0(p_reg_reg_i_21__0_4[10]),
        .I1(p_reg_reg_i_21__0_5[10]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[10]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[10]),
        .O(mux_2_2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_15 
       (.I0(p_reg_reg_i_21__0_0[10]),
        .I1(p_reg_reg_i_21__0_1[10]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[10]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[10]),
        .O(mux_2_3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_8 
       (.I0(p_reg_reg_i_18__0_5[10]),
        .I1(p_reg_reg_i_18__0_6[10]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[10]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[10]),
        .O(mux_2_4[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_9 
       (.I0(p_reg_reg_i_18__0_1[10]),
        .I1(p_reg_reg_i_18__0_2[10]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[10]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[10]),
        .O(mux_2_5[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_10 
       (.I0(p_reg_reg_i_19__0_3[11]),
        .I1(p_reg_reg_i_19__0_4[11]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[11]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[11]),
        .O(mux_2_6[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_11 
       (.I0(Q[11]),
        .I1(p_reg_reg_i_19__0_0[11]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[11]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[11]),
        .O(mux_2_7[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_12 
       (.I0(p_reg_reg_i_20__1_5[11]),
        .I1(p_reg_reg_i_20__1_6[11]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[11]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[11]),
        .O(mux_2_0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_13 
       (.I0(p_reg_reg_i_20__1_1[11]),
        .I1(p_reg_reg_i_20__1_2[11]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[11]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[11]),
        .O(mux_2_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_14 
       (.I0(p_reg_reg_i_21__0_4[11]),
        .I1(p_reg_reg_i_21__0_5[11]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[11]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[11]),
        .O(mux_2_2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_15 
       (.I0(p_reg_reg_i_21__0_0[11]),
        .I1(p_reg_reg_i_21__0_1[11]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[11]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[11]),
        .O(mux_2_3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_8 
       (.I0(p_reg_reg_i_18__0_5[11]),
        .I1(p_reg_reg_i_18__0_6[11]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[11]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[11]),
        .O(mux_2_4[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_9 
       (.I0(p_reg_reg_i_18__0_1[11]),
        .I1(p_reg_reg_i_18__0_2[11]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[11]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[11]),
        .O(mux_2_5[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_10 
       (.I0(p_reg_reg_i_19__0_3[15]),
        .I1(p_reg_reg_i_19__0_4[15]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[15]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[15]),
        .O(mux_2_6[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_11 
       (.I0(Q[15]),
        .I1(p_reg_reg_i_19__0_0[15]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[15]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[15]),
        .O(mux_2_7[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_12 
       (.I0(p_reg_reg_i_20__1_5[15]),
        .I1(p_reg_reg_i_20__1_6[15]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[15]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[15]),
        .O(mux_2_0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_13 
       (.I0(p_reg_reg_i_20__1_1[15]),
        .I1(p_reg_reg_i_20__1_2[15]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[15]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[15]),
        .O(mux_2_1[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_14 
       (.I0(p_reg_reg_i_21__0_4[15]),
        .I1(p_reg_reg_i_21__0_5[15]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[15]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[15]),
        .O(mux_2_2[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_15 
       (.I0(p_reg_reg_i_21__0_0[15]),
        .I1(p_reg_reg_i_21__0_1[15]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[15]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[15]),
        .O(mux_2_3[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_8 
       (.I0(p_reg_reg_i_18__0_5[15]),
        .I1(p_reg_reg_i_18__0_6[15]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[15]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[15]),
        .O(mux_2_4[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_9 
       (.I0(p_reg_reg_i_18__0_1[15]),
        .I1(p_reg_reg_i_18__0_2[15]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[15]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[15]),
        .O(mux_2_5[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_10 
       (.I0(p_reg_reg_i_19__0_3[16]),
        .I1(p_reg_reg_i_19__0_4[16]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[16]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[16]),
        .O(mux_2_6[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_11 
       (.I0(Q[16]),
        .I1(p_reg_reg_i_19__0_0[16]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[16]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[16]),
        .O(mux_2_7[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_12 
       (.I0(p_reg_reg_i_20__1_5[16]),
        .I1(p_reg_reg_i_20__1_6[16]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[16]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[16]),
        .O(mux_2_0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_13 
       (.I0(p_reg_reg_i_20__1_1[16]),
        .I1(p_reg_reg_i_20__1_2[16]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[16]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[16]),
        .O(mux_2_1[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_14 
       (.I0(p_reg_reg_i_21__0_4[16]),
        .I1(p_reg_reg_i_21__0_5[16]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[16]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[16]),
        .O(mux_2_2[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_15 
       (.I0(p_reg_reg_i_21__0_0[16]),
        .I1(p_reg_reg_i_21__0_1[16]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[16]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[16]),
        .O(mux_2_3[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_8 
       (.I0(p_reg_reg_i_18__0_5[16]),
        .I1(p_reg_reg_i_18__0_6[16]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[16]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[16]),
        .O(mux_2_4[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_9 
       (.I0(p_reg_reg_i_18__0_1[16]),
        .I1(p_reg_reg_i_18__0_2[16]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[16]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[16]),
        .O(mux_2_5[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_10 
       (.I0(p_reg_reg_i_19__0_3[17]),
        .I1(p_reg_reg_i_19__0_4[17]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[17]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[17]),
        .O(mux_2_6[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_11 
       (.I0(Q[17]),
        .I1(p_reg_reg_i_19__0_0[17]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[17]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[17]),
        .O(mux_2_7[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_12 
       (.I0(p_reg_reg_i_20__1_5[17]),
        .I1(p_reg_reg_i_20__1_6[17]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[17]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[17]),
        .O(mux_2_0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_13 
       (.I0(p_reg_reg_i_20__1_1[17]),
        .I1(p_reg_reg_i_20__1_2[17]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[17]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[17]),
        .O(mux_2_1[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_14 
       (.I0(p_reg_reg_i_21__0_4[17]),
        .I1(p_reg_reg_i_21__0_5[17]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[17]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[17]),
        .O(mux_2_2[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_15 
       (.I0(p_reg_reg_i_21__0_0[17]),
        .I1(p_reg_reg_i_21__0_1[17]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[17]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[17]),
        .O(mux_2_3[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_8 
       (.I0(p_reg_reg_i_18__0_5[17]),
        .I1(p_reg_reg_i_18__0_6[17]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[17]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[17]),
        .O(mux_2_4[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_9 
       (.I0(p_reg_reg_i_18__0_1[17]),
        .I1(p_reg_reg_i_18__0_2[17]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[17]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[17]),
        .O(mux_2_5[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_10 
       (.I0(p_reg_reg_i_19__0_3[18]),
        .I1(p_reg_reg_i_19__0_4[18]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[18]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[18]),
        .O(mux_2_6[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_11 
       (.I0(Q[18]),
        .I1(p_reg_reg_i_19__0_0[18]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[18]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[18]),
        .O(mux_2_7[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_12 
       (.I0(p_reg_reg_i_20__1_5[18]),
        .I1(p_reg_reg_i_20__1_6[18]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[18]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[18]),
        .O(mux_2_0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_13 
       (.I0(p_reg_reg_i_20__1_1[18]),
        .I1(p_reg_reg_i_20__1_2[18]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[18]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[18]),
        .O(mux_2_1[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_14 
       (.I0(p_reg_reg_i_21__0_4[18]),
        .I1(p_reg_reg_i_21__0_5[18]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[18]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[18]),
        .O(mux_2_2[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_15 
       (.I0(p_reg_reg_i_21__0_0[18]),
        .I1(p_reg_reg_i_21__0_1[18]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[18]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[18]),
        .O(mux_2_3[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_8 
       (.I0(p_reg_reg_i_18__0_5[18]),
        .I1(p_reg_reg_i_18__0_6[18]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[18]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[18]),
        .O(mux_2_4[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_9 
       (.I0(p_reg_reg_i_18__0_1[18]),
        .I1(p_reg_reg_i_18__0_2[18]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[18]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[18]),
        .O(mux_2_5[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_10 
       (.I0(p_reg_reg_i_19__0_3[19]),
        .I1(p_reg_reg_i_19__0_4[19]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[19]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[19]),
        .O(mux_2_6[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_11 
       (.I0(Q[19]),
        .I1(p_reg_reg_i_19__0_0[19]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[19]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[19]),
        .O(mux_2_7[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_12 
       (.I0(p_reg_reg_i_20__1_5[19]),
        .I1(p_reg_reg_i_20__1_6[19]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[19]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[19]),
        .O(mux_2_0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_13 
       (.I0(p_reg_reg_i_20__1_1[19]),
        .I1(p_reg_reg_i_20__1_2[19]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[19]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[19]),
        .O(mux_2_1[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_14 
       (.I0(p_reg_reg_i_21__0_4[19]),
        .I1(p_reg_reg_i_21__0_5[19]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[19]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[19]),
        .O(mux_2_2[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_15 
       (.I0(p_reg_reg_i_21__0_0[19]),
        .I1(p_reg_reg_i_21__0_1[19]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[19]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[19]),
        .O(mux_2_3[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_8 
       (.I0(p_reg_reg_i_18__0_5[19]),
        .I1(p_reg_reg_i_18__0_6[19]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[19]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[19]),
        .O(mux_2_4[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_9 
       (.I0(p_reg_reg_i_18__0_1[19]),
        .I1(p_reg_reg_i_18__0_2[19]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[19]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[19]),
        .O(mux_2_5[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_10 
       (.I0(p_reg_reg_i_19__0_3[20]),
        .I1(p_reg_reg_i_19__0_4[20]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[20]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[20]),
        .O(mux_2_6[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_11 
       (.I0(Q[20]),
        .I1(p_reg_reg_i_19__0_0[20]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[20]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[20]),
        .O(mux_2_7[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_12 
       (.I0(p_reg_reg_i_20__1_5[20]),
        .I1(p_reg_reg_i_20__1_6[20]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[20]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[20]),
        .O(mux_2_0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_13 
       (.I0(p_reg_reg_i_20__1_1[20]),
        .I1(p_reg_reg_i_20__1_2[20]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[20]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[20]),
        .O(mux_2_1[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_14 
       (.I0(p_reg_reg_i_21__0_4[20]),
        .I1(p_reg_reg_i_21__0_5[20]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[20]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[20]),
        .O(mux_2_2[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_15 
       (.I0(p_reg_reg_i_21__0_0[20]),
        .I1(p_reg_reg_i_21__0_1[20]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[20]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[20]),
        .O(mux_2_3[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_8 
       (.I0(p_reg_reg_i_18__0_5[20]),
        .I1(p_reg_reg_i_18__0_6[20]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[20]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[20]),
        .O(mux_2_4[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_9 
       (.I0(p_reg_reg_i_18__0_1[20]),
        .I1(p_reg_reg_i_18__0_2[20]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[20]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[20]),
        .O(mux_2_5[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_10 
       (.I0(p_reg_reg_i_19__0_3[21]),
        .I1(p_reg_reg_i_19__0_4[21]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[21]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[21]),
        .O(mux_2_6[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_11 
       (.I0(Q[21]),
        .I1(p_reg_reg_i_19__0_0[21]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[21]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[21]),
        .O(mux_2_7[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_12 
       (.I0(p_reg_reg_i_20__1_5[21]),
        .I1(p_reg_reg_i_20__1_6[21]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[21]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[21]),
        .O(mux_2_0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_13 
       (.I0(p_reg_reg_i_20__1_1[21]),
        .I1(p_reg_reg_i_20__1_2[21]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[21]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[21]),
        .O(mux_2_1[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_14 
       (.I0(p_reg_reg_i_21__0_4[21]),
        .I1(p_reg_reg_i_21__0_5[21]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[21]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[21]),
        .O(mux_2_2[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_15 
       (.I0(p_reg_reg_i_21__0_0[21]),
        .I1(p_reg_reg_i_21__0_1[21]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[21]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[21]),
        .O(mux_2_3[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_8 
       (.I0(p_reg_reg_i_18__0_5[21]),
        .I1(p_reg_reg_i_18__0_6[21]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[21]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[21]),
        .O(mux_2_4[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_9 
       (.I0(p_reg_reg_i_18__0_1[21]),
        .I1(p_reg_reg_i_18__0_2[21]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[21]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[21]),
        .O(mux_2_5[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_10 
       (.I0(p_reg_reg_i_19__0_3[22]),
        .I1(p_reg_reg_i_19__0_4[22]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[22]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[22]),
        .O(mux_2_6[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_11 
       (.I0(Q[22]),
        .I1(p_reg_reg_i_19__0_0[22]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[22]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[22]),
        .O(mux_2_7[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_12 
       (.I0(p_reg_reg_i_20__1_5[22]),
        .I1(p_reg_reg_i_20__1_6[22]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[22]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[22]),
        .O(mux_2_0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_13 
       (.I0(p_reg_reg_i_20__1_1[22]),
        .I1(p_reg_reg_i_20__1_2[22]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[22]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[22]),
        .O(mux_2_1[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_14 
       (.I0(p_reg_reg_i_21__0_4[22]),
        .I1(p_reg_reg_i_21__0_5[22]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[22]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[22]),
        .O(mux_2_2[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_15 
       (.I0(p_reg_reg_i_21__0_0[22]),
        .I1(p_reg_reg_i_21__0_1[22]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[22]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[22]),
        .O(mux_2_3[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_8 
       (.I0(p_reg_reg_i_18__0_5[22]),
        .I1(p_reg_reg_i_18__0_6[22]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[22]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[22]),
        .O(mux_2_4[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_9 
       (.I0(p_reg_reg_i_18__0_1[22]),
        .I1(p_reg_reg_i_18__0_2[22]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[22]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[22]),
        .O(mux_2_5[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_10 
       (.I0(p_reg_reg_i_18__0_1[23]),
        .I1(p_reg_reg_i_18__0_2[23]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[23]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[23]),
        .O(mux_2_5[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_11 
       (.I0(p_reg_reg_i_19__0_3[23]),
        .I1(p_reg_reg_i_19__0_4[23]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[23]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[23]),
        .O(mux_2_6[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_12 
       (.I0(Q[23]),
        .I1(p_reg_reg_i_19__0_0[23]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[23]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[23]),
        .O(mux_2_7[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_13 
       (.I0(p_reg_reg_i_20__1_5[23]),
        .I1(p_reg_reg_i_20__1_6[23]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[23]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[23]),
        .O(mux_2_0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_14 
       (.I0(p_reg_reg_i_20__1_1[23]),
        .I1(p_reg_reg_i_20__1_2[23]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[23]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[23]),
        .O(mux_2_1[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_15 
       (.I0(p_reg_reg_i_21__0_4[23]),
        .I1(p_reg_reg_i_21__0_5[23]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[23]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[23]),
        .O(mux_2_2[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_16 
       (.I0(p_reg_reg_i_21__0_0[23]),
        .I1(p_reg_reg_i_21__0_1[23]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[23]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[23]),
        .O(mux_2_3[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_9 
       (.I0(p_reg_reg_i_18__0_5[23]),
        .I1(p_reg_reg_i_18__0_6[23]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[23]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[23]),
        .O(mux_2_4[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_10 
       (.I0(p_reg_reg_i_19__0_3[3]),
        .I1(p_reg_reg_i_19__0_4[3]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[3]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[3]),
        .O(mux_2_6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_11 
       (.I0(Q[3]),
        .I1(p_reg_reg_i_19__0_0[3]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[3]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[3]),
        .O(mux_2_7[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_12 
       (.I0(p_reg_reg_i_20__1_5[3]),
        .I1(p_reg_reg_i_20__1_6[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[3]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_13 
       (.I0(p_reg_reg_i_20__1_1[3]),
        .I1(p_reg_reg_i_20__1_2[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[3]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_14 
       (.I0(p_reg_reg_i_21__0_4[3]),
        .I1(p_reg_reg_i_21__0_5[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[3]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[3]),
        .O(mux_2_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_15 
       (.I0(p_reg_reg_i_21__0_0[3]),
        .I1(p_reg_reg_i_21__0_1[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[3]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[3]),
        .O(mux_2_3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_8 
       (.I0(p_reg_reg_i_18__0_5[3]),
        .I1(p_reg_reg_i_18__0_6[3]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[3]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[3]),
        .O(mux_2_4[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_9 
       (.I0(p_reg_reg_i_18__0_1[3]),
        .I1(p_reg_reg_i_18__0_2[3]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[3]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[3]),
        .O(mux_2_5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_10 
       (.I0(p_reg_reg_i_19__0_3[4]),
        .I1(p_reg_reg_i_19__0_4[4]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[4]),
        .O(mux_2_6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_11 
       (.I0(Q[4]),
        .I1(p_reg_reg_i_19__0_0[4]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[4]),
        .O(mux_2_7[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_12 
       (.I0(p_reg_reg_i_20__1_5[4]),
        .I1(p_reg_reg_i_20__1_6[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[4]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[4]),
        .O(mux_2_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_13 
       (.I0(p_reg_reg_i_20__1_1[4]),
        .I1(p_reg_reg_i_20__1_2[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[4]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_14 
       (.I0(p_reg_reg_i_21__0_4[4]),
        .I1(p_reg_reg_i_21__0_5[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[4]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[4]),
        .O(mux_2_2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_15 
       (.I0(p_reg_reg_i_21__0_0[4]),
        .I1(p_reg_reg_i_21__0_1[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[4]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[4]),
        .O(mux_2_3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_8 
       (.I0(p_reg_reg_i_18__0_5[4]),
        .I1(p_reg_reg_i_18__0_6[4]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[4]),
        .O(mux_2_4[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_9 
       (.I0(p_reg_reg_i_18__0_1[4]),
        .I1(p_reg_reg_i_18__0_2[4]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[4]),
        .O(mux_2_5[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_10 
       (.I0(p_reg_reg_i_19__0_3[5]),
        .I1(p_reg_reg_i_19__0_4[5]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[5]),
        .O(mux_2_6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_11 
       (.I0(Q[5]),
        .I1(p_reg_reg_i_19__0_0[5]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[5]),
        .O(mux_2_7[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_12 
       (.I0(p_reg_reg_i_20__1_5[5]),
        .I1(p_reg_reg_i_20__1_6[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[5]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_13 
       (.I0(p_reg_reg_i_20__1_1[5]),
        .I1(p_reg_reg_i_20__1_2[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[5]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_14 
       (.I0(p_reg_reg_i_21__0_4[5]),
        .I1(p_reg_reg_i_21__0_5[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[5]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[5]),
        .O(mux_2_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_15 
       (.I0(p_reg_reg_i_21__0_0[5]),
        .I1(p_reg_reg_i_21__0_1[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[5]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[5]),
        .O(mux_2_3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_8 
       (.I0(p_reg_reg_i_18__0_5[5]),
        .I1(p_reg_reg_i_18__0_6[5]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[5]),
        .O(mux_2_4[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_9 
       (.I0(p_reg_reg_i_18__0_1[5]),
        .I1(p_reg_reg_i_18__0_2[5]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[5]),
        .O(mux_2_5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_10 
       (.I0(p_reg_reg_i_19__0_3[6]),
        .I1(p_reg_reg_i_19__0_4[6]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[6]),
        .O(mux_2_6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_11 
       (.I0(Q[6]),
        .I1(p_reg_reg_i_19__0_0[6]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[6]),
        .O(mux_2_7[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_12 
       (.I0(p_reg_reg_i_20__1_5[6]),
        .I1(p_reg_reg_i_20__1_6[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[6]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[6]),
        .O(mux_2_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_13 
       (.I0(p_reg_reg_i_20__1_1[6]),
        .I1(p_reg_reg_i_20__1_2[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[6]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_14 
       (.I0(p_reg_reg_i_21__0_4[6]),
        .I1(p_reg_reg_i_21__0_5[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[6]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[6]),
        .O(mux_2_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_15 
       (.I0(p_reg_reg_i_21__0_0[6]),
        .I1(p_reg_reg_i_21__0_1[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[6]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[6]),
        .O(mux_2_3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_8 
       (.I0(p_reg_reg_i_18__0_5[6]),
        .I1(p_reg_reg_i_18__0_6[6]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[6]),
        .O(mux_2_4[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_9 
       (.I0(p_reg_reg_i_18__0_1[6]),
        .I1(p_reg_reg_i_18__0_2[6]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[6]),
        .O(mux_2_5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_10 
       (.I0(p_reg_reg_i_19__0_3[7]),
        .I1(p_reg_reg_i_19__0_4[7]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[7]),
        .O(mux_2_6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_11 
       (.I0(Q[7]),
        .I1(p_reg_reg_i_19__0_0[7]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[7]),
        .O(mux_2_7[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_12 
       (.I0(p_reg_reg_i_20__1_5[7]),
        .I1(p_reg_reg_i_20__1_6[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[7]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[7]),
        .O(mux_2_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_13 
       (.I0(p_reg_reg_i_20__1_1[7]),
        .I1(p_reg_reg_i_20__1_2[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[7]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_14 
       (.I0(p_reg_reg_i_21__0_4[7]),
        .I1(p_reg_reg_i_21__0_5[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[7]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[7]),
        .O(mux_2_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_15 
       (.I0(p_reg_reg_i_21__0_0[7]),
        .I1(p_reg_reg_i_21__0_1[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[7]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[7]),
        .O(mux_2_3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_8 
       (.I0(p_reg_reg_i_18__0_5[7]),
        .I1(p_reg_reg_i_18__0_6[7]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[7]),
        .O(mux_2_4[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_9 
       (.I0(p_reg_reg_i_18__0_1[7]),
        .I1(p_reg_reg_i_18__0_2[7]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[7]),
        .O(mux_2_5[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_10 
       (.I0(p_reg_reg_i_19__0_3[8]),
        .I1(p_reg_reg_i_19__0_4[8]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[8]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[8]),
        .O(mux_2_6[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_11 
       (.I0(Q[8]),
        .I1(p_reg_reg_i_19__0_0[8]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[8]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[8]),
        .O(mux_2_7[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_12 
       (.I0(p_reg_reg_i_20__1_5[8]),
        .I1(p_reg_reg_i_20__1_6[8]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[8]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[8]),
        .O(mux_2_0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_13 
       (.I0(p_reg_reg_i_20__1_1[8]),
        .I1(p_reg_reg_i_20__1_2[8]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[8]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[8]),
        .O(mux_2_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_14 
       (.I0(p_reg_reg_i_21__0_4[8]),
        .I1(p_reg_reg_i_21__0_5[8]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[8]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[8]),
        .O(mux_2_2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_15 
       (.I0(p_reg_reg_i_21__0_0[8]),
        .I1(p_reg_reg_i_21__0_1[8]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[8]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[8]),
        .O(mux_2_3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_8 
       (.I0(p_reg_reg_i_18__0_5[8]),
        .I1(p_reg_reg_i_18__0_6[8]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[8]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[8]),
        .O(mux_2_4[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_9 
       (.I0(p_reg_reg_i_18__0_1[8]),
        .I1(p_reg_reg_i_18__0_2[8]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[8]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[8]),
        .O(mux_2_5[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_10 
       (.I0(p_reg_reg_i_19__0_3[9]),
        .I1(p_reg_reg_i_19__0_4[9]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[9]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[9]),
        .O(mux_2_6[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_11 
       (.I0(Q[9]),
        .I1(p_reg_reg_i_19__0_0[9]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[9]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[9]),
        .O(mux_2_7[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_12 
       (.I0(p_reg_reg_i_20__1_5[9]),
        .I1(p_reg_reg_i_20__1_6[9]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[9]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[9]),
        .O(mux_2_0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_13 
       (.I0(p_reg_reg_i_20__1_1[9]),
        .I1(p_reg_reg_i_20__1_2[9]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[9]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[9]),
        .O(mux_2_1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_14 
       (.I0(p_reg_reg_i_21__0_4[9]),
        .I1(p_reg_reg_i_21__0_5[9]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[9]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[9]),
        .O(mux_2_2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_15 
       (.I0(p_reg_reg_i_21__0_0[9]),
        .I1(p_reg_reg_i_21__0_1[9]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[9]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[9]),
        .O(mux_2_3[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_8 
       (.I0(p_reg_reg_i_18__0_5[9]),
        .I1(p_reg_reg_i_18__0_6[9]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[9]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[9]),
        .O(mux_2_4[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_9 
       (.I0(p_reg_reg_i_18__0_1[9]),
        .I1(p_reg_reg_i_18__0_2[9]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[9]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[9]),
        .O(mux_2_5[9]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_2 
       (.I0(mux_3_2[10]),
        .I1(mux_3_3[10]),
        .O(mux_4_1[10]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_3 
       (.I0(mux_3_0[10]),
        .I1(mux_3_1[10]),
        .O(mux_4_0[10]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_4 
       (.I0(mux_2_4[10]),
        .I1(mux_2_5[10]),
        .O(mux_3_2[10]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_5 
       (.I0(mux_2_6[10]),
        .I1(mux_2_7[10]),
        .O(mux_3_3[10]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_6 
       (.I0(mux_2_0[10]),
        .I1(mux_2_1[10]),
        .O(mux_3_0[10]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_7 
       (.I0(mux_2_2[10]),
        .I1(mux_2_3[10]),
        .O(mux_3_1[10]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_2 
       (.I0(mux_3_2[11]),
        .I1(mux_3_3[11]),
        .O(mux_4_1[11]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_3 
       (.I0(mux_3_0[11]),
        .I1(mux_3_1[11]),
        .O(mux_4_0[11]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_4 
       (.I0(mux_2_4[11]),
        .I1(mux_2_5[11]),
        .O(mux_3_2[11]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_5 
       (.I0(mux_2_6[11]),
        .I1(mux_2_7[11]),
        .O(mux_3_3[11]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_6 
       (.I0(mux_2_0[11]),
        .I1(mux_2_1[11]),
        .O(mux_3_0[11]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_7 
       (.I0(mux_2_2[11]),
        .I1(mux_2_3[11]),
        .O(mux_3_1[11]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_2 
       (.I0(mux_3_2[15]),
        .I1(mux_3_3[15]),
        .O(mux_4_1[15]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_3 
       (.I0(mux_3_0[15]),
        .I1(mux_3_1[15]),
        .O(mux_4_0[15]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_4 
       (.I0(mux_2_4[15]),
        .I1(mux_2_5[15]),
        .O(mux_3_2[15]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_5 
       (.I0(mux_2_6[15]),
        .I1(mux_2_7[15]),
        .O(mux_3_3[15]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_6 
       (.I0(mux_2_0[15]),
        .I1(mux_2_1[15]),
        .O(mux_3_0[15]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_7 
       (.I0(mux_2_2[15]),
        .I1(mux_2_3[15]),
        .O(mux_3_1[15]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_2 
       (.I0(mux_3_2[16]),
        .I1(mux_3_3[16]),
        .O(mux_4_1[16]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_3 
       (.I0(mux_3_0[16]),
        .I1(mux_3_1[16]),
        .O(mux_4_0[16]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_4 
       (.I0(mux_2_4[16]),
        .I1(mux_2_5[16]),
        .O(mux_3_2[16]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_5 
       (.I0(mux_2_6[16]),
        .I1(mux_2_7[16]),
        .O(mux_3_3[16]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_6 
       (.I0(mux_2_0[16]),
        .I1(mux_2_1[16]),
        .O(mux_3_0[16]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_7 
       (.I0(mux_2_2[16]),
        .I1(mux_2_3[16]),
        .O(mux_3_1[16]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_2 
       (.I0(mux_3_2[17]),
        .I1(mux_3_3[17]),
        .O(mux_4_1[17]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_3 
       (.I0(mux_3_0[17]),
        .I1(mux_3_1[17]),
        .O(mux_4_0[17]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_4 
       (.I0(mux_2_4[17]),
        .I1(mux_2_5[17]),
        .O(mux_3_2[17]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_5 
       (.I0(mux_2_6[17]),
        .I1(mux_2_7[17]),
        .O(mux_3_3[17]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_6 
       (.I0(mux_2_0[17]),
        .I1(mux_2_1[17]),
        .O(mux_3_0[17]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_7 
       (.I0(mux_2_2[17]),
        .I1(mux_2_3[17]),
        .O(mux_3_1[17]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_2 
       (.I0(mux_3_2[18]),
        .I1(mux_3_3[18]),
        .O(mux_4_1[18]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_3 
       (.I0(mux_3_0[18]),
        .I1(mux_3_1[18]),
        .O(mux_4_0[18]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_4 
       (.I0(mux_2_4[18]),
        .I1(mux_2_5[18]),
        .O(mux_3_2[18]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_5 
       (.I0(mux_2_6[18]),
        .I1(mux_2_7[18]),
        .O(mux_3_3[18]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_6 
       (.I0(mux_2_0[18]),
        .I1(mux_2_1[18]),
        .O(mux_3_0[18]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_7 
       (.I0(mux_2_2[18]),
        .I1(mux_2_3[18]),
        .O(mux_3_1[18]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_2 
       (.I0(mux_3_2[19]),
        .I1(mux_3_3[19]),
        .O(mux_4_1[19]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_3 
       (.I0(mux_3_0[19]),
        .I1(mux_3_1[19]),
        .O(mux_4_0[19]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_4 
       (.I0(mux_2_4[19]),
        .I1(mux_2_5[19]),
        .O(mux_3_2[19]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_5 
       (.I0(mux_2_6[19]),
        .I1(mux_2_7[19]),
        .O(mux_3_3[19]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_6 
       (.I0(mux_2_0[19]),
        .I1(mux_2_1[19]),
        .O(mux_3_0[19]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_7 
       (.I0(mux_2_2[19]),
        .I1(mux_2_3[19]),
        .O(mux_3_1[19]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_2 
       (.I0(mux_3_2[20]),
        .I1(mux_3_3[20]),
        .O(mux_4_1[20]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_3 
       (.I0(mux_3_0[20]),
        .I1(mux_3_1[20]),
        .O(mux_4_0[20]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_4 
       (.I0(mux_2_4[20]),
        .I1(mux_2_5[20]),
        .O(mux_3_2[20]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_5 
       (.I0(mux_2_6[20]),
        .I1(mux_2_7[20]),
        .O(mux_3_3[20]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_6 
       (.I0(mux_2_0[20]),
        .I1(mux_2_1[20]),
        .O(mux_3_0[20]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_7 
       (.I0(mux_2_2[20]),
        .I1(mux_2_3[20]),
        .O(mux_3_1[20]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_2 
       (.I0(mux_3_2[21]),
        .I1(mux_3_3[21]),
        .O(mux_4_1[21]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_3 
       (.I0(mux_3_0[21]),
        .I1(mux_3_1[21]),
        .O(mux_4_0[21]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_4 
       (.I0(mux_2_4[21]),
        .I1(mux_2_5[21]),
        .O(mux_3_2[21]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_5 
       (.I0(mux_2_6[21]),
        .I1(mux_2_7[21]),
        .O(mux_3_3[21]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_6 
       (.I0(mux_2_0[21]),
        .I1(mux_2_1[21]),
        .O(mux_3_0[21]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_7 
       (.I0(mux_2_2[21]),
        .I1(mux_2_3[21]),
        .O(mux_3_1[21]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_2 
       (.I0(mux_3_2[22]),
        .I1(mux_3_3[22]),
        .O(mux_4_1[22]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_3 
       (.I0(mux_3_0[22]),
        .I1(mux_3_1[22]),
        .O(mux_4_0[22]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_4 
       (.I0(mux_2_4[22]),
        .I1(mux_2_5[22]),
        .O(mux_3_2[22]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_5 
       (.I0(mux_2_6[22]),
        .I1(mux_2_7[22]),
        .O(mux_3_3[22]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_6 
       (.I0(mux_2_0[22]),
        .I1(mux_2_1[22]),
        .O(mux_3_0[22]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_7 
       (.I0(mux_2_2[22]),
        .I1(mux_2_3[22]),
        .O(mux_3_1[22]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_2 
       (.I0(mux_3_2[23]),
        .I1(mux_3_3[23]),
        .O(mux_4_1[23]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_4 
       (.I0(mux_3_0[23]),
        .I1(mux_3_1[23]),
        .O(mux_4_0[23]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_5 
       (.I0(mux_2_4[23]),
        .I1(mux_2_5[23]),
        .O(mux_3_2[23]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_6 
       (.I0(mux_2_6[23]),
        .I1(mux_2_7[23]),
        .O(mux_3_3[23]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_7 
       (.I0(mux_2_0[23]),
        .I1(mux_2_1[23]),
        .O(mux_3_0[23]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_8 
       (.I0(mux_2_2[23]),
        .I1(mux_2_3[23]),
        .O(mux_3_1[23]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_2 
       (.I0(mux_3_2[3]),
        .I1(mux_3_3[3]),
        .O(mux_4_1[3]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_3 
       (.I0(mux_3_0[3]),
        .I1(mux_3_1[3]),
        .O(mux_4_0[3]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_4 
       (.I0(mux_2_4[3]),
        .I1(mux_2_5[3]),
        .O(mux_3_2[3]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_5 
       (.I0(mux_2_6[3]),
        .I1(mux_2_7[3]),
        .O(mux_3_3[3]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_6 
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_7 
       (.I0(mux_2_2[3]),
        .I1(mux_2_3[3]),
        .O(mux_3_1[3]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_2 
       (.I0(mux_3_2[4]),
        .I1(mux_3_3[4]),
        .O(mux_4_1[4]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_3 
       (.I0(mux_3_0[4]),
        .I1(mux_3_1[4]),
        .O(mux_4_0[4]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_4 
       (.I0(mux_2_4[4]),
        .I1(mux_2_5[4]),
        .O(mux_3_2[4]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_5 
       (.I0(mux_2_6[4]),
        .I1(mux_2_7[4]),
        .O(mux_3_3[4]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_6 
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_7 
       (.I0(mux_2_2[4]),
        .I1(mux_2_3[4]),
        .O(mux_3_1[4]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_2 
       (.I0(mux_3_2[5]),
        .I1(mux_3_3[5]),
        .O(mux_4_1[5]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_3 
       (.I0(mux_3_0[5]),
        .I1(mux_3_1[5]),
        .O(mux_4_0[5]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_4 
       (.I0(mux_2_4[5]),
        .I1(mux_2_5[5]),
        .O(mux_3_2[5]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_5 
       (.I0(mux_2_6[5]),
        .I1(mux_2_7[5]),
        .O(mux_3_3[5]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_6 
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_7 
       (.I0(mux_2_2[5]),
        .I1(mux_2_3[5]),
        .O(mux_3_1[5]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_2 
       (.I0(mux_3_2[6]),
        .I1(mux_3_3[6]),
        .O(mux_4_1[6]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_3 
       (.I0(mux_3_0[6]),
        .I1(mux_3_1[6]),
        .O(mux_4_0[6]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_4 
       (.I0(mux_2_4[6]),
        .I1(mux_2_5[6]),
        .O(mux_3_2[6]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_5 
       (.I0(mux_2_6[6]),
        .I1(mux_2_7[6]),
        .O(mux_3_3[6]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_6 
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_7 
       (.I0(mux_2_2[6]),
        .I1(mux_2_3[6]),
        .O(mux_3_1[6]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_2 
       (.I0(mux_3_2[7]),
        .I1(mux_3_3[7]),
        .O(mux_4_1[7]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_3 
       (.I0(mux_3_0[7]),
        .I1(mux_3_1[7]),
        .O(mux_4_0[7]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_4 
       (.I0(mux_2_4[7]),
        .I1(mux_2_5[7]),
        .O(mux_3_2[7]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_5 
       (.I0(mux_2_6[7]),
        .I1(mux_2_7[7]),
        .O(mux_3_3[7]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_6 
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_7 
       (.I0(mux_2_2[7]),
        .I1(mux_2_3[7]),
        .O(mux_3_1[7]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_2 
       (.I0(mux_3_2[8]),
        .I1(mux_3_3[8]),
        .O(mux_4_1[8]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_3 
       (.I0(mux_3_0[8]),
        .I1(mux_3_1[8]),
        .O(mux_4_0[8]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_4 
       (.I0(mux_2_4[8]),
        .I1(mux_2_5[8]),
        .O(mux_3_2[8]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_5 
       (.I0(mux_2_6[8]),
        .I1(mux_2_7[8]),
        .O(mux_3_3[8]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_6 
       (.I0(mux_2_0[8]),
        .I1(mux_2_1[8]),
        .O(mux_3_0[8]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_7 
       (.I0(mux_2_2[8]),
        .I1(mux_2_3[8]),
        .O(mux_3_1[8]),
        .S(p_reg_reg[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_2 
       (.I0(mux_3_2[9]),
        .I1(mux_3_3[9]),
        .O(mux_4_1[9]),
        .S(p_reg_reg[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_3 
       (.I0(mux_3_0[9]),
        .I1(mux_3_1[9]),
        .O(mux_4_0[9]),
        .S(p_reg_reg[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_4 
       (.I0(mux_2_4[9]),
        .I1(mux_2_5[9]),
        .O(mux_3_2[9]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_5 
       (.I0(mux_2_6[9]),
        .I1(mux_2_7[9]),
        .O(mux_3_3[9]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_6 
       (.I0(mux_2_0[9]),
        .I1(mux_2_1[9]),
        .O(mux_3_0[9]),
        .S(p_reg_reg[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_7 
       (.I0(mux_2_2[9]),
        .I1(mux_2_3[9]),
        .O(mux_3_1[9]),
        .S(p_reg_reg[2]));
  MUXF8 p_reg_reg_i_12
       (.I0(mux_3_2[2]),
        .I1(mux_3_3[2]),
        .O(mux_4_1[2]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_12__0
       (.I0(mux_3_2[26]),
        .I1(mux_3_3[26]),
        .O(mux_4_1[26]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_13
       (.I0(mux_3_2[14]),
        .I1(mux_3_3[14]),
        .O(mux_4_1[14]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_13__0
       (.I0(mux_3_0[2]),
        .I1(mux_3_1[2]),
        .O(mux_4_0[2]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_13__1
       (.I0(mux_3_0[26]),
        .I1(mux_3_1[26]),
        .O(mux_4_0[26]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_14
       (.I0(mux_3_2[1]),
        .I1(mux_3_3[1]),
        .O(mux_4_1[1]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_14__0
       (.I0(mux_3_2[25]),
        .I1(mux_3_3[25]),
        .O(mux_4_1[25]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_14__1
       (.I0(mux_3_0[14]),
        .I1(mux_3_1[14]),
        .O(mux_4_0[14]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_15
       (.I0(mux_3_2[13]),
        .I1(mux_3_3[13]),
        .O(mux_4_1[13]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_15__0
       (.I0(mux_3_0[1]),
        .I1(mux_3_1[1]),
        .O(mux_4_0[1]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_15__1
       (.I0(mux_3_0[25]),
        .I1(mux_3_1[25]),
        .O(mux_4_0[25]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_16
       (.I0(mux_3_2[0]),
        .I1(mux_3_3[0]),
        .O(mux_4_1[0]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_16__0
       (.I0(mux_3_2[24]),
        .I1(mux_3_3[24]),
        .O(mux_4_1[24]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_16__1
       (.I0(mux_3_0[13]),
        .I1(mux_3_1[13]),
        .O(mux_4_0[13]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_17
       (.I0(mux_3_2[12]),
        .I1(mux_3_3[12]),
        .O(mux_4_1[12]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_17__0
       (.I0(mux_3_0[0]),
        .I1(mux_3_1[0]),
        .O(mux_4_0[0]),
        .S(p_reg_reg[3]));
  MUXF8 p_reg_reg_i_17__1
       (.I0(mux_3_0[24]),
        .I1(mux_3_1[24]),
        .O(mux_4_0[24]),
        .S(p_reg_reg[3]));
  MUXF7 p_reg_reg_i_18
       (.I0(mux_2_4[2]),
        .I1(mux_2_5[2]),
        .O(mux_3_2[2]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_18__0
       (.I0(mux_2_4[26]),
        .I1(mux_2_5[26]),
        .O(mux_3_2[26]),
        .S(p_reg_reg[2]));
  MUXF8 p_reg_reg_i_18__1
       (.I0(mux_3_0[12]),
        .I1(mux_3_1[12]),
        .O(mux_4_0[12]),
        .S(p_reg_reg[3]));
  MUXF7 p_reg_reg_i_19
       (.I0(mux_2_6[2]),
        .I1(mux_2_7[2]),
        .O(mux_3_3[2]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_19__0
       (.I0(mux_2_6[26]),
        .I1(mux_2_7[26]),
        .O(mux_3_3[26]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_19__1
       (.I0(mux_2_4[14]),
        .I1(mux_2_5[14]),
        .O(mux_3_2[14]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_20
       (.I0(mux_2_6[14]),
        .I1(mux_2_7[14]),
        .O(mux_3_3[14]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_20__0
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_20__1
       (.I0(mux_2_0[26]),
        .I1(mux_2_1[26]),
        .O(mux_3_0[26]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_21
       (.I0(mux_2_2[2]),
        .I1(mux_2_3[2]),
        .O(mux_3_1[2]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_21__0
       (.I0(mux_2_2[26]),
        .I1(mux_2_3[26]),
        .O(mux_3_1[26]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_21__1
       (.I0(mux_2_0[14]),
        .I1(mux_2_1[14]),
        .O(mux_3_0[14]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_22
       (.I0(mux_2_4[1]),
        .I1(mux_2_5[1]),
        .O(mux_3_2[1]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_22__0
       (.I0(mux_2_4[25]),
        .I1(mux_2_5[25]),
        .O(mux_3_2[25]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_22__1
       (.I0(mux_2_2[14]),
        .I1(mux_2_3[14]),
        .O(mux_3_1[14]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_23
       (.I0(mux_2_6[1]),
        .I1(mux_2_7[1]),
        .O(mux_3_3[1]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_23__0
       (.I0(mux_2_6[25]),
        .I1(mux_2_7[25]),
        .O(mux_3_3[25]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_23__1
       (.I0(mux_2_4[13]),
        .I1(mux_2_5[13]),
        .O(mux_3_2[13]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_24
       (.I0(mux_2_6[13]),
        .I1(mux_2_7[13]),
        .O(mux_3_3[13]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_24__0
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_24__1
       (.I0(mux_2_0[25]),
        .I1(mux_2_1[25]),
        .O(mux_3_0[25]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_25
       (.I0(mux_2_2[1]),
        .I1(mux_2_3[1]),
        .O(mux_3_1[1]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_25__0
       (.I0(mux_2_2[25]),
        .I1(mux_2_3[25]),
        .O(mux_3_1[25]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_25__1
       (.I0(mux_2_0[13]),
        .I1(mux_2_1[13]),
        .O(mux_3_0[13]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_26
       (.I0(mux_2_4[0]),
        .I1(mux_2_5[0]),
        .O(mux_3_2[0]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_26__0
       (.I0(mux_2_4[24]),
        .I1(mux_2_5[24]),
        .O(mux_3_2[24]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_26__1
       (.I0(mux_2_2[13]),
        .I1(mux_2_3[13]),
        .O(mux_3_1[13]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_27
       (.I0(mux_2_6[0]),
        .I1(mux_2_7[0]),
        .O(mux_3_3[0]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_27__0
       (.I0(mux_2_6[24]),
        .I1(mux_2_7[24]),
        .O(mux_3_3[24]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_27__1
       (.I0(mux_2_4[12]),
        .I1(mux_2_5[12]),
        .O(mux_3_2[12]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_28
       (.I0(mux_2_6[12]),
        .I1(mux_2_7[12]),
        .O(mux_3_3[12]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_28__0
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_28__1
       (.I0(mux_2_0[24]),
        .I1(mux_2_1[24]),
        .O(mux_3_0[24]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_29
       (.I0(mux_2_2[0]),
        .I1(mux_2_3[0]),
        .O(mux_3_1[0]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_29__0
       (.I0(mux_2_2[24]),
        .I1(mux_2_3[24]),
        .O(mux_3_1[24]),
        .S(p_reg_reg[2]));
  MUXF7 p_reg_reg_i_29__1
       (.I0(mux_2_0[12]),
        .I1(mux_2_1[12]),
        .O(mux_3_0[12]),
        .S(p_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_i_18__0_5[2]),
        .I1(p_reg_reg_i_18__0_6[2]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[2]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[2]),
        .O(mux_2_4[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_30__0
       (.I0(p_reg_reg_i_18__0_5[26]),
        .I1(p_reg_reg_i_18__0_6[26]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[26]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_18__0_8[26]),
        .O(mux_2_4[26]));
  MUXF7 p_reg_reg_i_30__1
       (.I0(mux_2_2[12]),
        .I1(mux_2_3[12]),
        .O(mux_3_1[12]),
        .S(p_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_i_18__0_1[2]),
        .I1(p_reg_reg_i_18__0_2[2]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[2]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[2]),
        .O(mux_2_5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_31__0
       (.I0(p_reg_reg_i_18__0_1[26]),
        .I1(p_reg_reg_i_18__0_2[26]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[26]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[26]),
        .O(mux_2_5[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_31__1
       (.I0(p_reg_reg_i_18__0_5[14]),
        .I1(p_reg_reg_i_18__0_6[14]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[14]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[14]),
        .O(mux_2_4[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_i_19__0_3[2]),
        .I1(p_reg_reg_i_19__0_4[2]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[2]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[2]),
        .O(mux_2_6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_32__0
       (.I0(p_reg_reg_i_19__0_3[26]),
        .I1(p_reg_reg_i_19__0_4[26]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[26]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[26]),
        .O(mux_2_6[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_32__1
       (.I0(p_reg_reg_i_18__0_1[14]),
        .I1(p_reg_reg_i_18__0_2[14]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[14]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[14]),
        .O(mux_2_5[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_33
       (.I0(Q[2]),
        .I1(p_reg_reg_i_19__0_0[2]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[2]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[2]),
        .O(mux_2_7[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_33__0
       (.I0(Q[26]),
        .I1(p_reg_reg_i_19__0_0[26]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[26]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[26]),
        .O(mux_2_7[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_33__1
       (.I0(p_reg_reg_i_19__0_3[14]),
        .I1(p_reg_reg_i_19__0_4[14]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[14]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[14]),
        .O(mux_2_6[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_34
       (.I0(Q[14]),
        .I1(p_reg_reg_i_19__0_0[14]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[14]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[14]),
        .O(mux_2_7[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_34__0
       (.I0(p_reg_reg_i_20__1_5[2]),
        .I1(p_reg_reg_i_20__1_6[2]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[2]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_34__1
       (.I0(p_reg_reg_i_20__1_5[26]),
        .I1(p_reg_reg_i_20__1_6[26]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[26]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[26]),
        .O(mux_2_0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_i_20__1_1[2]),
        .I1(p_reg_reg_i_20__1_2[2]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[2]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35__0
       (.I0(p_reg_reg_i_20__1_1[26]),
        .I1(p_reg_reg_i_20__1_2[26]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[26]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[26]),
        .O(mux_2_1[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35__1
       (.I0(p_reg_reg_i_20__1_5[14]),
        .I1(p_reg_reg_i_20__1_6[14]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[14]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[14]),
        .O(mux_2_0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_i_21__0_4[2]),
        .I1(p_reg_reg_i_21__0_5[2]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[2]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[2]),
        .O(mux_2_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36__0
       (.I0(p_reg_reg_i_21__0_4[26]),
        .I1(p_reg_reg_i_21__0_5[26]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[26]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[26]),
        .O(mux_2_2[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36__1
       (.I0(p_reg_reg_i_20__1_1[14]),
        .I1(p_reg_reg_i_20__1_2[14]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[14]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[14]),
        .O(mux_2_1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_21__0_0[2]),
        .I1(p_reg_reg_i_21__0_1[2]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[2]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[2]),
        .O(mux_2_3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_37__0
       (.I0(p_reg_reg_i_21__0_0[26]),
        .I1(p_reg_reg_i_21__0_1[26]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[26]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[26]),
        .O(mux_2_3[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_37__1
       (.I0(p_reg_reg_i_21__0_4[14]),
        .I1(p_reg_reg_i_21__0_5[14]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[14]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[14]),
        .O(mux_2_2[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_i_18__0_5[1]),
        .I1(p_reg_reg_i_18__0_6[1]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[1]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[1]),
        .O(mux_2_4[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_38__0
       (.I0(p_reg_reg_i_18__0_5[25]),
        .I1(p_reg_reg_i_18__0_6[25]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[25]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[25]),
        .O(mux_2_4[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_38__1
       (.I0(p_reg_reg_i_21__0_0[14]),
        .I1(p_reg_reg_i_21__0_1[14]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[14]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[14]),
        .O(mux_2_3[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_i_18__0_1[1]),
        .I1(p_reg_reg_i_18__0_2[1]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[1]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[1]),
        .O(mux_2_5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39__0
       (.I0(p_reg_reg_i_18__0_1[25]),
        .I1(p_reg_reg_i_18__0_2[25]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[25]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[25]),
        .O(mux_2_5[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39__1
       (.I0(p_reg_reg_i_18__0_5[13]),
        .I1(p_reg_reg_i_18__0_6[13]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[13]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[13]),
        .O(mux_2_4[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_i_19__0_3[1]),
        .I1(p_reg_reg_i_19__0_4[1]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[1]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[1]),
        .O(mux_2_6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40__0
       (.I0(p_reg_reg_i_19__0_3[25]),
        .I1(p_reg_reg_i_19__0_4[25]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[25]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[25]),
        .O(mux_2_6[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40__1
       (.I0(p_reg_reg_i_18__0_1[13]),
        .I1(p_reg_reg_i_18__0_2[13]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[13]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[13]),
        .O(mux_2_5[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_41
       (.I0(Q[1]),
        .I1(p_reg_reg_i_19__0_0[1]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[1]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[1]),
        .O(mux_2_7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_41__0
       (.I0(Q[25]),
        .I1(p_reg_reg_i_19__0_0[25]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[25]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[25]),
        .O(mux_2_7[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_41__1
       (.I0(p_reg_reg_i_19__0_3[13]),
        .I1(p_reg_reg_i_19__0_4[13]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[13]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[13]),
        .O(mux_2_6[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_42
       (.I0(Q[13]),
        .I1(p_reg_reg_i_19__0_0[13]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[13]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[13]),
        .O(mux_2_7[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_42__0
       (.I0(p_reg_reg_i_20__1_5[1]),
        .I1(p_reg_reg_i_20__1_6[1]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[1]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[1]),
        .O(mux_2_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_42__1
       (.I0(p_reg_reg_i_20__1_5[25]),
        .I1(p_reg_reg_i_20__1_6[25]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[25]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[25]),
        .O(mux_2_0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_i_20__1_1[1]),
        .I1(p_reg_reg_i_20__1_2[1]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[1]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43__0
       (.I0(p_reg_reg_i_20__1_1[25]),
        .I1(p_reg_reg_i_20__1_2[25]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[25]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[25]),
        .O(mux_2_1[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43__1
       (.I0(p_reg_reg_i_20__1_5[13]),
        .I1(p_reg_reg_i_20__1_6[13]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[13]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[13]),
        .O(mux_2_0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_i_21__0_4[1]),
        .I1(p_reg_reg_i_21__0_5[1]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[1]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[1]),
        .O(mux_2_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44__0
       (.I0(p_reg_reg_i_21__0_4[25]),
        .I1(p_reg_reg_i_21__0_5[25]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[25]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[25]),
        .O(mux_2_2[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44__1
       (.I0(p_reg_reg_i_20__1_1[13]),
        .I1(p_reg_reg_i_20__1_2[13]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[13]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[13]),
        .O(mux_2_1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_i_21__0_0[1]),
        .I1(p_reg_reg_i_21__0_1[1]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[1]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[1]),
        .O(mux_2_3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_45__0
       (.I0(p_reg_reg_i_21__0_0[25]),
        .I1(p_reg_reg_i_21__0_1[25]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[25]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[25]),
        .O(mux_2_3[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_45__1
       (.I0(p_reg_reg_i_21__0_4[13]),
        .I1(p_reg_reg_i_21__0_5[13]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[13]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[13]),
        .O(mux_2_2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_46
       (.I0(p_reg_reg_i_18__0_5[0]),
        .I1(p_reg_reg_i_18__0_6[0]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[0]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[0]),
        .O(mux_2_4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_46__0
       (.I0(p_reg_reg_i_18__0_5[24]),
        .I1(p_reg_reg_i_18__0_6[24]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[24]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[24]),
        .O(mux_2_4[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_46__1
       (.I0(p_reg_reg_i_21__0_0[13]),
        .I1(p_reg_reg_i_21__0_1[13]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[13]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[13]),
        .O(mux_2_3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_47
       (.I0(p_reg_reg_i_18__0_1[0]),
        .I1(p_reg_reg_i_18__0_2[0]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[0]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[0]),
        .O(mux_2_5[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_47__0
       (.I0(p_reg_reg_i_18__0_1[24]),
        .I1(p_reg_reg_i_18__0_2[24]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[24]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[24]),
        .O(mux_2_5[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_47__1
       (.I0(p_reg_reg_i_18__0_5[12]),
        .I1(p_reg_reg_i_18__0_6[12]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_7[12]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_8[12]),
        .O(mux_2_4[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_48
       (.I0(p_reg_reg_i_19__0_3[0]),
        .I1(p_reg_reg_i_19__0_4[0]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[0]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[0]),
        .O(mux_2_6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_48__0
       (.I0(p_reg_reg_i_19__0_3[24]),
        .I1(p_reg_reg_i_19__0_4[24]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[24]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[24]),
        .O(mux_2_6[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_48__1
       (.I0(p_reg_reg_i_18__0_1[12]),
        .I1(p_reg_reg_i_18__0_2[12]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_18__0_3[12]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_18__0_4[12]),
        .O(mux_2_5[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_49
       (.I0(Q[0]),
        .I1(p_reg_reg_i_19__0_0[0]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[0]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[0]),
        .O(mux_2_7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_49__0
       (.I0(Q[24]),
        .I1(p_reg_reg_i_19__0_0[24]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[24]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[24]),
        .O(mux_2_7[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_49__1
       (.I0(p_reg_reg_i_19__0_3[12]),
        .I1(p_reg_reg_i_19__0_4[12]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_5[12]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_6[12]),
        .O(mux_2_6[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_50
       (.I0(Q[12]),
        .I1(p_reg_reg_i_19__0_0[12]),
        .I2(p_reg_reg_i_18__0_0),
        .I3(p_reg_reg_i_19__0_1[12]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg_i_19__0_2[12]),
        .O(mux_2_7[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_50__0
       (.I0(p_reg_reg_i_20__1_5[0]),
        .I1(p_reg_reg_i_20__1_6[0]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[0]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_50__1
       (.I0(p_reg_reg_i_20__1_5[24]),
        .I1(p_reg_reg_i_20__1_6[24]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[24]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[24]),
        .O(mux_2_0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51
       (.I0(p_reg_reg_i_20__1_1[0]),
        .I1(p_reg_reg_i_20__1_2[0]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[0]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51__0
       (.I0(p_reg_reg_i_20__1_1[24]),
        .I1(p_reg_reg_i_20__1_2[24]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[24]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[24]),
        .O(mux_2_1[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51__1
       (.I0(p_reg_reg_i_20__1_5[12]),
        .I1(p_reg_reg_i_20__1_6[12]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_7[12]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_8[12]),
        .O(mux_2_0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52
       (.I0(p_reg_reg_i_21__0_4[0]),
        .I1(p_reg_reg_i_21__0_5[0]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[0]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[0]),
        .O(mux_2_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52__0
       (.I0(p_reg_reg_i_21__0_4[24]),
        .I1(p_reg_reg_i_21__0_5[24]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[24]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[24]),
        .O(mux_2_2[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52__1
       (.I0(p_reg_reg_i_20__1_1[12]),
        .I1(p_reg_reg_i_20__1_2[12]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_20__1_3[12]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_20__1_4[12]),
        .O(mux_2_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53
       (.I0(p_reg_reg_i_21__0_0[0]),
        .I1(p_reg_reg_i_21__0_1[0]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[0]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[0]),
        .O(mux_2_3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53__0
       (.I0(p_reg_reg_i_21__0_0[24]),
        .I1(p_reg_reg_i_21__0_1[24]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[24]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[24]),
        .O(mux_2_3[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53__1
       (.I0(p_reg_reg_i_21__0_4[12]),
        .I1(p_reg_reg_i_21__0_5[12]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_6[12]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_7[12]),
        .O(mux_2_2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_i_21__0_0[12]),
        .I1(p_reg_reg_i_21__0_1[12]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_i_21__0_2[12]),
        .I4(p_reg_reg_i_20__1_0),
        .I5(p_reg_reg_i_21__0_3[12]),
        .O(mux_2_3[12]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    in0_V_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[26]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_1 ,
    Q,
    in0_V_TVALID,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output in0_V_TVALID_int_regslice;
  output [26:0]\B_V_data_1_payload_B_reg[26]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_1 ;
  input [0:0]Q;
  input in0_V_TVALID;
  input [26:0]in0_V_TDATA;

  wire B_V_data_1_load_B;
  wire [26:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[26]_i_1_n_3 ;
  wire [26:0]B_V_data_1_payload_B;
  wire [26:0]\B_V_data_1_payload_B_reg[26]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [26:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(in0_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[26]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[26]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in0_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(in0_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA8AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(Q),
        .I3(in0_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(in0_V_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(in0_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[26]_i_2 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_364[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_regslice_both__parameterized0
   (\B_V_data_1_state_reg[1]_0 ,
    weights_V_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[287]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    i_fu_344,
    Q,
    weights_V_TVALID,
    weights_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output weights_V_TVALID_int_regslice;
  output [287:0]\B_V_data_1_payload_B_reg[287]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input i_fu_344;
  input [0:0]Q;
  input weights_V_TVALID;
  input [287:0]weights_V_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[287]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[100] ;
  wire \B_V_data_1_payload_A_reg_n_3_[101] ;
  wire \B_V_data_1_payload_A_reg_n_3_[102] ;
  wire \B_V_data_1_payload_A_reg_n_3_[103] ;
  wire \B_V_data_1_payload_A_reg_n_3_[104] ;
  wire \B_V_data_1_payload_A_reg_n_3_[105] ;
  wire \B_V_data_1_payload_A_reg_n_3_[106] ;
  wire \B_V_data_1_payload_A_reg_n_3_[107] ;
  wire \B_V_data_1_payload_A_reg_n_3_[108] ;
  wire \B_V_data_1_payload_A_reg_n_3_[109] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[110] ;
  wire \B_V_data_1_payload_A_reg_n_3_[111] ;
  wire \B_V_data_1_payload_A_reg_n_3_[112] ;
  wire \B_V_data_1_payload_A_reg_n_3_[113] ;
  wire \B_V_data_1_payload_A_reg_n_3_[114] ;
  wire \B_V_data_1_payload_A_reg_n_3_[115] ;
  wire \B_V_data_1_payload_A_reg_n_3_[116] ;
  wire \B_V_data_1_payload_A_reg_n_3_[117] ;
  wire \B_V_data_1_payload_A_reg_n_3_[118] ;
  wire \B_V_data_1_payload_A_reg_n_3_[119] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[120] ;
  wire \B_V_data_1_payload_A_reg_n_3_[121] ;
  wire \B_V_data_1_payload_A_reg_n_3_[122] ;
  wire \B_V_data_1_payload_A_reg_n_3_[123] ;
  wire \B_V_data_1_payload_A_reg_n_3_[124] ;
  wire \B_V_data_1_payload_A_reg_n_3_[125] ;
  wire \B_V_data_1_payload_A_reg_n_3_[126] ;
  wire \B_V_data_1_payload_A_reg_n_3_[127] ;
  wire \B_V_data_1_payload_A_reg_n_3_[128] ;
  wire \B_V_data_1_payload_A_reg_n_3_[129] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[130] ;
  wire \B_V_data_1_payload_A_reg_n_3_[131] ;
  wire \B_V_data_1_payload_A_reg_n_3_[132] ;
  wire \B_V_data_1_payload_A_reg_n_3_[133] ;
  wire \B_V_data_1_payload_A_reg_n_3_[134] ;
  wire \B_V_data_1_payload_A_reg_n_3_[135] ;
  wire \B_V_data_1_payload_A_reg_n_3_[136] ;
  wire \B_V_data_1_payload_A_reg_n_3_[137] ;
  wire \B_V_data_1_payload_A_reg_n_3_[138] ;
  wire \B_V_data_1_payload_A_reg_n_3_[139] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[140] ;
  wire \B_V_data_1_payload_A_reg_n_3_[141] ;
  wire \B_V_data_1_payload_A_reg_n_3_[142] ;
  wire \B_V_data_1_payload_A_reg_n_3_[143] ;
  wire \B_V_data_1_payload_A_reg_n_3_[144] ;
  wire \B_V_data_1_payload_A_reg_n_3_[145] ;
  wire \B_V_data_1_payload_A_reg_n_3_[146] ;
  wire \B_V_data_1_payload_A_reg_n_3_[147] ;
  wire \B_V_data_1_payload_A_reg_n_3_[148] ;
  wire \B_V_data_1_payload_A_reg_n_3_[149] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[150] ;
  wire \B_V_data_1_payload_A_reg_n_3_[151] ;
  wire \B_V_data_1_payload_A_reg_n_3_[152] ;
  wire \B_V_data_1_payload_A_reg_n_3_[153] ;
  wire \B_V_data_1_payload_A_reg_n_3_[154] ;
  wire \B_V_data_1_payload_A_reg_n_3_[155] ;
  wire \B_V_data_1_payload_A_reg_n_3_[156] ;
  wire \B_V_data_1_payload_A_reg_n_3_[157] ;
  wire \B_V_data_1_payload_A_reg_n_3_[158] ;
  wire \B_V_data_1_payload_A_reg_n_3_[159] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[160] ;
  wire \B_V_data_1_payload_A_reg_n_3_[161] ;
  wire \B_V_data_1_payload_A_reg_n_3_[162] ;
  wire \B_V_data_1_payload_A_reg_n_3_[163] ;
  wire \B_V_data_1_payload_A_reg_n_3_[164] ;
  wire \B_V_data_1_payload_A_reg_n_3_[165] ;
  wire \B_V_data_1_payload_A_reg_n_3_[166] ;
  wire \B_V_data_1_payload_A_reg_n_3_[167] ;
  wire \B_V_data_1_payload_A_reg_n_3_[168] ;
  wire \B_V_data_1_payload_A_reg_n_3_[169] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[170] ;
  wire \B_V_data_1_payload_A_reg_n_3_[171] ;
  wire \B_V_data_1_payload_A_reg_n_3_[172] ;
  wire \B_V_data_1_payload_A_reg_n_3_[173] ;
  wire \B_V_data_1_payload_A_reg_n_3_[174] ;
  wire \B_V_data_1_payload_A_reg_n_3_[175] ;
  wire \B_V_data_1_payload_A_reg_n_3_[176] ;
  wire \B_V_data_1_payload_A_reg_n_3_[177] ;
  wire \B_V_data_1_payload_A_reg_n_3_[178] ;
  wire \B_V_data_1_payload_A_reg_n_3_[179] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[180] ;
  wire \B_V_data_1_payload_A_reg_n_3_[181] ;
  wire \B_V_data_1_payload_A_reg_n_3_[182] ;
  wire \B_V_data_1_payload_A_reg_n_3_[183] ;
  wire \B_V_data_1_payload_A_reg_n_3_[184] ;
  wire \B_V_data_1_payload_A_reg_n_3_[185] ;
  wire \B_V_data_1_payload_A_reg_n_3_[186] ;
  wire \B_V_data_1_payload_A_reg_n_3_[187] ;
  wire \B_V_data_1_payload_A_reg_n_3_[188] ;
  wire \B_V_data_1_payload_A_reg_n_3_[189] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[190] ;
  wire \B_V_data_1_payload_A_reg_n_3_[191] ;
  wire \B_V_data_1_payload_A_reg_n_3_[192] ;
  wire \B_V_data_1_payload_A_reg_n_3_[193] ;
  wire \B_V_data_1_payload_A_reg_n_3_[194] ;
  wire \B_V_data_1_payload_A_reg_n_3_[195] ;
  wire \B_V_data_1_payload_A_reg_n_3_[196] ;
  wire \B_V_data_1_payload_A_reg_n_3_[197] ;
  wire \B_V_data_1_payload_A_reg_n_3_[198] ;
  wire \B_V_data_1_payload_A_reg_n_3_[199] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[200] ;
  wire \B_V_data_1_payload_A_reg_n_3_[201] ;
  wire \B_V_data_1_payload_A_reg_n_3_[202] ;
  wire \B_V_data_1_payload_A_reg_n_3_[203] ;
  wire \B_V_data_1_payload_A_reg_n_3_[204] ;
  wire \B_V_data_1_payload_A_reg_n_3_[205] ;
  wire \B_V_data_1_payload_A_reg_n_3_[206] ;
  wire \B_V_data_1_payload_A_reg_n_3_[207] ;
  wire \B_V_data_1_payload_A_reg_n_3_[208] ;
  wire \B_V_data_1_payload_A_reg_n_3_[209] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[210] ;
  wire \B_V_data_1_payload_A_reg_n_3_[211] ;
  wire \B_V_data_1_payload_A_reg_n_3_[212] ;
  wire \B_V_data_1_payload_A_reg_n_3_[213] ;
  wire \B_V_data_1_payload_A_reg_n_3_[214] ;
  wire \B_V_data_1_payload_A_reg_n_3_[215] ;
  wire \B_V_data_1_payload_A_reg_n_3_[216] ;
  wire \B_V_data_1_payload_A_reg_n_3_[217] ;
  wire \B_V_data_1_payload_A_reg_n_3_[218] ;
  wire \B_V_data_1_payload_A_reg_n_3_[219] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[220] ;
  wire \B_V_data_1_payload_A_reg_n_3_[221] ;
  wire \B_V_data_1_payload_A_reg_n_3_[222] ;
  wire \B_V_data_1_payload_A_reg_n_3_[223] ;
  wire \B_V_data_1_payload_A_reg_n_3_[224] ;
  wire \B_V_data_1_payload_A_reg_n_3_[225] ;
  wire \B_V_data_1_payload_A_reg_n_3_[226] ;
  wire \B_V_data_1_payload_A_reg_n_3_[227] ;
  wire \B_V_data_1_payload_A_reg_n_3_[228] ;
  wire \B_V_data_1_payload_A_reg_n_3_[229] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[230] ;
  wire \B_V_data_1_payload_A_reg_n_3_[231] ;
  wire \B_V_data_1_payload_A_reg_n_3_[232] ;
  wire \B_V_data_1_payload_A_reg_n_3_[233] ;
  wire \B_V_data_1_payload_A_reg_n_3_[234] ;
  wire \B_V_data_1_payload_A_reg_n_3_[235] ;
  wire \B_V_data_1_payload_A_reg_n_3_[236] ;
  wire \B_V_data_1_payload_A_reg_n_3_[237] ;
  wire \B_V_data_1_payload_A_reg_n_3_[238] ;
  wire \B_V_data_1_payload_A_reg_n_3_[239] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[240] ;
  wire \B_V_data_1_payload_A_reg_n_3_[241] ;
  wire \B_V_data_1_payload_A_reg_n_3_[242] ;
  wire \B_V_data_1_payload_A_reg_n_3_[243] ;
  wire \B_V_data_1_payload_A_reg_n_3_[244] ;
  wire \B_V_data_1_payload_A_reg_n_3_[245] ;
  wire \B_V_data_1_payload_A_reg_n_3_[246] ;
  wire \B_V_data_1_payload_A_reg_n_3_[247] ;
  wire \B_V_data_1_payload_A_reg_n_3_[248] ;
  wire \B_V_data_1_payload_A_reg_n_3_[249] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[250] ;
  wire \B_V_data_1_payload_A_reg_n_3_[251] ;
  wire \B_V_data_1_payload_A_reg_n_3_[252] ;
  wire \B_V_data_1_payload_A_reg_n_3_[253] ;
  wire \B_V_data_1_payload_A_reg_n_3_[254] ;
  wire \B_V_data_1_payload_A_reg_n_3_[255] ;
  wire \B_V_data_1_payload_A_reg_n_3_[256] ;
  wire \B_V_data_1_payload_A_reg_n_3_[257] ;
  wire \B_V_data_1_payload_A_reg_n_3_[258] ;
  wire \B_V_data_1_payload_A_reg_n_3_[259] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[260] ;
  wire \B_V_data_1_payload_A_reg_n_3_[261] ;
  wire \B_V_data_1_payload_A_reg_n_3_[262] ;
  wire \B_V_data_1_payload_A_reg_n_3_[263] ;
  wire \B_V_data_1_payload_A_reg_n_3_[264] ;
  wire \B_V_data_1_payload_A_reg_n_3_[265] ;
  wire \B_V_data_1_payload_A_reg_n_3_[266] ;
  wire \B_V_data_1_payload_A_reg_n_3_[267] ;
  wire \B_V_data_1_payload_A_reg_n_3_[268] ;
  wire \B_V_data_1_payload_A_reg_n_3_[269] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[270] ;
  wire \B_V_data_1_payload_A_reg_n_3_[271] ;
  wire \B_V_data_1_payload_A_reg_n_3_[272] ;
  wire \B_V_data_1_payload_A_reg_n_3_[273] ;
  wire \B_V_data_1_payload_A_reg_n_3_[274] ;
  wire \B_V_data_1_payload_A_reg_n_3_[275] ;
  wire \B_V_data_1_payload_A_reg_n_3_[276] ;
  wire \B_V_data_1_payload_A_reg_n_3_[277] ;
  wire \B_V_data_1_payload_A_reg_n_3_[278] ;
  wire \B_V_data_1_payload_A_reg_n_3_[279] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[280] ;
  wire \B_V_data_1_payload_A_reg_n_3_[281] ;
  wire \B_V_data_1_payload_A_reg_n_3_[282] ;
  wire \B_V_data_1_payload_A_reg_n_3_[283] ;
  wire \B_V_data_1_payload_A_reg_n_3_[284] ;
  wire \B_V_data_1_payload_A_reg_n_3_[285] ;
  wire \B_V_data_1_payload_A_reg_n_3_[286] ;
  wire \B_V_data_1_payload_A_reg_n_3_[287] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[33] ;
  wire \B_V_data_1_payload_A_reg_n_3_[34] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[36] ;
  wire \B_V_data_1_payload_A_reg_n_3_[37] ;
  wire \B_V_data_1_payload_A_reg_n_3_[38] ;
  wire \B_V_data_1_payload_A_reg_n_3_[39] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[40] ;
  wire \B_V_data_1_payload_A_reg_n_3_[41] ;
  wire \B_V_data_1_payload_A_reg_n_3_[42] ;
  wire \B_V_data_1_payload_A_reg_n_3_[43] ;
  wire \B_V_data_1_payload_A_reg_n_3_[44] ;
  wire \B_V_data_1_payload_A_reg_n_3_[45] ;
  wire \B_V_data_1_payload_A_reg_n_3_[46] ;
  wire \B_V_data_1_payload_A_reg_n_3_[47] ;
  wire \B_V_data_1_payload_A_reg_n_3_[48] ;
  wire \B_V_data_1_payload_A_reg_n_3_[49] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[50] ;
  wire \B_V_data_1_payload_A_reg_n_3_[51] ;
  wire \B_V_data_1_payload_A_reg_n_3_[52] ;
  wire \B_V_data_1_payload_A_reg_n_3_[53] ;
  wire \B_V_data_1_payload_A_reg_n_3_[54] ;
  wire \B_V_data_1_payload_A_reg_n_3_[55] ;
  wire \B_V_data_1_payload_A_reg_n_3_[56] ;
  wire \B_V_data_1_payload_A_reg_n_3_[57] ;
  wire \B_V_data_1_payload_A_reg_n_3_[58] ;
  wire \B_V_data_1_payload_A_reg_n_3_[59] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[60] ;
  wire \B_V_data_1_payload_A_reg_n_3_[61] ;
  wire \B_V_data_1_payload_A_reg_n_3_[62] ;
  wire \B_V_data_1_payload_A_reg_n_3_[63] ;
  wire \B_V_data_1_payload_A_reg_n_3_[64] ;
  wire \B_V_data_1_payload_A_reg_n_3_[65] ;
  wire \B_V_data_1_payload_A_reg_n_3_[66] ;
  wire \B_V_data_1_payload_A_reg_n_3_[67] ;
  wire \B_V_data_1_payload_A_reg_n_3_[68] ;
  wire \B_V_data_1_payload_A_reg_n_3_[69] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[70] ;
  wire \B_V_data_1_payload_A_reg_n_3_[71] ;
  wire \B_V_data_1_payload_A_reg_n_3_[72] ;
  wire \B_V_data_1_payload_A_reg_n_3_[73] ;
  wire \B_V_data_1_payload_A_reg_n_3_[74] ;
  wire \B_V_data_1_payload_A_reg_n_3_[75] ;
  wire \B_V_data_1_payload_A_reg_n_3_[76] ;
  wire \B_V_data_1_payload_A_reg_n_3_[77] ;
  wire \B_V_data_1_payload_A_reg_n_3_[78] ;
  wire \B_V_data_1_payload_A_reg_n_3_[79] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[80] ;
  wire \B_V_data_1_payload_A_reg_n_3_[81] ;
  wire \B_V_data_1_payload_A_reg_n_3_[82] ;
  wire \B_V_data_1_payload_A_reg_n_3_[83] ;
  wire \B_V_data_1_payload_A_reg_n_3_[84] ;
  wire \B_V_data_1_payload_A_reg_n_3_[85] ;
  wire \B_V_data_1_payload_A_reg_n_3_[86] ;
  wire \B_V_data_1_payload_A_reg_n_3_[87] ;
  wire \B_V_data_1_payload_A_reg_n_3_[88] ;
  wire \B_V_data_1_payload_A_reg_n_3_[89] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[90] ;
  wire \B_V_data_1_payload_A_reg_n_3_[91] ;
  wire \B_V_data_1_payload_A_reg_n_3_[92] ;
  wire \B_V_data_1_payload_A_reg_n_3_[93] ;
  wire \B_V_data_1_payload_A_reg_n_3_[94] ;
  wire \B_V_data_1_payload_A_reg_n_3_[95] ;
  wire \B_V_data_1_payload_A_reg_n_3_[96] ;
  wire \B_V_data_1_payload_A_reg_n_3_[97] ;
  wire \B_V_data_1_payload_A_reg_n_3_[98] ;
  wire \B_V_data_1_payload_A_reg_n_3_[99] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [287:0]\B_V_data_1_payload_B_reg[287]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[100] ;
  wire \B_V_data_1_payload_B_reg_n_3_[101] ;
  wire \B_V_data_1_payload_B_reg_n_3_[102] ;
  wire \B_V_data_1_payload_B_reg_n_3_[103] ;
  wire \B_V_data_1_payload_B_reg_n_3_[104] ;
  wire \B_V_data_1_payload_B_reg_n_3_[105] ;
  wire \B_V_data_1_payload_B_reg_n_3_[106] ;
  wire \B_V_data_1_payload_B_reg_n_3_[107] ;
  wire \B_V_data_1_payload_B_reg_n_3_[108] ;
  wire \B_V_data_1_payload_B_reg_n_3_[109] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[110] ;
  wire \B_V_data_1_payload_B_reg_n_3_[111] ;
  wire \B_V_data_1_payload_B_reg_n_3_[112] ;
  wire \B_V_data_1_payload_B_reg_n_3_[113] ;
  wire \B_V_data_1_payload_B_reg_n_3_[114] ;
  wire \B_V_data_1_payload_B_reg_n_3_[115] ;
  wire \B_V_data_1_payload_B_reg_n_3_[116] ;
  wire \B_V_data_1_payload_B_reg_n_3_[117] ;
  wire \B_V_data_1_payload_B_reg_n_3_[118] ;
  wire \B_V_data_1_payload_B_reg_n_3_[119] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[120] ;
  wire \B_V_data_1_payload_B_reg_n_3_[121] ;
  wire \B_V_data_1_payload_B_reg_n_3_[122] ;
  wire \B_V_data_1_payload_B_reg_n_3_[123] ;
  wire \B_V_data_1_payload_B_reg_n_3_[124] ;
  wire \B_V_data_1_payload_B_reg_n_3_[125] ;
  wire \B_V_data_1_payload_B_reg_n_3_[126] ;
  wire \B_V_data_1_payload_B_reg_n_3_[127] ;
  wire \B_V_data_1_payload_B_reg_n_3_[128] ;
  wire \B_V_data_1_payload_B_reg_n_3_[129] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[130] ;
  wire \B_V_data_1_payload_B_reg_n_3_[131] ;
  wire \B_V_data_1_payload_B_reg_n_3_[132] ;
  wire \B_V_data_1_payload_B_reg_n_3_[133] ;
  wire \B_V_data_1_payload_B_reg_n_3_[134] ;
  wire \B_V_data_1_payload_B_reg_n_3_[135] ;
  wire \B_V_data_1_payload_B_reg_n_3_[136] ;
  wire \B_V_data_1_payload_B_reg_n_3_[137] ;
  wire \B_V_data_1_payload_B_reg_n_3_[138] ;
  wire \B_V_data_1_payload_B_reg_n_3_[139] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[140] ;
  wire \B_V_data_1_payload_B_reg_n_3_[141] ;
  wire \B_V_data_1_payload_B_reg_n_3_[142] ;
  wire \B_V_data_1_payload_B_reg_n_3_[143] ;
  wire \B_V_data_1_payload_B_reg_n_3_[144] ;
  wire \B_V_data_1_payload_B_reg_n_3_[145] ;
  wire \B_V_data_1_payload_B_reg_n_3_[146] ;
  wire \B_V_data_1_payload_B_reg_n_3_[147] ;
  wire \B_V_data_1_payload_B_reg_n_3_[148] ;
  wire \B_V_data_1_payload_B_reg_n_3_[149] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[150] ;
  wire \B_V_data_1_payload_B_reg_n_3_[151] ;
  wire \B_V_data_1_payload_B_reg_n_3_[152] ;
  wire \B_V_data_1_payload_B_reg_n_3_[153] ;
  wire \B_V_data_1_payload_B_reg_n_3_[154] ;
  wire \B_V_data_1_payload_B_reg_n_3_[155] ;
  wire \B_V_data_1_payload_B_reg_n_3_[156] ;
  wire \B_V_data_1_payload_B_reg_n_3_[157] ;
  wire \B_V_data_1_payload_B_reg_n_3_[158] ;
  wire \B_V_data_1_payload_B_reg_n_3_[159] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[160] ;
  wire \B_V_data_1_payload_B_reg_n_3_[161] ;
  wire \B_V_data_1_payload_B_reg_n_3_[162] ;
  wire \B_V_data_1_payload_B_reg_n_3_[163] ;
  wire \B_V_data_1_payload_B_reg_n_3_[164] ;
  wire \B_V_data_1_payload_B_reg_n_3_[165] ;
  wire \B_V_data_1_payload_B_reg_n_3_[166] ;
  wire \B_V_data_1_payload_B_reg_n_3_[167] ;
  wire \B_V_data_1_payload_B_reg_n_3_[168] ;
  wire \B_V_data_1_payload_B_reg_n_3_[169] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[170] ;
  wire \B_V_data_1_payload_B_reg_n_3_[171] ;
  wire \B_V_data_1_payload_B_reg_n_3_[172] ;
  wire \B_V_data_1_payload_B_reg_n_3_[173] ;
  wire \B_V_data_1_payload_B_reg_n_3_[174] ;
  wire \B_V_data_1_payload_B_reg_n_3_[175] ;
  wire \B_V_data_1_payload_B_reg_n_3_[176] ;
  wire \B_V_data_1_payload_B_reg_n_3_[177] ;
  wire \B_V_data_1_payload_B_reg_n_3_[178] ;
  wire \B_V_data_1_payload_B_reg_n_3_[179] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[180] ;
  wire \B_V_data_1_payload_B_reg_n_3_[181] ;
  wire \B_V_data_1_payload_B_reg_n_3_[182] ;
  wire \B_V_data_1_payload_B_reg_n_3_[183] ;
  wire \B_V_data_1_payload_B_reg_n_3_[184] ;
  wire \B_V_data_1_payload_B_reg_n_3_[185] ;
  wire \B_V_data_1_payload_B_reg_n_3_[186] ;
  wire \B_V_data_1_payload_B_reg_n_3_[187] ;
  wire \B_V_data_1_payload_B_reg_n_3_[188] ;
  wire \B_V_data_1_payload_B_reg_n_3_[189] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[190] ;
  wire \B_V_data_1_payload_B_reg_n_3_[191] ;
  wire \B_V_data_1_payload_B_reg_n_3_[192] ;
  wire \B_V_data_1_payload_B_reg_n_3_[193] ;
  wire \B_V_data_1_payload_B_reg_n_3_[194] ;
  wire \B_V_data_1_payload_B_reg_n_3_[195] ;
  wire \B_V_data_1_payload_B_reg_n_3_[196] ;
  wire \B_V_data_1_payload_B_reg_n_3_[197] ;
  wire \B_V_data_1_payload_B_reg_n_3_[198] ;
  wire \B_V_data_1_payload_B_reg_n_3_[199] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[200] ;
  wire \B_V_data_1_payload_B_reg_n_3_[201] ;
  wire \B_V_data_1_payload_B_reg_n_3_[202] ;
  wire \B_V_data_1_payload_B_reg_n_3_[203] ;
  wire \B_V_data_1_payload_B_reg_n_3_[204] ;
  wire \B_V_data_1_payload_B_reg_n_3_[205] ;
  wire \B_V_data_1_payload_B_reg_n_3_[206] ;
  wire \B_V_data_1_payload_B_reg_n_3_[207] ;
  wire \B_V_data_1_payload_B_reg_n_3_[208] ;
  wire \B_V_data_1_payload_B_reg_n_3_[209] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[210] ;
  wire \B_V_data_1_payload_B_reg_n_3_[211] ;
  wire \B_V_data_1_payload_B_reg_n_3_[212] ;
  wire \B_V_data_1_payload_B_reg_n_3_[213] ;
  wire \B_V_data_1_payload_B_reg_n_3_[214] ;
  wire \B_V_data_1_payload_B_reg_n_3_[215] ;
  wire \B_V_data_1_payload_B_reg_n_3_[216] ;
  wire \B_V_data_1_payload_B_reg_n_3_[217] ;
  wire \B_V_data_1_payload_B_reg_n_3_[218] ;
  wire \B_V_data_1_payload_B_reg_n_3_[219] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[220] ;
  wire \B_V_data_1_payload_B_reg_n_3_[221] ;
  wire \B_V_data_1_payload_B_reg_n_3_[222] ;
  wire \B_V_data_1_payload_B_reg_n_3_[223] ;
  wire \B_V_data_1_payload_B_reg_n_3_[224] ;
  wire \B_V_data_1_payload_B_reg_n_3_[225] ;
  wire \B_V_data_1_payload_B_reg_n_3_[226] ;
  wire \B_V_data_1_payload_B_reg_n_3_[227] ;
  wire \B_V_data_1_payload_B_reg_n_3_[228] ;
  wire \B_V_data_1_payload_B_reg_n_3_[229] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[230] ;
  wire \B_V_data_1_payload_B_reg_n_3_[231] ;
  wire \B_V_data_1_payload_B_reg_n_3_[232] ;
  wire \B_V_data_1_payload_B_reg_n_3_[233] ;
  wire \B_V_data_1_payload_B_reg_n_3_[234] ;
  wire \B_V_data_1_payload_B_reg_n_3_[235] ;
  wire \B_V_data_1_payload_B_reg_n_3_[236] ;
  wire \B_V_data_1_payload_B_reg_n_3_[237] ;
  wire \B_V_data_1_payload_B_reg_n_3_[238] ;
  wire \B_V_data_1_payload_B_reg_n_3_[239] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[240] ;
  wire \B_V_data_1_payload_B_reg_n_3_[241] ;
  wire \B_V_data_1_payload_B_reg_n_3_[242] ;
  wire \B_V_data_1_payload_B_reg_n_3_[243] ;
  wire \B_V_data_1_payload_B_reg_n_3_[244] ;
  wire \B_V_data_1_payload_B_reg_n_3_[245] ;
  wire \B_V_data_1_payload_B_reg_n_3_[246] ;
  wire \B_V_data_1_payload_B_reg_n_3_[247] ;
  wire \B_V_data_1_payload_B_reg_n_3_[248] ;
  wire \B_V_data_1_payload_B_reg_n_3_[249] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[250] ;
  wire \B_V_data_1_payload_B_reg_n_3_[251] ;
  wire \B_V_data_1_payload_B_reg_n_3_[252] ;
  wire \B_V_data_1_payload_B_reg_n_3_[253] ;
  wire \B_V_data_1_payload_B_reg_n_3_[254] ;
  wire \B_V_data_1_payload_B_reg_n_3_[255] ;
  wire \B_V_data_1_payload_B_reg_n_3_[256] ;
  wire \B_V_data_1_payload_B_reg_n_3_[257] ;
  wire \B_V_data_1_payload_B_reg_n_3_[258] ;
  wire \B_V_data_1_payload_B_reg_n_3_[259] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[260] ;
  wire \B_V_data_1_payload_B_reg_n_3_[261] ;
  wire \B_V_data_1_payload_B_reg_n_3_[262] ;
  wire \B_V_data_1_payload_B_reg_n_3_[263] ;
  wire \B_V_data_1_payload_B_reg_n_3_[264] ;
  wire \B_V_data_1_payload_B_reg_n_3_[265] ;
  wire \B_V_data_1_payload_B_reg_n_3_[266] ;
  wire \B_V_data_1_payload_B_reg_n_3_[267] ;
  wire \B_V_data_1_payload_B_reg_n_3_[268] ;
  wire \B_V_data_1_payload_B_reg_n_3_[269] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[270] ;
  wire \B_V_data_1_payload_B_reg_n_3_[271] ;
  wire \B_V_data_1_payload_B_reg_n_3_[272] ;
  wire \B_V_data_1_payload_B_reg_n_3_[273] ;
  wire \B_V_data_1_payload_B_reg_n_3_[274] ;
  wire \B_V_data_1_payload_B_reg_n_3_[275] ;
  wire \B_V_data_1_payload_B_reg_n_3_[276] ;
  wire \B_V_data_1_payload_B_reg_n_3_[277] ;
  wire \B_V_data_1_payload_B_reg_n_3_[278] ;
  wire \B_V_data_1_payload_B_reg_n_3_[279] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[280] ;
  wire \B_V_data_1_payload_B_reg_n_3_[281] ;
  wire \B_V_data_1_payload_B_reg_n_3_[282] ;
  wire \B_V_data_1_payload_B_reg_n_3_[283] ;
  wire \B_V_data_1_payload_B_reg_n_3_[284] ;
  wire \B_V_data_1_payload_B_reg_n_3_[285] ;
  wire \B_V_data_1_payload_B_reg_n_3_[286] ;
  wire \B_V_data_1_payload_B_reg_n_3_[287] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[33] ;
  wire \B_V_data_1_payload_B_reg_n_3_[34] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[36] ;
  wire \B_V_data_1_payload_B_reg_n_3_[37] ;
  wire \B_V_data_1_payload_B_reg_n_3_[38] ;
  wire \B_V_data_1_payload_B_reg_n_3_[39] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[40] ;
  wire \B_V_data_1_payload_B_reg_n_3_[41] ;
  wire \B_V_data_1_payload_B_reg_n_3_[42] ;
  wire \B_V_data_1_payload_B_reg_n_3_[43] ;
  wire \B_V_data_1_payload_B_reg_n_3_[44] ;
  wire \B_V_data_1_payload_B_reg_n_3_[45] ;
  wire \B_V_data_1_payload_B_reg_n_3_[46] ;
  wire \B_V_data_1_payload_B_reg_n_3_[47] ;
  wire \B_V_data_1_payload_B_reg_n_3_[48] ;
  wire \B_V_data_1_payload_B_reg_n_3_[49] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[50] ;
  wire \B_V_data_1_payload_B_reg_n_3_[51] ;
  wire \B_V_data_1_payload_B_reg_n_3_[52] ;
  wire \B_V_data_1_payload_B_reg_n_3_[53] ;
  wire \B_V_data_1_payload_B_reg_n_3_[54] ;
  wire \B_V_data_1_payload_B_reg_n_3_[55] ;
  wire \B_V_data_1_payload_B_reg_n_3_[56] ;
  wire \B_V_data_1_payload_B_reg_n_3_[57] ;
  wire \B_V_data_1_payload_B_reg_n_3_[58] ;
  wire \B_V_data_1_payload_B_reg_n_3_[59] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[60] ;
  wire \B_V_data_1_payload_B_reg_n_3_[61] ;
  wire \B_V_data_1_payload_B_reg_n_3_[62] ;
  wire \B_V_data_1_payload_B_reg_n_3_[63] ;
  wire \B_V_data_1_payload_B_reg_n_3_[64] ;
  wire \B_V_data_1_payload_B_reg_n_3_[65] ;
  wire \B_V_data_1_payload_B_reg_n_3_[66] ;
  wire \B_V_data_1_payload_B_reg_n_3_[67] ;
  wire \B_V_data_1_payload_B_reg_n_3_[68] ;
  wire \B_V_data_1_payload_B_reg_n_3_[69] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[70] ;
  wire \B_V_data_1_payload_B_reg_n_3_[71] ;
  wire \B_V_data_1_payload_B_reg_n_3_[72] ;
  wire \B_V_data_1_payload_B_reg_n_3_[73] ;
  wire \B_V_data_1_payload_B_reg_n_3_[74] ;
  wire \B_V_data_1_payload_B_reg_n_3_[75] ;
  wire \B_V_data_1_payload_B_reg_n_3_[76] ;
  wire \B_V_data_1_payload_B_reg_n_3_[77] ;
  wire \B_V_data_1_payload_B_reg_n_3_[78] ;
  wire \B_V_data_1_payload_B_reg_n_3_[79] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[80] ;
  wire \B_V_data_1_payload_B_reg_n_3_[81] ;
  wire \B_V_data_1_payload_B_reg_n_3_[82] ;
  wire \B_V_data_1_payload_B_reg_n_3_[83] ;
  wire \B_V_data_1_payload_B_reg_n_3_[84] ;
  wire \B_V_data_1_payload_B_reg_n_3_[85] ;
  wire \B_V_data_1_payload_B_reg_n_3_[86] ;
  wire \B_V_data_1_payload_B_reg_n_3_[87] ;
  wire \B_V_data_1_payload_B_reg_n_3_[88] ;
  wire \B_V_data_1_payload_B_reg_n_3_[89] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[90] ;
  wire \B_V_data_1_payload_B_reg_n_3_[91] ;
  wire \B_V_data_1_payload_B_reg_n_3_[92] ;
  wire \B_V_data_1_payload_B_reg_n_3_[93] ;
  wire \B_V_data_1_payload_B_reg_n_3_[94] ;
  wire \B_V_data_1_payload_B_reg_n_3_[95] ;
  wire \B_V_data_1_payload_B_reg_n_3_[96] ;
  wire \B_V_data_1_payload_B_reg_n_3_[97] ;
  wire \B_V_data_1_payload_B_reg_n_3_[98] ;
  wire \B_V_data_1_payload_B_reg_n_3_[99] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_rd_reg_rep_n_3;
  wire B_V_data_1_sel_rd_rep_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_fu_344;
  wire [287:0]weights_V_TDATA;
  wire weights_V_TVALID;
  wire weights_V_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[287]_i_1 
       (.I0(weights_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[287]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[100] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[100]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[100] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[101] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[101]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[101] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[102] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[102]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[102] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[103] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[103]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[103] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[104] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[104]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[104] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[105] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[105]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[105] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[106] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[106]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[106] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[107] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[107]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[107] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[108] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[108]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[108] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[109] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[109]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[109] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[110] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[110]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[110] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[111] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[111]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[111] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[112] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[112]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[112] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[113] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[113]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[113] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[114] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[114]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[114] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[115] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[115]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[115] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[116] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[116]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[116] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[117] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[117]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[117] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[118] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[118]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[118] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[119] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[119]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[119] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[120] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[120]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[120] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[121] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[121]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[121] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[122] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[122]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[122] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[123] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[123]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[123] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[124] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[124]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[124] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[125] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[125]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[125] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[126] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[126]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[126] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[127] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[127]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[127] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[128] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[128]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[128] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[129] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[129]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[129] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[130] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[130]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[130] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[131] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[131]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[131] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[132] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[132]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[132] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[133] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[133]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[133] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[134] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[134]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[134] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[135] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[135]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[135] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[136] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[136]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[136] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[137] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[137]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[137] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[138] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[138]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[138] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[139] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[139]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[139] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[140] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[140]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[140] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[141] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[141]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[141] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[142] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[142]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[142] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[143] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[143]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[143] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[144] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[144]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[144] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[145] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[145]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[145] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[146] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[146]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[146] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[147] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[147]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[147] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[148] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[148]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[148] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[149] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[149]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[149] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[150] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[150]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[150] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[151] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[151]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[151] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[152] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[152]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[152] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[153] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[153]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[153] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[154] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[154]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[154] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[155] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[155]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[155] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[156] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[156]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[156] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[157] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[157]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[157] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[158] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[158]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[158] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[159] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[159]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[159] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[160] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[160]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[160] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[161] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[161]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[161] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[162] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[162]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[162] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[163] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[163]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[163] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[164] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[164]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[164] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[165] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[165]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[165] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[166] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[166]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[166] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[167] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[167]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[167] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[168] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[168]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[168] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[169] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[169]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[169] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[170] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[170]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[170] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[171] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[171]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[171] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[172] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[172]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[172] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[173] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[173]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[173] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[174] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[174]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[174] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[175] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[175]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[175] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[176] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[176]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[176] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[177] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[177]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[177] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[178] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[178]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[178] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[179] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[179]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[179] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[180] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[180]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[180] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[181] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[181]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[181] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[182] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[182]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[182] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[183] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[183]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[183] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[184] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[184]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[184] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[185] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[185]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[185] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[186] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[186]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[186] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[187] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[187]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[187] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[188] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[188]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[188] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[189] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[189]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[189] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[190] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[190]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[190] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[191] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[191]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[191] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[192] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[192]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[192] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[193] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[193]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[193] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[194] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[194]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[194] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[195] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[195]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[195] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[196] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[196]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[196] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[197] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[197]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[197] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[198] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[198]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[198] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[199] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[199]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[199] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[200] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[200]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[200] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[201] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[201]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[201] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[202] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[202]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[202] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[203] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[203]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[203] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[204] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[204]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[204] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[205] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[205]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[205] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[206] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[206]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[206] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[207] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[207]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[207] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[208] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[208]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[208] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[209] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[209]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[209] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[210] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[210]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[210] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[211] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[211]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[211] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[212] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[212]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[212] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[213] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[213]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[213] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[214] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[214]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[214] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[215] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[215]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[215] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[216] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[216]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[216] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[217] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[217]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[217] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[218] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[218]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[218] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[219] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[219]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[219] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[220] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[220]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[220] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[221] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[221]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[221] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[222] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[222]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[222] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[223] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[223]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[223] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[224] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[224]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[224] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[225] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[225]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[225] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[226] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[226]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[226] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[227] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[227]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[227] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[228] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[228]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[228] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[229] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[229]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[229] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[230] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[230]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[230] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[231] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[231]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[231] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[232] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[232]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[232] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[233] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[233]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[233] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[234] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[234]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[234] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[235] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[235]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[235] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[236] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[236]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[236] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[237] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[237]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[237] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[238] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[238]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[238] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[239] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[239]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[239] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[240] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[240]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[240] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[241] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[241]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[241] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[242] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[242]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[242] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[243] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[243]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[243] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[244] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[244]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[244] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[245] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[245]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[245] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[246] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[246]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[246] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[247] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[247]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[247] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[248] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[248]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[248] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[249] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[249]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[249] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[250] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[250]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[250] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[251] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[251]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[251] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[252] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[252]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[252] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[253] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[253]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[253] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[254] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[254]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[254] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[255] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[255]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[255] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[256] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[256]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[256] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[257] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[257]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[257] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[258] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[258]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[258] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[259] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[259]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[259] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[260] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[260]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[260] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[261] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[261]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[261] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[262] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[262]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[262] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[263] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[263]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[263] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[264] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[264]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[264] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[265] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[265]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[265] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[266] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[266]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[266] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[267] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[267]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[267] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[268] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[268]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[268] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[269] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[269]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[269] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[270] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[270]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[270] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[271] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[271]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[271] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[272] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[272]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[272] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[273] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[273]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[273] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[274] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[274]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[274] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[275] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[275]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[275] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[276] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[276]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[276] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[277] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[277]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[277] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[278] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[278]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[278] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[279] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[279]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[279] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[280] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[280]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[280] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[281] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[281]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[281] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[282] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[282]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[282] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[283] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[283]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[283] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[284] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[284]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[284] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[285] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[285]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[285] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[286] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[286]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[286] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[287] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[287]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[287] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[64] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[64]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[65] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[65]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[66] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[66]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[67] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[67]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[68] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[68]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[68] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[69] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[69]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[69] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[70] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[70]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[70] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[71] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[71]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[71] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[72] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[72]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[72] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[73] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[73]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[73] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[74] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[74]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[74] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[75] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[75]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[75] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[76] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[76]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[76] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[77] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[77]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[77] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[78] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[78]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[78] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[79] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[79]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[79] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[80] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[80]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[80] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[81] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[81]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[81] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[82] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[82]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[82] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[83] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[83]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[83] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[84] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[84]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[84] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[85] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[85]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[85] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[86] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[86]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[86] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[87] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[87]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[87] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[88] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[88]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[88] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[89] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[89]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[89] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[90] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[90]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[90] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[91] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[91]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[91] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[92] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[92]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[92] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[93] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[93]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[93] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[94] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[94]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[94] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[95] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[95]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[95] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[96] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[96]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[96] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[97] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[97]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[97] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[98] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[98]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[98] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[99] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[99]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[99] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[287]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(weights_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[100] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[100]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[100] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[101] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[101]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[101] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[102] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[102]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[102] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[103] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[103]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[103] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[104] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[104]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[104] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[105] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[105]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[105] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[106] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[106]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[106] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[107] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[107]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[107] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[108] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[108]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[108] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[109] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[109]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[109] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[110] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[110]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[110] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[111] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[111]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[111] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[112] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[112]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[112] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[113] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[113]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[113] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[114] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[114]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[114] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[115] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[115]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[115] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[116] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[116]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[116] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[117] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[117]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[117] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[118] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[118]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[118] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[119] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[119]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[119] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[120] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[120]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[120] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[121] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[121]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[121] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[122] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[122]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[122] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[123] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[123]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[123] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[124] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[124]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[124] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[125] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[125]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[125] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[126] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[126]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[126] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[127] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[127]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[127] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[128] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[128]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[128] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[129] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[129]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[129] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[130] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[130]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[130] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[131] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[131]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[131] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[132] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[132]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[132] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[133] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[133]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[133] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[134] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[134]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[134] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[135] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[135]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[135] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[136] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[136]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[136] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[137] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[137]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[137] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[138] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[138]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[138] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[139] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[139]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[139] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[140] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[140]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[140] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[141] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[141]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[141] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[142] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[142]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[142] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[143] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[143]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[143] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[144] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[144]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[144] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[145] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[145]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[145] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[146] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[146]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[146] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[147] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[147]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[147] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[148] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[148]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[148] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[149] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[149]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[149] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[150] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[150]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[150] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[151] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[151]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[151] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[152] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[152]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[152] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[153] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[153]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[153] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[154] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[154]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[154] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[155] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[155]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[155] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[156] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[156]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[156] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[157] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[157]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[157] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[158] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[158]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[158] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[159] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[159]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[159] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[160] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[160]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[160] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[161] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[161]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[161] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[162] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[162]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[162] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[163] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[163]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[163] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[164] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[164]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[164] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[165] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[165]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[165] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[166] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[166]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[166] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[167] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[167]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[167] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[168] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[168]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[168] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[169] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[169]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[169] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[170] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[170]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[170] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[171] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[171]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[171] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[172] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[172]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[172] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[173] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[173]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[173] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[174] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[174]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[174] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[175] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[175]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[175] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[176] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[176]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[176] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[177] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[177]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[177] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[178] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[178]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[178] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[179] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[179]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[179] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[180] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[180]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[180] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[181] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[181]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[181] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[182] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[182]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[182] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[183] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[183]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[183] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[184] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[184]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[184] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[185] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[185]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[185] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[186] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[186]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[186] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[187] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[187]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[187] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[188] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[188]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[188] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[189] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[189]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[189] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[190] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[190]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[190] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[191] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[191]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[191] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[192] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[192]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[192] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[193] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[193]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[193] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[194] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[194]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[194] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[195] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[195]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[195] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[196] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[196]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[196] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[197] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[197]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[197] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[198] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[198]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[198] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[199] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[199]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[199] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[200] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[200]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[200] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[201] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[201]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[201] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[202] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[202]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[202] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[203] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[203]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[203] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[204] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[204]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[204] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[205] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[205]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[205] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[206] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[206]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[206] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[207] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[207]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[207] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[208] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[208]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[208] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[209] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[209]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[209] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[210] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[210]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[210] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[211] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[211]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[211] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[212] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[212]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[212] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[213] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[213]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[213] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[214] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[214]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[214] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[215] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[215]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[215] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[216] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[216]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[216] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[217] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[217]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[217] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[218] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[218]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[218] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[219] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[219]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[219] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[220] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[220]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[220] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[221] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[221]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[221] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[222] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[222]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[222] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[223] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[223]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[223] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[224] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[224]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[224] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[225] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[225]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[225] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[226] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[226]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[226] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[227] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[227]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[227] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[228] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[228]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[228] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[229] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[229]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[229] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[230] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[230]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[230] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[231] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[231]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[231] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[232] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[232]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[232] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[233] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[233]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[233] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[234] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[234]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[234] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[235] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[235]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[235] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[236] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[236]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[236] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[237] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[237]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[237] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[238] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[238]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[238] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[239] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[239]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[239] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[240] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[240]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[240] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[241] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[241]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[241] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[242] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[242]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[242] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[243] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[243]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[243] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[244] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[244]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[244] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[245] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[245]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[245] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[246] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[246]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[246] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[247] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[247]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[247] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[248] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[248]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[248] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[249] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[249]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[249] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[250] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[250]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[250] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[251] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[251]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[251] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[252] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[252]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[252] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[253] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[253]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[253] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[254] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[254]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[254] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[255] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[255]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[255] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[256] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[256]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[256] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[257] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[257]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[257] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[258] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[258]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[258] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[259] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[259]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[259] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[260] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[260]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[260] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[261] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[261]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[261] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[262] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[262]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[262] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[263] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[263]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[263] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[264] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[264]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[264] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[265] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[265]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[265] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[266] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[266]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[266] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[267] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[267]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[267] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[268] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[268]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[268] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[269] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[269]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[269] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[270] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[270]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[270] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[271] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[271]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[271] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[272] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[272]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[272] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[273] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[273]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[273] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[274] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[274]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[274] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[275] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[275]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[275] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[276] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[276]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[276] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[277] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[277]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[277] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[278] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[278]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[278] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[279] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[279]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[279] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[280] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[280]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[280] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[281] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[281]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[281] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[282] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[282]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[282] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[283] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[283]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[283] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[284] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[284]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[284] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[285] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[285]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[285] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[286] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[286]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[286] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[287] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[287]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[287] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[64] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[64]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[65] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[65]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[66] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[66]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[67] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[67]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[68] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[68]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[68] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[69] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[69]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[69] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[70] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[70]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[70] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[71] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[71]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[71] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[72] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[72]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[72] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[73] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[73]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[73] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[74] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[74]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[74] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[75] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[75]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[75] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[76] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[76]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[76] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[77] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[77]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[77] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[78] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[78]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[78] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[79] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[79]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[79] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[80] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[80]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[80] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[81] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[81]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[81] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[82] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[82]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[82] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[83] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[83]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[83] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[84] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[84]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[84] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[85] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[85]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[85] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[86] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[86]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[86] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[87] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[87]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[87] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[88] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[88]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[88] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[89] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[89]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[89] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[90] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[90]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[90] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[91] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[91]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[91] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[92] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[92]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[92] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[93] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[93]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[93] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[94] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[94]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[94] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[95] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[95]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[95] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[96] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[96]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[96] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[97] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[97]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[97] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[98] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[98]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[98] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[99] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[99]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[99] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(i_fu_344),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep_n_3),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep_i_1
       (.I0(Q),
        .I1(i_fu_344),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep_i_1_n_3));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(weights_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(i_fu_344),
        .I2(Q),
        .I3(weights_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(weights_V_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(i_fu_344),
        .I2(weights_V_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(weights_V_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(weights_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[88] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[88] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [88]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[89] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[89] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [89]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[90] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[90] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [90]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[91] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[91] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [91]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[92] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[92] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [92]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[93] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[93] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [93]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[94] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[94] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [94]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_3595[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[95] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[95] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [95]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[96] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[96] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [96]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[97] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[97] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [97]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[98] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[98] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [98]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[99] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[99] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [99]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[100] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[100] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [100]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[101] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[101] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [101]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[102] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[102] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [102]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_3600[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[103] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[103] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [103]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[112] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[112] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [112]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[113] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[113] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [113]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[114] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[114] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [114]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[115] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[115] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [115]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[116] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[116] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [116]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[117] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[117] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [117]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[118] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[118] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [118]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_3610[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[119] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[119] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [119]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[120] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[120] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [120]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[121] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[121] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [121]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[122] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[122] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [122]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[123] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[123] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [123]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[124] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[124] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [124]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[125] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[125] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [125]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[126] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[126] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [126]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_3615[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[127] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[127] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [127]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[128] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[128] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [128]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[129] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[129] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [129]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[130] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[130] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [130]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[131] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[131] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [131]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[132] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[132] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [132]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[133] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[133] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [133]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[134] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[134] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [134]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_3620[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[135] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[135] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [135]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[152] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[152] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [152]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[153] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[153] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [153]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[154] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[154] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [154]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[155] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[155] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [155]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[156] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[156] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [156]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[157] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[157] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [157]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[158] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[158] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [158]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_3635[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[159] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[159] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [159]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[160] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[160] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [160]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[161] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[161] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [161]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[162] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[162] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [162]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[163] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[163] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [163]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[164] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[164] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [164]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[165] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[165] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [165]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[166] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[166] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [166]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_3640[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[167] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[167] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [167]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[168] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[168] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [168]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[169] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[169] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [169]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[170] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[170] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [170]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[171] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[171] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [171]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[172] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[172] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [172]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[173] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[173] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [173]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[174] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[174] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [174]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_3645[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[175] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[175] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [175]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[184] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[184] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [184]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[185] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[185] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [185]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[186] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[186] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [186]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[187] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[187] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [187]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[188] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[188] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [188]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[189] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[189] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [189]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[190] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[190] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [190]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_3655[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[191] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[191] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [191]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[192] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[192] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [192]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[193] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[193] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [193]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[194] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[194] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [194]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[195] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[195] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [195]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[196] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[196] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [196]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[197] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[197] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [197]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[198] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[198] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [198]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_3660[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[199] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[199] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [199]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[200] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[200] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [200]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[201] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[201] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [201]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[202] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[202] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [202]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[203] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[203] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [203]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[204] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[204] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [204]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[205] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[205] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [205]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[206] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[206] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [206]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_3665[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[207] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[207] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [207]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[224] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[224] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [224]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[225] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[225] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [225]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[226] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[226] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [226]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[227] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[227] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [227]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[228] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[228] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [228]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[229] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[229] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [229]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[230] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[230] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [230]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_3680[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[231] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[231] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [231]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[232] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[232] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [232]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[233] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[233] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [233]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[234] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[234] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [234]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[235] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[235] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [235]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[236] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[236] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [236]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[237] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[237] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [237]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[238] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[238] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [238]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_3685[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[239] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[239] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [239]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[240] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[240] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [240]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[241] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[241] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [241]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[242] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[242] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [242]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[243] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[243] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [243]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[244] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[244] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [244]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[245] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[245] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [245]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[246] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[246] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [246]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_3690[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[247] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[247] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [247]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[256] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[256] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [256]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[257] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[257] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [257]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[258] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[258] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [258]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[259] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[259] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [259]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[260] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[260] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [260]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[261] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[261] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [261]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[262] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[262] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [262]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_3700[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[263] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[263] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [263]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[264] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[264] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [264]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[265] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[265] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [265]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[266] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[266] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [266]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[267] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[267] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [267]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[268] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[268] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [268]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[269] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[269] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [269]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[270] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[270] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [270]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_3705[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[271] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[271] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [271]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[272] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[272] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [272]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[273] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[273] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [273]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[274] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[274] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [274]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[275] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[275] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [275]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[276] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[276] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [276]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[277] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[277] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [277]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[278] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[278] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [278]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_3710[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[279] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[279] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [279]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_3545[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_3550[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_3555[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_3565[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[48] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[49] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[50] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[51] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[52] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[53] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[54] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_3570[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[55] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[56] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[57] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[58] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[59] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[60] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[61] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[62] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_3575[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[63] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[80] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[80] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [80]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[81] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[81] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [81]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[82] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[82] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [82]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[83] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[83] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [83]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[84] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[84] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [84]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[85] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[85] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [85]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[86] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[86] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [86]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_3590[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[87] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[87] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [87]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[71] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[71] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [71]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[79] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[79] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [79]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[111] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[111] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [111]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[143] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[143] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [143]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[151] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[151] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [151]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[183] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[183] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [183]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[215] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[215] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [215]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[223] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[223] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [223]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[255] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[255] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [255]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[287] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[287] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [287]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[70] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[70] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [70]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[78] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[78] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [78]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[110] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[110] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [110]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[142] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[142] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [142]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[150] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[150] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [150]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[182] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[182] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [182]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[214] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[214] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [214]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[222] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[222] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [222]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[254] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[254] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [254]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[286] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[286] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [286]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [38]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[69] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[69] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [69]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[77] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[77] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [77]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[109] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[109] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [109]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[141] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[141] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [141]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[149] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[149] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [149]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[181] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[181] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [181]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[213] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[213] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [213]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[221] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[221] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [221]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[253] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[253] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [253]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[285] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[285] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [285]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [37]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[68] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[68] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [68]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[284] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[284] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [284]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[76] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[76] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [76]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[108] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[108] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [108]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[140] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[140] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [140]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[148] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[148] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [148]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[180] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[180] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [180]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[212] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[212] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [212]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[220] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[220] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [220]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[252] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[252] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [252]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [36]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[67] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[67] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [67]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[283] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[283] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [283]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[75] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[75] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [75]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[107] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[107] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [107]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[139] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[139] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [139]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[147] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[147] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [147]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[179] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[179] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [179]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[211] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[211] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [211]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[219] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[219] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [219]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[251] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[251] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [251]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [35]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[66] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[66] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [66]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[282] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[282] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [282]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[74] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[74] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [74]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[106] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[106] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [106]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[138] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[138] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [138]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[146] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[146] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [146]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[178] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[178] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [178]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[210] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[210] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [210]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[218] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[218] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [218]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[250] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[250] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [250]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [34]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[65] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[65] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [65]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[281] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[281] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [281]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[73] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[73] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [73]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[105] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[105] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [105]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[137] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[137] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [137]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[145] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[145] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [145]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[177] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[177] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [177]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[209] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[209] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [209]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[217] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[217] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [217]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[249] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[249] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [249]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [33]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[64] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[64] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [64]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[280] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[280] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [280]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[72] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[72] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [72]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[104] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[104] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [104]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[136] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[136] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [136]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[144] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[144] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [144]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[176] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[176] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [176]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[208] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[208] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [208]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[216] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[216] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [216]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[248] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[248] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [248]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[287]_0 [32]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_3_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3_regslice_both__parameterized1
   (out_V_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_NS_fsm10_out,
    out_V_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    ap_rst_n,
    out_V_TREADY,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
    Q,
    \B_V_data_1_payload_A_reg[11]_0 );
  output out_V_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output ap_NS_fsm10_out;
  output [3:0]out_V_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input ap_rst_n;
  input out_V_TREADY;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  input [0:0]Q;
  input [3:0]\B_V_data_1_payload_A_reg[11]_0 ;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[11]_i_1_n_3 ;
  wire [3:0]\B_V_data_1_payload_A_reg[11]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [0:0]Q;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  wire [3:0]out_V_TDATA;
  wire out_V_TREADY;
  wire out_V_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(out_V_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[11]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[11]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[11]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[11]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[11]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[11]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[11]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[11]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[11]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[11]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(out_V_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_V_TREADY),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .I3(out_V_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(out_V_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_3 ),
        .Q(out_V_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_V_TREADY),
        .I1(out_V_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .I3(out_V_TREADY),
        .O(ap_NS_fsm10_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[3]));
endmodule

(* CHECK_LICENSE_TYPE = "finn_design_MVAU_hls_3_0,MVAU_hls_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "MVAU_hls_3,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in0_V_TVALID,
    in0_V_TREADY,
    in0_V_TDATA,
    weights_V_TVALID,
    weights_V_TREADY,
    weights_V_TDATA,
    out_V_TVALID,
    out_V_TREADY,
    out_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TVALID" *) input in0_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TREADY" *) output in0_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input [31:0]in0_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TVALID" *) input weights_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TREADY" *) output weights_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 36, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input [287:0]weights_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TVALID" *) output out_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TREADY" *) input out_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) output [15:0]out_V_TDATA;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire [11:0]\^out_V_TDATA ;
  wire out_V_TREADY;
  wire out_V_TVALID;
  wire [287:0]weights_V_TDATA;
  wire weights_V_TREADY;
  wire weights_V_TVALID;
  wire [15:12]NLW_inst_out_V_TDATA_UNCONNECTED;

  assign out_V_TDATA[15] = \<const0> ;
  assign out_V_TDATA[14] = \<const0> ;
  assign out_V_TDATA[13] = \<const0> ;
  assign out_V_TDATA[12] = \<const0> ;
  assign out_V_TDATA[11:0] = \^out_V_TDATA [11:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_3 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,in0_V_TDATA[26:0]}),
        .in0_V_TREADY(in0_V_TREADY),
        .in0_V_TVALID(in0_V_TVALID),
        .out_V_TDATA({NLW_inst_out_V_TDATA_UNCONNECTED[15:12],\^out_V_TDATA }),
        .out_V_TREADY(out_V_TREADY),
        .out_V_TVALID(out_V_TVALID),
        .weights_V_TDATA(weights_V_TDATA),
        .weights_V_TREADY(weights_V_TREADY),
        .weights_V_TVALID(weights_V_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
