ARM GAS  /tmp/ccXHcDOa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_SPI1_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * @file    spi.c
   4:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/spi.c ****   *          of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/spi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/spi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
ARM GAS  /tmp/ccXHcDOa.s 			page 2


  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 41 3 view .LVU1
  39              		.loc 1 41 18 is_stmt 0 view .LVU2
  40 0002 0F48     		ldr	r0, .L5
  41 0004 0F4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 42 3 is_stmt 1 view .LVU3
  44              		.loc 1 42 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 43 3 is_stmt 1 view .LVU5
  48              		.loc 1 43 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  51              		.loc 1 44 3 is_stmt 1 view .LVU7
  52              		.loc 1 44 23 is_stmt 0 view .LVU8
  53 0012 4FF40062 		mov	r2, #2048
  54 0016 C260     		str	r2, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  55              		.loc 1 45 3 is_stmt 1 view .LVU9
  56              		.loc 1 45 26 is_stmt 0 view .LVU10
  57 0018 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  58              		.loc 1 46 3 is_stmt 1 view .LVU11
  59              		.loc 1 46 23 is_stmt 0 view .LVU12
  60 001a 0122     		movs	r2, #1
  61 001c 4261     		str	r2, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 47 3 is_stmt 1 view .LVU13
  63              		.loc 1 47 18 is_stmt 0 view .LVU14
  64 001e 4FF40072 		mov	r2, #512
  65 0022 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  66              		.loc 1 48 3 is_stmt 1 view .LVU15
  67              		.loc 1 48 32 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccXHcDOa.s 			page 3


  68 0024 2822     		movs	r2, #40
  69 0026 C261     		str	r2, [r0, #28]
  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 49 3 is_stmt 1 view .LVU17
  71              		.loc 1 49 23 is_stmt 0 view .LVU18
  72 0028 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU19
  74              		.loc 1 50 21 is_stmt 0 view .LVU20
  75 002a 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  76              		.loc 1 51 3 is_stmt 1 view .LVU21
  77              		.loc 1 51 29 is_stmt 0 view .LVU22
  78 002c 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  79              		.loc 1 52 3 is_stmt 1 view .LVU23
  80              		.loc 1 52 28 is_stmt 0 view .LVU24
  81 002e 0A23     		movs	r3, #10
  82 0030 C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  83              		.loc 1 53 3 is_stmt 1 view .LVU25
  84              		.loc 1 53 7 is_stmt 0 view .LVU26
  85 0032 FFF7FEFF 		bl	HAL_SPI_Init
  86              	.LVL0:
  87              		.loc 1 53 6 view .LVU27
  88 0036 00B9     		cbnz	r0, .L4
  89              	.L1:
  54:Core/Src/spi.c ****   {
  55:Core/Src/spi.c ****     Error_Handler();
  56:Core/Src/spi.c ****   }
  57:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** }
  90              		.loc 1 61 1 view .LVU28
  91 0038 08BD     		pop	{r3, pc}
  92              	.L4:
  55:Core/Src/spi.c ****   }
  93              		.loc 1 55 5 is_stmt 1 view .LVU29
  94 003a FFF7FEFF 		bl	Error_Handler
  95              	.LVL1:
  96              		.loc 1 61 1 is_stmt 0 view .LVU30
  97 003e FBE7     		b	.L1
  98              	.L6:
  99              		.align	2
 100              	.L5:
 101 0040 00000000 		.word	hspi1
 102 0044 00300140 		.word	1073819648
 103              		.cfi_endproc
 104              	.LFE235:
 106              		.section	.text.MX_SPI3_Init,"ax",%progbits
 107              		.align	1
 108              		.global	MX_SPI3_Init
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
ARM GAS  /tmp/ccXHcDOa.s 			page 4


 112              		.fpu fpv4-sp-d16
 114              	MX_SPI3_Init:
 115              	.LFB236:
  62:Core/Src/spi.c **** /* SPI3 init function */
  63:Core/Src/spi.c **** void MX_SPI3_Init(void)
  64:Core/Src/spi.c **** {
 116              		.loc 1 64 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120 0000 08B5     		push	{r3, lr}
 121              	.LCFI1:
 122              		.cfi_def_cfa_offset 8
 123              		.cfi_offset 3, -8
 124              		.cfi_offset 14, -4
  65:Core/Src/spi.c **** 
  66:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 0 */
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 1 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 1 */
  73:Core/Src/spi.c ****   hspi3.Instance = SPI3;
 125              		.loc 1 73 3 view .LVU32
 126              		.loc 1 73 18 is_stmt 0 view .LVU33
 127 0002 0E48     		ldr	r0, .L11
 128 0004 0E4B     		ldr	r3, .L11+4
 129 0006 0360     		str	r3, [r0]
  74:Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 130              		.loc 1 74 3 is_stmt 1 view .LVU34
 131              		.loc 1 74 19 is_stmt 0 view .LVU35
 132 0008 4FF48273 		mov	r3, #260
 133 000c 4360     		str	r3, [r0, #4]
  75:Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 134              		.loc 1 75 3 is_stmt 1 view .LVU36
 135              		.loc 1 75 24 is_stmt 0 view .LVU37
 136 000e 0023     		movs	r3, #0
 137 0010 8360     		str	r3, [r0, #8]
  76:Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 138              		.loc 1 76 3 is_stmt 1 view .LVU38
 139              		.loc 1 76 23 is_stmt 0 view .LVU39
 140 0012 4FF40062 		mov	r2, #2048
 141 0016 C260     		str	r2, [r0, #12]
  77:Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 142              		.loc 1 77 3 is_stmt 1 view .LVU40
 143              		.loc 1 77 26 is_stmt 0 view .LVU41
 144 0018 0361     		str	r3, [r0, #16]
  78:Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 145              		.loc 1 78 3 is_stmt 1 view .LVU42
 146              		.loc 1 78 23 is_stmt 0 view .LVU43
 147 001a 4361     		str	r3, [r0, #20]
  79:Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 148              		.loc 1 79 3 is_stmt 1 view .LVU44
 149              		.loc 1 79 18 is_stmt 0 view .LVU45
 150 001c 4FF40072 		mov	r2, #512
 151 0020 8261     		str	r2, [r0, #24]
ARM GAS  /tmp/ccXHcDOa.s 			page 5


  80:Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 152              		.loc 1 80 3 is_stmt 1 view .LVU46
 153              		.loc 1 80 32 is_stmt 0 view .LVU47
 154 0022 C361     		str	r3, [r0, #28]
  81:Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 155              		.loc 1 81 3 is_stmt 1 view .LVU48
 156              		.loc 1 81 23 is_stmt 0 view .LVU49
 157 0024 0362     		str	r3, [r0, #32]
  82:Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 158              		.loc 1 82 3 is_stmt 1 view .LVU50
 159              		.loc 1 82 21 is_stmt 0 view .LVU51
 160 0026 4362     		str	r3, [r0, #36]
  83:Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 161              		.loc 1 83 3 is_stmt 1 view .LVU52
 162              		.loc 1 83 29 is_stmt 0 view .LVU53
 163 0028 8362     		str	r3, [r0, #40]
  84:Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 10;
 164              		.loc 1 84 3 is_stmt 1 view .LVU54
 165              		.loc 1 84 28 is_stmt 0 view .LVU55
 166 002a 0A23     		movs	r3, #10
 167 002c C362     		str	r3, [r0, #44]
  85:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 168              		.loc 1 85 3 is_stmt 1 view .LVU56
 169              		.loc 1 85 7 is_stmt 0 view .LVU57
 170 002e FFF7FEFF 		bl	HAL_SPI_Init
 171              	.LVL2:
 172              		.loc 1 85 6 view .LVU58
 173 0032 00B9     		cbnz	r0, .L10
 174              	.L7:
  86:Core/Src/spi.c ****   {
  87:Core/Src/spi.c ****     Error_Handler();
  88:Core/Src/spi.c ****   }
  89:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 2 */
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 2 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** }
 175              		.loc 1 93 1 view .LVU59
 176 0034 08BD     		pop	{r3, pc}
 177              	.L10:
  87:Core/Src/spi.c ****   }
 178              		.loc 1 87 5 is_stmt 1 view .LVU60
 179 0036 FFF7FEFF 		bl	Error_Handler
 180              	.LVL3:
 181              		.loc 1 93 1 is_stmt 0 view .LVU61
 182 003a FBE7     		b	.L7
 183              	.L12:
 184              		.align	2
 185              	.L11:
 186 003c 00000000 		.word	hspi3
 187 0040 003C0040 		.word	1073757184
 188              		.cfi_endproc
 189              	.LFE236:
 191              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_SPI_MspInit
 194              		.syntax unified
ARM GAS  /tmp/ccXHcDOa.s 			page 6


 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv4-sp-d16
 199              	HAL_SPI_MspInit:
 200              	.LVL4:
 201              	.LFB237:
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  96:Core/Src/spi.c **** {
 202              		.loc 1 96 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 40
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 96 1 is_stmt 0 view .LVU63
 207 0000 00B5     		push	{lr}
 208              	.LCFI2:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 8BB0     		sub	sp, sp, #44
 212              	.LCFI3:
 213              		.cfi_def_cfa_offset 48
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 214              		.loc 1 98 3 is_stmt 1 view .LVU64
 215              		.loc 1 98 20 is_stmt 0 view .LVU65
 216 0004 0023     		movs	r3, #0
 217 0006 0593     		str	r3, [sp, #20]
 218 0008 0693     		str	r3, [sp, #24]
 219 000a 0793     		str	r3, [sp, #28]
 220 000c 0893     		str	r3, [sp, #32]
 221 000e 0993     		str	r3, [sp, #36]
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 222              		.loc 1 99 3 is_stmt 1 view .LVU66
 223              		.loc 1 99 15 is_stmt 0 view .LVU67
 224 0010 0368     		ldr	r3, [r0]
 225              		.loc 1 99 5 view .LVU68
 226 0012 294A     		ldr	r2, .L19
 227 0014 9342     		cmp	r3, r2
 228 0016 05D0     		beq	.L17
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 104:Core/Src/spi.c ****     /* SPI1 clock enable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 109:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 110:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 111:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 112:Core/Src/spi.c ****     */
 113:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 114:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /tmp/ccXHcDOa.s 			page 7


 118:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:Core/Src/spi.c **** 
 120:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 121:Core/Src/spi.c **** 
 122:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 123:Core/Src/spi.c ****   }
 124:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 229              		.loc 1 124 8 is_stmt 1 view .LVU69
 230              		.loc 1 124 10 is_stmt 0 view .LVU70
 231 0018 284A     		ldr	r2, .L19+4
 232 001a 9342     		cmp	r3, r2
 233 001c 26D0     		beq	.L18
 234              	.LVL5:
 235              	.L13:
 125:Core/Src/spi.c ****   {
 126:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 127:Core/Src/spi.c **** 
 128:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
 129:Core/Src/spi.c ****     /* SPI3 clock enable */
 130:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 133:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 134:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 135:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 136:Core/Src/spi.c ****     PC12     ------> SPI3_MOSI
 137:Core/Src/spi.c ****     */
 138:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 139:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 140:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 141:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 143:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 144:Core/Src/spi.c **** 
 145:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 146:Core/Src/spi.c **** 
 147:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 148:Core/Src/spi.c ****   }
 149:Core/Src/spi.c **** }
 236              		.loc 1 149 1 view .LVU71
 237 001e 0BB0     		add	sp, sp, #44
 238              	.LCFI4:
 239              		.cfi_remember_state
 240              		.cfi_def_cfa_offset 4
 241              		@ sp needed
 242 0020 5DF804FB 		ldr	pc, [sp], #4
 243              	.LVL6:
 244              	.L17:
 245              	.LCFI5:
 246              		.cfi_restore_state
 105:Core/Src/spi.c **** 
 247              		.loc 1 105 5 is_stmt 1 view .LVU72
 248              	.LBB2:
 105:Core/Src/spi.c **** 
 249              		.loc 1 105 5 view .LVU73
 250 0024 0022     		movs	r2, #0
 251 0026 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccXHcDOa.s 			page 8


 105:Core/Src/spi.c **** 
 252              		.loc 1 105 5 view .LVU74
 253 0028 254B     		ldr	r3, .L19+8
 254 002a 596C     		ldr	r1, [r3, #68]
 255 002c 41F48051 		orr	r1, r1, #4096
 256 0030 5964     		str	r1, [r3, #68]
 105:Core/Src/spi.c **** 
 257              		.loc 1 105 5 view .LVU75
 258 0032 596C     		ldr	r1, [r3, #68]
 259 0034 01F48051 		and	r1, r1, #4096
 260 0038 0191     		str	r1, [sp, #4]
 105:Core/Src/spi.c **** 
 261              		.loc 1 105 5 view .LVU76
 262 003a 0199     		ldr	r1, [sp, #4]
 263              	.LBE2:
 105:Core/Src/spi.c **** 
 264              		.loc 1 105 5 view .LVU77
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 265              		.loc 1 107 5 view .LVU78
 266              	.LBB3:
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 267              		.loc 1 107 5 view .LVU79
 268 003c 0292     		str	r2, [sp, #8]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 269              		.loc 1 107 5 view .LVU80
 270 003e 196B     		ldr	r1, [r3, #48]
 271 0040 41F00101 		orr	r1, r1, #1
 272 0044 1963     		str	r1, [r3, #48]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 273              		.loc 1 107 5 view .LVU81
 274 0046 1B6B     		ldr	r3, [r3, #48]
 275 0048 03F00103 		and	r3, r3, #1
 276 004c 0293     		str	r3, [sp, #8]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 277              		.loc 1 107 5 view .LVU82
 278 004e 029B     		ldr	r3, [sp, #8]
 279              	.LBE3:
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 280              		.loc 1 107 5 view .LVU83
 113:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281              		.loc 1 113 5 view .LVU84
 113:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 282              		.loc 1 113 25 is_stmt 0 view .LVU85
 283 0050 E023     		movs	r3, #224
 284 0052 0593     		str	r3, [sp, #20]
 114:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285              		.loc 1 114 5 is_stmt 1 view .LVU86
 114:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 114 26 is_stmt 0 view .LVU87
 287 0054 0223     		movs	r3, #2
 288 0056 0693     		str	r3, [sp, #24]
 115:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 289              		.loc 1 115 5 is_stmt 1 view .LVU88
 115:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 290              		.loc 1 115 26 is_stmt 0 view .LVU89
 291 0058 0792     		str	r2, [sp, #28]
 116:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /tmp/ccXHcDOa.s 			page 9


 292              		.loc 1 116 5 is_stmt 1 view .LVU90
 116:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 293              		.loc 1 116 27 is_stmt 0 view .LVU91
 294 005a 0323     		movs	r3, #3
 295 005c 0893     		str	r3, [sp, #32]
 117:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 296              		.loc 1 117 5 is_stmt 1 view .LVU92
 117:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 297              		.loc 1 117 31 is_stmt 0 view .LVU93
 298 005e 0523     		movs	r3, #5
 299 0060 0993     		str	r3, [sp, #36]
 118:Core/Src/spi.c **** 
 300              		.loc 1 118 5 is_stmt 1 view .LVU94
 301 0062 05A9     		add	r1, sp, #20
 302 0064 1748     		ldr	r0, .L19+12
 303              	.LVL7:
 118:Core/Src/spi.c **** 
 304              		.loc 1 118 5 is_stmt 0 view .LVU95
 305 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL8:
 307 006a D8E7     		b	.L13
 308              	.LVL9:
 309              	.L18:
 130:Core/Src/spi.c **** 
 310              		.loc 1 130 5 is_stmt 1 view .LVU96
 311              	.LBB4:
 130:Core/Src/spi.c **** 
 312              		.loc 1 130 5 view .LVU97
 313 006c 0022     		movs	r2, #0
 314 006e 0392     		str	r2, [sp, #12]
 130:Core/Src/spi.c **** 
 315              		.loc 1 130 5 view .LVU98
 316 0070 134B     		ldr	r3, .L19+8
 317 0072 196C     		ldr	r1, [r3, #64]
 318 0074 41F40041 		orr	r1, r1, #32768
 319 0078 1964     		str	r1, [r3, #64]
 130:Core/Src/spi.c **** 
 320              		.loc 1 130 5 view .LVU99
 321 007a 196C     		ldr	r1, [r3, #64]
 322 007c 01F40041 		and	r1, r1, #32768
 323 0080 0391     		str	r1, [sp, #12]
 130:Core/Src/spi.c **** 
 324              		.loc 1 130 5 view .LVU100
 325 0082 0399     		ldr	r1, [sp, #12]
 326              	.LBE4:
 130:Core/Src/spi.c **** 
 327              		.loc 1 130 5 view .LVU101
 132:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 328              		.loc 1 132 5 view .LVU102
 329              	.LBB5:
 132:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 330              		.loc 1 132 5 view .LVU103
 331 0084 0492     		str	r2, [sp, #16]
 132:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 332              		.loc 1 132 5 view .LVU104
 333 0086 196B     		ldr	r1, [r3, #48]
 334 0088 41F00401 		orr	r1, r1, #4
ARM GAS  /tmp/ccXHcDOa.s 			page 10


 335 008c 1963     		str	r1, [r3, #48]
 132:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 336              		.loc 1 132 5 view .LVU105
 337 008e 1B6B     		ldr	r3, [r3, #48]
 338 0090 03F00403 		and	r3, r3, #4
 339 0094 0493     		str	r3, [sp, #16]
 132:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 340              		.loc 1 132 5 view .LVU106
 341 0096 049B     		ldr	r3, [sp, #16]
 342              	.LBE5:
 132:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 343              		.loc 1 132 5 view .LVU107
 138:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344              		.loc 1 138 5 view .LVU108
 138:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 345              		.loc 1 138 25 is_stmt 0 view .LVU109
 346 0098 4FF4E053 		mov	r3, #7168
 347 009c 0593     		str	r3, [sp, #20]
 139:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 139 5 is_stmt 1 view .LVU110
 139:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 139 26 is_stmt 0 view .LVU111
 350 009e 0223     		movs	r3, #2
 351 00a0 0693     		str	r3, [sp, #24]
 140:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 352              		.loc 1 140 5 is_stmt 1 view .LVU112
 140:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 353              		.loc 1 140 26 is_stmt 0 view .LVU113
 354 00a2 0792     		str	r2, [sp, #28]
 141:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 355              		.loc 1 141 5 is_stmt 1 view .LVU114
 141:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 356              		.loc 1 141 27 is_stmt 0 view .LVU115
 357 00a4 0323     		movs	r3, #3
 358 00a6 0893     		str	r3, [sp, #32]
 142:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 359              		.loc 1 142 5 is_stmt 1 view .LVU116
 142:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 360              		.loc 1 142 31 is_stmt 0 view .LVU117
 361 00a8 0623     		movs	r3, #6
 362 00aa 0993     		str	r3, [sp, #36]
 143:Core/Src/spi.c **** 
 363              		.loc 1 143 5 is_stmt 1 view .LVU118
 364 00ac 05A9     		add	r1, sp, #20
 365 00ae 0648     		ldr	r0, .L19+16
 366              	.LVL10:
 143:Core/Src/spi.c **** 
 367              		.loc 1 143 5 is_stmt 0 view .LVU119
 368 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL11:
 370              		.loc 1 149 1 view .LVU120
 371 00b4 B3E7     		b	.L13
 372              	.L20:
 373 00b6 00BF     		.align	2
 374              	.L19:
 375 00b8 00300140 		.word	1073819648
 376 00bc 003C0040 		.word	1073757184
ARM GAS  /tmp/ccXHcDOa.s 			page 11


 377 00c0 00380240 		.word	1073887232
 378 00c4 00000240 		.word	1073872896
 379 00c8 00080240 		.word	1073874944
 380              		.cfi_endproc
 381              	.LFE237:
 383              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_SPI_MspDeInit
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	HAL_SPI_MspDeInit:
 392              	.LVL12:
 393              	.LFB238:
 150:Core/Src/spi.c **** 
 151:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 152:Core/Src/spi.c **** {
 394              		.loc 1 152 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		.loc 1 152 1 is_stmt 0 view .LVU122
 399 0000 08B5     		push	{r3, lr}
 400              	.LCFI6:
 401              		.cfi_def_cfa_offset 8
 402              		.cfi_offset 3, -8
 403              		.cfi_offset 14, -4
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 404              		.loc 1 154 3 is_stmt 1 view .LVU123
 405              		.loc 1 154 15 is_stmt 0 view .LVU124
 406 0002 0368     		ldr	r3, [r0]
 407              		.loc 1 154 5 view .LVU125
 408 0004 0E4A     		ldr	r2, .L27
 409 0006 9342     		cmp	r3, r2
 410 0008 03D0     		beq	.L25
 155:Core/Src/spi.c ****   {
 156:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 157:Core/Src/spi.c **** 
 158:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 159:Core/Src/spi.c ****     /* Peripheral clock disable */
 160:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 161:Core/Src/spi.c **** 
 162:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 163:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 164:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 165:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 166:Core/Src/spi.c ****     */
 167:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 168:Core/Src/spi.c **** 
 169:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 170:Core/Src/spi.c **** 
 171:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 172:Core/Src/spi.c ****   }
 173:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 411              		.loc 1 173 8 is_stmt 1 view .LVU126
ARM GAS  /tmp/ccXHcDOa.s 			page 12


 412              		.loc 1 173 10 is_stmt 0 view .LVU127
 413 000a 0E4A     		ldr	r2, .L27+4
 414 000c 9342     		cmp	r3, r2
 415 000e 0BD0     		beq	.L26
 416              	.LVL13:
 417              	.L21:
 174:Core/Src/spi.c ****   {
 175:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 176:Core/Src/spi.c **** 
 177:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 178:Core/Src/spi.c ****     /* Peripheral clock disable */
 179:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 180:Core/Src/spi.c **** 
 181:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 182:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 183:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 184:Core/Src/spi.c ****     PC12     ------> SPI3_MOSI
 185:Core/Src/spi.c ****     */
 186:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 187:Core/Src/spi.c **** 
 188:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 189:Core/Src/spi.c **** 
 190:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 191:Core/Src/spi.c ****   }
 192:Core/Src/spi.c **** }
 418              		.loc 1 192 1 view .LVU128
 419 0010 08BD     		pop	{r3, pc}
 420              	.LVL14:
 421              	.L25:
 160:Core/Src/spi.c **** 
 422              		.loc 1 160 5 is_stmt 1 view .LVU129
 423 0012 02F58432 		add	r2, r2, #67584
 424 0016 536C     		ldr	r3, [r2, #68]
 425 0018 23F48053 		bic	r3, r3, #4096
 426 001c 5364     		str	r3, [r2, #68]
 167:Core/Src/spi.c **** 
 427              		.loc 1 167 5 view .LVU130
 428 001e E021     		movs	r1, #224
 429 0020 0948     		ldr	r0, .L27+8
 430              	.LVL15:
 167:Core/Src/spi.c **** 
 431              		.loc 1 167 5 is_stmt 0 view .LVU131
 432 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 433              	.LVL16:
 434 0026 F3E7     		b	.L21
 435              	.LVL17:
 436              	.L26:
 179:Core/Src/spi.c **** 
 437              		.loc 1 179 5 is_stmt 1 view .LVU132
 438 0028 02F5FE32 		add	r2, r2, #130048
 439 002c 136C     		ldr	r3, [r2, #64]
 440 002e 23F40043 		bic	r3, r3, #32768
 441 0032 1364     		str	r3, [r2, #64]
 186:Core/Src/spi.c **** 
 442              		.loc 1 186 5 view .LVU133
 443 0034 4FF4E051 		mov	r1, #7168
 444 0038 0448     		ldr	r0, .L27+12
ARM GAS  /tmp/ccXHcDOa.s 			page 13


 445              	.LVL18:
 186:Core/Src/spi.c **** 
 446              		.loc 1 186 5 is_stmt 0 view .LVU134
 447 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 448              	.LVL19:
 449              		.loc 1 192 1 view .LVU135
 450 003e E7E7     		b	.L21
 451              	.L28:
 452              		.align	2
 453              	.L27:
 454 0040 00300140 		.word	1073819648
 455 0044 003C0040 		.word	1073757184
 456 0048 00000240 		.word	1073872896
 457 004c 00080240 		.word	1073874944
 458              		.cfi_endproc
 459              	.LFE238:
 461              		.comm	hspi3,88,4
 462              		.comm	hspi1,88,4
 463              		.text
 464              	.Letext0:
 465              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 466              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 467              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 468              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 469              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 470              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 471              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 472              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 473              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 474              		.file 11 "Core/Inc/spi.h"
 475              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccXHcDOa.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccXHcDOa.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccXHcDOa.s:26     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccXHcDOa.s:101    .text.MX_SPI1_Init:0000000000000040 $d
                            *COM*:0000000000000058 hspi1
     /tmp/ccXHcDOa.s:107    .text.MX_SPI3_Init:0000000000000000 $t
     /tmp/ccXHcDOa.s:114    .text.MX_SPI3_Init:0000000000000000 MX_SPI3_Init
     /tmp/ccXHcDOa.s:186    .text.MX_SPI3_Init:000000000000003c $d
                            *COM*:0000000000000058 hspi3
     /tmp/ccXHcDOa.s:192    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccXHcDOa.s:199    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccXHcDOa.s:375    .text.HAL_SPI_MspInit:00000000000000b8 $d
     /tmp/ccXHcDOa.s:384    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccXHcDOa.s:391    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccXHcDOa.s:454    .text.HAL_SPI_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
