<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: I2C_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2C_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_l10_x.html">STM8L10X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling I2C module (I2C)  
 <a href="struct_i2_c__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a45b260443f35c660aab65e2f121c9ae7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a737ef23f7b37424196b71e4beebec1c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a737ef23f7b37424196b71e4beebec1c0">PE</a>: 1</td></tr>
<tr class="memdesc:a737ef23f7b37424196b71e4beebec1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral enable.  <a href="#a737ef23f7b37424196b71e4beebec1c0">More...</a><br /></td></tr>
<tr class="separator:a737ef23f7b37424196b71e4beebec1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbd82418b2894e3766183df29fabda6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aebbd82418b2894e3766183df29fabda6">ENGC</a>: 1</td></tr>
<tr class="memdesc:aebbd82418b2894e3766183df29fabda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call enable.  <a href="#aebbd82418b2894e3766183df29fabda6">More...</a><br /></td></tr>
<tr class="separator:aebbd82418b2894e3766183df29fabda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb0c39bb431cb83bf4c565ecc1bf538"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a7eb0c39bb431cb83bf4c565ecc1bf538">NOSTRETCH</a>: 1</td></tr>
<tr class="memdesc:a7eb0c39bb431cb83bf4c565ecc1bf538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock stretching disable (Slave mode)  <a href="#a7eb0c39bb431cb83bf4c565ecc1bf538">More...</a><br /></td></tr>
<tr class="separator:a7eb0c39bb431cb83bf4c565ecc1bf538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b260443f35c660aab65e2f121c9ae7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a45b260443f35c660aab65e2f121c9ae7">CR1</a></td></tr>
<tr class="memdesc:a45b260443f35c660aab65e2f121c9ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (I2C_CR1)  <a href="#a45b260443f35c660aab65e2f121c9ae7">More...</a><br /></td></tr>
<tr class="separator:a45b260443f35c660aab65e2f121c9ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d286fc22fbd77185fb95cc421f3c85"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a35bd4dba2e476c5d477448b8eb9fcabd">START</a>: 1</td></tr>
<tr class="memdesc:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start generation.  <a href="#a35bd4dba2e476c5d477448b8eb9fcabd">More...</a><br /></td></tr>
<tr class="separator:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">STOP</a>: 1</td></tr>
<tr class="memdesc:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop generation.  <a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">More...</a><br /></td></tr>
<tr class="separator:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d394e5507ea433866078507f3cdfdb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a49d394e5507ea433866078507f3cdfdb">ACK</a>: 1</td></tr>
<tr class="memdesc:a49d394e5507ea433866078507f3cdfdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge enable.  <a href="#a49d394e5507ea433866078507f3cdfdb">More...</a><br /></td></tr>
<tr class="separator:a49d394e5507ea433866078507f3cdfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbc40c434676a62eaf0ed25afd9852f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#afbbc40c434676a62eaf0ed25afd9852f">POS</a>: 1</td></tr>
<tr class="memdesc:afbbc40c434676a62eaf0ed25afd9852f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge position (for data reception)  <a href="#afbbc40c434676a62eaf0ed25afd9852f">More...</a><br /></td></tr>
<tr class="separator:afbbc40c434676a62eaf0ed25afd9852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7796e2be84ac5f400767de08b866bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6a7796e2be84ac5f400767de08b866bc">SWRST</a>: 1</td></tr>
<tr class="memdesc:a6a7796e2be84ac5f400767de08b866bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="#a6a7796e2be84ac5f400767de08b866bc">More...</a><br /></td></tr>
<tr class="separator:a6a7796e2be84ac5f400767de08b866bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d286fc22fbd77185fb95cc421f3c85"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#af6d286fc22fbd77185fb95cc421f3c85">CR2</a></td></tr>
<tr class="memdesc:af6d286fc22fbd77185fb95cc421f3c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (I2C_CR2)  <a href="#af6d286fc22fbd77185fb95cc421f3c85">More...</a><br /></td></tr>
<tr class="separator:af6d286fc22fbd77185fb95cc421f3c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2996ac131d75433b43143ba1e20721"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae17e8555972d0446e3a66ccfc5f83d04"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ae17e8555972d0446e3a66ccfc5f83d04">FREQ</a>: 6</td></tr>
<tr class="memdesc:ae17e8555972d0446e3a66ccfc5f83d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock frequency.  <a href="#ae17e8555972d0446e3a66ccfc5f83d04">More...</a><br /></td></tr>
<tr class="separator:ae17e8555972d0446e3a66ccfc5f83d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2996ac131d75433b43143ba1e20721"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a4d2996ac131d75433b43143ba1e20721">FREQR</a></td></tr>
<tr class="memdesc:a4d2996ac131d75433b43143ba1e20721"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (I2C_FREQR)  <a href="#a4d2996ac131d75433b43143ba1e20721">More...</a><br /></td></tr>
<tr class="separator:a4d2996ac131d75433b43143ba1e20721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9b3d22492bff5b41beed63e42e2143"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8727c346bffc119106de48308e02f9a6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a8727c346bffc119106de48308e02f9a6">ADD0</a>: 1</td></tr>
<tr class="memdesc:a8727c346bffc119106de48308e02f9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [0] (in 10-bit address mode)  <a href="#a8727c346bffc119106de48308e02f9a6">More...</a><br /></td></tr>
<tr class="separator:a8727c346bffc119106de48308e02f9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 7</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [7:1].  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9b3d22492bff5b41beed63e42e2143"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#aec9b3d22492bff5b41beed63e42e2143">OARL</a></td></tr>
<tr class="memdesc:aec9b3d22492bff5b41beed63e42e2143"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte (I2C_OARL)  <a href="#aec9b3d22492bff5b41beed63e42e2143">More...</a><br /></td></tr>
<tr class="separator:aec9b3d22492bff5b41beed63e42e2143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a208cab4e83758ddeb20bf6ec9cfc48"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 2</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [9:8] (in 10-bit address mode)  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 3</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53b325a9d14b5b9d2e1b090bac6322a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#af53b325a9d14b5b9d2e1b090bac6322a">ADDCONF</a>: 1</td></tr>
<tr class="memdesc:af53b325a9d14b5b9d2e1b090bac6322a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address mode configuration (must always be written as ‘1’)  <a href="#af53b325a9d14b5b9d2e1b090bac6322a">More...</a><br /></td></tr>
<tr class="separator:af53b325a9d14b5b9d2e1b090bac6322a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4fbc2e46e382d377579d2bce10651c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a0e4fbc2e46e382d377579d2bce10651c">ADDMODE</a>: 1</td></tr>
<tr class="memdesc:a0e4fbc2e46e382d377579d2bce10651c"><td class="mdescLeft">&#160;</td><td class="mdescRight">7-/10-bit addressing mode (Slave mode)  <a href="#a0e4fbc2e46e382d377579d2bce10651c">More...</a><br /></td></tr>
<tr class="separator:a0e4fbc2e46e382d377579d2bce10651c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a208cab4e83758ddeb20bf6ec9cfc48"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a8a208cab4e83758ddeb20bf6ec9cfc48">OARH</a></td></tr>
<tr class="memdesc:a8a208cab4e83758ddeb20bf6ec9cfc48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte (I2C_OARH)  <a href="#a8a208cab4e83758ddeb20bf6ec9cfc48">More...</a><br /></td></tr>
<tr class="separator:a8a208cab4e83758ddeb20bf6ec9cfc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36cd21afba2f0e4b8cdcc3e33894984"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#aa36cd21afba2f0e4b8cdcc3e33894984">res</a> [1]</td></tr>
<tr class="memdesc:aa36cd21afba2f0e4b8cdcc3e33894984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B)  <a href="#aa36cd21afba2f0e4b8cdcc3e33894984">More...</a><br /></td></tr>
<tr class="separator:aa36cd21afba2f0e4b8cdcc3e33894984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a0fc44bc9c749cc7a1fa030fc3c6cd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a0fc44bc9c749cc7a1fa030fc3c6cd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#aa9a0fc44bc9c749cc7a1fa030fc3c6cd">DR</a></td></tr>
<tr class="memdesc:aa9a0fc44bc9c749cc7a1fa030fc3c6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (I2C_DR)  <a href="#aa9a0fc44bc9c749cc7a1fa030fc3c6cd">More...</a><br /></td></tr>
<tr class="separator:aa9a0fc44bc9c749cc7a1fa030fc3c6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0482500a88e36a316a84bd3434f09f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad64fe489cb9ae30537ace722eda171e0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ad64fe489cb9ae30537ace722eda171e0">SB</a>: 1</td></tr>
<tr class="memdesc:ad64fe489cb9ae30537ace722eda171e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start bit (Master mode)  <a href="#ad64fe489cb9ae30537ace722eda171e0">More...</a><br /></td></tr>
<tr class="separator:ad64fe489cb9ae30537ace722eda171e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc744b24d0edf0f23cca35dc576e8c4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#afbc744b24d0edf0f23cca35dc576e8c4">ADDR</a>: 1</td></tr>
<tr class="memdesc:afbc744b24d0edf0f23cca35dc576e8c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address sent (Master mode) / matched (slave mode)  <a href="#afbc744b24d0edf0f23cca35dc576e8c4">More...</a><br /></td></tr>
<tr class="separator:afbc744b24d0edf0f23cca35dc576e8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63246c6ebef1de996e9f5432b04419db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a63246c6ebef1de996e9f5432b04419db">BTF</a>: 1</td></tr>
<tr class="memdesc:a63246c6ebef1de996e9f5432b04419db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Byte transfer finished.  <a href="#a63246c6ebef1de996e9f5432b04419db">More...</a><br /></td></tr>
<tr class="separator:a63246c6ebef1de996e9f5432b04419db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1225be5dae2e6c9b454ed54c0484e0a5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a1225be5dae2e6c9b454ed54c0484e0a5">ADD10</a>: 1</td></tr>
<tr class="memdesc:a1225be5dae2e6c9b454ed54c0484e0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit header sent (Master mode)  <a href="#a1225be5dae2e6c9b454ed54c0484e0a5">More...</a><br /></td></tr>
<tr class="separator:a1225be5dae2e6c9b454ed54c0484e0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2730d8a9c1ff9dc409fba9e8c44973"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a3d2730d8a9c1ff9dc409fba9e8c44973">STOPF</a>: 1</td></tr>
<tr class="memdesc:a3d2730d8a9c1ff9dc409fba9e8c44973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop detection (Slave mode)  <a href="#a3d2730d8a9c1ff9dc409fba9e8c44973">More...</a><br /></td></tr>
<tr class="separator:a3d2730d8a9c1ff9dc409fba9e8c44973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register not empty (receivers)  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register empty (transmitters)  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0482500a88e36a316a84bd3434f09f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a6b0482500a88e36a316a84bd3434f09f">SR1</a></td></tr>
<tr class="memdesc:a6b0482500a88e36a316a84bd3434f09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (I2C_SR1)  <a href="#a6b0482500a88e36a316a84bd3434f09f">More...</a><br /></td></tr>
<tr class="separator:a6b0482500a88e36a316a84bd3434f09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bdd70503a524659943c95e53f97d48"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac5a1654698b42c639a93028822b4eeca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ac5a1654698b42c639a93028822b4eeca">BERR</a>: 1</td></tr>
<tr class="memdesc:ac5a1654698b42c639a93028822b4eeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus error.  <a href="#ac5a1654698b42c639a93028822b4eeca">More...</a><br /></td></tr>
<tr class="separator:ac5a1654698b42c639a93028822b4eeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7e85c59c119bbe9de249fa0d763094"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ace7e85c59c119bbe9de249fa0d763094">ARLO</a>: 1</td></tr>
<tr class="memdesc:ace7e85c59c119bbe9de249fa0d763094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost (Master mode)  <a href="#ace7e85c59c119bbe9de249fa0d763094">More...</a><br /></td></tr>
<tr class="separator:ace7e85c59c119bbe9de249fa0d763094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbffeb68ee50692068667958893ce9a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a8cbffeb68ee50692068667958893ce9a">AF</a>: 1</td></tr>
<tr class="memdesc:a8cbffeb68ee50692068667958893ce9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge failure.  <a href="#a8cbffeb68ee50692068667958893ce9a">More...</a><br /></td></tr>
<tr class="separator:a8cbffeb68ee50692068667958893ce9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f287c4bbe84b00de24450c01194209a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a3f287c4bbe84b00de24450c01194209a">OVR</a>: 1</td></tr>
<tr class="memdesc:a3f287c4bbe84b00de24450c01194209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun/underrun.  <a href="#a3f287c4bbe84b00de24450c01194209a">More...</a><br /></td></tr>
<tr class="separator:a3f287c4bbe84b00de24450c01194209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d8472c810fd730c02d8f0c604e0061"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a90d8472c810fd730c02d8f0c604e0061">WUFH</a>: 1</td></tr>
<tr class="memdesc:a90d8472c810fd730c02d8f0c604e0061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Halt.  <a href="#a90d8472c810fd730c02d8f0c604e0061">More...</a><br /></td></tr>
<tr class="separator:a90d8472c810fd730c02d8f0c604e0061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 2</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bdd70503a524659943c95e53f97d48"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#ab2bdd70503a524659943c95e53f97d48">SR2</a></td></tr>
<tr class="memdesc:ab2bdd70503a524659943c95e53f97d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (I2C_SR2)  <a href="#ab2bdd70503a524659943c95e53f97d48">More...</a><br /></td></tr>
<tr class="separator:ab2bdd70503a524659943c95e53f97d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b10e36b60d274bf0a1b924ad86c5d1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a93d64aec166b4aaf53431c618c9d7a73"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a93d64aec166b4aaf53431c618c9d7a73">MSL</a>: 1</td></tr>
<tr class="memdesc:a93d64aec166b4aaf53431c618c9d7a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/Slave.  <a href="#a93d64aec166b4aaf53431c618c9d7a73">More...</a><br /></td></tr>
<tr class="separator:a93d64aec166b4aaf53431c618c9d7a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bd59737891acbfa61574f7bc29fca7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ac2bd59737891acbfa61574f7bc29fca7">BUSY</a>: 1</td></tr>
<tr class="memdesc:ac2bd59737891acbfa61574f7bc29fca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus busy.  <a href="#ac2bd59737891acbfa61574f7bc29fca7">More...</a><br /></td></tr>
<tr class="separator:ac2bd59737891acbfa61574f7bc29fca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780c1c40e3585b54d03a988afcc34fd8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a780c1c40e3585b54d03a988afcc34fd8">TRA</a>: 1</td></tr>
<tr class="memdesc:a780c1c40e3585b54d03a988afcc34fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter/Receiver.  <a href="#a780c1c40e3585b54d03a988afcc34fd8">More...</a><br /></td></tr>
<tr class="separator:a780c1c40e3585b54d03a988afcc34fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4726a1f1ac0a5f8413aec23aec5b8992"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a4726a1f1ac0a5f8413aec23aec5b8992">GENCALL</a>: 1</td></tr>
<tr class="memdesc:a4726a1f1ac0a5f8413aec23aec5b8992"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call header (Slavemode)  <a href="#a4726a1f1ac0a5f8413aec23aec5b8992">More...</a><br /></td></tr>
<tr class="separator:a4726a1f1ac0a5f8413aec23aec5b8992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 3</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b10e36b60d274bf0a1b924ad86c5d1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#ae8b10e36b60d274bf0a1b924ad86c5d1">SR3</a></td></tr>
<tr class="memdesc:ae8b10e36b60d274bf0a1b924ad86c5d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (I2C_SR3)  <a href="#ae8b10e36b60d274bf0a1b924ad86c5d1">More...</a><br /></td></tr>
<tr class="separator:ae8b10e36b60d274bf0a1b924ad86c5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67ed04fea01f4181bc6e4469ff9ca51"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3516f33910f0497c1ad4714d3259e2de"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a3516f33910f0497c1ad4714d3259e2de">ITERREN</a>: 1</td></tr>
<tr class="memdesc:a3516f33910f0497c1ad4714d3259e2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a3516f33910f0497c1ad4714d3259e2de">More...</a><br /></td></tr>
<tr class="separator:a3516f33910f0497c1ad4714d3259e2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef73e3d2aecbc576936408bd83298fc4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aef73e3d2aecbc576936408bd83298fc4">ITEVTEN</a>: 1</td></tr>
<tr class="memdesc:aef73e3d2aecbc576936408bd83298fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event interrupt enable.  <a href="#aef73e3d2aecbc576936408bd83298fc4">More...</a><br /></td></tr>
<tr class="separator:aef73e3d2aecbc576936408bd83298fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8d1c01f55425b7bd6b9f9889e2b2eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aed8d1c01f55425b7bd6b9f9889e2b2eb">ITBUFEN</a>: 1</td></tr>
<tr class="memdesc:aed8d1c01f55425b7bd6b9f9889e2b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer interrupt enable.  <a href="#aed8d1c01f55425b7bd6b9f9889e2b2eb">More...</a><br /></td></tr>
<tr class="separator:aed8d1c01f55425b7bd6b9f9889e2b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67ed04fea01f4181bc6e4469ff9ca51"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#aa67ed04fea01f4181bc6e4469ff9ca51">ITR</a></td></tr>
<tr class="memdesc:aa67ed04fea01f4181bc6e4469ff9ca51"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (I2C_ITR)  <a href="#aa67ed04fea01f4181bc6e4469ff9ca51">More...</a><br /></td></tr>
<tr class="separator:aa67ed04fea01f4181bc6e4469ff9ca51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1e3227f4ac39398f7bce96f2b2a94a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a596d2b460edf49e993e78a46a26a50da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a596d2b460edf49e993e78a46a26a50da">CCR</a>: 8</td></tr>
<tr class="memdesc:a596d2b460edf49e993e78a46a26a50da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register (Master mode)  <a href="#a596d2b460edf49e993e78a46a26a50da">More...</a><br /></td></tr>
<tr class="separator:a596d2b460edf49e993e78a46a26a50da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1e3227f4ac39398f7bce96f2b2a94a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a7b1e3227f4ac39398f7bce96f2b2a94a">CCRL</a></td></tr>
<tr class="memdesc:a7b1e3227f4ac39398f7bce96f2b2a94a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (I2C_CCRL)  <a href="#a7b1e3227f4ac39398f7bce96f2b2a94a">More...</a><br /></td></tr>
<tr class="separator:a7b1e3227f4ac39398f7bce96f2b2a94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf4046c60ea00a5c1f6daf636390587"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a596d2b460edf49e993e78a46a26a50da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a596d2b460edf49e993e78a46a26a50da">CCR</a>: 4</td></tr>
<tr class="memdesc:a596d2b460edf49e993e78a46a26a50da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register in Fast/Standard mode (Master mode)  <a href="#a596d2b460edf49e993e78a46a26a50da">More...</a><br /></td></tr>
<tr class="separator:a596d2b460edf49e993e78a46a26a50da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f64ddadced90d4fcab1ffb8e20599b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a33f64ddadced90d4fcab1ffb8e20599b">DUTY</a>: 1</td></tr>
<tr class="memdesc:a33f64ddadced90d4fcab1ffb8e20599b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast mode duty cycle.  <a href="#a33f64ddadced90d4fcab1ffb8e20599b">More...</a><br /></td></tr>
<tr class="separator:a33f64ddadced90d4fcab1ffb8e20599b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ea184d38882c7aa4e035375bf81cd7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a43ea184d38882c7aa4e035375bf81cd7">FS</a>: 1</td></tr>
<tr class="memdesc:a43ea184d38882c7aa4e035375bf81cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection.  <a href="#a43ea184d38882c7aa4e035375bf81cd7">More...</a><br /></td></tr>
<tr class="separator:a43ea184d38882c7aa4e035375bf81cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf4046c60ea00a5c1f6daf636390587"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#abcf4046c60ea00a5c1f6daf636390587">CCRH</a></td></tr>
<tr class="memdesc:abcf4046c60ea00a5c1f6daf636390587"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (I2C_CCRH)  <a href="#abcf4046c60ea00a5c1f6daf636390587">More...</a><br /></td></tr>
<tr class="separator:abcf4046c60ea00a5c1f6daf636390587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf552dd25290e1213aefa5dc3edbbf9f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a59bdca91c86b4261332f4debee6d1ef9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a59bdca91c86b4261332f4debee6d1ef9">TRISE</a>: 6</td></tr>
<tr class="memdesc:a59bdca91c86b4261332f4debee6d1ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum rise time in Fast/Standard mode (Master mode)  <a href="#a59bdca91c86b4261332f4debee6d1ef9">More...</a><br /></td></tr>
<tr class="separator:a59bdca91c86b4261332f4debee6d1ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf552dd25290e1213aefa5dc3edbbf9f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#adf552dd25290e1213aefa5dc3edbbf9f">TRISER</a></td></tr>
<tr class="memdesc:adf552dd25290e1213aefa5dc3edbbf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (I2C_TRISER)  <a href="#adf552dd25290e1213aefa5dc3edbbf9f">More...</a><br /></td></tr>
<tr class="separator:adf552dd25290e1213aefa5dc3edbbf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26a47e55f2b44c0cac2e87d01a14509"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#ad26a47e55f2b44c0cac2e87d01a14509">res2</a> [1]</td></tr>
<tr class="memdesc:ad26a47e55f2b44c0cac2e87d01a14509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9)  <a href="#ad26a47e55f2b44c0cac2e87d01a14509">More...</a><br /></td></tr>
<tr class="separator:ad26a47e55f2b44c0cac2e87d01a14509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903cfca532766f36e7c115f1548ceeac"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a737ef23f7b37424196b71e4beebec1c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a737ef23f7b37424196b71e4beebec1c0">PE</a>: 1</td></tr>
<tr class="memdesc:a737ef23f7b37424196b71e4beebec1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral enable.  <a href="#a737ef23f7b37424196b71e4beebec1c0">More...</a><br /></td></tr>
<tr class="separator:a737ef23f7b37424196b71e4beebec1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbd82418b2894e3766183df29fabda6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aebbd82418b2894e3766183df29fabda6">ENGC</a>: 1</td></tr>
<tr class="memdesc:aebbd82418b2894e3766183df29fabda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call enable.  <a href="#aebbd82418b2894e3766183df29fabda6">More...</a><br /></td></tr>
<tr class="separator:aebbd82418b2894e3766183df29fabda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb0c39bb431cb83bf4c565ecc1bf538"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a7eb0c39bb431cb83bf4c565ecc1bf538">NOSTRETCH</a>: 1</td></tr>
<tr class="memdesc:a7eb0c39bb431cb83bf4c565ecc1bf538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock stretching disable (Slave mode)  <a href="#a7eb0c39bb431cb83bf4c565ecc1bf538">More...</a><br /></td></tr>
<tr class="separator:a7eb0c39bb431cb83bf4c565ecc1bf538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903cfca532766f36e7c115f1548ceeac"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a903cfca532766f36e7c115f1548ceeac">CR1</a></td></tr>
<tr class="memdesc:a903cfca532766f36e7c115f1548ceeac"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (I2C_CR1)  <a href="#a903cfca532766f36e7c115f1548ceeac">More...</a><br /></td></tr>
<tr class="separator:a903cfca532766f36e7c115f1548ceeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb4a032cde5910d4fc613e34d4c32b8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a35bd4dba2e476c5d477448b8eb9fcabd">START</a>: 1</td></tr>
<tr class="memdesc:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start generation.  <a href="#a35bd4dba2e476c5d477448b8eb9fcabd">More...</a><br /></td></tr>
<tr class="separator:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">STOP</a>: 1</td></tr>
<tr class="memdesc:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop generation.  <a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">More...</a><br /></td></tr>
<tr class="separator:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d394e5507ea433866078507f3cdfdb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a49d394e5507ea433866078507f3cdfdb">ACK</a>: 1</td></tr>
<tr class="memdesc:a49d394e5507ea433866078507f3cdfdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge enable.  <a href="#a49d394e5507ea433866078507f3cdfdb">More...</a><br /></td></tr>
<tr class="separator:a49d394e5507ea433866078507f3cdfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbc40c434676a62eaf0ed25afd9852f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#afbbc40c434676a62eaf0ed25afd9852f">POS</a>: 1</td></tr>
<tr class="memdesc:afbbc40c434676a62eaf0ed25afd9852f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge position (for data reception)  <a href="#afbbc40c434676a62eaf0ed25afd9852f">More...</a><br /></td></tr>
<tr class="separator:afbbc40c434676a62eaf0ed25afd9852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7796e2be84ac5f400767de08b866bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6a7796e2be84ac5f400767de08b866bc">SWRST</a>: 1</td></tr>
<tr class="memdesc:a6a7796e2be84ac5f400767de08b866bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="#a6a7796e2be84ac5f400767de08b866bc">More...</a><br /></td></tr>
<tr class="separator:a6a7796e2be84ac5f400767de08b866bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb4a032cde5910d4fc613e34d4c32b8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a8eb4a032cde5910d4fc613e34d4c32b8">CR2</a></td></tr>
<tr class="memdesc:a8eb4a032cde5910d4fc613e34d4c32b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (I2C_CR2)  <a href="#a8eb4a032cde5910d4fc613e34d4c32b8">More...</a><br /></td></tr>
<tr class="separator:a8eb4a032cde5910d4fc613e34d4c32b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49acd3e5d1c687d4bef31afa9f656ea"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae17e8555972d0446e3a66ccfc5f83d04"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ae17e8555972d0446e3a66ccfc5f83d04">FREQ</a>: 6</td></tr>
<tr class="memdesc:ae17e8555972d0446e3a66ccfc5f83d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock frequency.  <a href="#ae17e8555972d0446e3a66ccfc5f83d04">More...</a><br /></td></tr>
<tr class="separator:ae17e8555972d0446e3a66ccfc5f83d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49acd3e5d1c687d4bef31afa9f656ea"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#aa49acd3e5d1c687d4bef31afa9f656ea">FREQR</a></td></tr>
<tr class="memdesc:aa49acd3e5d1c687d4bef31afa9f656ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (I2C_FREQR)  <a href="#aa49acd3e5d1c687d4bef31afa9f656ea">More...</a><br /></td></tr>
<tr class="separator:aa49acd3e5d1c687d4bef31afa9f656ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50fd721ab6acf39b59fb8699f0fb9f3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8727c346bffc119106de48308e02f9a6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a8727c346bffc119106de48308e02f9a6">ADD0</a>: 1</td></tr>
<tr class="memdesc:a8727c346bffc119106de48308e02f9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [0] (in 10-bit address mode)  <a href="#a8727c346bffc119106de48308e02f9a6">More...</a><br /></td></tr>
<tr class="separator:a8727c346bffc119106de48308e02f9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 7</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [7:1].  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50fd721ab6acf39b59fb8699f0fb9f3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#ab50fd721ab6acf39b59fb8699f0fb9f3">OARL</a></td></tr>
<tr class="memdesc:ab50fd721ab6acf39b59fb8699f0fb9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte (I2C_OARL)  <a href="#ab50fd721ab6acf39b59fb8699f0fb9f3">More...</a><br /></td></tr>
<tr class="separator:ab50fd721ab6acf39b59fb8699f0fb9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9269f91944d089c0f85edb8031f952"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 2</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [9:8] (in 10-bit address mode)  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 3</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53b325a9d14b5b9d2e1b090bac6322a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#af53b325a9d14b5b9d2e1b090bac6322a">ADDCONF</a>: 1</td></tr>
<tr class="memdesc:af53b325a9d14b5b9d2e1b090bac6322a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address mode configuration (must always be written as ‘1’)  <a href="#af53b325a9d14b5b9d2e1b090bac6322a">More...</a><br /></td></tr>
<tr class="separator:af53b325a9d14b5b9d2e1b090bac6322a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4fbc2e46e382d377579d2bce10651c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a0e4fbc2e46e382d377579d2bce10651c">ADDMODE</a>: 1</td></tr>
<tr class="memdesc:a0e4fbc2e46e382d377579d2bce10651c"><td class="mdescLeft">&#160;</td><td class="mdescRight">7-/10-bit addressing mode (Slave mode)  <a href="#a0e4fbc2e46e382d377579d2bce10651c">More...</a><br /></td></tr>
<tr class="separator:a0e4fbc2e46e382d377579d2bce10651c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9269f91944d089c0f85edb8031f952"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#acb9269f91944d089c0f85edb8031f952">OARH</a></td></tr>
<tr class="memdesc:acb9269f91944d089c0f85edb8031f952"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte (I2C_OARH)  <a href="#acb9269f91944d089c0f85edb8031f952">More...</a><br /></td></tr>
<tr class="separator:acb9269f91944d089c0f85edb8031f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c39b78ca7bbff92cedb1b406e8ca4e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c39b78ca7bbff92cedb1b406e8ca4e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a70c39b78ca7bbff92cedb1b406e8ca4e">DR</a></td></tr>
<tr class="memdesc:a70c39b78ca7bbff92cedb1b406e8ca4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (I2C_DR)  <a href="#a70c39b78ca7bbff92cedb1b406e8ca4e">More...</a><br /></td></tr>
<tr class="separator:a70c39b78ca7bbff92cedb1b406e8ca4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3824966387c86119300152b7b4e31bb4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad64fe489cb9ae30537ace722eda171e0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ad64fe489cb9ae30537ace722eda171e0">SB</a>: 1</td></tr>
<tr class="memdesc:ad64fe489cb9ae30537ace722eda171e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start bit (Master mode)  <a href="#ad64fe489cb9ae30537ace722eda171e0">More...</a><br /></td></tr>
<tr class="separator:ad64fe489cb9ae30537ace722eda171e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc744b24d0edf0f23cca35dc576e8c4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#afbc744b24d0edf0f23cca35dc576e8c4">ADDR</a>: 1</td></tr>
<tr class="memdesc:afbc744b24d0edf0f23cca35dc576e8c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address sent (Master mode) / matched (Slave mode)  <a href="#afbc744b24d0edf0f23cca35dc576e8c4">More...</a><br /></td></tr>
<tr class="separator:afbc744b24d0edf0f23cca35dc576e8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63246c6ebef1de996e9f5432b04419db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a63246c6ebef1de996e9f5432b04419db">BTF</a>: 1</td></tr>
<tr class="memdesc:a63246c6ebef1de996e9f5432b04419db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Byte transfer finished.  <a href="#a63246c6ebef1de996e9f5432b04419db">More...</a><br /></td></tr>
<tr class="separator:a63246c6ebef1de996e9f5432b04419db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1225be5dae2e6c9b454ed54c0484e0a5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a1225be5dae2e6c9b454ed54c0484e0a5">ADD10</a>: 1</td></tr>
<tr class="memdesc:a1225be5dae2e6c9b454ed54c0484e0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit header sent (Master mode)  <a href="#a1225be5dae2e6c9b454ed54c0484e0a5">More...</a><br /></td></tr>
<tr class="separator:a1225be5dae2e6c9b454ed54c0484e0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2730d8a9c1ff9dc409fba9e8c44973"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a3d2730d8a9c1ff9dc409fba9e8c44973">STOPF</a>: 1</td></tr>
<tr class="memdesc:a3d2730d8a9c1ff9dc409fba9e8c44973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop detection (Slave mode)  <a href="#a3d2730d8a9c1ff9dc409fba9e8c44973">More...</a><br /></td></tr>
<tr class="separator:a3d2730d8a9c1ff9dc409fba9e8c44973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register not empty (receivers)  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register empty (transmitters)  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3824966387c86119300152b7b4e31bb4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a3824966387c86119300152b7b4e31bb4">SR1</a></td></tr>
<tr class="memdesc:a3824966387c86119300152b7b4e31bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (I2C_SR1)  <a href="#a3824966387c86119300152b7b4e31bb4">More...</a><br /></td></tr>
<tr class="separator:a3824966387c86119300152b7b4e31bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42717653c621a285c1ffe087b5506f74"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac5a1654698b42c639a93028822b4eeca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ac5a1654698b42c639a93028822b4eeca">BERR</a>: 1</td></tr>
<tr class="memdesc:ac5a1654698b42c639a93028822b4eeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus error.  <a href="#ac5a1654698b42c639a93028822b4eeca">More...</a><br /></td></tr>
<tr class="separator:ac5a1654698b42c639a93028822b4eeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7e85c59c119bbe9de249fa0d763094"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ace7e85c59c119bbe9de249fa0d763094">ARLO</a>: 1</td></tr>
<tr class="memdesc:ace7e85c59c119bbe9de249fa0d763094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost (Master mode)  <a href="#ace7e85c59c119bbe9de249fa0d763094">More...</a><br /></td></tr>
<tr class="separator:ace7e85c59c119bbe9de249fa0d763094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbffeb68ee50692068667958893ce9a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a8cbffeb68ee50692068667958893ce9a">AF</a>: 1</td></tr>
<tr class="memdesc:a8cbffeb68ee50692068667958893ce9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge failure.  <a href="#a8cbffeb68ee50692068667958893ce9a">More...</a><br /></td></tr>
<tr class="separator:a8cbffeb68ee50692068667958893ce9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f287c4bbe84b00de24450c01194209a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a3f287c4bbe84b00de24450c01194209a">OVR</a>: 1</td></tr>
<tr class="memdesc:a3f287c4bbe84b00de24450c01194209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun/underrun.  <a href="#a3f287c4bbe84b00de24450c01194209a">More...</a><br /></td></tr>
<tr class="separator:a3f287c4bbe84b00de24450c01194209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d8472c810fd730c02d8f0c604e0061"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a90d8472c810fd730c02d8f0c604e0061">WUFH</a>: 1</td></tr>
<tr class="memdesc:a90d8472c810fd730c02d8f0c604e0061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Halt.  <a href="#a90d8472c810fd730c02d8f0c604e0061">More...</a><br /></td></tr>
<tr class="separator:a90d8472c810fd730c02d8f0c604e0061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 2</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42717653c621a285c1ffe087b5506f74"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a42717653c621a285c1ffe087b5506f74">SR2</a></td></tr>
<tr class="memdesc:a42717653c621a285c1ffe087b5506f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (I2C_SR2)  <a href="#a42717653c621a285c1ffe087b5506f74">More...</a><br /></td></tr>
<tr class="separator:a42717653c621a285c1ffe087b5506f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1adbc3904e5eb235fc9647f95693b1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a93d64aec166b4aaf53431c618c9d7a73"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a93d64aec166b4aaf53431c618c9d7a73">MSL</a>: 1</td></tr>
<tr class="memdesc:a93d64aec166b4aaf53431c618c9d7a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/Slave.  <a href="#a93d64aec166b4aaf53431c618c9d7a73">More...</a><br /></td></tr>
<tr class="separator:a93d64aec166b4aaf53431c618c9d7a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bd59737891acbfa61574f7bc29fca7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#ac2bd59737891acbfa61574f7bc29fca7">BUSY</a>: 1</td></tr>
<tr class="memdesc:ac2bd59737891acbfa61574f7bc29fca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus busy.  <a href="#ac2bd59737891acbfa61574f7bc29fca7">More...</a><br /></td></tr>
<tr class="separator:ac2bd59737891acbfa61574f7bc29fca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780c1c40e3585b54d03a988afcc34fd8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a780c1c40e3585b54d03a988afcc34fd8">TRA</a>: 1</td></tr>
<tr class="memdesc:a780c1c40e3585b54d03a988afcc34fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter/Receiver.  <a href="#a780c1c40e3585b54d03a988afcc34fd8">More...</a><br /></td></tr>
<tr class="separator:a780c1c40e3585b54d03a988afcc34fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4726a1f1ac0a5f8413aec23aec5b8992"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a4726a1f1ac0a5f8413aec23aec5b8992">GENCALL</a>: 1</td></tr>
<tr class="memdesc:a4726a1f1ac0a5f8413aec23aec5b8992"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call header (Slave mode)  <a href="#a4726a1f1ac0a5f8413aec23aec5b8992">More...</a><br /></td></tr>
<tr class="separator:a4726a1f1ac0a5f8413aec23aec5b8992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 2</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca34d1c2df5fb1c51f54ba10fd0a114"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#acca34d1c2df5fb1c51f54ba10fd0a114">DUALF</a>: 1</td></tr>
<tr class="memdesc:acca34d1c2df5fb1c51f54ba10fd0a114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual flag (Slave mode)  <a href="#acca34d1c2df5fb1c51f54ba10fd0a114">More...</a><br /></td></tr>
<tr class="separator:acca34d1c2df5fb1c51f54ba10fd0a114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1adbc3904e5eb235fc9647f95693b1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a2c1adbc3904e5eb235fc9647f95693b1">SR3</a></td></tr>
<tr class="memdesc:a2c1adbc3904e5eb235fc9647f95693b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (I2C_SR3)  <a href="#a2c1adbc3904e5eb235fc9647f95693b1">More...</a><br /></td></tr>
<tr class="separator:a2c1adbc3904e5eb235fc9647f95693b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7a0ff4cfb1019442d5e3fc02f920a1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3516f33910f0497c1ad4714d3259e2de"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a3516f33910f0497c1ad4714d3259e2de">ITERREN</a>: 1</td></tr>
<tr class="memdesc:a3516f33910f0497c1ad4714d3259e2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a3516f33910f0497c1ad4714d3259e2de">More...</a><br /></td></tr>
<tr class="separator:a3516f33910f0497c1ad4714d3259e2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef73e3d2aecbc576936408bd83298fc4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aef73e3d2aecbc576936408bd83298fc4">ITEVTEN</a>: 1</td></tr>
<tr class="memdesc:aef73e3d2aecbc576936408bd83298fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event interrupt enable.  <a href="#aef73e3d2aecbc576936408bd83298fc4">More...</a><br /></td></tr>
<tr class="separator:aef73e3d2aecbc576936408bd83298fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8d1c01f55425b7bd6b9f9889e2b2eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#aed8d1c01f55425b7bd6b9f9889e2b2eb">ITBUFEN</a>: 1</td></tr>
<tr class="memdesc:aed8d1c01f55425b7bd6b9f9889e2b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer interrupt enable.  <a href="#aed8d1c01f55425b7bd6b9f9889e2b2eb">More...</a><br /></td></tr>
<tr class="separator:aed8d1c01f55425b7bd6b9f9889e2b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7a0ff4cfb1019442d5e3fc02f920a1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#acb7a0ff4cfb1019442d5e3fc02f920a1">ITR</a></td></tr>
<tr class="memdesc:acb7a0ff4cfb1019442d5e3fc02f920a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (I2C_ITR)  <a href="#acb7a0ff4cfb1019442d5e3fc02f920a1">More...</a><br /></td></tr>
<tr class="separator:acb7a0ff4cfb1019442d5e3fc02f920a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c33d49002a16402c9746201b4a0d47b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a596d2b460edf49e993e78a46a26a50da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a596d2b460edf49e993e78a46a26a50da">CCR</a>: 8</td></tr>
<tr class="memdesc:a596d2b460edf49e993e78a46a26a50da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register (Master mode)  <a href="#a596d2b460edf49e993e78a46a26a50da">More...</a><br /></td></tr>
<tr class="separator:a596d2b460edf49e993e78a46a26a50da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c33d49002a16402c9746201b4a0d47b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a0c33d49002a16402c9746201b4a0d47b">CCRL</a></td></tr>
<tr class="memdesc:a0c33d49002a16402c9746201b4a0d47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (I2C_CCRL)  <a href="#a0c33d49002a16402c9746201b4a0d47b">More...</a><br /></td></tr>
<tr class="separator:a0c33d49002a16402c9746201b4a0d47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b6a6ded424bd80887efaeefa774a91"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a596d2b460edf49e993e78a46a26a50da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a596d2b460edf49e993e78a46a26a50da">CCR</a>: 4</td></tr>
<tr class="memdesc:a596d2b460edf49e993e78a46a26a50da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register in Fast/Standard mode (Master mode)  <a href="#a596d2b460edf49e993e78a46a26a50da">More...</a><br /></td></tr>
<tr class="separator:a596d2b460edf49e993e78a46a26a50da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f64ddadced90d4fcab1ffb8e20599b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a33f64ddadced90d4fcab1ffb8e20599b">DUTY</a>: 1</td></tr>
<tr class="memdesc:a33f64ddadced90d4fcab1ffb8e20599b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast mode duty cycle.  <a href="#a33f64ddadced90d4fcab1ffb8e20599b">More...</a><br /></td></tr>
<tr class="separator:a33f64ddadced90d4fcab1ffb8e20599b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ea184d38882c7aa4e035375bf81cd7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a43ea184d38882c7aa4e035375bf81cd7">FS</a>: 1</td></tr>
<tr class="memdesc:a43ea184d38882c7aa4e035375bf81cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection.  <a href="#a43ea184d38882c7aa4e035375bf81cd7">More...</a><br /></td></tr>
<tr class="separator:a43ea184d38882c7aa4e035375bf81cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b6a6ded424bd80887efaeefa774a91"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a37b6a6ded424bd80887efaeefa774a91">CCRH</a></td></tr>
<tr class="memdesc:a37b6a6ded424bd80887efaeefa774a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (I2C_CCRH)  <a href="#a37b6a6ded424bd80887efaeefa774a91">More...</a><br /></td></tr>
<tr class="separator:a37b6a6ded424bd80887efaeefa774a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce93c9ef1759c550fc122ff62edfdcb"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a59bdca91c86b4261332f4debee6d1ef9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a59bdca91c86b4261332f4debee6d1ef9">TRISE</a>: 6</td></tr>
<tr class="memdesc:a59bdca91c86b4261332f4debee6d1ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum rise time in Fast/Standard mode (Master mode)  <a href="#a59bdca91c86b4261332f4debee6d1ef9">More...</a><br /></td></tr>
<tr class="separator:a59bdca91c86b4261332f4debee6d1ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce93c9ef1759c550fc122ff62edfdcb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html#a8ce93c9ef1759c550fc122ff62edfdcb">TRISER</a></td></tr>
<tr class="memdesc:a8ce93c9ef1759c550fc122ff62edfdcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (I2C_TRISER)  <a href="#a8ce93c9ef1759c550fc122ff62edfdcb">More...</a><br /></td></tr>
<tr class="separator:a8ce93c9ef1759c550fc122ff62edfdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling I2C module (I2C) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01356">1356</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01361">1361</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01396">1396</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a49d394e5507ea433866078507f3cdfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d394e5507ea433866078507f3cdfdb">&#9670;&nbsp;</a></span>ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ACK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01371">1371</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a69e80cc35a904ec9a5be048bdb3cd414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e80cc35a904ec9a5be048bdb3cd414">&#9670;&nbsp;</a></span>ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface address [7:1]. </p>
<p>Interface address [9:8] (in 10-bit address mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01388">1388</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8727c346bffc119106de48308e02f9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8727c346bffc119106de48308e02f9a6">&#9670;&nbsp;</a></span>ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADD0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface address [0] (in 10-bit address mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01387">1387</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1225be5dae2e6c9b454ed54c0484e0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1225be5dae2e6c9b454ed54c0484e0a5">&#9670;&nbsp;</a></span>ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADD10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-bit header sent (Master mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01417">1417</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af53b325a9d14b5b9d2e1b090bac6322a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53b325a9d14b5b9d2e1b090bac6322a">&#9670;&nbsp;</a></span>ADDCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADDCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address mode configuration (must always be written as ‘1’) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01397">1397</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a0e4fbc2e46e382d377579d2bce10651c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e4fbc2e46e382d377579d2bce10651c">&#9670;&nbsp;</a></span>ADDMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADDMODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7-/10-bit addressing mode (Slave mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01398">1398</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="afbc744b24d0edf0f23cca35dc576e8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc744b24d0edf0f23cca35dc576e8c4">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address sent (Master mode) / matched (slave mode) </p>
<p>Address sent (Master mode) / matched (Slave mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01415">1415</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8cbffeb68ee50692068667958893ce9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbffeb68ee50692068667958893ce9a">&#9670;&nbsp;</a></span>AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge failure. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01429">1429</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ace7e85c59c119bbe9de249fa0d763094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7e85c59c119bbe9de249fa0d763094">&#9670;&nbsp;</a></span>ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARLO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Arbitration lost (Master mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01428">1428</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac5a1654698b42c639a93028822b4eeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a1654698b42c639a93028822b4eeca">&#9670;&nbsp;</a></span>BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01427">1427</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a63246c6ebef1de996e9f5432b04419db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63246c6ebef1de996e9f5432b04419db">&#9670;&nbsp;</a></span>BTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BTF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Byte transfer finished. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01416">1416</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac2bd59737891acbfa61574f7bc29fca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bd59737891acbfa61574f7bc29fca7">&#9670;&nbsp;</a></span>BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus busy. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01440">1440</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a596d2b460edf49e993e78a46a26a50da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596d2b460edf49e993e78a46a26a50da">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock control register (Master mode) </p>
<p>Clock control register in Fast/Standard mode (Master mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01459">1459</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a37b6a6ded424bd80887efaeefa774a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b6a6ded424bd80887efaeefa774a91">&#9670;&nbsp;</a></span>CCRH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register high byte (I2C_CCRH) </p>

</div>
</div>
<a id="abcf4046c60ea00a5c1f6daf636390587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf4046c60ea00a5c1f6daf636390587">&#9670;&nbsp;</a></span>CCRH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register high byte (I2C_CCRH) </p>

</div>
</div>
<a id="a0c33d49002a16402c9746201b4a0d47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c33d49002a16402c9746201b4a0d47b">&#9670;&nbsp;</a></span>CCRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register low byte (I2C_CCRL) </p>

</div>
</div>
<a id="a7b1e3227f4ac39398f7bce96f2b2a94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1e3227f4ac39398f7bce96f2b2a94a">&#9670;&nbsp;</a></span>CCRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register low byte (I2C_CCRL) </p>

</div>
</div>
<a id="a903cfca532766f36e7c115f1548ceeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a903cfca532766f36e7c115f1548ceeac">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 1 (I2C_CR1) </p>

</div>
</div>
<a id="a45b260443f35c660aab65e2f121c9ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b260443f35c660aab65e2f121c9ae7">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 1 (I2C_CR1) </p>

</div>
</div>
<a id="a8eb4a032cde5910d4fc613e34d4c32b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb4a032cde5910d4fc613e34d4c32b8">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 2 (I2C_CR2) </p>

</div>
</div>
<a id="af6d286fc22fbd77185fb95cc421f3c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d286fc22fbd77185fb95cc421f3c85">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 2 (I2C_CR2) </p>

</div>
</div>
<a id="aa1540778747ca502b4a8381f9db2bb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1540778747ca502b4a8381f9db2bb9e">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C data. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01408">1408</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a70c39b78ca7bbff92cedb1b406e8ca4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c39b78ca7bbff92cedb1b406e8ca4e">&#9670;&nbsp;</a></span>DR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C data register (I2C_DR) </p>

</div>
</div>
<a id="aa9a0fc44bc9c749cc7a1fa030fc3c6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a0fc44bc9c749cc7a1fa030fc3c6cd">&#9670;&nbsp;</a></span>DR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C data register (I2C_DR) </p>

</div>
</div>
<a id="acca34d1c2df5fb1c51f54ba10fd0a114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca34d1c2df5fb1c51f54ba10fd0a114">&#9670;&nbsp;</a></span>DUALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DUALF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual flag (Slave mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01156">1156</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a33f64ddadced90d4fcab1ffb8e20599b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f64ddadced90d4fcab1ffb8e20599b">&#9670;&nbsp;</a></span>DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DUTY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast mode duty cycle. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01467">1467</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aebbd82418b2894e3766183df29fabda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebbd82418b2894e3766183df29fabda6">&#9670;&nbsp;</a></span>ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ENGC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General call enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01362">1362</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae17e8555972d0446e3a66ccfc5f83d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17e8555972d0446e3a66ccfc5f83d04">&#9670;&nbsp;</a></span>FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01380">1380</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa49acd3e5d1c687d4bef31afa9f656ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49acd3e5d1c687d4bef31afa9f656ea">&#9670;&nbsp;</a></span>FREQR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   FREQR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Frequency register (I2C_FREQR) </p>

</div>
</div>
<a id="a4d2996ac131d75433b43143ba1e20721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2996ac131d75433b43143ba1e20721">&#9670;&nbsp;</a></span>FREQR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   FREQR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Frequency register (I2C_FREQR) </p>

</div>
</div>
<a id="a43ea184d38882c7aa4e035375bf81cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ea184d38882c7aa4e035375bf81cd7">&#9670;&nbsp;</a></span>FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Master mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01468">1468</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4726a1f1ac0a5f8413aec23aec5b8992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4726a1f1ac0a5f8413aec23aec5b8992">&#9670;&nbsp;</a></span>GENCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GENCALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General call header (Slavemode) </p>
<p>General call header (Slave mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01443">1443</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aed8d1c01f55425b7bd6b9f9889e2b2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8d1c01f55425b7bd6b9f9889e2b2eb">&#9670;&nbsp;</a></span>ITBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ITBUFEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01452">1452</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3516f33910f0497c1ad4714d3259e2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3516f33910f0497c1ad4714d3259e2de">&#9670;&nbsp;</a></span>ITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ITERREN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01450">1450</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aef73e3d2aecbc576936408bd83298fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef73e3d2aecbc576936408bd83298fc4">&#9670;&nbsp;</a></span>ITEVTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ITEVTEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Event interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01451">1451</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acb7a0ff4cfb1019442d5e3fc02f920a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7a0ff4cfb1019442d5e3fc02f920a1">&#9670;&nbsp;</a></span>ITR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ITR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interrupt register (I2C_ITR) </p>

</div>
</div>
<a id="aa67ed04fea01f4181bc6e4469ff9ca51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67ed04fea01f4181bc6e4469ff9ca51">&#9670;&nbsp;</a></span>ITR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ITR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interrupt register (I2C_ITR) </p>

</div>
</div>
<a id="a93d64aec166b4aaf53431c618c9d7a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d64aec166b4aaf53431c618c9d7a73">&#9670;&nbsp;</a></span>MSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/Slave. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01439">1439</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7eb0c39bb431cb83bf4c565ecc1bf538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb0c39bb431cb83bf4c565ecc1bf538">&#9670;&nbsp;</a></span>NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> NOSTRETCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock stretching disable (Slave mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01363">1363</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acb9269f91944d089c0f85edb8031f952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9269f91944d089c0f85edb8031f952">&#9670;&nbsp;</a></span>OARH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OARH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register high byte (I2C_OARH) </p>

</div>
</div>
<a id="a8a208cab4e83758ddeb20bf6ec9cfc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a208cab4e83758ddeb20bf6ec9cfc48">&#9670;&nbsp;</a></span>OARH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OARH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register high byte (I2C_OARH) </p>

</div>
</div>
<a id="ab50fd721ab6acf39b59fb8699f0fb9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50fd721ab6acf39b59fb8699f0fb9f3">&#9670;&nbsp;</a></span>OARL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OARL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register low byte (I2C_OARL) </p>

</div>
</div>
<a id="aec9b3d22492bff5b41beed63e42e2143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9b3d22492bff5b41beed63e42e2143">&#9670;&nbsp;</a></span>OARL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OARL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register low byte (I2C_OARL) </p>

</div>
</div>
<a id="a3f287c4bbe84b00de24450c01194209a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f287c4bbe84b00de24450c01194209a">&#9670;&nbsp;</a></span>OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun/underrun. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01430">1430</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a737ef23f7b37424196b71e4beebec1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737ef23f7b37424196b71e4beebec1c0">&#9670;&nbsp;</a></span>PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01360">1360</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="afbbc40c434676a62eaf0ed25afd9852f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbc40c434676a62eaf0ed25afd9852f">&#9670;&nbsp;</a></span>POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> POS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge position (for data reception) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01372">1372</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa36cd21afba2f0e4b8cdcc3e33894984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36cd21afba2f0e4b8cdcc3e33894984">&#9670;&nbsp;</a></span>res</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01403">1403</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad26a47e55f2b44c0cac2e87d01a14509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26a47e55f2b44c0cac2e87d01a14509">&#9670;&nbsp;</a></span>res2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01480">1480</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a75aeee2d81c71fcaf1dd0f6955917cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">&#9670;&nbsp;</a></span>RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data register not empty (receivers) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01420">1420</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad64fe489cb9ae30537ace722eda171e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64fe489cb9ae30537ace722eda171e0">&#9670;&nbsp;</a></span>SB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start bit (Master mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01414">1414</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3824966387c86119300152b7b4e31bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3824966387c86119300152b7b4e31bb4">&#9670;&nbsp;</a></span>SR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 1 (I2C_SR1) </p>

</div>
</div>
<a id="a6b0482500a88e36a316a84bd3434f09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0482500a88e36a316a84bd3434f09f">&#9670;&nbsp;</a></span>SR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 1 (I2C_SR1) </p>

</div>
</div>
<a id="a42717653c621a285c1ffe087b5506f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42717653c621a285c1ffe087b5506f74">&#9670;&nbsp;</a></span>SR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 2 (I2C_SR2) </p>

</div>
</div>
<a id="ab2bdd70503a524659943c95e53f97d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2bdd70503a524659943c95e53f97d48">&#9670;&nbsp;</a></span>SR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 2 (I2C_SR2) </p>

</div>
</div>
<a id="a2c1adbc3904e5eb235fc9647f95693b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1adbc3904e5eb235fc9647f95693b1">&#9670;&nbsp;</a></span>SR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 3 (I2C_SR3) </p>

</div>
</div>
<a id="ae8b10e36b60d274bf0a1b924ad86c5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b10e36b60d274bf0a1b924ad86c5d1">&#9670;&nbsp;</a></span>SR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 3 (I2C_SR3) </p>

</div>
</div>
<a id="a35bd4dba2e476c5d477448b8eb9fcabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35bd4dba2e476c5d477448b8eb9fcabd">&#9670;&nbsp;</a></span>START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> START</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01369">1369</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">&#9670;&nbsp;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> STOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01370">1370</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3d2730d8a9c1ff9dc409fba9e8c44973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2730d8a9c1ff9dc409fba9e8c44973">&#9670;&nbsp;</a></span>STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> STOPF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop detection (Slave mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01418">1418</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6a7796e2be84ac5f400767de08b866bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7796e2be84ac5f400767de08b866bc">&#9670;&nbsp;</a></span>SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWRST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01374">1374</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a780c1c40e3585b54d03a988afcc34fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780c1c40e3585b54d03a988afcc34fd8">&#9670;&nbsp;</a></span>TRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TRA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter/Receiver. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01441">1441</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a59bdca91c86b4261332f4debee6d1ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bdca91c86b4261332f4debee6d1ef9">&#9670;&nbsp;</a></span>TRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TRISE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum rise time in Fast/Standard mode (Master mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01474">1474</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8ce93c9ef1759c550fc122ff62edfdcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce93c9ef1759c550fc122ff62edfdcb">&#9670;&nbsp;</a></span>TRISER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TRISER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C rise time register (I2C_TRISER) </p>

</div>
</div>
<a id="adf552dd25290e1213aefa5dc3edbbf9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf552dd25290e1213aefa5dc3edbbf9f">&#9670;&nbsp;</a></span>TRISER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TRISER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C rise time register (I2C_TRISER) </p>

</div>
</div>
<a id="a99f0d9baea4a2a10febd38458a812707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f0d9baea4a2a10febd38458a812707">&#9670;&nbsp;</a></span>TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data register empty (transmitters) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01421">1421</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a90d8472c810fd730c02d8f0c604e0061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d8472c810fd730c02d8f0c604e0061">&#9670;&nbsp;</a></span>WUFH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> WUFH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Halt. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01432">1432</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/<a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
