Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 05:09:09 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_70/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.073        0.000                      0                 2609        0.010        0.000                      0                 2609        2.200        0.000                       0                  2610  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.476}        4.951           201.979         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.073        0.000                      0                 2609        0.010        0.000                      0                 2609        2.200        0.000                       0                  2610  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.951ns  (vclock rise@4.951ns - vclock rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 2.027ns (41.915%)  route 2.809ns (58.085%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 6.769 - 4.951 ) 
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.155ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2609, routed)        1.323     2.284    demux/CLK
    SLICE_X123Y479       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y479       FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.362 r  demux/sel_reg[4]/Q
                         net (fo=75, routed)          0.294     2.656    demux/sel[4]
    SLICE_X124Y479       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.836 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=36, routed)          0.289     3.125    demux/p_1_in[5]
    SLICE_X127Y475       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     3.236 r  demux/sel[8]_i_221/O
                         net (fo=2, routed)           0.098     3.334    demux/sel[8]_i_221_n_0
    SLICE_X127Y475       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.433 r  demux/sel[8]_i_228/O
                         net (fo=1, routed)           0.025     3.458    demux/sel[8]_i_228_n_0
    SLICE_X127Y475       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.621 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.647    demux/sel_reg[8]_i_191_n_0
    SLICE_X127Y476       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.724 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.313     4.037    demux_n_10
    SLICE_X125Y477       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     4.134 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.156     4.290    sel[8]_i_138_n_0
    SLICE_X125Y477       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     4.414 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.014     4.428    demux/sel[8]_i_64_0[3]
    SLICE_X125Y477       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.584 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.610    demux/sel_reg[8]_i_81_n_0
    SLICE_X125Y478       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.666 r  demux/sel_reg[8]_i_77/O[0]
                         net (fo=2, routed)           0.289     4.955    demux_n_99
    SLICE_X124Y477       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.021 r  sel[8]_i_33/O
                         net (fo=2, routed)           0.135     5.156    sel[8]_i_33_n_0
    SLICE_X124Y477       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.279 r  sel[8]_i_41/O
                         net (fo=1, routed)           0.007     5.286    demux/sel[8]_i_28_0[4]
    SLICE_X124Y477       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.439 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.465    demux/sel_reg[8]_i_20_n_0
    SLICE_X124Y478       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.521 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.364     5.885    demux/O[0]
    SLICE_X122Y480       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.089 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.252     6.341    demux_n_106
    SLICE_X123Y480       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.380 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.395    demux/sel_reg[6]_0[6]
    SLICE_X123Y480       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.512 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.538    demux/sel_reg[8]_i_4_n_0
    SLICE_X123Y481       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.594 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.196     6.790    demux/sel_reg[8]_i_3_n_15
    SLICE_X122Y479       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     6.825 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.106     6.931    demux/sel[4]_i_2_n_0
    SLICE_X123Y479       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.968 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.152     7.120    demux/sel20_in[2]
    SLICE_X124Y479       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.951     4.951 r  
    AR14                                              0.000     4.951 r  clk (IN)
                         net (fo=0)                   0.000     4.951    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.597    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.621 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2609, routed)        1.148     6.769    demux/CLK
    SLICE_X124Y479       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.434     7.204    
                         clock uncertainty           -0.035     7.168    
    SLICE_X124Y479       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.193    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[70].z_reg[70][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Destination:            genblk1[70].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.076ns (routing 0.155ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.171ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2609, routed)        1.076     1.746    demux/CLK
    SLICE_X128Y506       FDRE                                         r  demux/genblk1[70].z_reg[70][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y506       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.804 r  demux/genblk1[70].z_reg[70][6]/Q
                         net (fo=1, routed)           0.068     1.872    genblk1[70].reg_in/D[6]
    SLICE_X128Y507       FDRE                                         r  genblk1[70].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2609, routed)        1.256     2.217    genblk1[70].reg_in/CLK
    SLICE_X128Y507       FDRE                                         r  genblk1[70].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.417     1.801    
    SLICE_X128Y507       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.863    genblk1[70].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.476 }
Period(ns):         4.951
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.951       3.661      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.475       2.200      SLICE_X132Y477  genblk1[324].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.475       2.200      SLICE_X125Y518  genblk1[105].reg_in/reg_out_reg[7]/C



