{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572844725971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572844725978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 00:18:45 2019 " "Processing started: Mon Nov 04 00:18:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572844725978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844725978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844725978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572844726402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572844726402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Behavior " "Found design unit 1: part4-Behavior" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572844736673 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572844736673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844736673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572844736700 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qa part4.vhd(15) " "VHDL Process Statement warning at part4.vhd(15): inferring latch(es) for signal or variable \"Qa\", which holds its previous value in one or more paths through the process" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572844736712 "|part4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posM part4.vhd(27) " "VHDL Process Statement warning at part4.vhd(27): signal \"posM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572844736712 "|part4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posM part4.vhd(22) " "VHDL Process Statement warning at part4.vhd(22): inferring latch(es) for signal or variable \"posM\", which holds its previous value in one or more paths through the process" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572844736713 "|part4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qb part4.vhd(22) " "VHDL Process Statement warning at part4.vhd(22): inferring latch(es) for signal or variable \"Qb\", which holds its previous value in one or more paths through the process" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572844736713 "|part4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negM part4.vhd(36) " "VHDL Process Statement warning at part4.vhd(36): signal \"negM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572844736713 "|part4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "negM part4.vhd(31) " "VHDL Process Statement warning at part4.vhd(31): inferring latch(es) for signal or variable \"negM\", which holds its previous value in one or more paths through the process" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572844736713 "|part4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qc part4.vhd(31) " "VHDL Process Statement warning at part4.vhd(31): inferring latch(es) for signal or variable \"Qc\", which holds its previous value in one or more paths through the process" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572844736713 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qc part4.vhd(31) " "Inferred latch for \"Qc\" at part4.vhd(31)" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844736714 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negM part4.vhd(31) " "Inferred latch for \"negM\" at part4.vhd(31)" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844736714 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qb part4.vhd(22) " "Inferred latch for \"Qb\" at part4.vhd(22)" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844736714 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posM part4.vhd(22) " "Inferred latch for \"posM\" at part4.vhd(22)" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844736715 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qa part4.vhd(15) " "Inferred latch for \"Qa\" at part4.vhd(15)" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844736715 "|part4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "negM Qa\$latch " "Duplicate LATCH primitive \"negM\" merged with LATCH primitive \"Qa\$latch\"" {  } { { "part4.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 8/Lab8.4/part4.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572844737142 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1572844737142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572844737226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572844737663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572844737663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572844737747 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572844737747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572844737747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572844737747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572844737781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 00:18:57 2019 " "Processing ended: Mon Nov 04 00:18:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572844737781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572844737781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572844737781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572844737781 ""}
