

================================================================
== Vitis HLS Report for 'extract'
================================================================
* Date:           Mon Sep  5 21:55:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.454 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BUFFER_LINES  |       14|       84|    2 ~ 12|          -|          -|     7|        no|
        |- SPLIT_LINES   |        ?|        ?|  9 ~ 4316|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 5 
3 --> 4 
4 --> 2 
5 --> 11 6 8 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv82 = alloca i32 1"   --->   Operation 13 'alloca' 'indvars_iv82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data158, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read14" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read5" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 26 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %p_read_2, i32 1, i32 11" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln113 = icmp_ne  i11 %trunc_ln, i11 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 28 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln112 = store i3 0, i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 29 'store' 'store_ln112' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln112 = br void %VITIS_LOOP_113_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 30 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv82_load = load i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:125]   --->   Operation 31 'load' 'indvars_iv82_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%icmp_ln112 = icmp_eq  i3 %indvars_iv82_load, i3 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 32 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln125 = add i3 %indvars_iv82_load, i3 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:125]   --->   Operation 34 'add' 'add_ln125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %VITIS_LOOP_113_1.split, void %VITIS_LOOP_133_2.preheader" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 35 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 36 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc11, void %for.inc.preheader" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 37 'br' 'br_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 38 'alloca' 'row' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 39 'alloca' 'empty' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_35' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 0, i32 %empty_35" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 41 'store' 'store_ln131' <Predicate = (icmp_ln112)> <Delay = 1.29>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 7, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 42 'store' 'store_ln131' <Predicate = (icmp_ln112)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln131 = store i12 7, i12 %row" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 43 'store' 'store_ln131' <Predicate = (icmp_ln112)> <Delay = 1.29>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_133_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 44 'br' 'br_ln131' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.18>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.18ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_113_1, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i3 %indvars_iv82_load" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 46 'call' 'call_ln113' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_113_1, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i3 %indvars_iv82_load" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 47 'call' 'call_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc11"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln112 = store i3 %add_ln125, i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 49 'store' 'store_ln112' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln112 = br void %VITIS_LOOP_113_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 50 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.82>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%row_2 = load i12 %row" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 51 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.82ns)   --->   "%icmp_ln131 = icmp_ult  i12 %row_2, i12 %p_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 52 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_177_4.preheader, void %VITIS_LOOP_133_2.split" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 53 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 54 'specloopname' 'specloopname_ln131' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln113, void %for.body45.preheader, void %for.body25.lr.ph" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 55 'br' 'br_ln133' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 56 'zext' 'zext_ln176' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln, i3 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.52ns)   --->   "%sub_ln176 = sub i14 %p_shl, i14 %zext_ln176" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 58 'sub' 'sub_ln176' <Predicate = (!icmp_ln131)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 59 'wait' 'empty_37' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.18>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_load192 = load i32 %empty"   --->   Operation 60 'load' 'p_load192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %p_load192"   --->   Operation 61 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.18ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_133_2, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i3 %empty_38" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 63 'call' 'call_ln113' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_133_2, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i3 %empty_38" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 64 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.96>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_40' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45.preheader"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_load193 = load i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:165]   --->   Operation 67 'load' 'p_load193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.96ns)   --->   "%icmp_ln162 = icmp_eq  i32 %p_load193, i32 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:162]   --->   Operation 68 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.89ns)   --->   "%add_ln165 = add i32 %p_load193, i32 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:165]   --->   Operation 69 'add' 'add_ln165' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (1.54ns)   --->   "%row_3 = add i12 %row_2, i12 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 70 'add' 'row_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 3.18>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_35" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:170]   --->   Operation 71 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 72 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (3.18ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_145_3, i11 %trunc_ln, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i32 %p_load, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 73 'call' 'call_ln113' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 74 [1/1] (0.70ns)   --->   "%select_ln162 = select i1 %icmp_ln162, i32 0, i32 %add_ln165" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:162]   --->   Operation 74 'select' 'select_ln162' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (1.96ns)   --->   "%icmp_ln167 = icmp_eq  i32 %p_load, i32 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:167]   --->   Operation 75 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (1.89ns)   --->   "%add_ln170 = add i32 %p_load, i32 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:170]   --->   Operation 76 'add' 'add_ln170' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 %select_ln162, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 77 'store' 'store_ln131' <Predicate = true> <Delay = 1.29>
ST_9 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln131 = store i12 %row_3, i12 %row" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 78 'store' 'store_ln131' <Predicate = true> <Delay = 1.29>

State 10 <SV = 7> <Delay = 2.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_145_3, i11 %trunc_ln, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i32 %p_load, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 79 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/1] (0.70ns)   --->   "%select_ln167 = select i1 %icmp_ln167, i32 0, i32 %add_ln170" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:167]   --->   Operation 80 'select' 'select_ln167' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 %select_ln167, i32 %empty_35" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 81 'store' 'store_ln131' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_133_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 82 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 5.45>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%p_load191 = load i32 %empty_35"   --->   Operation 83 'load' 'p_load191' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [2/2] (5.45ns)   --->   "%call_ln176 = call void @extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4, i32 %p_load191, i14 %sub_ln176, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 84 'call' 'call_ln176' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln176 = call void @extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4, i32 %p_load191, i14 %sub_ln176, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 85 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	wire read operation ('p_read_2', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) on port 'p_read5' (/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) [27]  (0 ns)
	'icmp' operation ('icmp_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) [29]  (1.88 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'alloca' operation ('empty_35') [51]  (0 ns)
	'store' operation ('store_ln131', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131) of constant 0 on local variable 'empty_35' [52]  (1.3 ns)
	blocking operation 0.98 ns on control path)

 <State 3>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) to 'extract_Pipeline_VITIS_LOOP_113_1' [43]  (3.18 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln112', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112) of variable 'add_ln125', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:125 on local variable 'indvars_iv82' [46]  (1.3 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'load' operation ('row', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131) on local variable 'row' [57]  (0 ns)
	'icmp' operation ('icmp_ln131', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131) [58]  (1.82 ns)

 <State 6>: 3.18ns
The critical path consists of the following:
	'load' operation ('p_load192') on local variable 'empty' [64]  (0 ns)
	'call' operation ('call_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) to 'extract_Pipeline_VITIS_LOOP_133_2' [67]  (3.18 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.97ns
The critical path consists of the following:
	'load' operation ('p_load193', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:165) on local variable 'empty' [71]  (0 ns)
	'icmp' operation ('icmp_ln162', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:162) [75]  (1.97 ns)

 <State 9>: 3.18ns
The critical path consists of the following:
	'load' operation ('p_load', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:170) on local variable 'empty_35' [72]  (0 ns)
	'call' operation ('call_ln113', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113) to 'extract_Pipeline_VITIS_LOOP_145_3' [74]  (3.18 ns)

 <State 10>: 2ns
The critical path consists of the following:
	'select' operation ('select_ln167', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:167) [80]  (0.705 ns)
	'store' operation ('store_ln131', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131) of variable 'select_ln167', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:167 on local variable 'empty_35' [82]  (1.3 ns)

 <State 11>: 5.45ns
The critical path consists of the following:
	'load' operation ('p_load191') on local variable 'empty_35' [87]  (0 ns)
	'call' operation ('call_ln176', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176) to 'extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4' [92]  (5.45 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
