US  	US  	 PRP	O
20070002691  	20070002691  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11503162  	11503162  	 CD	O
20060814  	20060814  	 CD	O
11  	11  	 CD	O
DE  	DE  	 CD	B-NP
103  	103  	 CD	O
28  	28  	 CD	O
634.9  	634.9  	 CD	O
20030626  	20030626  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
G  	G  	 NNP	O
04  	04  	 CD	O
C  	C  	 NNP	O
21  	21  	 CD	O
00  	00  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
368072000  	368072000  	 CD	O
977700000  	977700000  	 CD	O
Buried  	Buried  	 VBN	B-NP
strap  	strap  	 JJ	I-NP
contact  	contact  	 NN	I-NP
for  	for  	 IN	I-NP
a  	a  	 DT	I-NP
storage  	storage  	 NN	I-NP
capacitor  	capacitor  	 NNS	I-NP
and  	and  	 CC	O
method  	method  	 NN	O
for  	for  	 IN	O
fabricating  	fabricating  	 VBG	O
it  	it  	 PRP	O
US  	US  	 NNP	O
10875787  	10875787  	 CD	O
20040625  	20040625  	 CD	O
PENDING  	PENDING  	 NNP	O
US  	US  	 NNP	O
11503162  	11503162  	 CD	O
A1  	A1  	 CD	O
20060814  	20060814  	 CD	O
Voigt  	Voigt  	 NNP	O
Peter  	Peter  	 NNP	O
Hallbergmoos  	Hallbergmoos  	 UH	B-NP
DE  	DE  	 UH	I-NP
Olching  	Olching  	 UH	O
DE  	DE  	 UH	O
1650  	1650  	 CD	O
TYSONS  	TYSONS  	 NNP	B-NP
BOULEVARD  	BOULEVARD  	 NNP	O
SUITE  	SUITE  	 NNP	O
300  	300  	 CD	O
MCLEAN  	MCLEAN  	 NNP	B-NP
VA  	VA  	 NNP	I-NP
22102  	22102  	 CD	O
US  	US  	 NNP	O
A  	A  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
between  	between  	 IN	O
a  	a  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
subsequently  	subsequently  	 RB	O
formed  	formed  	 VBN	B-NP
selection  	selection  	 NN	I-NP
transistor  	transistor  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
fabricated  	fabricated  	 VBN	O
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
back  	back  	 RP	O
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
removed  	removed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
define  	define  	 VB	O
the  	the  	 DT	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
area 	area 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
subsequently  	subsequently  	 RB	O
deposited  	deposited  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
cover  	cover  	 VB	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
trench  	trench  	 NN	O
wall  	wall  	 NN	O
and  	and  	 CC	O
thus  	thus  	 RB	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
barrier  	barrier  	 NN	B-NP
layer 	layer 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
spacer  	spacer  	 JJ	B-NP
layer  	layer  	 NN	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall 	wall 	 NN	O
.  	.  	 .	O
Finally 	Finally 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
removed  	removed  	 VBN	O
above  	above  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
trench  	trench  	 NN	O
is  	is  	 VBZ	O
filled  	filled  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
fabricate  	fabricate  	 VB	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
application  	application  	 NN	O
claims  	claims  	 VBZ	O
the  	the  	 DT	O
benefit  	benefit  	 NN	O
of  	of  	 IN	O
priority  	priority  	 NN	O
to  	to  	 TO	O
German  	German  	 NNP	O
Application  	Application  	 NNP	O
No.  	No.  	 NNP	O
103  	103  	 CD	O
28  	28  	 CD	O
634.9 	634.9 	 CD	O
,  	,  	 ,	O
filed  	filed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
German  	German  	 JJ	O
language  	language  	 NN	O
on  	on  	 IN	O
Jun.  	Jun.  	 CD	O
26 	26 	 CD	O
,  	,  	 ,	O
2003 	2003 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
contents  	contents  	 NNS	O
of  	of  	 IN	O
which  	which  	 WDT	O
are  	are  	 VBP	O
hereby  	hereby  	 VBN	O
incorporated  	incorporated  	 VBN	O
by  	by  	 IN	O
reference 	reference 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
relates  	relates  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
method  	method  	 NN	O
for  	for  	 IN	O
fabricating  	fabricating  	 VBG	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
between  	between  	 IN	O
a  	a  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
and  	and  	 CC	O
to  	to  	 TO	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
having  	having  	 VBG	O
such  	such  	 PDT	O
a  	a  	 DT	O
construction 	construction 	 NN	B-NP
.  	.  	 .	O
In  	In  	 IN	O
integrated  	integrated  	 JJ	O
circuits 	circuits 	 NNS	O
,  	,  	 ,	O
in  	in  	 IN	O
particular  	particular  	 JJ	O
dynamic  	dynamic  	 JJ	B-NP
random  	random  	 JJ	I-NP
access  	access  	 NN	I-NP
memories  	memories  	 NNS	I-NP
( 	( 	 -LRB-	O
DRAM  	DRAM  	 NNP	B-NP
memories 	memories 	 NNS	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
capacitors  	capacitors  	 NNS	B-NP
are  	are  	 VBP	O
generally  	generally  	 RB	O
used  	used  	 VBN	O
for  	for  	 IN	O
storing  	storing  	 JJ	O
charge 	charge 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
composed  	composed  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
information  	information  	 NN	B-NP
items  	items  	 NNS	I-NP
being  	being  	 VBG	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
capacitor  	capacitor  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
form  	form  	 NN	O
of  	of  	 IN	O
electrical  	electrical  	 JJ	B-NP
charges 	charges 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
has  	has  	 VBZ	O
a  	a  	 DT	O
matrix  	matrix  	 NN	B-NP
of  	of  	 IN	O
such  	such  	 JJ	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
which  	which  	 WDT	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
up  	up  	 RP	O
in  	in  	 IN	O
the  	the  	 DT	O
form  	form  	 NN	O
of  	of  	 IN	O
rows  	rows  	 NNS	O
and  	and  	 CC	O
columns 	columns 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
row  	row  	 NN	O
connections  	connections  	 NNS	O
are  	are  	 VBP	O
usually  	usually  	 RB	O
referred  	referred  	 VBN	O
to  	to  	 TO	O
as  	as  	 IN	O
word  	word  	 NN	B-NP
lines 	lines 	 NNS	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
column  	column  	 NN	O
connections  	connections  	 NNS	O
as  	as  	 IN	O
bit  	bit  	 NN	O
lines 	lines 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
capacitor  	capacitor  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
individual  	individual  	 JJ	B-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
in  	in  	 IN	O
this  	this  	 DT	O
case  	case  	 NN	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
one  	one  	 CD	O
another  	another  	 DT	O
such  	such  	 JJ	O
that 	that 	 IN	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
event  	event  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
being  	being  	 VBG	O
driven  	driven  	 VBN	O
via  	via  	 IN	O
a  	a  	 DT	O
word  	word  	 NN	B-NP
line 	line 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
charge  	charge  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
capacitor  	capacitor  	 NNS	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
read  	read  	 VBN	O
in  	in  	 IN	O
and  	and  	 CC	O
out  	out  	 RB	O
via  	via  	 IN	O
a  	a  	 DT	O
bit  	bit  	 NN	O
line 	line 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
main  	main  	 JJ	O
focus  	focus  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
technological  	technological  	 JJ	B-NP
development  	development  	 NN	I-NP
of  	of  	 IN	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
is  	is  	 VBZ	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
storage  	storage  	 NN	B-NP
capacitance  	capacitance  	 NN	I-NP
of  	of  	 IN	O
20  	20  	 CD	O
to  	to  	 TO	O
50  	50  	 CD	O
fF  	fF  	 NN	B-NP
is  	is  	 VBZ	O
necessary  	necessary  	 JJ	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
obtain  	obtain  	 VB	O
a  	a  	 DT	O
sufficient  	sufficient  	 JJ	O
read  	read  	 JJ	O
signal 	signal 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
achieve  	achieve  	 VB	O
such  	such  	 PDT	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
capacitance  	capacitance  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
continually  	continually  	 RB	O
decreasing  	decreasing  	 VBG	B-NP
cell  	cell  	 NN	I-NP
area  	area  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
,  	,  	 ,	O
use  	use  	 NN	O
is  	is  	 VBZ	O
made  	made  	 VBN	O
of  	of  	 IN	O
so-called  	so-called  	 JJ	O
trench  	trench  	 NN	B-NP
capacitors  	capacitors  	 NNS	I-NP
which  	which  	 WDT	O
utilize  	utilize  	 VBZ	O
the  	the  	 DT	O
third  	third  	 JJ	O
dimension 	dimension 	 NN	O
.  	.  	 .	O
Trench  	Trench  	 JJ	B-NP
capacitors  	capacitors  	 NNS	I-NP
are  	are  	 VBP	O
usually  	usually  	 RB	O
fabricated  	fabricated  	 VBN	O
such  	such  	 PDT	O
that  	that  	 DT	O
deep  	deep  	 JJ	O
trenches  	trenches  	 NNS	O
are  	are  	 VBP	O
etched  	etched  	 VBN	O
into  	into  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate  	substrate  	 NNS	I-NP
and  	and  	 CC	O
are  	are  	 VBP	O
then  	then  	 RB	O
filled  	filled  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
layer  	layer  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
so-called  	so-called  	 JJ	O
storage  	storage  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
is  	is  	 VBZ	O
generally  	generally  	 RB	O
an  	an  	 DT	O
n+-doped  	n+-doped  	 JJ	O
polysilicon  	polysilicon  	 NN	O
filling 	filling 	 VBG	O
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
also  	also  	 RB	O
referred  	referred  	 VBN	O
to  	to  	 TO	O
as  	as  	 IN	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
plate 	plate 	 NN	O
,  	,  	 ,	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	O
substrate  	substrate  	 VBD	O
e.g.  	e.g.  	 CD	O
by  	by  	 IN	O
outdiffusion  	outdiffusion  	 NN	B-NP
of  	of  	 IN	I-NP
n-type  	n-type  	 JJ	I-NP
doping  	doping  	 JJ	O
atoms  	atoms  	 NNS	O
of  	of  	 IN	O
a  	a  	 DT	O
dopant  	dopant  	 JJ	B-NP
source  	source  	 NN	I-NP
around  	around  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
section  	section  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
usually  	usually  	 RB	O
produced  	produced  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
planar  	planar  	 JJ	B-NP
field-effect  	field-effect  	 JJ	I-NP
transistor  	transistor  	 NN	I-NP
beside  	beside  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
has  	has  	 VBZ	O
two  	two  	 CD	O
highly  	highly  	 RB	O
doped  	doped  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
form  	form  	 VBP	O
the  	the  	 DT	O
source-drain  	source-drain  	 JJ	B-NP
electrodes  	electrodes  	 NNS	I-NP
and  	and  	 CC	O
are  	are  	 VBP	O
separated  	separated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
channel  	channel  	 NN	O
region 	region 	 NN	O
,  	,  	 ,	O
one  	one  	 CD	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
being  	being  	 VBG	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
By  	By  	 IN	O
contrast 	contrast 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
other  	other  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
via  	via  	 IN	O
a  	a  	 DT	O
capacitor  	capacitor  	 JJ	B-NP
connection  	connection  	 NN	I-NP
region 	region 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
so-called  	so-called  	 JJ	O
buried  	buried  	 JJ	O
strap 	strap 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
channel  	channel  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
is  	is  	 VBZ	O
furthermore  	furthermore  	 RB	O
isolated  	isolated  	 VBN	O
by  	by  	 IN	O
means  	means  	 NNS	O
of  	of  	 IN	O
a  	a  	 DT	O
gate  	gate  	 NN	B-NP
dielectric  	dielectric  	 NN	I-NP
layer  	layer  	 NN	I-NP
from  	from  	 IN	O
a  	a  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NNS	O
layer  	layer  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
read-in  	read-in  	 JJ	O
and  	and  	 CC	O
read-out  	read-out  	 JJ	O
operation  	operation  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
controlled  	controlled  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
such  	such  	 JJ	O
that 	that 	 IN	O
,  	,  	 ,	O
as  	as  	 IN	O
a  	a  	 DT	O
result  	result  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
application  	application  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
layer 	layer 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
current-conducting  	current-conducting  	 JJ	O
channel  	channel  	 NN	O
is  	is  	 VBZ	O
produced  	produced  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrodes  	electrodes  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
selection  	selection  	 NN	I-NP
transistor 	transistor 	 NN	I-NP
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
information  	information  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
form  	form  	 NN	O
of  	of  	 IN	O
charge  	charge  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
read  	read  	 VBN	O
into  	into  	 IN	O
and  	and  	 CC	O
out  	out  	 RB	O
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
via  	via  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 NN	I-NP
is  	is  	 VBZ	O
generally  	generally  	 RB	O
fabricated  	fabricated  	 VBN	O
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
filling 	filling 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
surrounded  	surrounded  	 VBN	O
by  	by  	 IN	O
an  	an  	 DT	O
insulator  	insulator  	 JJ	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
generally  	generally  	 RB	O
an  	an  	 DT	O
SiO2  	SiO2  	 JJ	B-NP
layer 	layer 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
upper  	upper  	 JJ	O
trench  	trench  	 NN	O
region 	region 	 NN	O
,  	,  	 ,	O
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
back  	back  	 RP	O
into  	into  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
.  	.  	 .	O
Afterward 	Afterward 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
removed  	removed  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
and  	and  	 CC	O
an  	an  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
deposition  	deposition  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
is  	is  	 VBZ	O
then  	then  	 RB	O
performed  	performed  	 VBN	O
again  	again  	 RB	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
fabricate  	fabricate  	 VB	O
a  	a  	 DT	O
contact  	contact  	 NN	B-NP
area  	area  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
filling  	filling  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
adjoining  	adjoining  	 JJ	O
semiconductor  	semiconductor  	 NN	B-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
diffusion  	diffusion  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
selection  	selection  	 NN	I-NP
transistor  	transistor  	 NNS	I-NP
are  	are  	 VBP	O
subsequently  	subsequently  	 RB	O
embodied 	embodied 	 VBN	O
.  	.  	 .	O
After  	After  	 IN	O
the  	the  	 DT	O
removal  	removal  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
and  	and  	 CC	O
before  	before  	 IN	O
the  	the  	 DT	O
filling  	filling  	 VBG	O
with  	with  	 IN	O
the  	the  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
form  	form  	 VB	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
thin  	thin  	 JJ	O
liner  	liner  	 JJ	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
preferably  	preferably  	 RB	O
Si3N4 	Si3N4 	 CD	O
,  	,  	 ,	O
is  	is  	 VBZ	O
applied 	applied 	 VBN	O
.  	.  	 .	O
Said  	Said  	 VBD	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
serves  	serves  	 VBZ	O
as  	as  	 IN	O
a  	a  	 DT	O
barrier  	barrier  	 NN	B-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
prevent  	prevent  	 VB	O
the  	the  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
from  	from  	 IN	O
coming  	coming  	 VBG	O
into  	into  	 IN	O
contact  	contact  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
monocrystalline  	monocrystalline  	 JJ	B-NP
substrate  	substrate  	 NN	I-NP
during  	during  	 IN	O
the  	the  	 DT	O
filling  	filling  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
would  	would  	 MD	O
lead  	lead  	 VB	O
to  	to  	 TO	O
undesirable  	undesirable  	 JJ	O
recrystallization  	recrystallization  	 NN	B-NP
of  	of  	 IN	O
and  	and  	 CC	O
thus  	thus  	 RB	O
damage  	damage  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
would  	would  	 MD	O
then  	then  	 RB	O
provide  	provide  	 VB	O
for  	for  	 IN	O
a  	a  	 DT	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	O
in  	in  	 IN	O
this  	this  	 DT	O
region  	region  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
utilized  	utilized  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
diffusion  	diffusion  	 JJ	B-NP
zone  	zone  	 NN	I-NP
for  	for  	 IN	I-NP
the  	the  	 DT	I-NP
selection  	selection  	 NN	I-NP
transistor 	transistor 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
however 	however 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
turn  	turn  	 NN	O
is  	is  	 VBZ	O
thin  	thin  	 JJ	O
enough  	enough  	 JJ	O
to  	to  	 TO	O
enable  	enable  	 VB	O
tunneling  	tunneling  	 VBN	O
of  	of  	 IN	O
charge  	charge  	 NN	B-NP
carriers  	carriers  	 NNS	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
an  	an  	 DT	O
exchange  	exchange  	 NN	O
of  	of  	 IN	O
charge  	charge  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
selection  	selection  	 NN	I-NP
transistor  	transistor  	 NN	I-NP
via  	via  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
trench  	trench  	 JJ	I-NP
capacitor  	capacitor  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
adjoining  	adjoining  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
zone  	zone  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
selection  	selection  	 NN	I-NP
transistor  	transistor  	 NN	I-NP
constitutes  	constitutes  	 VBZ	O
an  	an  	 DT	O
ever  	ever  	 RB	O
greater  	greater  	 JJR	O
problem 	problem 	 NN	O
,  	,  	 ,	O
however 	however 	 RB	O
,  	,  	 ,	O
on  	on  	 IN	O
account  	account  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
increasing  	increasing  	 VBG	O
structural  	structural  	 JJ	B-NP
miniaturization 	miniaturization 	 NN	I-NP
.  	.  	 .	O
Since  	Since  	 IN	O
the  	the  	 DT	O
previous  	previous  	 JJ	O
process  	process  	 NN	B-NP
control  	control  	 NN	I-NP
means  	means  	 VBZ	O
that 	that 	 IN	O
,  	,  	 ,	O
during  	during  	 IN	O
the  	the  	 DT	O
formation  	formation  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
also  	also  	 RB	O
inevitably  	inevitably  	 RB	O
formed  	formed  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
is  	is  	 VBZ	O
very  	very  	 RB	O
high  	high  	 JJ	O
on  	on  	 IN	O
account  	account  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
intervening  	intervening  	 JJ	O
liner  	liner  	 JJ	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
particularly  	particularly  	 RB	O
at  	at  	 IN	O
low  	low  	 JJ	O
temperatures  	temperatures  	 NNS	O
of  	of  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
; 	; 	 :	O
10 	10 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
xb0 	xb0 	 CD	B-NP
;  	;  	 :	O
or  	or  	 CC	O
less 	less 	 JJR	O
.  	.  	 .	O
In  	In  	 IN	O
previous  	previous  	 JJ	O
generations  	generations  	 NNS	O
of  	of  	 IN	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
this  	this  	 DT	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
was  	was  	 VBD	O
still  	still  	 RB	O
acceptable  	acceptable  	 JJ	O
owing  	owing  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
low  	low  	 JJ	O
speed  	speed  	 NN	B-NP
requirements  	requirements  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
large  	large  	 JJ	O
cross  	cross  	 NN	B-NP
section  	section  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
further  	further  	 JJ	O
increasing  	increasing  	 JJ	O
constriction  	constriction  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
upper  	upper  	 JJ	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
of  	of  	 IN	O
the  	the  	 DT	O
cross  	cross  	 JJ	O
section  	section  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
there  	there  	 EX	O
is  	is  	 VBZ	O
the  	the  	 DT	O
risk 	risk 	 NN	O
,  	,  	 ,	O
however 	however 	 RB	O
,  	,  	 ,	O
that  	that  	 DT	O
enough  	enough  	 JJ	O
charge  	charge  	 NN	O
will  	will  	 MD	O
no  	no  	 RB	O
longer  	longer  	 RB	O
be  	be  	 VB	O
able  	able  	 JJ	O
to  	to  	 TO	O
flow  	flow  	 VB	O
into  	into  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
may  	may  	 MD	O
lead  	lead  	 VB	O
to  	to  	 TO	O
a  	a  	 DT	O
failure  	failure  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
provides  	provides  	 VBZ	O
an  	an  	 DT	O
improved  	improved  	 JJ	O
structure  	structure  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
method  	method  	 NN	O
for  	for  	 IN	O
fabricating  	fabricating  	 VBG	O
it 	it 	 PRP	O
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
distinguished  	distinguished  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
reduced  	reduced  	 JJ	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
.  	.  	 .	O
According  	According  	 VBG	O
to  	to  	 TO	O
one  	one  	 CD	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
between  	between  	 IN	O
a  	a  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
subsequently  	subsequently  	 RB	O
formed  	formed  	 VBN	B-NP
selection  	selection  	 NN	I-NP
transistor  	transistor  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
fabricated  	fabricated  	 VBN	O
in  	in  	 IN	O
such  	such  	 PDT	O
a  	a  	 DT	O
way  	way  	 NN	O
that  	that  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
back  	back  	 RP	O
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
and  	and  	 CC	O
then  	then  	 RB	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
removed  	removed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
define  	define  	 VB	O
the  	the  	 DT	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
therein 	therein 	 NN	O
.  	.  	 .	O
Afterward 	Afterward 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
deposited  	deposited  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
cover  	cover  	 VB	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
trench  	trench  	 NN	O
wall  	wall  	 NN	O
and  	and  	 CC	O
thus  	thus  	 RB	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
barrier  	barrier  	 NN	B-NP
layer 	layer 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
spacer  	spacer  	 JJ	B-NP
layer  	layer  	 NN	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
removed  	removed  	 VBN	O
above  	above  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
.  	.  	 .	O
Finally 	Finally 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
trench  	trench  	 NN	O
is  	is  	 VBZ	O
filled  	filled  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
fabricate  	fabricate  	 VB	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
Removing  	Removing  	 VBG	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
reduces  	reduces  	 VBZ	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
material  	material  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
affords  	affords  	 VB	O
the  	the  	 DT	O
possibility  	possibility  	 NN	O
of  	of  	 IN	O
conducting  	conducting  	 VBG	O
sufficient  	sufficient  	 JJ	O
charge  	charge  	 NN	O
from  	from  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
via  	via  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
into  	into  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
trench  	trench  	 JJ	I-NP
capacitor  	capacitor  	 NN	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
of  	of  	 IN	O
avoiding  	avoiding  	 VBG	O
a  	a  	 DT	O
failure  	failure  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
preferred  	preferred  	 JJ	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate  	substrate  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
polysilicon  	polysilicon  	 NN	B-NP
and  	and  	 CC	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
an  	an  	 DT	O
Si3N4  	Si3N4  	 JJ	B-NP
layer 	layer 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
material  	material  	 NN	O
design  	design  	 NN	O
ensures  	ensures  	 VBZ	O
a  	a  	 DT	O
particularly  	particularly  	 RB	O
low  	low  	 JJ	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
via  	via  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
preferred  	preferred  	 VBN	O
in  	in  	 IN	O
this  	this  	 DT	O
case  	case  	 NN	O
to  	to  	 TO	O
form  	form  	 VB	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
layer  	layer  	 NN	B-NP
thickness  	thickness  	 NN	I-NP
of  	of  	 IN	O
approximately  	approximately  	 RB	O
1  	1  	 CD	O
nm 	nm 	 NN	B-NP
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
Si3N4  	Si3N4  	 JJ	B-NP
layer  	layer  	 NN	O
remaining  	remaining  	 VBG	O
at  	at  	 IN	O
the  	the  	 DT	O
interface  	interface  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
provides  	provides  	 VBZ	O
for  	for  	 IN	O
a  	a  	 DT	O
reliable  	reliable  	 JJ	O
blocking  	blocking  	 VBG	B-NP
effect  	effect  	 NN	I-NP
and  	and  	 CC	O
at  	at  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
time  	time  	 NN	O
for  	for  	 IN	O
adequate  	adequate  	 JJ	B-NP
tunneling  	tunneling  	 NN	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
a  	a  	 DT	O
sufficient  	sufficient  	 JJ	O
charge  	charge  	 NN	B-NP
carrier  	carrier  	 NN	I-NP
flow 	flow 	 NN	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
furthermore  	furthermore  	 RB	O
preferred  	preferred  	 VBN	O
to  	to  	 TO	O
form  	form  	 VB	O
the  	the  	 DT	O
spacer  	spacer  	 JJ	B-NP
layer  	layer  	 NN	I-NP
for  	for  	 IN	O
the  	the  	 DT	O
removal  	removal  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
self-aligning  	self-aligning  	 JJ	O
manner  	manner  	 NN	O
such  	such  	 JJ	O
that  	that  	 IN	O
a  	a  	 DT	O
layer  	layer  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 JJ	I-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
deposited  	deposited  	 VBN	O
in  	in  	 IN	O
large-area  	large-area  	 JJ	B-NP
fashion  	fashion  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
layer  	layer  	 NN	O
is  	is  	 VBZ	O
essentially  	essentially  	 RB	O
removed  	removed  	 VBN	O
again  	again  	 RB	O
from  	from  	 IN	O
the  	the  	 DT	O
horizontal  	horizontal  	 JJ	B-NP
area  	area  	 NN	I-NP
by  	by  	 IN	O
anisotropic  	anisotropic  	 JJ	B-NP
etching 	etching 	 NN	I-NP
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
bottom  	bottom  	 NN	O
is  	is  	 VBZ	O
uncovered 	uncovered 	 VBN	O
.  	.  	 .	O
This  	This  	 DT	O
procedure  	procedure  	 NN	O
subsequently  	subsequently  	 RB	O
enables  	enables  	 VBZ	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
to  	to  	 TO	O
be  	be  	 VB	O
removed  	removed  	 VBN	O
simply  	simply  	 RB	O
and  	and  	 CC	O
cost-effectively  	cost-effectively  	 JJ	O
from  	from  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
bottom 	bottom 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
preferably  	preferably  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
concomitantly  	concomitantly  	 RB	O
removed  	removed  	 VBN	O
straight  	straight  	 RB	O
away  	away  	 RB	O
during  	during  	 IN	O
the  	the  	 DT	O
anisotropic  	anisotropic  	 JJ	O
etching-back  	etching-back  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
spacer  	spacer  	 JJ	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
save  	save  	 VB	O
a  	a  	 DT	O
further  	further  	 JJ	O
process  	process  	 NN	B-NP
step  	step  	 NN	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
to  	to  	 TO	O
enable  	enable  	 VB	O
a  	a  	 DT	O
particularly  	particularly  	 RB	O
cost-effective  	cost-effective  	 JJ	B-NP
fabrication 	fabrication 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
explained  	explained  	 VBN	O
in  	in  	 IN	O
more  	more  	 JJR	O
detail  	detail  	 NN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
accompanying  	accompanying  	 JJ	O
drawings 	drawings 	 NNS	O
,  	,  	 ,	O
in  	in  	 IN	O
which 	which 	 WDT	O
:  	:  	 :	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
diagrammatic  	diagrammatic  	 JJ	B-NP
cross  	cross  	 NN	I-NP
section  	section  	 NN	I-NP
through  	through  	 IN	O
a  	a  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
method  	method  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
for  	for  	 IN	O
fabricating  	fabricating  	 VBG	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
standard  	standard  	 JJ	O
DRAM  	DRAM  	 NNP	O
process  	process  	 NN	O
sequence 	sequence 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
explained  	explained  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
basis  	basis  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fabrication  	fabrication  	 NN	O
of  	of  	 IN	O
trench  	trench  	 JJ	B-NP
capacitors  	capacitors  	 NNS	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
process  	process  	 NN	B-NP
sequence  	sequence  	 NN	I-NP
for  	for  	 IN	I-NP
forming  	forming  	 VBG	I-NP
silicon-based  	silicon-based  	 JJ	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory  	memory  	 NN	I-NP
cells 	cells 	 NNS	I-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitors  	capacitors  	 NNS	I-NP
with  	with  	 IN	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contents  	contents  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
can  	can  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
used  	used  	 VBN	O
in  	in  	 IN	O
other  	other  	 JJ	O
large  	large  	 JJ	O
scale  	scale  	 NN	O
integrated  	integrated  	 JJ	O
circuits  	circuits  	 NNS	O
requiring  	requiring  	 VBG	B-NP
storage  	storage  	 NN	I-NP
capacitance 	capacitance 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
trench  	trench  	 JJ	B-NP
capacitors  	capacitors  	 NNS	I-NP
are  	are  	 VBP	O
preferably  	preferably  	 RB	O
formed  	formed  	 VBN	O
using  	using  	 VBG	O
planar  	planar  	 JJ	B-NP
technology 	technology 	 NN	I-NP
,  	,  	 ,	O
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
sequence  	sequence  	 NN	O
of  	of  	 IN	O
individual  	individual  	 JJ	B-NP
processes  	processes  	 NNS	I-NP
that  	that  	 IN	O
each  	each  	 DT	O
act  	act  	 NN	O
over  	over  	 IN	O
the  	the  	 DT	O
whole  	whole  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
wafer  	wafer  	 JJ	O
surface 	surface 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
local  	local  	 JJ	O
alteration  	alteration  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBZ	I-NP
being  	being  	 VBG	O
carried  	carried  	 VBN	O
out  	out  	 RP	O
in  	in  	 IN	O
a  	a  	 DT	O
targeted  	targeted  	 JJ	O
manner  	manner  	 NN	O
by  	by  	 IN	O
means  	means  	 NNS	O
of  	of  	 IN	O
a  	a  	 DT	O
suitable  	suitable  	 JJ	O
masking  	masking  	 JJ	O
step 	step 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
multiplicity  	multiplicity  	 NN	O
of  	of  	 IN	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
with  	with  	 IN	O
corresponding  	corresponding  	 JJ	O
trench  	trench  	 NN	B-NP
capacitors  	capacitors  	 NNS	I-NP
are  	are  	 VBP	O
formed  	formed  	 VBN	O
simultaneously  	simultaneously  	 RB	O
during  	during  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	O
fabrication 	fabrication 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
text  	text  	 NN	O
below 	below 	 RB	O
,  	,  	 ,	O
however 	however 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
illustrated  	illustrated  	 VBN	O
only  	only  	 RB	O
with  	with  	 IN	O
regard  	regard  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
formation  	formation  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
individual  	individual  	 JJ	B-NP
trench  	trench  	 NN	I-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
DRAM  	DRAM  	 NNP	O
memories  	memories  	 NNS	O
predominantly  	predominantly  	 RB	O
use  	use  	 VB	O
the  	the  	 DT	O
one-transistor  	one-transistor  	 JJ	B-NP
cell  	cell  	 NN	I-NP
concept 	concept 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
.  	.  	 .	O
These  	These  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprise  	comprise  	 VBP	O
a  	a  	 DT	O
storage  	storage  	 NN	O
capacitor  	capacitor  	 VBD	O
1  	1  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
is  	is  	 VBZ	O
preferably  	preferably  	 RB	O
constructed  	constructed  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
field-effect  	field-effect  	 JJ	B-NP
transistor  	transistor  	 NN	I-NP
and  	and  	 CC	O
has  	has  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 VBD	I-NP
21  	21  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 VBD	I-NP
23 	23 	 CD	O
,  	,  	 ,	O
between  	between  	 IN	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
arranged  	arranged  	 VBN	O
an  	an  	 DT	O
active  	active  	 JJ	O
region  	region  	 NN	O
22 	22 	 CD	O
,  	,  	 ,	O
it  	it  	 PRP	O
being  	being  	 VBG	O
possible  	possible  	 JJ	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
current-conducting  	current-conducting  	 JJ	O
channel  	channel  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
electrode  	electrode  	 NN	O
21  	21  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
electrode  	electrode  	 NN	O
23  	23  	 CD	O
in  	in  	 IN	O
the  	the  	 DT	O
active  	active  	 JJ	O
region 	region 	 NN	O
.  	.  	 .	O
Arranged  	Arranged  	 VBN	O
above  	above  	 IN	O
the  	the  	 DT	O
active  	active  	 JJ	O
region  	region  	 NN	O
22  	22  	 CD	O
are  	are  	 VBP	O
an  	an  	 DT	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
24  	24  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
25 	25 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
act  	act  	 VBP	O
like  	like  	 IN	O
a  	a  	 DT	O
plate  	plate  	 NN	B-NP
capacitor  	capacitor  	 NNS	I-NP
which  	which  	 WDT	O
can  	can  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
influence  	influence  	 VB	O
the  	the  	 DT	O
charge  	charge  	 NN	B-NP
density  	density  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
active  	active  	 JJ	O
region  	region  	 NN	O
22 	22 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
second  	second  	 JJ	O
electrode  	electrode  	 NN	O
23  	23  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
via  	via  	 IN	O
an  	an  	 DT	O
electrical  	electrical  	 JJ	B-NP
connection  	connection  	 NN	I-NP
4  	4  	 CD	O
to  	to  	 TO	O
a  	a  	 DT	O
first  	first  	 JJ	O
electrode  	electrode  	 NN	O
11  	11  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	O
capacitor  	capacitor  	 VBD	O
1 	1 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
second  	second  	 JJ	O
electrode  	electrode  	 NN	O
12  	12  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	O
capacitor  	capacitor  	 VBD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
in  	in  	 RB	O
turn  	turn  	 VB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
connection  	connection  	 NN	I-NP
5 	5 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
preferably  	preferably  	 RB	O
common  	common  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
capacitors  	capacitors  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
DRAM  	DRAM  	 NNP	I-NP
memory 	memory 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
first  	first  	 JJ	O
electrode  	electrode  	 NN	O
21  	21  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
is  	is  	 VBZ	O
furthermore  	furthermore  	 RB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
6  	6  	 CD	O
in  	in  	 IN	O
order  	order  	 NN	O
that  	that  	 IN	O
the  	the  	 DT	O
information  	information  	 NN	O
stored  	stored  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	O
capacitor  	capacitor  	 VBD	O
1  	1  	 CD	O
in  	in  	 IN	O
the  	the  	 DT	O
form  	form  	 NN	O
of  	of  	 IN	O
charges  	charges  	 NNS	O
can  	can  	 MD	O
be  	be  	 VB	O
read  	read  	 VBN	O
in  	in  	 IN	O
or  	or  	 CC	O
out 	out 	 RB	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
read-in  	read-in  	 JJ	O
or  	or  	 CC	O
read-out  	read-out  	 JJ	O
operation  	operation  	 NN	O
is  	is  	 VBZ	O
controlled  	controlled  	 VBN	O
via  	via  	 IN	O
a  	a  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
7  	7  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
25  	25  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2 	2 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
order 	order 	 NN	O
,  	,  	 ,	O
by  	by  	 IN	O
application  	application  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
voltage 	voltage 	 NN	O
,  	,  	 ,	O
to  	to  	 TO	O
produce  	produce  	 VB	O
a  	a  	 DT	O
current-conducting  	current-conducting  	 JJ	O
channel  	channel  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
active  	active  	 JJ	O
region  	region  	 NN	O
22  	22  	 CD	O
between  	between  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 VBD	I-NP
21  	21  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 VBD	I-NP
23 	23 	 CD	O
.  	.  	 .	O
As  	As  	 IN	O
a  	a  	 DT	O
result  	result  	 NN	O
of  	of  	 IN	O
using  	using  	 VBG	O
trench  	trench  	 JJ	B-NP
capacitors  	capacitors  	 NNS	I-NP
in  	in  	 IN	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
three-dimensional  	three-dimensional  	 JJ	B-NP
structure  	structure  	 NN	I-NP
enables  	enables  	 VBZ	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	O
cell  	cell  	 NN	O
area  	area  	 NN	O
to  	to  	 TO	O
be  	be  	 VB	O
significantly  	significantly  	 RB	O
reduced  	reduced  	 VBN	O
and  	and  	 CC	O
at  	at  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
time  	time  	 NN	O
ensures  	ensures  	 VBZ	O
a  	a  	 DT	O
simple  	simple  	 JJ	O
fabrication  	fabrication  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of  	of  	 IN	O
silicon  	silicon  	 JJ	B-NP
planar  	planar  	 JJ	I-NP
technology 	technology 	 NN	I-NP
.  	.  	 .	O
Such  	Such  	 JJ	O
trench  	trench  	 NN	B-NP
capacitors  	capacitors  	 NNS	I-NP
make  	make  	 VBP	O
it  	it  	 PRP	O
possible  	possible  	 JJ	O
to  	to  	 TO	O
achieve  	achieve  	 VB	O
in  	in  	 IN	O
particular  	particular  	 JJ	O
a  	a  	 DT	O
capacitor  	capacitor  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
of  	of  	 IN	O
approximately  	approximately  	 RB	O
20  	20  	 CD	O
to  	to  	 TO	O
50  	50  	 CD	O
fF 	fF 	 NN	B-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
required  	required  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
obtain  	obtain  	 VB	O
a  	a  	 DT	O
sufficient  	sufficient  	 JJ	O
read 	read 	 VBP	O
/ 	/ 	 RB	O
write  	write  	 VB	O
signal  	signal  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	O
cell 	cell 	 NN	O
.  	.  	 .	O
Conventional  	Conventional  	 JJ	B-NP
trench  	trench  	 NN	I-NP
capacitors  	capacitors  	 NNS	I-NP
have  	have  	 VBP	O
a  	a  	 DT	O
trench  	trench  	 NN	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
into  	into  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 NNS	I-NP
and  	and  	 CC	O
is  	is  	 VBZ	O
typically  	typically  	 RB	O
embodied  	embodied  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
highly  	highly  	 RB	O
doped  	doped  	 JJ	O
polysilicon 	polysilicon 	 NN	B-NP
.  	.  	 .	O
This  	This  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
filling  	filling  	 NN	I-NP
is  	is  	 VBZ	O
insulated  	insulated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
trench  	trench  	 NN	O
region  	region  	 NN	O
by  	by  	 IN	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
dielectric  	dielectric  	 NN	I-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
e.g.  	e.g.  	 CD	O
a  	a  	 DT	O
nitride  	nitride  	 JJ	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
outer  	outer  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
by  	by  	 IN	O
introducing  	introducing  	 VBG	O
doping  	doping  	 JJ	O
atoms  	atoms  	 NNS	O
into  	into  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
trench  	trench  	 NN	O
region 	region 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
upper  	upper  	 JJ	O
trench  	trench  	 NN	O
region 	region 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
filling  	filling  	 NN	I-NP
is  	is  	 VBZ	O
isolated  	isolated  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 NN	I-NP
by  	by  	 IN	O
an  	an  	 DT	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
prevent  	prevent  	 VB	O
a  	a  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
transistor  	transistor  	 NN	I-NP
from  	from  	 IN	O
arising  	arising  	 VBG	O
along  	along  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
transistor 	transistor 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
generally  	generally  	 RB	O
embodied  	embodied  	 VBN	O
in  	in  	 IN	O
planar  	planar  	 JJ	B-NP
fashion  	fashion  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 NN	I-NP
surface 	surface 	 NN	I-NP
,  	,  	 ,	O
has  	has  	 VBZ	O
two  	two  	 CD	O
diffusion  	diffusion  	 CD	B-NP
regions  	regions  	 NNS	I-NP
which  	which  	 WDT	O
form  	form  	 VBP	O
the  	the  	 DT	O
two  	two  	 CD	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrodes 	electrodes 	 NNS	I-NP
,  	,  	 ,	O
one  	one  	 CD	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
adjoining  	adjoining  	 VBD	O
the  	the  	 DT	O
trench 	trench 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
capacitor  	capacitor  	 JJ	B-NP
connection 	connection 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
so-called  	so-called  	 JJ	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
is  	is  	 VBZ	O
embodied  	embodied  	 VBN	O
in  	in  	 IN	O
this  	this  	 DT	O
region  	region  	 NN	O
and  	and  	 CC	O
connects  	connects  	 VBZ	O
the  	the  	 DT	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
selection  	selection  	 NN	I-NP
transistor  	transistor  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
filling  	filling  	 VBG	O
in  	in  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
likewise  	likewise  	 RB	O
generally  	generally  	 RB	O
comprises  	comprises  	 VBZ	O
highly  	highly  	 RB	O
doped  	doped  	 JJ	O
polysilicon 	polysilicon 	 NN	B-NP
.  	.  	 .	O
A  	A  	 DT	O
problem  	problem  	 NN	O
exists  	exists  	 VBZ	O
here  	here  	 RB	O
in  	in  	 IN	O
that 	that 	 DT	O
,  	,  	 ,	O
during  	during  	 IN	O
the  	the  	 DT	O
formation  	formation  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of  	of  	 IN	O
silicon  	silicon  	 JJ	B-NP
planar  	planar  	 JJ	I-NP
technology 	technology 	 NN	I-NP
,  	,  	 ,	O
before  	before  	 IN	O
the  	the  	 DT	O
introduction  	introduction  	 NN	B-NP
into  	into  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
is  	is  	 VBZ	O
isolated  	isolated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
liner  	liner  	 JJ	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
preferably  	preferably  	 RB	O
a  	a  	 DT	O
thin  	thin  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
layer 	layer 	 NN	O
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
filling  	filling  	 VBG	O
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
prevent  	prevent  	 VB	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 NN	I-NP
from  	from  	 IN	O
being  	being  	 VBG	O
damaged  	damaged  	 VBN	O
during  	during  	 IN	O
the  	the  	 DT	O
introduction  	introduction  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
highly  	highly  	 RB	O
doped  	doped  	 JJ	O
polysilicon  	polysilicon  	 NN	B-NP
material  	material  	 NN	I-NP
for  	for  	 IN	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
Si3N4  	Si3N4  	 JJ	B-NP
layer  	layer  	 NN	O
provides  	provides  	 VBZ	O
for  	for  	 IN	O
an  	an  	 DT	O
increased  	increased  	 JJ	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
in  	in  	 IN	O
particular  	particular  	 JJ	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
trench  	trench  	 JJ	I-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
may  	may  	 MD	O
have  	have  	 VB	O
the  	the  	 DT	O
consequence  	consequence  	 NN	O
that  	that  	 WDT	O
not  	not  	 RB	O
enough  	enough  	 JJ	O
charge  	charge  	 NN	O
is  	is  	 VBZ	O
written  	written  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
thus  	thus  	 RB	O
fails 	fails 	 VBZ	O
.  	.  	 .	O
In  	In  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
prevent  	prevent  	 VB	O
this 	this 	 DT	O
,  	,  	 ,	O
the  	the  	 DT	O
invention  	invention  	 NN	O
effects  	effects  	 NNS	O
removal  	removal  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
process-dictated  	process-dictated  	 JJ	O
thin  	thin  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
layer  	layer  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
filling  	filling  	 NN	I-NP
that  	that  	 WDT	O
forms  	forms  	 VBZ	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
filling  	filling  	 NN	I-NP
that  	that  	 WDT	O
forms  	forms  	 VBZ	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
possible  	possible  	 JJ	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
selector  	selector  	 JJ	B-NP
transistor  	transistor  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
trench  	trench  	 NN	O
capacitor  	capacitor  	 VBD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
monocrystalline  	monocrystalline  	 JJ	B-NP
silicon  	silicon  	 NN	I-NP
substrate  	substrate  	 VBD	I-NP
100 	100 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
weakly  	weakly  	 JJ	O
p-doped 	p-doped 	 NN	B-NP
,  	,  	 ,	O
e.g.  	e.g.  	 NNP	O
with  	with  	 IN	O
boron 	boron 	 NN	B-NP
.  	.  	 .	O
A  	A  	 DT	O
trench  	trench  	 JJ	O
101  	101  	 CD	O
is  	is  	 VBZ	O
embodied  	embodied  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100 	100 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
lower  	lower  	 JJR	O
trench  	trench  	 NN	O
region  	region  	 NN	O
112 	112 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
heavily  	heavily  	 RB	O
n+-doped  	n+-doped  	 CD	O
layer  	layer  	 CD	O
103  	103  	 CD	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
around  	around  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
,  	,  	 ,	O
said  	said  	 VBD	O
layer  	layer  	 VBN	O
being  	being  	 VBG	B-NP
doped  	doped  	 NN	I-NP
with  	with  	 IN	O
arsenic 	arsenic 	 NN	B-NP
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
n+-doped  	n+-doped  	 CD	O
layer  	layer  	 CD	O
103 	103 	 CD	O
,  	,  	 ,	O
as  	as  	 IN	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
plate 	plate 	 NN	O
,  	,  	 ,	O
forms  	forms  	 VBZ	O
the  	the  	 DT	O
outer  	outer  	 JJ	O
capacitor  	capacitor  	 JJ	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
trench  	trench  	 JJ	I-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
trench  	trench  	 JJ	O
101  	101  	 CD	O
embodied  	embodied  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
is  	is  	 VBZ	O
filled  	filled  	 VBN	O
with  	with  	 IN	O
an  	an  	 DT	O
n+-doped  	n+-doped  	 CD	O
polysilicon  	polysilicon  	 CD	B-NP
layer  	layer  	 CD	I-NP
102 	102 	 CD	O
,  	,  	 ,	O
it  	it  	 PRP	O
being  	being  	 VBG	O
possible  	possible  	 JJ	O
for  	for  	 IN	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
to  	to  	 TO	O
be  	be  	 VB	O
doped  	doped  	 JJ	O
e.g.  	e.g.  	 NN	O
with  	with  	 IN	O
arsenic  	arsenic  	 NN	B-NP
or  	or  	 CC	O
phosphorus 	phosphorus 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
trench  	trench  	 NN	O
filling  	filling  	 VBG	O
102  	102  	 CD	O
forms  	forms  	 NNS	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
capacitor  	capacitor  	 VBD	O
1 	1 	 CD	O
.  	.  	 .	O
Between  	Between  	 IN	O
the  	the  	 DT	O
n+-doped  	n+-doped  	 JJ	O
outer  	outer  	 JJ	O
layer  	layer  	 NN	O
103  	103  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
n+-doped  	n+-doped  	 JJ	O
trench  	trench  	 NN	O
filling  	filling  	 VBG	O
102 	102 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
layer  	layer  	 NN	I-NP
104  	104  	 CD	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
trench  	trench  	 NN	O
section  	section  	 NN	O
112  	112  	 CD	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
isolate  	isolate  	 VB	O
the  	the  	 DT	O
two  	two  	 CD	O
capacitor  	capacitor  	 CD	B-NP
electrodes  	electrodes  	 NNS	I-NP
from  	from  	 IN	O
one  	one  	 CD	O
another 	another 	 DT	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
storage  	storage  	 NN	O
dielectric  	dielectric  	 VBD	O
104  	104  	 CD	O
may  	may  	 MD	O
comprise  	comprise  	 VB	O
a  	a  	 DT	O
stack  	stack  	 NN	O
of  	of  	 IN	O
dielectric  	dielectric  	 JJ	B-NP
layers 	layers 	 NNS	I-NP
,  	,  	 ,	O
e.g.  	e.g.  	 CD	O
oxide 	oxide 	 NN	B-NP
,  	,  	 ,	O
nitrided  	nitrided  	 JJ	B-NP
oxide  	oxide  	 NN	I-NP
or  	or  	 CC	O
oxide-nitride-oxide 	oxide-nitride-oxide 	 JJ	B-NP
,  	,  	 ,	O
or  	or  	 CC	O
a  	a  	 DT	O
different  	different  	 JJ	O
material  	material  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
high  	high  	 JJ	O
dielectric  	dielectric  	 JJ	B-NP
constant 	constant 	 JJ	I-NP
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
has  	has  	 VBZ	O
two  	two  	 CD	O
diffusion  	diffusion  	 CD	B-NP
regions  	regions  	 CD	I-NP
201 	201 	 CD	O
,  	,  	 ,	O
202 	202 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
produced  	produced  	 VBN	O
by  	by  	 IN	O
implantation  	implantation  	 NN	B-NP
of  	of  	 IN	I-NP
n-type  	n-type  	 JJ	I-NP
doping  	doping  	 JJ	O
atoms  	atoms  	 NNS	O
into  	into  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
and  	and  	 CC	O
are  	are  	 VBP	O
separated  	separated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
channel  	channel  	 NN	O
203 	203 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
first  	first  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
201  	201  	 CD	O
serves  	serves  	 NN	O
as  	as  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 VBD	I-NP
21  	21  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
and  	and  	 CC	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
6  	6  	 CD	O
by  	by  	 IN	O
a  	a  	 DT	O
contact  	contact  	 NN	B-NP
layer  	layer  	 NN	I-NP
204 	204 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
channel  	channel  	 NN	O
203  	203  	 CD	O
is  	is  	 VBZ	O
furthermore  	furthermore  	 RB	O
isolated  	isolated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
layer  	layer  	 NN	I-NP
206  	206  	 CD	O
from  	from  	 IN	O
a  	a  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
layer  	layer  	 NN	O
207 	207 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
part  	part  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
7 	7 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
upper  	upper  	 JJ	O
section  	section  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
101 	101 	 CD	O
,  	,  	 ,	O
an  	an  	 DT	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
105  	105  	 CD	O
comprising  	comprising  	 CD	O
SiO2  	SiO2  	 CD	B-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
filling  	filling  	 JJ	O
layer  	layer  	 NN	O
102  	102  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
adjoining  	adjoining  	 VBD	O
the  	the  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
layer  	layer  	 NN	I-NP
104 	104 	 CD	O
.  	.  	 .	O
This  	This  	 DT	O
SiO2  	SiO2  	 CD	B-NP
layer  	layer  	 CD	O
105  	105  	 CD	O
prevents  	prevents  	 VBZ	O
a  	a  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
transistor  	transistor  	 NN	I-NP
from  	from  	 IN	O
forming  	forming  	 VBG	O
along  	along  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
parasitic  	parasitic  	 VBP	B-NP
transistor  	transistor  	 NNS	I-NP
would  	would  	 MD	O
bring  	bring  	 VB	O
about  	about  	 IN	O
an  	an  	 DT	O
undesired  	undesired  	 JJ	B-NP
leakage  	leakage  	 JJ	I-NP
current 	current 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205  	205  	 CD	O
is  	is  	 VBZ	O
arranged  	arranged  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
trench  	trench  	 NN	I-NP
filling  	filling  	 VBG	O
102 	102 	 CD	O
,  	,  	 ,	O
said  	said  	 VBD	O
buried  	buried  	 VBN	B-NP
strap  	strap  	 JJ	I-NP
contact  	contact  	 NN	I-NP
being  	being  	 VBG	O
formed  	formed  	 VBN	O
by  	by  	 IN	O
an  	an  	 DT	O
n+-doped  	n+-doped  	 JJ	O
polysilicon  	polysilicon  	 NN	O
filling  	filling  	 VBG	O
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
above  	above  	 IN	O
the  	the  	 DT	O
insulator  	insulator  	 JJ	B-NP
layer  	layer  	 NN	I-NP
105 	105 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205  	205  	 CD	O
produces  	produces  	 VBZ	O
the  	the  	 DT	O
connection  	connection  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
202  	202  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
filling  	filling  	 JJ	O
layer  	layer  	 NN	O
102  	102  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
12  	12  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
capacitor  	capacitor  	 VBD	O
1 	1 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
thin  	thin  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
liner  	liner  	 CD	O
layer  	layer  	 CD	O
106 	106 	 CD	O
,  	,  	 ,	O
preferably  	preferably  	 RB	O
having  	having  	 VBG	O
a  	a  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
1  	1  	 CD	O
nm 	nm 	 NN	B-NP
,  	,  	 ,	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205  	205  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
202  	202  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor 	transistor 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
protects  	protects  	 VBZ	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
from  	from  	 IN	O
damage  	damage  	 NN	O
during  	during  	 IN	O
the  	the  	 DT	O
filling  	filling  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
with  	with  	 IN	O
n+-doped  	n+-doped  	 CD	O
polysilicon 	polysilicon 	 NN	B-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
no  	no  	 DT	O
such  	such  	 JJ	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205  	205  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
trench  	trench  	 NN	O
filling  	filling  	 VBG	O
102 	102 	 CD	O
;  	;  	 :	O
such  	such  	 PDT	O
a  	a  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
would  	would  	 MD	O
lead  	lead  	 VB	O
to  	to  	 TO	O
an  	an  	 DT	O
increased  	increased  	 JJ	O
resistance  	resistance  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
filling 	filling 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
configuration  	configuration  	 NN	B-NP
on  	on  	 IN	O
the  	the  	 DT	O
one  	one  	 CD	O
hand  	hand  	 NN	O
ensures  	ensures  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
thin  	thin  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
layer  	layer  	 CD	O
106  	106  	 CD	O
at  	at  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
area  	area  	 NN	O
protects  	protects  	 VBZ	O
the  	the  	 DT	O
adjoining  	adjoining  	 JJ	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
from  	from  	 IN	O
damage 	damage 	 NN	O
,  	,  	 ,	O
at  	at  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
time  	time  	 NN	O
an  	an  	 DT	O
Si3N4  	Si3N4  	 JJ	B-NP
layer  	layer  	 NN	O
having  	having  	 VBG	O
been  	been  	 VBN	O
prevented  	prevented  	 VBN	O
from  	from  	 IN	O
being  	being  	 VBG	O
formed  	formed  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205  	205  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
102 	102 	 CD	O
;  	;  	 :	O
an  	an  	 DT	O
Si3N4  	Si3N4  	 NN	B-NP
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
leads  	leads  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	O
and  	and  	 CC	O
thus  	thus  	 RB	O
an  	an  	 DT	O
obstruction  	obstruction  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
flow  	flow  	 NN	O
of  	of  	 IN	O
charge  	charge  	 NN	O
into  	into  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor 	capacitor 	 NN	I-NP
.  	.  	 .	O
An  	An  	 DT	O
n-doped  	n-doped  	 JJ	B-NP
well  	well  	 RB	O
107  	107  	 CD	O
is  	is  	 VBZ	O
furthermore  	furthermore  	 RB	O
provided  	provided  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100 	100 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
serves  	serves  	 VBZ	O
as  	as  	 IN	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
plate  	plate  	 NN	O
103  	103  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
plates  	plates  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
further  	further  	 JJ	O
memory  	memory  	 NN	B-NP
cells 	cells 	 NNS	I-NP
.  	.  	 .	O
An  	An  	 DT	O
insulator  	insulator  	 JJ	B-NP
trench  	trench  	 NN	I-NP
106  	106  	 CD	O
( 	( 	 -LRB-	O
STI  	STI  	 NNP	B-NP
isolation 	isolation 	 NN	I-NP
)  	)  	 -RRB-	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
insulate  	insulate  	 VB	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
from  	from  	 IN	O
one  	one  	 CD	O
another 	another 	 DT	O
.  	.  	 .	O
The  	The  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
layer  	layer  	 NN	O
207  	207  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
7  	7  	 CD	O
are  	are  	 VBP	O
insulated  	insulated  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
6  	6  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
contact  	contact  	 NN	B-NP
layer  	layer  	 NN	I-NP
204  	204  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
first  	first  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
201  	201  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
by  	by  	 IN	O
an  	an  	 DT	O
oxide  	oxide  	 JJ	B-NP
layer  	layer  	 NN	I-NP
208 	208 	 CD	O
.  	.  	 .	O
An  	An  	 DT	O
operation  	operation  	 NN	O
of  	of  	 IN	O
reading  	reading  	 NN	O
into  	into  	 IN	O
and  	and  	 CC	O
out  	out  	 RB	O
of  	of  	 IN	O
the  	the  	 DT	O
DRAM  	DRAM  	 NNP	O
cell  	cell  	 NN	O
is  	is  	 VBZ	O
controlled  	controlled  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
7  	7  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
layer  	layer  	 NN	O
207  	207  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2 	2 	 CD	O
.  	.  	 .	O
Application  	Application  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
produces  	produces  	 VBZ	O
a  	a  	 DT	O
current-conducting  	current-conducting  	 JJ	O
channel  	channel  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
diffusion  	diffusion  	 JJ	B-NP
zones  	zones  	 NNS	I-NP
201 	201 	 CD	O
,  	,  	 ,	O
202 	202 	 CD	O
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
information  	information  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
form  	form  	 NN	O
of  	of  	 IN	O
charge  	charge  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
read  	read  	 VBN	O
into  	into  	 IN	O
and  	and  	 CC	O
out  	out  	 RB	O
of  	of  	 IN	O
the  	the  	 DT	O
filling  	filling  	 JJ	O
layer  	layer  	 NN	O
102  	102  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	B-NP
capacitor  	capacitor  	 NN	I-NP
via  	via  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205 	205 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
charge  	charge  	 NN	B-NP
tunnels  	tunnels  	 NNS	I-NP
through  	through  	 IN	O
the  	the  	 DT	O
thin  	thin  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
layer  	layer  	 CD	O
106  	106  	 CD	O
between  	between  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
diffusion  	diffusion  	 JJ	B-NP
region  	region  	 NN	I-NP
202  	202  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205 	205 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
3A  	3A  	 NNP	O
to  	to  	 TO	O
3E  	3E  	 CD	O
show  	show  	 NN	O
a  	a  	 DT	O
possible  	possible  	 JJ	O
method  	method  	 NN	O
for  	for  	 IN	O
producing  	producing  	 VBG	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
for  	for  	 IN	O
electrical  	electrical  	 JJ	B-NP
connection  	connection  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
capacitor  	capacitor  	 VBD	O
1  	1  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 VBD	I-NP
2  	2  	 CD	O
in  	in  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
standard  	standard  	 JJ	O
DRAM  	DRAM  	 NNP	O
process  	process  	 NN	O
sequence 	sequence 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
starting  	starting  	 VBG	B-NP
point  	point  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
process  	process  	 NN	B-NP
stage  	stage  	 NN	I-NP
at  	at  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
trench  	trench  	 NN	O
capacitor  	capacitor  	 VBD	O
1  	1  	 CD	O
has  	has  	 VBZ	O
already  	already  	 RB	O
been  	been  	 VBN	O
formed 	formed 	 VBN	O
.  	.  	 .	O
A  	A  	 DT	O
diagrammatic  	diagrammatic  	 JJ	B-NP
cross  	cross  	 NN	I-NP
section  	section  	 NN	I-NP
of  	of  	 IN	O
this  	this  	 DT	O
process  	process  	 NN	B-NP
stage  	stage  	 NN	I-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3A 	3A 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
trench  	trench  	 JJ	O
101  	101  	 CD	O
embodied  	embodied  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
is  	is  	 VBZ	O
filled  	filled  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
n+-doped  	n+-doped  	 CD	O
polysilicon  	polysilicon  	 CD	B-NP
layer  	layer  	 CD	I-NP
102 	102 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
trench  	trench  	 NN	O
region  	region  	 NN	O
112 	112 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
layer  	layer  	 NN	I-NP
104  	104  	 CD	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall 	wall 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
isolates  	isolates  	 VBZ	O
the  	the  	 DT	O
outer  	outer  	 JJ	O
capacitor  	capacitor  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
103 	103 	 CD	O
,  	,  	 ,	O
embodied  	embodied  	 VBN	O
in  	in  	 IN	O
n+-doping 	n+-doping 	 NNP	O
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
102 	102 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
outer  	outer  	 JJ	O
capacitor  	capacitor  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
103  	103  	 CD	O
is  	is  	 VBZ	O
furthermore  	furthermore  	 RB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
n-doped  	n-doped  	 JJ	B-NP
well  	well  	 RB	O
107 	107 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
SiO2  	SiO2  	 JJ	B-NP
oxide  	oxide  	 NN	O
collar  	collar  	 NN	O
105  	105  	 CD	O
is  	is  	 VBZ	O
embodied  	embodied  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
upper  	upper  	 JJ	O
trench  	trench  	 NN	O
region  	region  	 NN	O
111  	111  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
adjoining  	adjoining  	 VBD	O
the  	the  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
layer  	layer  	 NN	I-NP
104 	104 	 CD	O
.  	.  	 .	O
With  	With  	 IN	O
the  	the  	 DT	O
aid  	aid  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
masking  	masking  	 JJ	O
layer  	layer  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100 	100 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
masking  	masking  	 JJ	O
layer  	layer  	 NN	O
is  	is  	 VBZ	O
composed  	composed  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
thin  	thin  	 JJ	O
SiO2  	SiO2  	 CD	B-NP
layer  	layer  	 CD	O
301  	301  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
thicker  	thicker  	 FW	O
Si3N4  	Si3N4  	 FW	B-NP
layer  	layer  	 FW	O
302  	302  	 FW	O
arranged  	arranged  	 FW	O
thereon 	thereon 	 FW	O
,  	,  	 ,	O
an  	an  	 DT	O
upper  	upper  	 JJ	O
section  	section  	 NN	O
113  	113  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
101  	101  	 CD	O
is  	is  	 VBZ	O
etched  	etched  	 JJ	O
free  	free  	 JJ	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
define  	define  	 VB	O
the  	the  	 DT	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
form  	form  	 VB	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
as  	as  	 RB	O
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3B 	3B 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
step 	step 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
thin  	thin  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
liner  	liner  	 CD	O
layer  	layer  	 CD	O
106  	106  	 CD	O
is  	is  	 VBZ	O
then  	then  	 RB	O
applied  	applied  	 VBN	O
in  	in  	 IN	O
large-area  	large-area  	 JJ	B-NP
fashion 	fashion 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
layer  	layer  	 NN	B-NP
thickness  	thickness  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
Si3N4  	Si3N4  	 JJ	B-NP
layer  	layer  	 NN	O
is  	is  	 VBZ	O
preferably  	preferably  	 RB	O
approximately  	approximately  	 RB	O
1  	1  	 CD	O
nm  	nm  	 NN	B-NP
in  	in  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
106  	106  	 CD	O
reliably  	reliably  	 NN	O
ensures  	ensures  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
interface  	interface  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
101  	101  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
is  	is  	 VBZ	O
protected  	protected  	 VBN	O
from  	from  	 IN	O
damage  	damage  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
subsequent  	subsequent  	 JJ	O
process  	process  	 NN	B-NP
steps 	steps 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
next  	next  	 JJ	O
process  	process  	 NN	B-NP
step 	step 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
layer  	layer  	 NN	I-NP
215  	215  	 CD	O
is  	is  	 VBZ	O
deposited 	deposited 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
layer  	layer  	 NN	I-NP
215  	215  	 CD	O
is  	is  	 VBZ	O
preferably  	preferably  	 RB	O
n+-doped  	n+-doped  	 CD	O
with  	with  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
dopant  	dopant  	 NN	B-NP
as  	as  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
filling  	filling  	 VBG	O
102 	102 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
3C  	3C  	 NNP	O
shows  	shows  	 VBZ	O
a  	a  	 DT	O
cross  	cross  	 JJ	O
section  	section  	 NN	O
through  	through  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
wafer  	wafer  	 VBD	I-NP
100  	100  	 CD	O
after  	after  	 IN	O
this  	this  	 DT	O
process  	process  	 NN	B-NP
step 	step 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
deposited  	deposited  	 JJ	O
polysilicon  	polysilicon  	 NN	B-NP
layer  	layer  	 NN	I-NP
215  	215  	 CD	O
is  	is  	 VBZ	O
preferably  	preferably  	 RB	O
approximately  	approximately  	 RB	O
20  	20  	 CD	O
nm 	nm 	 NNS	B-NP
.  	.  	 .	O
The  	The  	 DT	O
polysilicon  	polysilicon  	 JJ	B-NP
layer  	layer  	 NN	I-NP
215  	215  	 CD	O
is  	is  	 VBZ	O
then  	then  	 RB	O
etched  	etched  	 VBN	O
back  	back  	 RB	O
anisotropically  	anisotropically  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
further  	further  	 JJ	O
process  	process  	 NN	B-NP
step 	step 	 NN	I-NP
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
is  	is  	 VBZ	O
removed  	removed  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
horizontal  	horizontal  	 JJ	B-NP
areas 	areas 	 NNS	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
particular  	particular  	 JJ	O
also  	also  	 RB	O
from  	from  	 IN	O
the  	the  	 DT	O
bottom  	bottom  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
section  	section  	 NN	O
213 	213 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
spacer  	spacer  	 VBD	O
215  	215  	 CD	O
remains  	remains  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall 	wall 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
further  	further  	 JJ	O
process  	process  	 NN	B-NP
step 	step 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
uncovered  	uncovered  	 JJ	O
Si3N4  	Si3N4  	 CD	B-NP
layer  	layer  	 CD	O
106  	106  	 CD	O
is  	is  	 VBZ	O
then  	then  	 RB	O
etched  	etched  	 VB	O
away  	away  	 RP	O
at  	at  	 IN	O
the  	the  	 DT	O
horizontal  	horizontal  	 JJ	B-NP
areas 	areas 	 NNS	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
particular  	particular  	 JJ	O
also  	also  	 RB	O
from  	from  	 IN	O
the  	the  	 DT	O
bottom  	bottom  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
section  	section  	 NN	O
113  	113  	 CD	O
above  	above  	 IN	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
filling  	filling  	 VBG	O
102 	102 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
cross  	cross  	 JJ	O
section  	section  	 NN	O
through  	through  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
wafer  	wafer  	 VBD	I-NP
100  	100  	 CD	O
after  	after  	 IN	O
this  	this  	 DT	O
process  	process  	 NN	B-NP
step  	step  	 NN	I-NP
is  	is  	 VBZ	O
illustrated  	illustrated  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3D 	3D 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
concluding  	concluding  	 JJ	O
process  	process  	 NN	B-NP
step  	step  	 NN	I-NP
sequence  	sequence  	 NN	I-NP
for  	for  	 IN	O
completing  	completing  	 VBG	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205 	205 	 CD	O
,  	,  	 ,	O
an  	an  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
deposition  	deposition  	 NN	O
is  	is  	 VBZ	O
then  	then  	 RB	O
again  	again  	 RB	O
effected  	effected  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
completely  	completely  	 RB	O
fill  	fill  	 VB	O
the  	the  	 DT	O
trench  	trench  	 NN	O
again 	again 	 RB	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
polysilicon  	polysilicon  	 NN	B-NP
is  	is  	 VBZ	O
subsequently  	subsequently  	 RB	O
etched  	etched  	 VB	O
back  	back  	 RP	O
as  	as  	 IN	O
far  	far  	 RB	O
as  	as  	 IN	O
the  	the  	 DT	O
level  	level  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
surface 	surface 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
cross  	cross  	 JJ	O
section  	section  	 NN	O
through  	through  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
wafer  	wafer  	 NN	I-NP
after  	after  	 IN	O
this  	this  	 DT	O
process  	process  	 NN	B-NP
step  	step  	 NN	I-NP
for  	for  	 IN	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1E 	1E 	 CD	O
.  	.  	 .	O
With  	With  	 IN	O
the  	the  	 DT	O
aid  	aid  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
further  	further  	 RB	O
known  	known  	 VBN	O
standard  	standard  	 JJ	O
process  	process  	 NN	B-NP
sequence 	sequence 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
fabricated  	fabricated  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
DRAM  	DRAM  	 NNP	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
as  	as  	 RB	O
is  	is  	 VBZ	O
illustrated  	illustrated  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
procedure  	procedure  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NN	O
of  	of  	 IN	O
leaving  	leaving  	 VBG	O
the  	the  	 DT	O
Si3N4  	Si3N4  	 CD	B-NP
liner  	liner  	 CD	O
layer  	layer  	 CD	O
106  	106  	 CD	O
in  	in  	 IN	O
the  	the  	 DT	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
interface  	interface  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100 	100 	 CD	O
,  	,  	 ,	O
but  	but  	 CC	O
removing  	removing  	 VBG	O
it  	it  	 PRP	O
on  	on  	 IN	O
the  	the  	 DT	O
n+-type  	n+-type  	 JJ	O
polysilicon  	polysilicon  	 NN	O
filling  	filling  	 VBG	O
102  	102  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
101 	101 	 CD	O
,  	,  	 ,	O
ensures  	ensures  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
silicon  	silicon  	 NN	B-NP
substrate  	substrate  	 VBD	I-NP
100  	100  	 CD	O
is  	is  	 VBZ	O
not  	not  	 RB	O
damaged  	damaged  	 VBN	O
during  	during  	 IN	O
the  	the  	 DT	O
formation  	formation  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
at  	at  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
time  	time  	 NN	O
ensures  	ensures  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
contact  	contact  	 NN	B-NP
resistance  	resistance  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact  	contact  	 NN	O
205  	205  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
storage  	storage  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
102  	102  	 CD	O
remains  	remains  	 VBZ	O
low 	low 	 JJ	O
.  	.  	 .	O
1-5.  	1-5.  	 NNP	O
( 	( 	 -LRB-	O
canceled 	canceled 	 VBN	O
)  	)  	 -RRB-	O
6 	6 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
trench  	trench  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate  	substrate  	 NN	I-NP
with  	with  	 IN	O
an  	an  	 DT	O
outer  	outer  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
around  	around  	 IN	O
a  	a  	 DT	O
lower  	lower  	 JJR	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
intermediate  	intermediate  	 JJ	I-NP
layer  	layer  	 NN	I-NP
embodied  	embodied  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
insulation  	insulation  	 NN	B-NP
layer 	layer 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
adjoining  	adjoining  	 VBD	O
the  	the  	 DT	O
dielectric  	dielectric  	 JJ	B-NP
intermediate  	intermediate  	 JJ	I-NP
layer  	layer  	 NN	I-NP
on  	on  	 IN	O
an  	an  	 DT	O
upper  	upper  	 JJ	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
trench 	trench 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
an  	an  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
essentially  	essentially  	 RB	O
filling  	filling  	 VBG	O
the  	the  	 DT	O
trench 	trench 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
selection  	selection  	 NN	B-NP
transistor 	transistor 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
has  	has  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
electrode  	electrode  	 JJ	O
region  	region  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
between  	between  	 IN	O
which  	which  	 WDT	O
an  	an  	 DT	O
active  	active  	 JJ	O
region  	region  	 NN	O
is  	is  	 VBZ	O
arranged 	arranged 	 VBN	O
,  	,  	 ,	O
configured  	configured  	 VBG	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
current-conducting  	current-conducting  	 JJ	O
channel  	channel  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
electrode  	electrode  	 JJ	O
regions  	regions  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
active  	active  	 JJ	O
region 	region 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
storage  	storage  	 NN	O
capacitor  	capacitor  	 VBZ	O
being  	being  	 VBG	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
two  	two  	 CD	O
electrode  	electrode  	 CD	O
regions  	regions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
via  	via  	 IN	O
a  	a  	 DT	O
buried  	buried  	 JJ	O
strap  	strap  	 JJ	O
contact 	contact 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
arranged  	arranged  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
trench  	trench  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
section  	section  	 NN	O
without  	without  	 IN	O
an  	an  	 DT	O
insulation  	insulation  	 NN	B-NP
layer  	layer  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall  	wall  	 NN	O
directly  	directly  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
storage  	storage  	 NN	I-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
isolated  	isolated  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
electrode  	electrode  	 JJ	O
region  	region  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
selection  	selection  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
by  	by  	 IN	O
a  	a  	 DT	O
liner  	liner  	 JJ	B-NP
layer  	layer  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
trench  	trench  	 JJ	O
wall 	wall 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
comprises  	comprises  	 VBZ	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 NN	B-NP
layer.  	layer.  	 CD	I-NP
7 	7 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
as  	as  	 IN	O
claimed  	claimed  	 VBN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
6 	6 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
substrate  	substrate  	 NN	I-NP
is  	is  	 VBZ	O
an  	an  	 DT	O
Si  	Si  	 JJ	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
material  	material  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
inner  	inner  	 JJ	O
electrode  	electrode  	 JJ	B-NP
layer  	layer  	 NN	I-NP
being  	being  	 VBG	I-NP
poly-Si  	poly-Si  	 JJ	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
liner  	liner  	 FW	B-NP
layer  	layer  	 FW	I-NP
comprising  	comprising  	 FW	O
Si3N4.  	Si3N4.  	 FW	O
8.  	8.  	 FW	O
( 	( 	 -LRB-	O
canceled 	canceled 	 VBN	O
)  	)  	 -RRB-	O
