
MotorCtrlSys_STM32F407ZET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e4c  08012638  08012638  00022638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013484  08013484  000301e8  2**0
                  CONTENTS
  4 .ARM          00000008  08013484  08013484  00023484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801348c  0801348c  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801348c  0801348c  0002348c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013490  08013490  00023490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08013494  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e8  2**0
                  CONTENTS
 10 .bss          00005524  200001e8  200001e8  000301e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000570c  2000570c  000301e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029813  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a83  00000000  00000000  00059a2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001fa8  00000000  00000000  0005f4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d58  00000000  00000000  00061458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002baf1  00000000  00000000  000631b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b30f  00000000  00000000  0008eca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eec7b  00000000  00000000  000b9fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a8c2b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000933c  00000000  00000000  001a8c7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801261c 	.word	0x0801261c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0801261c 	.word	0x0801261c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f92:	463b      	mov	r3, r7
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fa0:	4a21      	ldr	r2, [pc, #132]	; (8001028 <MX_ADC1_Init+0x9c>)
 8000fa2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000fa4:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000faa:	4b1e      	ldr	r3, [pc, #120]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fb6:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fcc:	4a17      	ldr	r2, [pc, #92]	; (800102c <MX_ADC1_Init+0xa0>)
 8000fce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fec:	f005 ff9a 	bl	8006f24 <HAL_ADC_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000ff6:	f001 fd19 	bl	8002a2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000ffa:	230a      	movs	r3, #10
 8000ffc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ffe:	2301      	movs	r3, #1
 8001000:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001002:	2301      	movs	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001006:	463b      	mov	r3, r7
 8001008:	4619      	mov	r1, r3
 800100a:	4806      	ldr	r0, [pc, #24]	; (8001024 <MX_ADC1_Init+0x98>)
 800100c:	f005 ffce 	bl	8006fac <HAL_ADC_ConfigChannel>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001016:	f001 fd09 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000204 	.word	0x20000204
 8001028:	40012000 	.word	0x40012000
 800102c:	0f000001 	.word	0x0f000001

08001030 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001036:	463b      	mov	r3, r7
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001042:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001044:	4a21      	ldr	r2, [pc, #132]	; (80010cc <MX_ADC2_Init+0x9c>)
 8001046:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <MX_ADC2_Init+0x98>)
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <MX_ADC2_Init+0x98>)
 800105c:	2200      	movs	r2, #0
 800105e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <MX_ADC2_Init+0x98>)
 800106a:	2200      	movs	r2, #0
 800106c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001070:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <MX_ADC2_Init+0xa0>)
 8001072:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <MX_ADC2_Init+0x98>)
 800107c:	2201      	movs	r2, #1
 800107e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001082:	2200      	movs	r2, #0
 8001084:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_ADC2_Init+0x98>)
 800108a:	2201      	movs	r2, #1
 800108c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800108e:	480e      	ldr	r0, [pc, #56]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001090:	f005 ff48 	bl	8006f24 <HAL_ADC_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800109a:	f001 fcc7 	bl	8002a2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800109e:	230c      	movs	r3, #12
 80010a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010a2:	2301      	movs	r3, #1
 80010a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	463b      	mov	r3, r7
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	; (80010c8 <MX_ADC2_Init+0x98>)
 80010b0:	f005 ff7c 	bl	8006fac <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80010ba:	f001 fcb7 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000024c 	.word	0x2000024c
 80010cc:	40012100 	.word	0x40012100
 80010d0:	0f000001 	.word	0x0f000001

080010d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a2e      	ldr	r2, [pc, #184]	; (80011ac <HAL_ADC_MspInit+0xd8>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d128      	bne.n	8001148 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
 80010fa:	4b2d      	ldr	r3, [pc, #180]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fe:	4a2c      	ldr	r2, [pc, #176]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001104:	6453      	str	r3, [r2, #68]	; 0x44
 8001106:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800110e:	61bb      	str	r3, [r7, #24]
 8001110:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
 8001116:	4b26      	ldr	r3, [pc, #152]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a25      	ldr	r2, [pc, #148]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = VM6_SensA_ADC_Pin|VM6_SensB_ADC_Pin;
 800112e:	2303      	movs	r3, #3
 8001130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001132:	2303      	movs	r3, #3
 8001134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	4619      	mov	r1, r3
 8001140:	481c      	ldr	r0, [pc, #112]	; (80011b4 <HAL_ADC_MspInit+0xe0>)
 8001142:	f006 ff99 	bl	8008078 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001146:	e02c      	b.n	80011a2 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a1a      	ldr	r2, [pc, #104]	; (80011b8 <HAL_ADC_MspInit+0xe4>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d127      	bne.n	80011a2 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	4a15      	ldr	r2, [pc, #84]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 800115c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001160:	6453      	str	r3, [r2, #68]	; 0x44
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001166:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VM8_SensA_ADC_Pin|VM8_SensB_ADC_Pin;
 800118a:	230c      	movs	r3, #12
 800118c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118e:	2303      	movs	r3, #3
 8001190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <HAL_ADC_MspInit+0xe0>)
 800119e:	f006 ff6b 	bl	8008078 <HAL_GPIO_Init>
}
 80011a2:	bf00      	nop
 80011a4:	3730      	adds	r7, #48	; 0x30
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40012000 	.word	0x40012000
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020800 	.word	0x40020800
 80011b8:	40012100 	.word	0x40012100

080011bc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80011c0:	4b16      	ldr	r3, [pc, #88]	; (800121c <MX_CAN1_Init+0x60>)
 80011c2:	4a17      	ldr	r2, [pc, #92]	; (8001220 <MX_CAN1_Init+0x64>)
 80011c4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80011c6:	4b15      	ldr	r3, [pc, #84]	; (800121c <MX_CAN1_Init+0x60>)
 80011c8:	2210      	movs	r2, #16
 80011ca:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <MX_CAN1_Init+0x60>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_CAN1_Init+0x60>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <MX_CAN1_Init+0x60>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_CAN1_Init+0x60>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <MX_CAN1_Init+0x60>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_CAN1_Init+0x60>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <MX_CAN1_Init+0x60>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_CAN1_Init+0x60>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <MX_CAN1_Init+0x60>)
 80011fe:	2200      	movs	r2, #0
 8001200:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_CAN1_Init+0x60>)
 8001204:	2200      	movs	r2, #0
 8001206:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	; (800121c <MX_CAN1_Init+0x60>)
 800120a:	f006 f8ed 	bl	80073e8 <HAL_CAN_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001214:	f001 fc0a 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000294 	.word	0x20000294
 8001220:	40006400 	.word	0x40006400

08001224 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08a      	sub	sp, #40	; 0x28
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a19      	ldr	r2, [pc, #100]	; (80012a8 <HAL_CAN_MspInit+0x84>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d12c      	bne.n	80012a0 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <HAL_CAN_MspInit+0x88>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124e:	4a17      	ldr	r2, [pc, #92]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001250:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001254:	6413      	str	r3, [r2, #64]	; 0x40
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	4a10      	ldr	r2, [pc, #64]	; (80012ac <HAL_CAN_MspInit+0x88>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6313      	str	r3, [r2, #48]	; 0x30
 8001272:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800127e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128c:	2303      	movs	r3, #3
 800128e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001290:	2309      	movs	r3, #9
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <HAL_CAN_MspInit+0x8c>)
 800129c:	f006 feec 	bl	8008078 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80012a0:	bf00      	nop
 80012a2:	3728      	adds	r7, #40	; 0x28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40006400 	.word	0x40006400
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40020000 	.word	0x40020000

080012b4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012ba:	463b      	mov	r3, r7
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80012c2:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <MX_DAC_Init+0x4c>)
 80012c4:	4a0f      	ldr	r2, [pc, #60]	; (8001304 <MX_DAC_Init+0x50>)
 80012c6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012c8:	480d      	ldr	r0, [pc, #52]	; (8001300 <MX_DAC_Init+0x4c>)
 80012ca:	f006 fa6b 	bl	80077a4 <HAL_DAC_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80012d4:	f001 fbaa 	bl	8002a2c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80012d8:	2300      	movs	r3, #0
 80012da:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80012dc:	2300      	movs	r3, #0
 80012de:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012e0:	463b      	mov	r3, r7
 80012e2:	2200      	movs	r2, #0
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	; (8001300 <MX_DAC_Init+0x4c>)
 80012e8:	f006 fae2 	bl	80078b0 <HAL_DAC_ConfigChannel>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80012f2:	f001 fb9b 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200002bc 	.word	0x200002bc
 8001304:	40007400 	.word	0x40007400

08001308 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	; 0x28
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a1b      	ldr	r2, [pc, #108]	; (8001394 <HAL_DAC_MspInit+0x8c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d12f      	bne.n	800138a <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	4a19      	ldr	r2, [pc, #100]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001334:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001338:	6413      	str	r3, [r2, #64]	; 0x40
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <HAL_DAC_MspInit+0x90>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b13      	ldr	r3, [pc, #76]	; (8001398 <HAL_DAC_MspInit+0x90>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a12      	ldr	r2, [pc, #72]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001362:	2310      	movs	r3, #16
 8001364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001366:	2303      	movs	r3, #3
 8001368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	4809      	ldr	r0, [pc, #36]	; (800139c <HAL_DAC_MspInit+0x94>)
 8001376:	f006 fe7f 	bl	8008078 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2107      	movs	r1, #7
 800137e:	2036      	movs	r0, #54	; 0x36
 8001380:	f006 f9e6 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001384:	2036      	movs	r0, #54	; 0x36
 8001386:	f006 f9ff 	bl	8007788 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	; 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40007400 	.word	0x40007400
 8001398:	40023800 	.word	0x40023800
 800139c:	40020000 	.word	0x40020000

080013a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <MX_DMA_Init+0x3c>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <MX_DMA_Init+0x3c>)
 80013b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <MX_DMA_Init+0x3c>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 7, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2107      	movs	r1, #7
 80013c6:	200d      	movs	r0, #13
 80013c8:	f006 f9c2 	bl	8007750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80013cc:	200d      	movs	r0, #13
 80013ce:	f006 f9db 	bl	8007788 <HAL_NVIC_EnableIRQ>

}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800

080013e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80013e4:	4a10      	ldr	r2, [pc, #64]	; (8001428 <MX_FREERTOS_Init+0x48>)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4810      	ldr	r0, [pc, #64]	; (800142c <MX_FREERTOS_Init+0x4c>)
 80013ea:	f00b fda3 	bl	800cf34 <osThreadNew>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4a0f      	ldr	r2, [pc, #60]	; (8001430 <MX_FREERTOS_Init+0x50>)
 80013f2:	6013      	str	r3, [r2, #0]

  /* creation of messageTask */
  messageTaskHandle = osThreadNew(StartmessageTask, NULL, &messageTask_attributes);
 80013f4:	4a0f      	ldr	r2, [pc, #60]	; (8001434 <MX_FREERTOS_Init+0x54>)
 80013f6:	2100      	movs	r1, #0
 80013f8:	480f      	ldr	r0, [pc, #60]	; (8001438 <MX_FREERTOS_Init+0x58>)
 80013fa:	f00b fd9b 	bl	800cf34 <osThreadNew>
 80013fe:	4603      	mov	r3, r0
 8001400:	4a0e      	ldr	r2, [pc, #56]	; (800143c <MX_FREERTOS_Init+0x5c>)
 8001402:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8001404:	4a0e      	ldr	r2, [pc, #56]	; (8001440 <MX_FREERTOS_Init+0x60>)
 8001406:	2100      	movs	r1, #0
 8001408:	480e      	ldr	r0, [pc, #56]	; (8001444 <MX_FREERTOS_Init+0x64>)
 800140a:	f00b fd93 	bl	800cf34 <osThreadNew>
 800140e:	4603      	mov	r3, r0
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <MX_FREERTOS_Init+0x68>)
 8001412:	6013      	str	r3, [r2, #0]

  /* creation of DetectionTask */
  DetectionTaskHandle = osThreadNew(StartDetectionTask, NULL, &DetectionTask_attributes);
 8001414:	4a0d      	ldr	r2, [pc, #52]	; (800144c <MX_FREERTOS_Init+0x6c>)
 8001416:	2100      	movs	r1, #0
 8001418:	480d      	ldr	r0, [pc, #52]	; (8001450 <MX_FREERTOS_Init+0x70>)
 800141a:	f00b fd8b 	bl	800cf34 <osThreadNew>
 800141e:	4603      	mov	r3, r0
 8001420:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <MX_FREERTOS_Init+0x74>)
 8001422:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	08012ff8 	.word	0x08012ff8
 800142c:	08001459 	.word	0x08001459
 8001430:	200002d0 	.word	0x200002d0
 8001434:	0801301c 	.word	0x0801301c
 8001438:	08006649 	.word	0x08006649
 800143c:	200002d4 	.word	0x200002d4
 8001440:	08013040 	.word	0x08013040
 8001444:	08006795 	.word	0x08006795
 8001448:	200002d8 	.word	0x200002d8
 800144c:	08013064 	.word	0x08013064
 8001450:	080060e9 	.word	0x080060e9
 8001454:	200002dc 	.word	0x200002dc

08001458 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  LED_Heart_Toggle();
 8001460:	2120      	movs	r1, #32
 8001462:	4804      	ldr	r0, [pc, #16]	; (8001474 <StartDefaultTask+0x1c>)
 8001464:	f006 ffd5 	bl	8008412 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8001468:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800146c:	f00b fdf4 	bl	800d058 <osDelay>
	  LED_Heart_Toggle();
 8001470:	e7f6      	b.n	8001460 <StartDefaultTask+0x8>
 8001472:	bf00      	nop
 8001474:	40021800 	.word	0x40021800

08001478 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08e      	sub	sp, #56	; 0x38
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
 8001492:	4bb5      	ldr	r3, [pc, #724]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4ab4      	ldr	r2, [pc, #720]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001498:	f043 0310 	orr.w	r3, r3, #16
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4bb2      	ldr	r3, [pc, #712]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0310 	and.w	r3, r3, #16
 80014a6:	623b      	str	r3, [r7, #32]
 80014a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
 80014ae:	4bae      	ldr	r3, [pc, #696]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4aad      	ldr	r2, [pc, #692]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4bab      	ldr	r3, [pc, #684]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	61fb      	str	r3, [r7, #28]
 80014c4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	61bb      	str	r3, [r7, #24]
 80014ca:	4ba7      	ldr	r3, [pc, #668]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4aa6      	ldr	r2, [pc, #664]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014d0:	f043 0320 	orr.w	r3, r3, #32
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4ba4      	ldr	r3, [pc, #656]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0320 	and.w	r3, r3, #32
 80014de:	61bb      	str	r3, [r7, #24]
 80014e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	4ba0      	ldr	r3, [pc, #640]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a9f      	ldr	r2, [pc, #636]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b9d      	ldr	r3, [pc, #628]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b99      	ldr	r3, [pc, #612]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a98      	ldr	r2, [pc, #608]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b96      	ldr	r3, [pc, #600]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b92      	ldr	r3, [pc, #584]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a91      	ldr	r2, [pc, #580]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b8f      	ldr	r3, [pc, #572]	; (8001768 <MX_GPIO_Init+0x2f0>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	4b8b      	ldr	r3, [pc, #556]	; (8001768 <MX_GPIO_Init+0x2f0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a8a      	ldr	r2, [pc, #552]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b88      	ldr	r3, [pc, #544]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	4b84      	ldr	r3, [pc, #528]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a83      	ldr	r2, [pc, #524]	; (8001768 <MX_GPIO_Init+0x2f0>)
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b81      	ldr	r3, [pc, #516]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VM4_Step_Pin|VM4_Dir_Pin|VM6_IN1_Pin|VM6_IN2_Pin
 800156e:	2200      	movs	r2, #0
 8001570:	f248 31f6 	movw	r1, #33782	; 0x83f6
 8001574:	487d      	ldr	r0, [pc, #500]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001576:	f006 ff33 	bl	80083e0 <HAL_GPIO_WritePin>
                          |VM6_EnA_Pin|VM5_EnB_Pin|VM5_EnA_Pin|BEEP_Pin
                          |VM3_Dir_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VM4_En_Pin|VM3_En_Pin, GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2109      	movs	r1, #9
 800157e:	487b      	ldr	r0, [pc, #492]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001580:	f006 ff2e 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, FDCshutdown_Pin|OUT6_Pin|OUT5_Pin|OUT4_Pin
 8001584:	2200      	movs	r2, #0
 8001586:	f24e 71e8 	movw	r1, #59368	; 0xe7e8
 800158a:	4879      	ldr	r0, [pc, #484]	; (8001770 <MX_GPIO_Init+0x2f8>)
 800158c:	f006 ff28 	bl	80083e0 <HAL_GPIO_WritePin>
                          |OUT3_Pin|OUT2_Pin|OUT1_Pin|VM8_EnB_Pin
                          |VM8_EnA_Pin|VM7_EnB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VM8_IN3_Pin|VM8_IN4_Pin, GPIO_PIN_RESET);
 8001590:	2200      	movs	r2, #0
 8001592:	210c      	movs	r1, #12
 8001594:	4877      	ldr	r0, [pc, #476]	; (8001774 <MX_GPIO_Init+0x2fc>)
 8001596:	f006 ff23 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VM7_IN3_Pin|VM7_IN4_Pin|VM7_IN1_Pin|VM7_IN2_Pin
 800159a:	2200      	movs	r2, #0
 800159c:	f64f 716b 	movw	r1, #65387	; 0xff6b
 80015a0:	4875      	ldr	r0, [pc, #468]	; (8001778 <MX_GPIO_Init+0x300>)
 80015a2:	f006 ff1d 	bl	80083e0 <HAL_GPIO_WritePin>
                          |VM5_IN1_Pin|VM5_IN2_Pin|VM5_IN3_Pin|VM5_IN4_Pin
                          |VM1_Step_Pin|VM1_Dir_Pin|VM2_Step_Pin|VM2_Dir_Pin
                          |VM3_Step_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, VM7_EnA_Pin|VM6_EnB_Pin|LED_Heart_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2123      	movs	r1, #35	; 0x23
 80015aa:	4874      	ldr	r0, [pc, #464]	; (800177c <MX_GPIO_Init+0x304>)
 80015ac:	f006 ff18 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, VM8_IN1_Pin|VM8_IN2_Pin, GPIO_PIN_RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80015b6:	4872      	ldr	r0, [pc, #456]	; (8001780 <MX_GPIO_Init+0x308>)
 80015b8:	f006 ff12 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED2_Pin|LED1_Pin|LED0_Pin, GPIO_PIN_SET);
 80015bc:	2201      	movs	r2, #1
 80015be:	211c      	movs	r1, #28
 80015c0:	486e      	ldr	r0, [pc, #440]	; (800177c <MX_GPIO_Init+0x304>)
 80015c2:	f006 ff0d 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VM6_IN3_Pin|VM6_IN4_Pin, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 7140 	mov.w	r1, #768	; 0x300
 80015cc:	486d      	ldr	r0, [pc, #436]	; (8001784 <MX_GPIO_Init+0x30c>)
 80015ce:	f006 ff07 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VM1_En_Pin|VM2_En_Pin, GPIO_PIN_SET);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2190      	movs	r1, #144	; 0x90
 80015d6:	4868      	ldr	r0, [pc, #416]	; (8001778 <MX_GPIO_Init+0x300>)
 80015d8:	f006 ff02 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VM4_Step_Pin;
 80015dc:	2304      	movs	r3, #4
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(VM4_Step_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f0:	4619      	mov	r1, r3
 80015f2:	485e      	ldr	r0, [pc, #376]	; (800176c <MX_GPIO_Init+0x2f4>)
 80015f4:	f006 fd40 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = VM4_En_Pin|VM4_Dir_Pin|BEEP_Pin|VM3_En_Pin
 80015f8:	f248 031b 	movw	r3, #32795	; 0x801b
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
                          |VM3_Dir_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800160a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160e:	4619      	mov	r1, r3
 8001610:	4856      	ldr	r0, [pc, #344]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001612:	f006 fd31 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = VM6_IN1_Pin|VM6_IN2_Pin;
 8001616:	2360      	movs	r3, #96	; 0x60
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161a:	2301      	movs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001622:	2302      	movs	r3, #2
 8001624:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162a:	4619      	mov	r1, r3
 800162c:	484f      	ldr	r0, [pc, #316]	; (800176c <MX_GPIO_Init+0x2f4>)
 800162e:	f006 fd23 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FDCINTB_Pin;
 8001632:	2304      	movs	r3, #4
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(FDCINTB_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	484a      	ldr	r0, [pc, #296]	; (8001770 <MX_GPIO_Init+0x2f8>)
 8001646:	f006 fd17 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FDCshutdown_Pin;
 800164a:	2308      	movs	r3, #8
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164e:	2301      	movs	r3, #1
 8001650:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FDCshutdown_GPIO_Port, &GPIO_InitStruct);
 800165a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800165e:	4619      	mov	r1, r3
 8001660:	4843      	ldr	r0, [pc, #268]	; (8001770 <MX_GPIO_Init+0x2f8>)
 8001662:	f006 fd09 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8001666:	f24e 73e0 	movw	r3, #59360	; 0xe7e0
 800166a:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT2_Pin|OUT1_Pin|VM8_EnB_Pin|VM8_EnA_Pin
                          |VM7_EnB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166c:	2301      	movs	r3, #1
 800166e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001670:	2302      	movs	r3, #2
 8001672:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001674:	2300      	movs	r3, #0
 8001676:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167c:	4619      	mov	r1, r3
 800167e:	483c      	ldr	r0, [pc, #240]	; (8001770 <MX_GPIO_Init+0x2f8>)
 8001680:	f006 fcfa 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Liquid_Detect_Pin;
 8001684:	2301      	movs	r3, #1
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001688:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800168c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800168e:	2301      	movs	r3, #1
 8001690:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Liquid_Detect_GPIO_Port, &GPIO_InitStruct);
 8001692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001696:	4619      	mov	r1, r3
 8001698:	4836      	ldr	r0, [pc, #216]	; (8001774 <MX_GPIO_Init+0x2fc>)
 800169a:	f006 fced 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VM8_IN3_Pin|VM8_IN4_Pin;
 800169e:	230c      	movs	r3, #12
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016aa:	2302      	movs	r3, #2
 80016ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	482f      	ldr	r0, [pc, #188]	; (8001774 <MX_GPIO_Init+0x2fc>)
 80016b6:	f006 fcdf 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Encoder3_Z_Pin|Encoder4_Z_Pin;
 80016ba:	2330      	movs	r3, #48	; 0x30
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016be:	2300      	movs	r3, #0
 80016c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ca:	4619      	mov	r1, r3
 80016cc:	482d      	ldr	r0, [pc, #180]	; (8001784 <MX_GPIO_Init+0x30c>)
 80016ce:	f006 fcd3 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = VM7_IN3_Pin|VM7_IN4_Pin|VM7_IN1_Pin|VM7_IN2_Pin
 80016d2:	f64f 4303 	movw	r3, #64515	; 0xfc03
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
                          |VM5_IN1_Pin|VM5_IN2_Pin|VM5_IN3_Pin|VM5_IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d8:	2301      	movs	r3, #1
 80016da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e0:	2302      	movs	r3, #2
 80016e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e8:	4619      	mov	r1, r3
 80016ea:	4823      	ldr	r0, [pc, #140]	; (8001778 <MX_GPIO_Init+0x300>)
 80016ec:	f006 fcc4 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = VM7_EnA_Pin|VM6_EnB_Pin;
 80016f0:	2303      	movs	r3, #3
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016f8:	2302      	movs	r3, #2
 80016fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001704:	4619      	mov	r1, r3
 8001706:	481d      	ldr	r0, [pc, #116]	; (800177c <MX_GPIO_Init+0x304>)
 8001708:	f006 fcb6 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VM6_EnA_Pin|VM5_EnB_Pin|VM5_EnA_Pin;
 800170c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001712:	2301      	movs	r3, #1
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001716:	2302      	movs	r3, #2
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800171e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001722:	4619      	mov	r1, r3
 8001724:	4811      	ldr	r0, [pc, #68]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001726:	f006 fca7 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encoder2_Z_Pin;
 800172a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800172e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Encoder2_Z_GPIO_Port, &GPIO_InitStruct);
 8001738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800173c:	4619      	mov	r1, r3
 800173e:	4810      	ldr	r0, [pc, #64]	; (8001780 <MX_GPIO_Init+0x308>)
 8001740:	f006 fc9a 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = VM8_IN1_Pin|VM8_IN2_Pin;
 8001744:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001748:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174a:	2301      	movs	r3, #1
 800174c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001752:	2302      	movs	r3, #2
 8001754:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175a:	4619      	mov	r1, r3
 800175c:	4808      	ldr	r0, [pc, #32]	; (8001780 <MX_GPIO_Init+0x308>)
 800175e:	f006 fc8b 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED0_Pin|LED_Heart_Pin;
 8001762:	233c      	movs	r3, #60	; 0x3c
 8001764:	e010      	b.n	8001788 <MX_GPIO_Init+0x310>
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	40021000 	.word	0x40021000
 8001770:	40021400 	.word	0x40021400
 8001774:	40020000 	.word	0x40020000
 8001778:	40020400 	.word	0x40020400
 800177c:	40021800 	.word	0x40021800
 8001780:	40020c00 	.word	0x40020c00
 8001784:	40020800 	.word	0x40020800
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800179a:	4619      	mov	r1, r3
 800179c:	4848      	ldr	r0, [pc, #288]	; (80018c0 <MX_GPIO_Init+0x448>)
 800179e:	f006 fc6b 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 80017a2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80017a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a8:	2300      	movs	r3, #0
 80017aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b4:	4619      	mov	r1, r3
 80017b6:	4842      	ldr	r0, [pc, #264]	; (80018c0 <MX_GPIO_Init+0x448>)
 80017b8:	f006 fc5e 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VM6_IN3_Pin|VM6_IN4_Pin;
 80017bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c2:	2301      	movs	r3, #1
 80017c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ca:	2302      	movs	r3, #2
 80017cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d2:	4619      	mov	r1, r3
 80017d4:	483b      	ldr	r0, [pc, #236]	; (80018c4 <MX_GPIO_Init+0x44c>)
 80017d6:	f006 fc4f 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encoder1_Z_Pin;
 80017da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e0:	2300      	movs	r3, #0
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Encoder1_Z_GPIO_Port, &GPIO_InitStruct);
 80017e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ec:	4619      	mov	r1, r3
 80017ee:	4836      	ldr	r0, [pc, #216]	; (80018c8 <MX_GPIO_Init+0x450>)
 80017f0:	f006 fc42 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = OPT_IN1_Pin|OPT_IN2_Pin|OPT_IN3_Pin|OPT_IN4_Pin
 80017f4:	23f8      	movs	r3, #248	; 0xf8
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
                          |OPT_IN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017f8:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80017fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001806:	4619      	mov	r1, r3
 8001808:	4830      	ldr	r0, [pc, #192]	; (80018cc <MX_GPIO_Init+0x454>)
 800180a:	f006 fc35 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = OPT_IN6_Pin|OPT_IN7_Pin|OPT_IN8_Pin|OPT_IN9_Pin
 800180e:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
                          |OPT_IN10_Pin|OPT_IN11_Pin|OPT_IN12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001814:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001818:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800181e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001822:	4619      	mov	r1, r3
 8001824:	4826      	ldr	r0, [pc, #152]	; (80018c0 <MX_GPIO_Init+0x448>)
 8001826:	f006 fc27 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = VM1_Step_Pin|VM2_Step_Pin|VM3_Step_Pin;
 800182a:	f44f 7312 	mov.w	r3, #584	; 0x248
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001830:	2301      	movs	r3, #1
 8001832:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001840:	4619      	mov	r1, r3
 8001842:	4823      	ldr	r0, [pc, #140]	; (80018d0 <MX_GPIO_Init+0x458>)
 8001844:	f006 fc18 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = VM1_En_Pin|VM1_Dir_Pin|VM2_En_Pin|VM2_Dir_Pin;
 8001848:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800184c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800185e:	4619      	mov	r1, r3
 8001860:	481b      	ldr	r0, [pc, #108]	; (80018d0 <MX_GPIO_Init+0x458>)
 8001862:	f006 fc09 	bl	8008078 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2105      	movs	r1, #5
 800186a:	2006      	movs	r0, #6
 800186c:	f005 ff70 	bl	8007750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001870:	2006      	movs	r0, #6
 8001872:	f005 ff89 	bl	8007788 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2105      	movs	r1, #5
 800187a:	2009      	movs	r0, #9
 800187c:	f005 ff68 	bl	8007750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001880:	2009      	movs	r0, #9
 8001882:	f005 ff81 	bl	8007788 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2105      	movs	r1, #5
 800188a:	200a      	movs	r0, #10
 800188c:	f005 ff60 	bl	8007750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001890:	200a      	movs	r0, #10
 8001892:	f005 ff79 	bl	8007788 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2105      	movs	r1, #5
 800189a:	2017      	movs	r0, #23
 800189c:	f005 ff58 	bl	8007750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a0:	2017      	movs	r0, #23
 80018a2:	f005 ff71 	bl	8007788 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2105      	movs	r1, #5
 80018aa:	2028      	movs	r0, #40	; 0x28
 80018ac:	f005 ff50 	bl	8007750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018b0:	2028      	movs	r0, #40	; 0x28
 80018b2:	f005 ff69 	bl	8007788 <HAL_NVIC_EnableIRQ>

}
 80018b6:	bf00      	nop
 80018b8:	3738      	adds	r7, #56	; 0x38
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40021800 	.word	0x40021800
 80018c4:	40020800 	.word	0x40020800
 80018c8:	40020000 	.word	0x40020000
 80018cc:	40020c00 	.word	0x40020c00
 80018d0:	40020400 	.word	0x40020400

080018d4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin)
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	2b20      	cmp	r3, #32
 80018e2:	dc49      	bgt.n	8001978 <HAL_GPIO_EXTI_Callback+0xa4>
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f340 808f 	ble.w	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
 80018ea:	3b01      	subs	r3, #1
 80018ec:	2b1f      	cmp	r3, #31
 80018ee:	f200 808b 	bhi.w	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
 80018f2:	a201      	add	r2, pc, #4	; (adr r2, 80018f8 <HAL_GPIO_EXTI_Callback+0x24>)
 80018f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f8:	0800197f 	.word	0x0800197f
 80018fc:	08001a09 	.word	0x08001a09
 8001900:	08001a09 	.word	0x08001a09
 8001904:	08001a09 	.word	0x08001a09
 8001908:	08001a09 	.word	0x08001a09
 800190c:	08001a09 	.word	0x08001a09
 8001910:	08001a09 	.word	0x08001a09
 8001914:	08001985 	.word	0x08001985
 8001918:	08001a09 	.word	0x08001a09
 800191c:	08001a09 	.word	0x08001a09
 8001920:	08001a09 	.word	0x08001a09
 8001924:	08001a09 	.word	0x08001a09
 8001928:	08001a09 	.word	0x08001a09
 800192c:	08001a09 	.word	0x08001a09
 8001930:	08001a09 	.word	0x08001a09
 8001934:	080019a5 	.word	0x080019a5
 8001938:	08001a09 	.word	0x08001a09
 800193c:	08001a09 	.word	0x08001a09
 8001940:	08001a09 	.word	0x08001a09
 8001944:	08001a09 	.word	0x08001a09
 8001948:	08001a09 	.word	0x08001a09
 800194c:	08001a09 	.word	0x08001a09
 8001950:	08001a09 	.word	0x08001a09
 8001954:	08001a09 	.word	0x08001a09
 8001958:	08001a09 	.word	0x08001a09
 800195c:	08001a09 	.word	0x08001a09
 8001960:	08001a09 	.word	0x08001a09
 8001964:	08001a09 	.word	0x08001a09
 8001968:	08001a09 	.word	0x08001a09
 800196c:	08001a09 	.word	0x08001a09
 8001970:	08001a09 	.word	0x08001a09
 8001974:	080019c5 	.word	0x080019c5
 8001978:	2b40      	cmp	r3, #64	; 0x40
 800197a:	d033      	beq.n	80019e4 <HAL_GPIO_EXTI_Callback+0x110>
        		 ;
        	}
            break;
#endif
    }
}
 800197c:	e044      	b.n	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
        	if (Liquid_Detect_GPIO_Port->IDR & Liquid_Detect_Pin){ 	// if Rising edge trigger
 800197e:	4b25      	ldr	r3, [pc, #148]	; (8001a14 <HAL_GPIO_EXTI_Callback+0x140>)
 8001980:	691b      	ldr	r3, [r3, #16]
            break;
 8001982:	e041      	b.n	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
        	if (OPT_IN1_GPIO_Port->IDR & OPT_IN1_Pin){ 	// if Rising edge trigger
 8001984:	4b24      	ldr	r3, [pc, #144]	; (8001a18 <HAL_GPIO_EXTI_Callback+0x144>)
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	f003 0308 	and.w	r3, r3, #8
 800198c:	2b00      	cmp	r3, #0
 800198e:	d134      	bne.n	80019fa <HAL_GPIO_EXTI_Callback+0x126>
        		if(Motor[1].MotorDirection == 0){
 8001990:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 8001992:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001996:	2b00      	cmp	r3, #0
 8001998:	d12f      	bne.n	80019fa <HAL_GPIO_EXTI_Callback+0x126>
        			Motor[1].StepPosition =0 ;
 800199a:	4b20      	ldr	r3, [pc, #128]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 800199c:	2200      	movs	r2, #0
 800199e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            break;
 80019a2:	e02a      	b.n	80019fa <HAL_GPIO_EXTI_Callback+0x126>
        	if (OPT_IN2_GPIO_Port->IDR & OPT_IN2_Pin) { 	// if Rising edge trigger
 80019a4:	4b1c      	ldr	r3, [pc, #112]	; (8001a18 <HAL_GPIO_EXTI_Callback+0x144>)
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	f003 0310 	and.w	r3, r3, #16
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d126      	bne.n	80019fe <HAL_GPIO_EXTI_Callback+0x12a>
        		if(Motor[2].MotorDirection == 0){
 80019b0:	4b1a      	ldr	r3, [pc, #104]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 80019b2:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d121      	bne.n	80019fe <HAL_GPIO_EXTI_Callback+0x12a>
        			Motor[2].StepPosition =0 ;
 80019ba:	4b18      	ldr	r3, [pc, #96]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 80019bc:	2200      	movs	r2, #0
 80019be:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
            break;
 80019c2:	e01c      	b.n	80019fe <HAL_GPIO_EXTI_Callback+0x12a>
        	if (OPT_IN3_GPIO_Port->IDR & OPT_IN3_Pin) { 	// if Rising edge trigger
 80019c4:	4b14      	ldr	r3, [pc, #80]	; (8001a18 <HAL_GPIO_EXTI_Callback+0x144>)
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	f003 0320 	and.w	r3, r3, #32
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d118      	bne.n	8001a02 <HAL_GPIO_EXTI_Callback+0x12e>
        		if(Motor[3].MotorDirection == 0){
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 80019d2:	f893 3141 	ldrb.w	r3, [r3, #321]	; 0x141
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d113      	bne.n	8001a02 <HAL_GPIO_EXTI_Callback+0x12e>
        			Motor[3].StepPosition =0 ;
 80019da:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 80019dc:	2200      	movs	r2, #0
 80019de:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
            break;
 80019e2:	e00e      	b.n	8001a02 <HAL_GPIO_EXTI_Callback+0x12e>
        	if (OPT_IN4_GPIO_Port->IDR & OPT_IN4_Pin) { 	// if Rising edge trigger
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <HAL_GPIO_EXTI_Callback+0x144>)
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00a      	beq.n	8001a06 <HAL_GPIO_EXTI_Callback+0x132>
        		Motor[4].StepPosition =0 ;
 80019f0:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x148>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
            break;
 80019f8:	e005      	b.n	8001a06 <HAL_GPIO_EXTI_Callback+0x132>
            break;
 80019fa:	bf00      	nop
 80019fc:	e004      	b.n	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
            break;
 80019fe:	bf00      	nop
 8001a00:	e002      	b.n	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
            break;
 8001a02:	bf00      	nop
 8001a04:	e000      	b.n	8001a08 <HAL_GPIO_EXTI_Callback+0x134>
            break;
 8001a06:	bf00      	nop
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	40020000 	.word	0x40020000
 8001a18:	40020c00 	.word	0x40020c00
 8001a1c:	200008b0 	.word	0x200008b0

08001a20 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c2_rx;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a26:	4a13      	ldr	r2, [pc, #76]	; (8001a74 <MX_I2C2_Init+0x54>)
 8001a28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a2c:	4a12      	ldr	r2, [pc, #72]	; (8001a78 <MX_I2C2_Init+0x58>)
 8001a2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a44:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001a4a:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a50:	4b07      	ldr	r3, [pc, #28]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a56:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a5c:	4804      	ldr	r0, [pc, #16]	; (8001a70 <MX_I2C2_Init+0x50>)
 8001a5e:	f006 fd0b 	bl	8008478 <HAL_I2C_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a68:	f000 ffe0 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	200002e0 	.word	0x200002e0
 8001a74:	40005800 	.word	0x40005800
 8001a78:	000186a0 	.word	0x000186a0

08001a7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	; 0x28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a39      	ldr	r2, [pc, #228]	; (8001b80 <HAL_I2C_MspInit+0x104>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d16b      	bne.n	8001b76 <HAL_I2C_MspInit+0xfa>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	4b38      	ldr	r3, [pc, #224]	; (8001b84 <HAL_I2C_MspInit+0x108>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	4a37      	ldr	r2, [pc, #220]	; (8001b84 <HAL_I2C_MspInit+0x108>)
 8001aa8:	f043 0320 	orr.w	r3, r3, #32
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
 8001aae:	4b35      	ldr	r3, [pc, #212]	; (8001b84 <HAL_I2C_MspInit+0x108>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	f003 0320 	and.w	r3, r3, #32
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001aba:	2303      	movs	r3, #3
 8001abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001abe:	2312      	movs	r3, #18
 8001ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001aca:	2304      	movs	r3, #4
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	482c      	ldr	r0, [pc, #176]	; (8001b88 <HAL_I2C_MspInit+0x10c>)
 8001ad6:	f006 facf 	bl	8008078 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	4b29      	ldr	r3, [pc, #164]	; (8001b84 <HAL_I2C_MspInit+0x108>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	4a28      	ldr	r2, [pc, #160]	; (8001b84 <HAL_I2C_MspInit+0x108>)
 8001ae4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aea:	4b26      	ldr	r3, [pc, #152]	; (8001b84 <HAL_I2C_MspInit+0x108>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8001af6:	4b25      	ldr	r3, [pc, #148]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001af8:	4a25      	ldr	r2, [pc, #148]	; (8001b90 <HAL_I2C_MspInit+0x114>)
 8001afa:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8001afc:	4b23      	ldr	r3, [pc, #140]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001afe:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001b02:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b04:	4b21      	ldr	r3, [pc, #132]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b0a:	4b20      	ldr	r3, [pc, #128]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b10:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b16:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b18:	4b1c      	ldr	r3, [pc, #112]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b1e:	4b1b      	ldr	r3, [pc, #108]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_CIRCULAR;
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b2a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001b2c:	4b17      	ldr	r3, [pc, #92]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b2e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b32:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8001b3a:	4814      	ldr	r0, [pc, #80]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b3c:	f005 ff12 	bl	8007964 <HAL_DMA_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001b46:	f000 ff71 	bl	8002a2c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a0f      	ldr	r2, [pc, #60]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b4e:	639a      	str	r2, [r3, #56]	; 0x38
 8001b50:	4a0e      	ldr	r2, [pc, #56]	; (8001b8c <HAL_I2C_MspInit+0x110>)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2105      	movs	r1, #5
 8001b5a:	2021      	movs	r0, #33	; 0x21
 8001b5c:	f005 fdf8 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001b60:	2021      	movs	r0, #33	; 0x21
 8001b62:	f005 fe11 	bl	8007788 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2105      	movs	r1, #5
 8001b6a:	2022      	movs	r0, #34	; 0x22
 8001b6c:	f005 fdf0 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001b70:	2022      	movs	r0, #34	; 0x22
 8001b72:	f005 fe09 	bl	8007788 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001b76:	bf00      	nop
 8001b78:	3728      	adds	r7, #40	; 0x28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40005800 	.word	0x40005800
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40021400 	.word	0x40021400
 8001b8c:	20000334 	.word	0x20000334
 8001b90:	40026040 	.word	0x40026040

08001b94 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8001b9c:	1d39      	adds	r1, r7, #4
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4803      	ldr	r0, [pc, #12]	; (8001bb4 <__io_putchar+0x20>)
 8001ba6:	f00a f8c8 	bl	800bd3a <HAL_UART_Transmit>
    return ch;
 8001baa:	687b      	ldr	r3, [r7, #4]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	2000086c 	.word	0x2000086c

08001bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bbc:	f005 f94c 	bl	8006e58 <HAL_Init>
  /* USER CODE BEGIN Init */
  //HAL_Delay(6000);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bc0:	f000 f836 	bl	8001c30 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init();
 8001bc4:	f7ff fc58 	bl	8001478 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bc8:	f7ff fbea 	bl	80013a0 <MX_DMA_Init>
  MX_CAN1_Init();
 8001bcc:	f7ff faf6 	bl	80011bc <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8001bd0:	f001 fdf4 	bl	80037bc <MX_USART1_UART_Init>
  MX_DAC_Init();
 8001bd4:	f7ff fb6e 	bl	80012b4 <MX_DAC_Init>
  MX_TIM2_Init();
 8001bd8:	f001 f980 	bl	8002edc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bdc:	f001 f9d2 	bl	8002f84 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001be0:	f001 fa24 	bl	800302c <MX_TIM4_Init>
  MX_UART4_Init();
 8001be4:	f001 fd90 	bl	8003708 <MX_UART4_Init>
  MX_UART5_Init();
 8001be8:	f001 fdb8 	bl	800375c <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001bec:	f001 fe10 	bl	8003810 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001bf0:	f7ff f9cc 	bl	8000f8c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001bf4:	f7ff fa1c 	bl	8001030 <MX_ADC2_Init>
  MX_I2C2_Init();
 8001bf8:	f7ff ff12 	bl	8001a20 <MX_I2C2_Init>
  MX_TIM10_Init();
 8001bfc:	f001 fb0a 	bl	8003214 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001c00:	f001 fb2a 	bl	8003258 <MX_TIM11_Init>
  MX_TIM13_Init();
 8001c04:	f001 fb82 	bl	800330c <MX_TIM13_Init>
  MX_TIM14_Init();
 8001c08:	f001 fba2 	bl	8003350 <MX_TIM14_Init>
  MX_TIM9_Init();
 8001c0c:	f001 faca 	bl	80031a4 <MX_TIM9_Init>
  MX_TIM7_Init();
 8001c10:	f001 fa94 	bl	800313c <MX_TIM7_Init>
  MX_TIM6_Init();
 8001c14:	f001 fa5e 	bl	80030d4 <MX_TIM6_Init>
  MX_TIM12_Init();
 8001c18:	f001 fb40 	bl	800329c <MX_TIM12_Init>
  MX_TIM7_Init();
  MX_TIM6_Init();
  MX_TIM12_Init();
  /* USER CODE BEGIN 2 */
#endif
  ALL_Motors_Disable();
 8001c1c:	f002 fada 	bl	80041d4 <ALL_Motors_Disable>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001c20:	f00b f93e 	bl	800cea0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c24:	f7ff fbdc 	bl	80013e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c28:	f00b f95e 	bl	800cee8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <main+0x74>
	...

08001c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b094      	sub	sp, #80	; 0x50
 8001c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c36:	f107 0320 	add.w	r3, r7, #32
 8001c3a:	2230      	movs	r2, #48	; 0x30
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f00d ffdd 	bl	800fbfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c54:	2300      	movs	r3, #0
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	4b28      	ldr	r3, [pc, #160]	; (8001cfc <SystemClock_Config+0xcc>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	4a27      	ldr	r2, [pc, #156]	; (8001cfc <SystemClock_Config+0xcc>)
 8001c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c62:	6413      	str	r3, [r2, #64]	; 0x40
 8001c64:	4b25      	ldr	r3, [pc, #148]	; (8001cfc <SystemClock_Config+0xcc>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a21      	ldr	r2, [pc, #132]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c7e:	6013      	str	r3, [r2, #0]
 8001c80:	4b1f      	ldr	r3, [pc, #124]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c96:	2302      	movs	r3, #2
 8001c98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001ca4:	23a0      	movs	r3, #160	; 0xa0
 8001ca6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cac:	2304      	movs	r3, #4
 8001cae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb0:	f107 0320 	add.w	r3, r7, #32
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f008 fdd3 	bl	800a860 <HAL_RCC_OscConfig>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001cc0:	f000 feb4 	bl	8002a2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc4:	230f      	movs	r3, #15
 8001cc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cd0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001cd6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	2105      	movs	r1, #5
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f009 f834 	bl	800ad50 <HAL_RCC_ClockConfig>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cee:	f000 fe9d 	bl	8002a2c <Error_Handler>
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3750      	adds	r7, #80	; 0x50
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40007000 	.word	0x40007000

08001d04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a9e      	ldr	r2, [pc, #632]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d101      	bne.n	8001d1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d16:	f005 f8c1 	bl	8006e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM9) {	// 0.1ms
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a9c      	ldr	r2, [pc, #624]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d125      	bne.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x6c>
		uart_reieve_timeoutCount++;
 8001d24:	4b9b      	ldr	r3, [pc, #620]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	4a9a      	ldr	r2, [pc, #616]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d2c:	6013      	str	r3, [r2, #0]
		if( (USART_RX_STA&0x8000) || (USART_RX_STA==0) ){	// 
 8001d2e:	4b9a      	ldr	r3, [pc, #616]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	db03      	blt.n	8001d40 <HAL_TIM_PeriodElapsedCallback+0x3c>
 8001d38:	4b97      	ldr	r3, [pc, #604]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d106      	bne.n	8001d4e <HAL_TIM_PeriodElapsedCallback+0x4a>
			uart_reieve_timeoutCount = 0;
 8001d40:	4b94      	ldr	r3, [pc, #592]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 8001d46:	4895      	ldr	r0, [pc, #596]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001d48:	f009 fb14 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 8001d4c:	e010      	b.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x6c>
		}
		else{
			if(uart_reieve_timeoutCount > 1000){
 8001d4e:	4b91      	ldr	r3, [pc, #580]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d56:	d90b      	bls.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x6c>
				printf("[WRONG] Data Input Timeout ! \r\n");
 8001d58:	4891      	ldr	r0, [pc, #580]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001d5a:	f00e fcdd 	bl	8010718 <puts>
				uart_reieve_timeoutCount = 0;
 8001d5e:	4b8d      	ldr	r3, [pc, #564]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
				USART_RX_STA = 0;
 8001d64:	4b8c      	ldr	r3, [pc, #560]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	801a      	strh	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim9);
 8001d6a:	488c      	ldr	r0, [pc, #560]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001d6c:	f009 fb02 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			}
		}
	}

	if (htim->Instance == TIM10)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a8b      	ldr	r2, [pc, #556]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	f040 80c2 	bne.w	8001f00 <HAL_TIM_PeriodElapsedCallback+0x1fc>
	{
			timecount_TIM10++;
 8001d7c:	4b8a      	ldr	r3, [pc, #552]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	3301      	adds	r3, #1
 8001d82:	4a89      	ldr	r2, [pc, #548]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d84:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM10++;
 8001d86:	4b89      	ldr	r3, [pc, #548]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	4a87      	ldr	r2, [pc, #540]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001d8e:	6013      	str	r3, [r2, #0]
			if(timecount_TIM10 <= Pluse_High)
 8001d90:	4b85      	ldr	r3, [pc, #532]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b86      	ldr	r3, [pc, #536]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d805      	bhi.n	8001da8 <HAL_TIM_PeriodElapsedCallback+0xa4>
			{
				Motorpluse1_High();
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	2108      	movs	r1, #8
 8001da0:	4884      	ldr	r0, [pc, #528]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001da2:	f006 fb1d 	bl	80083e0 <HAL_GPIO_WritePin>
 8001da6:	e00a      	b.n	8001dbe <HAL_TIM_PeriodElapsedCallback+0xba>
			}
			else if(timecount_TIM10 > Pluse_High)
 8001da8:	4b7f      	ldr	r3, [pc, #508]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b80      	ldr	r3, [pc, #512]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d904      	bls.n	8001dbe <HAL_TIM_PeriodElapsedCallback+0xba>
			{
				Motorpluse1_Low();
 8001db4:	2200      	movs	r2, #0
 8001db6:	2108      	movs	r1, #8
 8001db8:	487e      	ldr	r0, [pc, #504]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001dba:	f006 fb11 	bl	80083e0 <HAL_GPIO_WritePin>
			}
			if(timecount_TIM10 >= Motor[1].StepperSpeedTMR)
 8001dbe:	4b7e      	ldr	r3, [pc, #504]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dc0:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8001dc4:	4b78      	ldr	r3, [pc, #480]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d843      	bhi.n	8001e54 <HAL_TIM_PeriodElapsedCallback+0x150>
			{
				timecount_TIM10 = 0 ;
 8001dcc:	4b76      	ldr	r3, [pc, #472]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
				Motor[1].NumberofSteps--;
 8001dd2:	4b79      	ldr	r3, [pc, #484]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dd4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	4a77      	ldr	r2, [pc, #476]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ddc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
				if (Motor[1].MotorDirection == 1){
 8001de0:	4b75      	ldr	r3, [pc, #468]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001de2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d11c      	bne.n	8001e24 <HAL_TIM_PeriodElapsedCallback+0x120>
					Motor[1].StepPosition++;
 8001dea:	4b73      	ldr	r3, [pc, #460]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001df0:	3301      	adds	r3, #1
 8001df2:	4a71      	ldr	r2, [pc, #452]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
					if (Motor[1].StepPosition >= Motor[1].StepsInOneCircle){
 8001df8:	4b6f      	ldr	r3, [pc, #444]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b6d      	ldr	r3, [pc, #436]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d324      	bcc.n	8001e54 <HAL_TIM_PeriodElapsedCallback+0x150>
						Motor[1].StepPosition = Motor[1].StepPosition - Motor[1].StepsInOneCircle ;
 8001e0a:	4b6b      	ldr	r3, [pc, #428]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b69      	ldr	r3, [pc, #420]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	4b66      	ldr	r3, [pc, #408]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8001e22:	e017      	b.n	8001e54 <HAL_TIM_PeriodElapsedCallback+0x150>
					}
				}
				else{
					Motor[1].StepPosition--;
 8001e24:	4b64      	ldr	r3, [pc, #400]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	4a62      	ldr	r2, [pc, #392]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e2e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
					if (Motor[1].StepPosition < 0){
 8001e32:	4b61      	ldr	r3, [pc, #388]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da0b      	bge.n	8001e54 <HAL_TIM_PeriodElapsedCallback+0x150>
						Motor[1].StepPosition = Motor[1].StepPosition + Motor[1].StepsInOneCircle ;
 8001e3c:	4b5e      	ldr	r3, [pc, #376]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e42:	461a      	mov	r2, r3
 8001e44:	4b5c      	ldr	r3, [pc, #368]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e4a:	4413      	add	r3, r2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4b5a      	ldr	r3, [pc, #360]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
					}
				}
			}
			if(Motor[1].StepPosition == Motor[1].TargetPosition)
 8001e54:	4b58      	ldr	r3, [pc, #352]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e56:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001e5a:	4b57      	ldr	r3, [pc, #348]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d10e      	bne.n	8001e82 <HAL_TIM_PeriodElapsedCallback+0x17e>
			{
				Motor[1].Status = 0;
 8001e64:	4b54      	ldr	r3, [pc, #336]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
				printf("---Motor1 Steps Position:%ld---\r\n",Motor[1].StepPosition);
 8001e6c:	4b52      	ldr	r3, [pc, #328]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e72:	4619      	mov	r1, r3
 8001e74:	4851      	ldr	r0, [pc, #324]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001e76:	f00e fbc9 	bl	801060c <iprintf>
				HAL_TIM_Base_Stop_IT(&htim10);
 8001e7a:	4851      	ldr	r0, [pc, #324]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001e7c:	f009 fa7a 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 8001e80:	e00b      	b.n	8001e9a <HAL_TIM_PeriodElapsedCallback+0x196>
			}
			else if (Motor[1].NumberofSteps <= 0){
 8001e82:	4b4d      	ldr	r3, [pc, #308]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e84:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d106      	bne.n	8001e9a <HAL_TIM_PeriodElapsedCallback+0x196>
				Motor[1].Status = 0;
 8001e8c:	4b4a      	ldr	r3, [pc, #296]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
				//printf("[WRONG]Motor1 Goto Target Position Failed!---Current_Position:%ld---\r\n",Motor[1].StepPosition);
				HAL_TIM_Base_Stop_IT(&htim10);
 8001e94:	484a      	ldr	r0, [pc, #296]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001e96:	f009 fa6d 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			}

			if (Motor[1].NumberofSteps > Motor[1].NumberofSteps_StopAccel)  // if.. begin Acceleration
 8001e9a:	4b47      	ldr	r3, [pc, #284]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e9c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001ea0:	4b45      	ldr	r3, [pc, #276]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ea2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d910      	bls.n	8001ecc <HAL_TIM_PeriodElapsedCallback+0x1c8>
			{
				if(AccelDecelcount_TIM10 >= Motor[1].AccelerationTimeTMR)
 8001eaa:	4b43      	ldr	r3, [pc, #268]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001eac:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8001eb0:	4b3e      	ldr	r3, [pc, #248]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	f200 85a7 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				{
					AccelDecelcount_TIM10=0;
 8001eba:	4b3c      	ldr	r3, [pc, #240]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[1]);
 8001ec0:	4940      	ldr	r1, [pc, #256]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	f002 fa64 	bl	8004390 <AccelDecel>
			}
	}
#endif

  /* USER CODE END Callback 1 */
}
 8001ec8:	f000 bd9e 	b.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
			else if (Motor[1].NumberofSteps < Motor[1].NumberofSteps_BeginDecel)  // if.. begin Deceleration
 8001ecc:	4b3a      	ldr	r3, [pc, #232]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ece:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001ed2:	4b39      	ldr	r3, [pc, #228]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ed4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	f080 8595 	bcs.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				if(AccelDecelcount_TIM10 >= Motor[1].DecelerationTimeTMR)
 8001ede:	4b36      	ldr	r3, [pc, #216]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ee0:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8001ee4:	4b31      	ldr	r3, [pc, #196]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	f200 858d 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM10=0;
 8001eee:	4b2f      	ldr	r3, [pc, #188]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[1]);
 8001ef4:	4933      	ldr	r1, [pc, #204]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001ef6:	2002      	movs	r0, #2
 8001ef8:	f002 fa4a 	bl	8004390 <AccelDecel>
}
 8001efc:	f000 bd84 	b.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
	else if (htim->Instance == TIM11)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a30      	ldr	r2, [pc, #192]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	f040 80c1 	bne.w	800208e <HAL_TIM_PeriodElapsedCallback+0x38a>
			timecount_TIM11++;
 8001f0c:	4b2f      	ldr	r3, [pc, #188]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	3301      	adds	r3, #1
 8001f12:	4a2e      	ldr	r2, [pc, #184]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f14:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM11++;
 8001f16:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	4a2c      	ldr	r2, [pc, #176]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001f1e:	6013      	str	r3, [r2, #0]
			if(timecount_TIM11 <= Pluse_High)
 8001f20:	4b2a      	ldr	r3, [pc, #168]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b22      	ldr	r3, [pc, #136]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d805      	bhi.n	8001f38 <HAL_TIM_PeriodElapsedCallback+0x234>
				Motorpluse2_High();
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	2140      	movs	r1, #64	; 0x40
 8001f30:	4820      	ldr	r0, [pc, #128]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001f32:	f006 fa55 	bl	80083e0 <HAL_GPIO_WritePin>
 8001f36:	e00a      	b.n	8001f4e <HAL_TIM_PeriodElapsedCallback+0x24a>
			else if(timecount_TIM11 > Pluse_High)
 8001f38:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4b1c      	ldr	r3, [pc, #112]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d904      	bls.n	8001f4e <HAL_TIM_PeriodElapsedCallback+0x24a>
				Motorpluse2_Low();
 8001f44:	2200      	movs	r2, #0
 8001f46:	2140      	movs	r1, #64	; 0x40
 8001f48:	481a      	ldr	r0, [pc, #104]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001f4a:	f006 fa49 	bl	80083e0 <HAL_GPIO_WritePin>
			if(timecount_TIM11 >= Motor[2].StepperSpeedTMR)
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f50:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001f54:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d842      	bhi.n	8001fe2 <HAL_TIM_PeriodElapsedCallback+0x2de>
				timecount_TIM11 = 0 ;
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
				Motor[2].NumberofSteps--;
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f64:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	4a13      	ldr	r2, [pc, #76]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f6c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
				if (Motor[2].MotorDirection == 1){
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f72:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d12c      	bne.n	8001fd4 <HAL_TIM_PeriodElapsedCallback+0x2d0>
					Motor[2].StepPosition++;
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f80:	3301      	adds	r3, #1
 8001f82:	4a0d      	ldr	r2, [pc, #52]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f84:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f88:	e02b      	b.n	8001fe2 <HAL_TIM_PeriodElapsedCallback+0x2de>
 8001f8a:	bf00      	nop
 8001f8c:	40010000 	.word	0x40010000
 8001f90:	40014000 	.word	0x40014000
 8001f94:	20000394 	.word	0x20000394
 8001f98:	2000079c 	.word	0x2000079c
 8001f9c:	20000584 	.word	0x20000584
 8001fa0:	0801266c 	.word	0x0801266c
 8001fa4:	40014400 	.word	0x40014400
 8001fa8:	20000398 	.word	0x20000398
 8001fac:	2000039c 	.word	0x2000039c
 8001fb0:	20000000 	.word	0x20000000
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	200008b0 	.word	0x200008b0
 8001fbc:	0801268c 	.word	0x0801268c
 8001fc0:	200005cc 	.word	0x200005cc
 8001fc4:	20000910 	.word	0x20000910
 8001fc8:	40014800 	.word	0x40014800
 8001fcc:	200003a0 	.word	0x200003a0
 8001fd0:	200003a4 	.word	0x200003a4
					Motor[2].StepPosition--;
 8001fd4:	4ba3      	ldr	r3, [pc, #652]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001fd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	4aa1      	ldr	r2, [pc, #644]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001fde:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
			if(Motor[2].StepPosition == Motor[2].TargetPosition){
 8001fe2:	4ba0      	ldr	r3, [pc, #640]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001fe4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8001fe8:	4b9e      	ldr	r3, [pc, #632]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001fea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d10e      	bne.n	8002010 <HAL_TIM_PeriodElapsedCallback+0x30c>
				Motor[2].Status = 0;
 8001ff2:	4b9c      	ldr	r3, [pc, #624]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				printf("---Motor2 Steps Position:%ld---\r\n",Motor[2].StepPosition);
 8001ffa:	4b9a      	ldr	r3, [pc, #616]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001ffc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002000:	4619      	mov	r1, r3
 8002002:	4899      	ldr	r0, [pc, #612]	; (8002268 <HAL_TIM_PeriodElapsedCallback+0x564>)
 8002004:	f00e fb02 	bl	801060c <iprintf>
				HAL_TIM_Base_Stop_IT(&htim11);
 8002008:	4898      	ldr	r0, [pc, #608]	; (800226c <HAL_TIM_PeriodElapsedCallback+0x568>)
 800200a:	f009 f9b3 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 800200e:	e00b      	b.n	8002028 <HAL_TIM_PeriodElapsedCallback+0x324>
			else if (Motor[2].NumberofSteps <= 0){
 8002010:	4b94      	ldr	r3, [pc, #592]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002012:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002016:	2b00      	cmp	r3, #0
 8002018:	d106      	bne.n	8002028 <HAL_TIM_PeriodElapsedCallback+0x324>
				Motor[2].Status = 0;
 800201a:	4b92      	ldr	r3, [pc, #584]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800201c:	2200      	movs	r2, #0
 800201e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				HAL_TIM_Base_Stop_IT(&htim11);
 8002022:	4892      	ldr	r0, [pc, #584]	; (800226c <HAL_TIM_PeriodElapsedCallback+0x568>)
 8002024:	f009 f9a6 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			if (Motor[2].NumberofSteps > Motor[2].NumberofSteps_StopAccel)
 8002028:	4b8e      	ldr	r3, [pc, #568]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800202a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800202e:	4b8d      	ldr	r3, [pc, #564]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002030:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002034:	429a      	cmp	r2, r3
 8002036:	d910      	bls.n	800205a <HAL_TIM_PeriodElapsedCallback+0x356>
				if(AccelDecelcount_TIM11 >= Motor[2].AccelerationTimeTMR)
 8002038:	4b8a      	ldr	r3, [pc, #552]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800203a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800203e:	4b8c      	ldr	r3, [pc, #560]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	f200 84e0 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM11=0;
 8002048:	4b89      	ldr	r3, [pc, #548]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[2]);
 800204e:	4989      	ldr	r1, [pc, #548]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8002050:	2001      	movs	r0, #1
 8002052:	f002 f99d 	bl	8004390 <AccelDecel>
}
 8002056:	f000 bcd7 	b.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
			else if (Motor[2].NumberofSteps < Motor[2].NumberofSteps_BeginDecel)
 800205a:	4b82      	ldr	r3, [pc, #520]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800205c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002060:	4b80      	ldr	r3, [pc, #512]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002062:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002066:	429a      	cmp	r2, r3
 8002068:	f080 84ce 	bcs.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				if(AccelDecelcount_TIM11 >= Motor[2].DecelerationTimeTMR)
 800206c:	4b7d      	ldr	r3, [pc, #500]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800206e:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002072:	4b7f      	ldr	r3, [pc, #508]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	f200 84c6 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM11=0;
 800207c:	4b7c      	ldr	r3, [pc, #496]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[2]);
 8002082:	497c      	ldr	r1, [pc, #496]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8002084:	2002      	movs	r0, #2
 8002086:	f002 f983 	bl	8004390 <AccelDecel>
}
 800208a:	f000 bcbd 	b.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
	else if (htim->Instance == TIM13)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a79      	ldr	r2, [pc, #484]	; (8002278 <HAL_TIM_PeriodElapsedCallback+0x574>)
 8002094:	4293      	cmp	r3, r2
 8002096:	f040 8140 	bne.w	800231a <HAL_TIM_PeriodElapsedCallback+0x616>
			timecount_TIM13++;
 800209a:	4b78      	ldr	r3, [pc, #480]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	3301      	adds	r3, #1
 80020a0:	4a76      	ldr	r2, [pc, #472]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80020a2:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM13++;
 80020a4:	4b76      	ldr	r3, [pc, #472]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	3301      	adds	r3, #1
 80020aa:	4a75      	ldr	r2, [pc, #468]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80020ac:	6013      	str	r3, [r2, #0]
			if (Motor[3].StepPosition > 7000){
 80020ae:	4b6d      	ldr	r3, [pc, #436]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020b0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80020b4:	f641 3258 	movw	r2, #7000	; 0x1b58
 80020b8:	4293      	cmp	r3, r2
 80020ba:	dd0d      	ble.n	80020d8 <HAL_TIM_PeriodElapsedCallback+0x3d4>
				printf("[WRONG]OverTrip!!!,Motor[3].StepPosition:%ld\r\n",Motor[3].StepPosition);
 80020bc:	4b69      	ldr	r3, [pc, #420]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020be:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80020c2:	4619      	mov	r1, r3
 80020c4:	486f      	ldr	r0, [pc, #444]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80020c6:	f00e faa1 	bl	801060c <iprintf>
				Motor[3].Status = 0;
 80020ca:	4b66      	ldr	r3, [pc, #408]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
				HAL_TIM_Base_Stop_IT(&htim13);
 80020d2:	486d      	ldr	r0, [pc, #436]	; (8002288 <HAL_TIM_PeriodElapsedCallback+0x584>)
 80020d4:	f009 f94e 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			if (DetectionTask_STATE == Cap0_Sample_State){
 80020d8:	4b6c      	ldr	r3, [pc, #432]	; (800228c <HAL_TIM_PeriodElapsedCallback+0x588>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b6f      	cmp	r3, #111	; 0x6f
 80020de:	d16b      	bne.n	80021b8 <HAL_TIM_PeriodElapsedCallback+0x4b4>
				switch (Follow_state){
 80020e0:	4b6b      	ldr	r3, [pc, #428]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d03a      	beq.n	800215e <HAL_TIM_PeriodElapsedCallback+0x45a>
 80020e8:	2b03      	cmp	r3, #3
 80020ea:	f300 848d 	bgt.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d003      	beq.n	80020fa <HAL_TIM_PeriodElapsedCallback+0x3f6>
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d02e      	beq.n	8002154 <HAL_TIM_PeriodElapsedCallback+0x450>
}
 80020f6:	f000 bc87 	b.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					if(timecount_TIM13 <= Pluse_High){
 80020fa:	4b60      	ldr	r3, [pc, #384]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4b65      	ldr	r3, [pc, #404]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d806      	bhi.n	8002114 <HAL_TIM_PeriodElapsedCallback+0x410>
						Motorpluse3_High();
 8002106:	2201      	movs	r2, #1
 8002108:	f44f 7100 	mov.w	r1, #512	; 0x200
 800210c:	4862      	ldr	r0, [pc, #392]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x594>)
 800210e:	f006 f967 	bl	80083e0 <HAL_GPIO_WritePin>
 8002112:	e00b      	b.n	800212c <HAL_TIM_PeriodElapsedCallback+0x428>
					else if(timecount_TIM13 > Pluse_High){
 8002114:	4b59      	ldr	r3, [pc, #356]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b5e      	ldr	r3, [pc, #376]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d905      	bls.n	800212c <HAL_TIM_PeriodElapsedCallback+0x428>
						Motorpluse3_Low();
 8002120:	2200      	movs	r2, #0
 8002122:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002126:	485c      	ldr	r0, [pc, #368]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8002128:	f006 f95a 	bl	80083e0 <HAL_GPIO_WritePin>
					if(timecount_TIM13 >= Motor[3].StepperSpeedTMR){
 800212c:	4b4d      	ldr	r3, [pc, #308]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800212e:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8002132:	4b52      	ldr	r3, [pc, #328]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	f200 8463 	bhi.w	8002a02 <HAL_TIM_PeriodElapsedCallback+0xcfe>
						timecount_TIM13 = 0 ;
 800213c:	4b4f      	ldr	r3, [pc, #316]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
						Motor[3].StepPosition++;
 8002142:	4b48      	ldr	r3, [pc, #288]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002144:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002148:	3301      	adds	r3, #1
 800214a:	4a46      	ldr	r2, [pc, #280]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800214c:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
					break;
 8002150:	f000 bc57 	b.w	8002a02 <HAL_TIM_PeriodElapsedCallback+0xcfe>
					timecount_TIM13 = 0 ;
 8002154:	4b49      	ldr	r3, [pc, #292]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
					break;
 800215a:	f000 bc55 	b.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					if(timecount_TIM13 <= Pluse_High){
 800215e:	4b47      	ldr	r3, [pc, #284]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	4b4c      	ldr	r3, [pc, #304]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d806      	bhi.n	8002178 <HAL_TIM_PeriodElapsedCallback+0x474>
						Motorpluse3_High();
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002170:	4849      	ldr	r0, [pc, #292]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8002172:	f006 f935 	bl	80083e0 <HAL_GPIO_WritePin>
 8002176:	e00b      	b.n	8002190 <HAL_TIM_PeriodElapsedCallback+0x48c>
					else if(timecount_TIM13 > Pluse_High){
 8002178:	4b40      	ldr	r3, [pc, #256]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b45      	ldr	r3, [pc, #276]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	429a      	cmp	r2, r3
 8002182:	d905      	bls.n	8002190 <HAL_TIM_PeriodElapsedCallback+0x48c>
						Motorpluse3_Low();
 8002184:	2200      	movs	r2, #0
 8002186:	f44f 7100 	mov.w	r1, #512	; 0x200
 800218a:	4843      	ldr	r0, [pc, #268]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x594>)
 800218c:	f006 f928 	bl	80083e0 <HAL_GPIO_WritePin>
					if(timecount_TIM13 >= Motor[3].StepperSpeedTMR){
 8002190:	4b34      	ldr	r3, [pc, #208]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002192:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8002196:	4b39      	ldr	r3, [pc, #228]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	f200 8433 	bhi.w	8002a06 <HAL_TIM_PeriodElapsedCallback+0xd02>
						timecount_TIM13 = 0 ;
 80021a0:	4b36      	ldr	r3, [pc, #216]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
							Motor[3].StepPosition--;
 80021a6:	4b2f      	ldr	r3, [pc, #188]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80021a8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80021ac:	3b01      	subs	r3, #1
 80021ae:	4a2d      	ldr	r2, [pc, #180]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80021b0:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
					break;
 80021b4:	f000 bc27 	b.w	8002a06 <HAL_TIM_PeriodElapsedCallback+0xd02>
				if(timecount_TIM13 <= Pluse_High){
 80021b8:	4b30      	ldr	r3, [pc, #192]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b35      	ldr	r3, [pc, #212]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d806      	bhi.n	80021d2 <HAL_TIM_PeriodElapsedCallback+0x4ce>
					Motorpluse3_High();
 80021c4:	2201      	movs	r2, #1
 80021c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021ca:	4833      	ldr	r0, [pc, #204]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x594>)
 80021cc:	f006 f908 	bl	80083e0 <HAL_GPIO_WritePin>
 80021d0:	e00b      	b.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x4e6>
				else if(timecount_TIM13 > Pluse_High){
 80021d2:	4b2a      	ldr	r3, [pc, #168]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	4b2f      	ldr	r3, [pc, #188]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d905      	bls.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x4e6>
					Motorpluse3_Low();
 80021de:	2200      	movs	r2, #0
 80021e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021e4:	482c      	ldr	r0, [pc, #176]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x594>)
 80021e6:	f006 f8fb 	bl	80083e0 <HAL_GPIO_WritePin>
				if(timecount_TIM13 >= Motor[3].StepperSpeedTMR){
 80021ea:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80021ec:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 80021f0:	4b22      	ldr	r3, [pc, #136]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d81d      	bhi.n	8002234 <HAL_TIM_PeriodElapsedCallback+0x530>
					timecount_TIM13 = 0 ;
 80021f8:	4b20      	ldr	r3, [pc, #128]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x578>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
					Motor[3].NumberofSteps--;
 80021fe:	4b19      	ldr	r3, [pc, #100]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002200:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8002204:	3b01      	subs	r3, #1
 8002206:	4a17      	ldr	r2, [pc, #92]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002208:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
					if (Motor[3].MotorDirection == 1){
 800220c:	4b15      	ldr	r3, [pc, #84]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800220e:	f893 3141 	ldrb.w	r3, [r3, #321]	; 0x141
 8002212:	2b01      	cmp	r3, #1
 8002214:	d107      	bne.n	8002226 <HAL_TIM_PeriodElapsedCallback+0x522>
						Motor[3].StepPosition++;
 8002216:	4b13      	ldr	r3, [pc, #76]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002218:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800221c:	3301      	adds	r3, #1
 800221e:	4a11      	ldr	r2, [pc, #68]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002220:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8002224:	e006      	b.n	8002234 <HAL_TIM_PeriodElapsedCallback+0x530>
						Motor[3].StepPosition--;
 8002226:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002228:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800222c:	3b01      	subs	r3, #1
 800222e:	4a0d      	ldr	r2, [pc, #52]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002230:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
				if(Motor[3].StepPosition == Motor[3].TargetPosition){
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002236:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800223a:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800223c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8002240:	429a      	cmp	r2, r3
 8002242:	d12d      	bne.n	80022a0 <HAL_TIM_PeriodElapsedCallback+0x59c>
					Motor[3].Status = 0;
 8002244:	4b07      	ldr	r3, [pc, #28]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
					printf("---Motor3 Steps Position:%ld---\r\n",Motor[3].StepPosition);
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800224e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002252:	4619      	mov	r1, r3
 8002254:	4811      	ldr	r0, [pc, #68]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002256:	f00e f9d9 	bl	801060c <iprintf>
					HAL_TIM_Base_Stop_IT(&htim13);
 800225a:	480b      	ldr	r0, [pc, #44]	; (8002288 <HAL_TIM_PeriodElapsedCallback+0x584>)
 800225c:	f009 f88a 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 8002260:	e02a      	b.n	80022b8 <HAL_TIM_PeriodElapsedCallback+0x5b4>
 8002262:	bf00      	nop
 8002264:	200008b0 	.word	0x200008b0
 8002268:	080126b0 	.word	0x080126b0
 800226c:	20000614 	.word	0x20000614
 8002270:	200003a4 	.word	0x200003a4
 8002274:	20000970 	.word	0x20000970
 8002278:	40001c00 	.word	0x40001c00
 800227c:	200003a8 	.word	0x200003a8
 8002280:	200003ac 	.word	0x200003ac
 8002284:	080126d4 	.word	0x080126d4
 8002288:	200006a4 	.word	0x200006a4
 800228c:	20000c71 	.word	0x20000c71
 8002290:	20000c70 	.word	0x20000c70
 8002294:	20000000 	.word	0x20000000
 8002298:	40020400 	.word	0x40020400
 800229c:	08012704 	.word	0x08012704
				else if (Motor[3].NumberofSteps <= 0){
 80022a0:	4b9f      	ldr	r3, [pc, #636]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022a2:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d106      	bne.n	80022b8 <HAL_TIM_PeriodElapsedCallback+0x5b4>
					Motor[3].Status = 0;
 80022aa:	4b9d      	ldr	r3, [pc, #628]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
					HAL_TIM_Base_Stop_IT(&htim13);
 80022b2:	489c      	ldr	r0, [pc, #624]	; (8002524 <HAL_TIM_PeriodElapsedCallback+0x820>)
 80022b4:	f009 f85e 	bl	800b374 <HAL_TIM_Base_Stop_IT>
				if (Motor[3].NumberofSteps > Motor[3].NumberofSteps_StopAccel){
 80022b8:	4b99      	ldr	r3, [pc, #612]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022ba:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 80022be:	4b98      	ldr	r3, [pc, #608]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022c0:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d90f      	bls.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x5e4>
					if(AccelDecelcount_TIM13 >= Motor[3].AccelerationTimeTMR){
 80022c8:	4b95      	ldr	r3, [pc, #596]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022ca:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 80022ce:	4b96      	ldr	r3, [pc, #600]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0x824>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	f200 8398 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
						AccelDecelcount_TIM13=0;
 80022d8:	4b93      	ldr	r3, [pc, #588]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0x824>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
						AccelDecel(ACCEL,&Motor[3]);
 80022de:	4993      	ldr	r1, [pc, #588]	; (800252c <HAL_TIM_PeriodElapsedCallback+0x828>)
 80022e0:	2001      	movs	r0, #1
 80022e2:	f002 f855 	bl	8004390 <AccelDecel>
}
 80022e6:	e38f      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				else if (Motor[3].NumberofSteps < Motor[3].NumberofSteps_BeginDecel){
 80022e8:	4b8d      	ldr	r3, [pc, #564]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022ea:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 80022ee:	4b8c      	ldr	r3, [pc, #560]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022f0:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80022f4:	429a      	cmp	r2, r3
 80022f6:	f080 8387 	bcs.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					if(AccelDecelcount_TIM13 >= Motor[3].DecelerationTimeTMR){
 80022fa:	4b89      	ldr	r3, [pc, #548]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80022fc:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8002300:	4b89      	ldr	r3, [pc, #548]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0x824>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	f200 837f 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
						AccelDecelcount_TIM13=0;
 800230a:	4b87      	ldr	r3, [pc, #540]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0x824>)
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
						AccelDecel(DECEL,&Motor[3]);
 8002310:	4986      	ldr	r1, [pc, #536]	; (800252c <HAL_TIM_PeriodElapsedCallback+0x828>)
 8002312:	2002      	movs	r0, #2
 8002314:	f002 f83c 	bl	8004390 <AccelDecel>
}
 8002318:	e376      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
	else if (htim->Instance == TIM14)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a84      	ldr	r2, [pc, #528]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x82c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	f040 8093 	bne.w	800244c <HAL_TIM_PeriodElapsedCallback+0x748>
			timecount_TIM14++;
 8002326:	4b83      	ldr	r3, [pc, #524]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x830>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	3301      	adds	r3, #1
 800232c:	4a81      	ldr	r2, [pc, #516]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x830>)
 800232e:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM14++;
 8002330:	4b81      	ldr	r3, [pc, #516]	; (8002538 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	3301      	adds	r3, #1
 8002336:	4a80      	ldr	r2, [pc, #512]	; (8002538 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8002338:	6013      	str	r3, [r2, #0]
			if(timecount_TIM14 <= Pluse_High)
 800233a:	4b7e      	ldr	r3, [pc, #504]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x830>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	4b7f      	ldr	r3, [pc, #508]	; (800253c <HAL_TIM_PeriodElapsedCallback+0x838>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	429a      	cmp	r2, r3
 8002344:	d805      	bhi.n	8002352 <HAL_TIM_PeriodElapsedCallback+0x64e>
				Motorpluse4_High();
 8002346:	2201      	movs	r2, #1
 8002348:	2104      	movs	r1, #4
 800234a:	487d      	ldr	r0, [pc, #500]	; (8002540 <HAL_TIM_PeriodElapsedCallback+0x83c>)
 800234c:	f006 f848 	bl	80083e0 <HAL_GPIO_WritePin>
 8002350:	e00a      	b.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x664>
			else if(timecount_TIM14 > Pluse_High)
 8002352:	4b78      	ldr	r3, [pc, #480]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x830>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	4b79      	ldr	r3, [pc, #484]	; (800253c <HAL_TIM_PeriodElapsedCallback+0x838>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	d904      	bls.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x664>
				Motorpluse4_Low();
 800235e:	2200      	movs	r2, #0
 8002360:	2104      	movs	r1, #4
 8002362:	4877      	ldr	r0, [pc, #476]	; (8002540 <HAL_TIM_PeriodElapsedCallback+0x83c>)
 8002364:	f006 f83c 	bl	80083e0 <HAL_GPIO_WritePin>
			if(timecount_TIM14 >= Motor[4].StepperSpeedTMR)
 8002368:	4b6d      	ldr	r3, [pc, #436]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800236a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 800236e:	4b71      	ldr	r3, [pc, #452]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x830>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d81d      	bhi.n	80023b2 <HAL_TIM_PeriodElapsedCallback+0x6ae>
				timecount_TIM14 = 0 ;
 8002376:	4b6f      	ldr	r3, [pc, #444]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x830>)
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
				Motor[4].NumberofSteps--;
 800237c:	4b68      	ldr	r3, [pc, #416]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800237e:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 8002382:	3b01      	subs	r3, #1
 8002384:	4a66      	ldr	r2, [pc, #408]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8002386:	f8c2 31cc 	str.w	r3, [r2, #460]	; 0x1cc
				if (Motor[4].MotorDirection == 1){
 800238a:	4b65      	ldr	r3, [pc, #404]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800238c:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8002390:	2b01      	cmp	r3, #1
 8002392:	d107      	bne.n	80023a4 <HAL_TIM_PeriodElapsedCallback+0x6a0>
					Motor[4].StepPosition++;
 8002394:	4b62      	ldr	r3, [pc, #392]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8002396:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800239a:	3301      	adds	r3, #1
 800239c:	4a60      	ldr	r2, [pc, #384]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800239e:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
 80023a2:	e006      	b.n	80023b2 <HAL_TIM_PeriodElapsedCallback+0x6ae>
					Motor[4].StepPosition--;
 80023a4:	4b5e      	ldr	r3, [pc, #376]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023a6:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80023aa:	3b01      	subs	r3, #1
 80023ac:	4a5c      	ldr	r2, [pc, #368]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023ae:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
			if(Motor[4].StepPosition == Motor[4].TargetPosition)
 80023b2:	4b5b      	ldr	r3, [pc, #364]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023b4:	f8d3 21a8 	ldr.w	r2, [r3, #424]	; 0x1a8
 80023b8:	4b59      	ldr	r3, [pc, #356]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023ba:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 80023be:	429a      	cmp	r2, r3
 80023c0:	d107      	bne.n	80023d2 <HAL_TIM_PeriodElapsedCallback+0x6ce>
				Motor[4].Status = 0;
 80023c2:	4b57      	ldr	r3, [pc, #348]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
				HAL_TIM_Base_Stop_IT(&htim14);
 80023ca:	485e      	ldr	r0, [pc, #376]	; (8002544 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80023cc:	f008 ffd2 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 80023d0:	e00b      	b.n	80023ea <HAL_TIM_PeriodElapsedCallback+0x6e6>
			else if (Motor[4].NumberofSteps <= 0){
 80023d2:	4b53      	ldr	r3, [pc, #332]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023d4:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d106      	bne.n	80023ea <HAL_TIM_PeriodElapsedCallback+0x6e6>
				Motor[4].Status = 0;
 80023dc:	4b50      	ldr	r3, [pc, #320]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
				HAL_TIM_Base_Stop_IT(&htim14);
 80023e4:	4857      	ldr	r0, [pc, #348]	; (8002544 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80023e6:	f008 ffc5 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			if (Motor[4].NumberofSteps > Motor[4].NumberofSteps_StopAccel)
 80023ea:	4b4d      	ldr	r3, [pc, #308]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023ec:	f8d3 21cc 	ldr.w	r2, [r3, #460]	; 0x1cc
 80023f0:	4b4b      	ldr	r3, [pc, #300]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023f2:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d90f      	bls.n	800241a <HAL_TIM_PeriodElapsedCallback+0x716>
				if(AccelDecelcount_TIM14 >= Motor[4].AccelerationTimeTMR)
 80023fa:	4b49      	ldr	r3, [pc, #292]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 80023fc:	f8d3 21d8 	ldr.w	r2, [r3, #472]	; 0x1d8
 8002400:	4b4d      	ldr	r3, [pc, #308]	; (8002538 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	f200 82ff 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM14=0;
 800240a:	4b4b      	ldr	r3, [pc, #300]	; (8002538 <HAL_TIM_PeriodElapsedCallback+0x834>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[4]);
 8002410:	494d      	ldr	r1, [pc, #308]	; (8002548 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8002412:	2001      	movs	r0, #1
 8002414:	f001 ffbc 	bl	8004390 <AccelDecel>
}
 8002418:	e2f6      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
			else if (Motor[4].NumberofSteps < Motor[4].NumberofSteps_BeginDecel)
 800241a:	4b41      	ldr	r3, [pc, #260]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800241c:	f8d3 21cc 	ldr.w	r2, [r3, #460]	; 0x1cc
 8002420:	4b3f      	ldr	r3, [pc, #252]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8002422:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8002426:	429a      	cmp	r2, r3
 8002428:	f080 82ee 	bcs.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				if(AccelDecelcount_TIM14 >= Motor[4].DecelerationTimeTMR)
 800242c:	4b3c      	ldr	r3, [pc, #240]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800242e:	f8d3 21dc 	ldr.w	r2, [r3, #476]	; 0x1dc
 8002432:	4b41      	ldr	r3, [pc, #260]	; (8002538 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	f200 82e6 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM14=0;
 800243c:	4b3e      	ldr	r3, [pc, #248]	; (8002538 <HAL_TIM_PeriodElapsedCallback+0x834>)
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[4]);
 8002442:	4941      	ldr	r1, [pc, #260]	; (8002548 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8002444:	2002      	movs	r0, #2
 8002446:	f001 ffa3 	bl	8004390 <AccelDecel>
}
 800244a:	e2dd      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
	else if (htim->Instance == TIM6)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a3e      	ldr	r2, [pc, #248]	; (800254c <HAL_TIM_PeriodElapsedCallback+0x848>)
 8002452:	4293      	cmp	r3, r2
 8002454:	f040 80fb 	bne.w	800264e <HAL_TIM_PeriodElapsedCallback+0x94a>
			timecount_TIM6++;
 8002458:	4b3d      	ldr	r3, [pc, #244]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	3301      	adds	r3, #1
 800245e:	4a3c      	ldr	r2, [pc, #240]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 8002460:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM6++;
 8002462:	4b3c      	ldr	r3, [pc, #240]	; (8002554 <HAL_TIM_PeriodElapsedCallback+0x850>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	3301      	adds	r3, #1
 8002468:	4a3a      	ldr	r2, [pc, #232]	; (8002554 <HAL_TIM_PeriodElapsedCallback+0x850>)
 800246a:	6013      	str	r3, [r2, #0]
			if(timecount_TIM6 >= Motor[5].StepperSpeedTMR)
 800246c:	4b2c      	ldr	r3, [pc, #176]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800246e:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 8002472:	4b37      	ldr	r3, [pc, #220]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	429a      	cmp	r2, r3
 8002478:	f200 8091 	bhi.w	800259e <HAL_TIM_PeriodElapsedCallback+0x89a>
				timecount_TIM6 = 0 ;
 800247c:	4b34      	ldr	r3, [pc, #208]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
				if (Motor[5].MotorDirection == 1){
 8002482:	4b27      	ldr	r3, [pc, #156]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8002484:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002488:	2b01      	cmp	r3, #1
 800248a:	d127      	bne.n	80024dc <HAL_TIM_PeriodElapsedCallback+0x7d8>
					switch ( Motor5_State )
 800248c:	4b32      	ldr	r3, [pc, #200]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	3b01      	subs	r3, #1
 8002492:	2b03      	cmp	r3, #3
 8002494:	d868      	bhi.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
 8002496:	a201      	add	r2, pc, #4	; (adr r2, 800249c <HAL_TIM_PeriodElapsedCallback+0x798>)
 8002498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249c:	080024ad 	.word	0x080024ad
 80024a0:	080024b9 	.word	0x080024b9
 80024a4:	080024c5 	.word	0x080024c5
 80024a8:	080024d1 	.word	0x080024d1
						Motor5_AB();
 80024ac:	f001 fd66 	bl	8003f7c <Motor5_AB>
						Motor5_State = 2 ;
 80024b0:	4b29      	ldr	r3, [pc, #164]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 80024b2:	2202      	movs	r2, #2
 80024b4:	701a      	strb	r2, [r3, #0]
						break;
 80024b6:	e057      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
						Motor5_Ab();
 80024b8:	f001 fdba 	bl	8004030 <Motor5_Ab>
						Motor5_State = 3 ;
 80024bc:	4b26      	ldr	r3, [pc, #152]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 80024be:	2203      	movs	r2, #3
 80024c0:	701a      	strb	r2, [r3, #0]
						break;
 80024c2:	e051      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
						Motor5_ab();
 80024c4:	f001 fd96 	bl	8003ff4 <Motor5_ab>
						Motor5_State = 4 ;
 80024c8:	4b23      	ldr	r3, [pc, #140]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 80024ca:	2204      	movs	r2, #4
 80024cc:	701a      	strb	r2, [r3, #0]
						break;
 80024ce:	e04b      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
						Motor5_aB();
 80024d0:	f001 fd72 	bl	8003fb8 <Motor5_aB>
						Motor5_State = 1 ;
 80024d4:	4b20      	ldr	r3, [pc, #128]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	701a      	strb	r2, [r3, #0]
						break;
 80024da:	e045      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
					switch ( Motor5_State )
 80024dc:	4b1e      	ldr	r3, [pc, #120]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	3b01      	subs	r3, #1
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	d840      	bhi.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
 80024e6:	a201      	add	r2, pc, #4	; (adr r2, 80024ec <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 80024e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ec:	080024fd 	.word	0x080024fd
 80024f0:	08002509 	.word	0x08002509
 80024f4:	08002515 	.word	0x08002515
 80024f8:	0800255d 	.word	0x0800255d
						Motor5_AB();
 80024fc:	f001 fd3e 	bl	8003f7c <Motor5_AB>
						Motor5_State = 2 ;
 8002500:	4b15      	ldr	r3, [pc, #84]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 8002502:	2202      	movs	r2, #2
 8002504:	701a      	strb	r2, [r3, #0]
						break;
 8002506:	e02f      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
						Motor5_aB();
 8002508:	f001 fd56 	bl	8003fb8 <Motor5_aB>
						Motor5_State = 3 ;
 800250c:	4b12      	ldr	r3, [pc, #72]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 800250e:	2203      	movs	r2, #3
 8002510:	701a      	strb	r2, [r3, #0]
						break;
 8002512:	e029      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
						Motor5_ab();
 8002514:	f001 fd6e 	bl	8003ff4 <Motor5_ab>
						Motor5_State = 4 ;
 8002518:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x854>)
 800251a:	2204      	movs	r2, #4
 800251c:	701a      	strb	r2, [r3, #0]
						break;
 800251e:	e023      	b.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x864>
 8002520:	200008b0 	.word	0x200008b0
 8002524:	200006a4 	.word	0x200006a4
 8002528:	200003ac 	.word	0x200003ac
 800252c:	200009d0 	.word	0x200009d0
 8002530:	40002000 	.word	0x40002000
 8002534:	200003b0 	.word	0x200003b0
 8002538:	200003b4 	.word	0x200003b4
 800253c:	20000000 	.word	0x20000000
 8002540:	40021000 	.word	0x40021000
 8002544:	200006ec 	.word	0x200006ec
 8002548:	20000a30 	.word	0x20000a30
 800254c:	40001000 	.word	0x40001000
 8002550:	200003b8 	.word	0x200003b8
 8002554:	200003bc 	.word	0x200003bc
 8002558:	20000004 	.word	0x20000004
						Motor5_Ab();
 800255c:	f001 fd68 	bl	8004030 <Motor5_Ab>
						Motor5_State = 1 ;
 8002560:	4bac      	ldr	r3, [pc, #688]	; (8002814 <HAL_TIM_PeriodElapsedCallback+0xb10>)
 8002562:	2201      	movs	r2, #1
 8002564:	701a      	strb	r2, [r3, #0]
						break;
 8002566:	bf00      	nop
				Motor[5].NumberofSteps--;
 8002568:	4bab      	ldr	r3, [pc, #684]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800256a:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800256e:	3b01      	subs	r3, #1
 8002570:	4aa9      	ldr	r2, [pc, #676]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002572:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
				if (Motor[5].MotorDirection == 1){
 8002576:	4ba8      	ldr	r3, [pc, #672]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002578:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800257c:	2b01      	cmp	r3, #1
 800257e:	d107      	bne.n	8002590 <HAL_TIM_PeriodElapsedCallback+0x88c>
					Motor[5].StepPosition++;
 8002580:	4ba5      	ldr	r3, [pc, #660]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002582:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002586:	3301      	adds	r3, #1
 8002588:	4aa3      	ldr	r2, [pc, #652]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800258a:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
 800258e:	e006      	b.n	800259e <HAL_TIM_PeriodElapsedCallback+0x89a>
					Motor[5].StepPosition--;
 8002590:	4ba1      	ldr	r3, [pc, #644]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002592:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002596:	3b01      	subs	r3, #1
 8002598:	4a9f      	ldr	r2, [pc, #636]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800259a:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
			if(Motor[5].StepPosition == Motor[5].TargetPosition){
 800259e:	4b9e      	ldr	r3, [pc, #632]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025a0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80025a4:	4b9c      	ldr	r3, [pc, #624]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025a6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d110      	bne.n	80025d0 <HAL_TIM_PeriodElapsedCallback+0x8cc>
				Motor[5].Status = 0;
 80025ae:	4b9a      	ldr	r3, [pc, #616]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
				Motor5_Release();
 80025b6:	f001 fd59 	bl	800406c <Motor5_Release>
				printf("---Motor5 Steps Position:%ld---\r\n",Motor[5].StepPosition);
 80025ba:	4b97      	ldr	r3, [pc, #604]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025bc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80025c0:	4619      	mov	r1, r3
 80025c2:	4896      	ldr	r0, [pc, #600]	; (800281c <HAL_TIM_PeriodElapsedCallback+0xb18>)
 80025c4:	f00e f822 	bl	801060c <iprintf>
				HAL_TIM_Base_Stop_IT(&htim6);
 80025c8:	4895      	ldr	r0, [pc, #596]	; (8002820 <HAL_TIM_PeriodElapsedCallback+0xb1c>)
 80025ca:	f008 fed3 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 80025ce:	e00d      	b.n	80025ec <HAL_TIM_PeriodElapsedCallback+0x8e8>
			else if (Motor[5].NumberofSteps <= 0){
 80025d0:	4b91      	ldr	r3, [pc, #580]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025d2:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d108      	bne.n	80025ec <HAL_TIM_PeriodElapsedCallback+0x8e8>
				Motor[5].Status = 0;
 80025da:	4b8f      	ldr	r3, [pc, #572]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025dc:	2200      	movs	r2, #0
 80025de:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
				Motor5_Release();
 80025e2:	f001 fd43 	bl	800406c <Motor5_Release>
				HAL_TIM_Base_Stop_IT(&htim6);
 80025e6:	488e      	ldr	r0, [pc, #568]	; (8002820 <HAL_TIM_PeriodElapsedCallback+0xb1c>)
 80025e8:	f008 fec4 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			if (Motor[5].NumberofSteps > Motor[5].NumberofSteps_StopAccel){
 80025ec:	4b8a      	ldr	r3, [pc, #552]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025ee:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80025f2:	4b89      	ldr	r3, [pc, #548]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025f4:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d90f      	bls.n	800261c <HAL_TIM_PeriodElapsedCallback+0x918>
				if(AccelDecelcount_TIM6 >= Motor[5].AccelerationTimeTMR){
 80025fc:	4b86      	ldr	r3, [pc, #536]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80025fe:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 8002602:	4b88      	ldr	r3, [pc, #544]	; (8002824 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	f200 81fe 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM6=0;
 800260c:	4b85      	ldr	r3, [pc, #532]	; (8002824 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[5]);
 8002612:	4985      	ldr	r1, [pc, #532]	; (8002828 <HAL_TIM_PeriodElapsedCallback+0xb24>)
 8002614:	2001      	movs	r0, #1
 8002616:	f001 febb 	bl	8004390 <AccelDecel>
}
 800261a:	e1f5      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
			else if (Motor[5].NumberofSteps < Motor[5].NumberofSteps_BeginDecel){
 800261c:	4b7e      	ldr	r3, [pc, #504]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800261e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8002622:	4b7d      	ldr	r3, [pc, #500]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002624:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8002628:	429a      	cmp	r2, r3
 800262a:	f080 81ed 	bcs.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				if(AccelDecelcount_TIM6 >= Motor[5].DecelerationTimeTMR){
 800262e:	4b7a      	ldr	r3, [pc, #488]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002630:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 8002634:	4b7b      	ldr	r3, [pc, #492]	; (8002824 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	f200 81e5 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM6=0;
 800263e:	4b79      	ldr	r3, [pc, #484]	; (8002824 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[5]);
 8002644:	4978      	ldr	r1, [pc, #480]	; (8002828 <HAL_TIM_PeriodElapsedCallback+0xb24>)
 8002646:	2002      	movs	r0, #2
 8002648:	f001 fea2 	bl	8004390 <AccelDecel>
}
 800264c:	e1dc      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
	else if (htim->Instance == TIM7)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a76      	ldr	r2, [pc, #472]	; (800282c <HAL_TIM_PeriodElapsedCallback+0xb28>)
 8002654:	4293      	cmp	r3, r2
 8002656:	f040 80f7 	bne.w	8002848 <HAL_TIM_PeriodElapsedCallback+0xb44>
			timecount_TIM7++;
 800265a:	4b75      	ldr	r3, [pc, #468]	; (8002830 <HAL_TIM_PeriodElapsedCallback+0xb2c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	3301      	adds	r3, #1
 8002660:	4a73      	ldr	r2, [pc, #460]	; (8002830 <HAL_TIM_PeriodElapsedCallback+0xb2c>)
 8002662:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM7++;
 8002664:	4b73      	ldr	r3, [pc, #460]	; (8002834 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	3301      	adds	r3, #1
 800266a:	4a72      	ldr	r2, [pc, #456]	; (8002834 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 800266c:	6013      	str	r3, [r2, #0]
			if(timecount_TIM7 >= Motor[6].StepperSpeedTMR)
 800266e:	4b6a      	ldr	r3, [pc, #424]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002670:	f8d3 2288 	ldr.w	r2, [r3, #648]	; 0x288
 8002674:	4b6e      	ldr	r3, [pc, #440]	; (8002830 <HAL_TIM_PeriodElapsedCallback+0xb2c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d873      	bhi.n	8002764 <HAL_TIM_PeriodElapsedCallback+0xa60>
				timecount_TIM7 = 0 ;
 800267c:	4b6c      	ldr	r3, [pc, #432]	; (8002830 <HAL_TIM_PeriodElapsedCallback+0xb2c>)
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
				Motor[6].NumberofSteps--;
 8002682:	4b65      	ldr	r3, [pc, #404]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002684:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8002688:	3b01      	subs	r3, #1
 800268a:	4a63      	ldr	r2, [pc, #396]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800268c:	f8c2 328c 	str.w	r3, [r2, #652]	; 0x28c
				if (Motor[6].MotorDirection == 1){
 8002690:	4b61      	ldr	r3, [pc, #388]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002692:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8002696:	2b01      	cmp	r3, #1
 8002698:	d128      	bne.n	80026ec <HAL_TIM_PeriodElapsedCallback+0x9e8>
					switch ( Motor6_State )
 800269a:	4b67      	ldr	r3, [pc, #412]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	3b01      	subs	r3, #1
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d84b      	bhi.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
 80026a4:	a201      	add	r2, pc, #4	; (adr r2, 80026ac <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 80026a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026aa:	bf00      	nop
 80026ac:	080026bd 	.word	0x080026bd
 80026b0:	080026c9 	.word	0x080026c9
 80026b4:	080026d5 	.word	0x080026d5
 80026b8:	080026e1 	.word	0x080026e1
						Motor6_AB();
 80026bc:	f001 fcf4 	bl	80040a8 <Motor6_AB>
						Motor6_State = 2 ;
 80026c0:	4b5d      	ldr	r3, [pc, #372]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 80026c2:	2202      	movs	r2, #2
 80026c4:	701a      	strb	r2, [r3, #0]
						break;
 80026c6:	e039      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
						Motor6_Ab();
 80026c8:	f001 fd48 	bl	800415c <Motor6_Ab>
						Motor6_State = 3 ;
 80026cc:	4b5a      	ldr	r3, [pc, #360]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 80026ce:	2203      	movs	r2, #3
 80026d0:	701a      	strb	r2, [r3, #0]
						break;
 80026d2:	e033      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
						Motor6_ab();
 80026d4:	f001 fd24 	bl	8004120 <Motor6_ab>
						Motor6_State = 4 ;
 80026d8:	4b57      	ldr	r3, [pc, #348]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 80026da:	2204      	movs	r2, #4
 80026dc:	701a      	strb	r2, [r3, #0]
						break;
 80026de:	e02d      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
						Motor6_aB();
 80026e0:	f001 fd00 	bl	80040e4 <Motor6_aB>
						Motor6_State = 1 ;
 80026e4:	4b54      	ldr	r3, [pc, #336]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
						break;
 80026ea:	e027      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
					switch ( Motor6_State )
 80026ec:	4b52      	ldr	r3, [pc, #328]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d822      	bhi.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
 80026f6:	a201      	add	r2, pc, #4	; (adr r2, 80026fc <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 80026f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026fc:	0800270d 	.word	0x0800270d
 8002700:	08002719 	.word	0x08002719
 8002704:	08002725 	.word	0x08002725
 8002708:	08002731 	.word	0x08002731
						Motor6_AB();
 800270c:	f001 fccc 	bl	80040a8 <Motor6_AB>
						Motor6_State = 2 ;
 8002710:	4b49      	ldr	r3, [pc, #292]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 8002712:	2202      	movs	r2, #2
 8002714:	701a      	strb	r2, [r3, #0]
						break;
 8002716:	e011      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
						Motor6_aB();
 8002718:	f001 fce4 	bl	80040e4 <Motor6_aB>
						Motor6_State = 3 ;
 800271c:	4b46      	ldr	r3, [pc, #280]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 800271e:	2203      	movs	r2, #3
 8002720:	701a      	strb	r2, [r3, #0]
						break;
 8002722:	e00b      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
						Motor6_ab();
 8002724:	f001 fcfc 	bl	8004120 <Motor6_ab>
						Motor6_State = 4 ;
 8002728:	4b43      	ldr	r3, [pc, #268]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 800272a:	2204      	movs	r2, #4
 800272c:	701a      	strb	r2, [r3, #0]
						break;
 800272e:	e005      	b.n	800273c <HAL_TIM_PeriodElapsedCallback+0xa38>
						Motor6_Ab();
 8002730:	f001 fd14 	bl	800415c <Motor6_Ab>
						Motor6_State = 1 ;
 8002734:	4b40      	ldr	r3, [pc, #256]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
						break;
 800273a:	bf00      	nop
				if (Motor[6].MotorDirection == 1){
 800273c:	4b36      	ldr	r3, [pc, #216]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800273e:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8002742:	2b01      	cmp	r3, #1
 8002744:	d107      	bne.n	8002756 <HAL_TIM_PeriodElapsedCallback+0xa52>
					Motor[6].StepPosition++;
 8002746:	4b34      	ldr	r3, [pc, #208]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002748:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800274c:	3301      	adds	r3, #1
 800274e:	4a32      	ldr	r2, [pc, #200]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002750:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
 8002754:	e006      	b.n	8002764 <HAL_TIM_PeriodElapsedCallback+0xa60>
					Motor[6].StepPosition--;
 8002756:	4b30      	ldr	r3, [pc, #192]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002758:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800275c:	3b01      	subs	r3, #1
 800275e:	4a2e      	ldr	r2, [pc, #184]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002760:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
			if(Motor[6].StepPosition == Motor[6].TargetPosition){
 8002764:	4b2c      	ldr	r3, [pc, #176]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002766:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800276a:	4b2b      	ldr	r3, [pc, #172]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800276c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8002770:	429a      	cmp	r2, r3
 8002772:	d110      	bne.n	8002796 <HAL_TIM_PeriodElapsedCallback+0xa92>
				Motor[6].Status = 0;
 8002774:	4b28      	ldr	r3, [pc, #160]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
				Motor6_Release();
 800277c:	f001 fd0c 	bl	8004198 <Motor6_Release>
				printf("---Motor[6] Steps Position:%ld---\r\n",Motor[6].StepPosition);
 8002780:	4b25      	ldr	r3, [pc, #148]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002782:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8002786:	4619      	mov	r1, r3
 8002788:	482c      	ldr	r0, [pc, #176]	; (800283c <HAL_TIM_PeriodElapsedCallback+0xb38>)
 800278a:	f00d ff3f 	bl	801060c <iprintf>
				HAL_TIM_Base_Stop_IT(&htim7);
 800278e:	482c      	ldr	r0, [pc, #176]	; (8002840 <HAL_TIM_PeriodElapsedCallback+0xb3c>)
 8002790:	f008 fdf0 	bl	800b374 <HAL_TIM_Base_Stop_IT>
 8002794:	e00d      	b.n	80027b2 <HAL_TIM_PeriodElapsedCallback+0xaae>
			else if (Motor[6].NumberofSteps <= 0){
 8002796:	4b20      	ldr	r3, [pc, #128]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8002798:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800279c:	2b00      	cmp	r3, #0
 800279e:	d108      	bne.n	80027b2 <HAL_TIM_PeriodElapsedCallback+0xaae>
				Motor[6].Status = 0;
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
				Motor6_Release();
 80027a8:	f001 fcf6 	bl	8004198 <Motor6_Release>
				HAL_TIM_Base_Stop_IT(&htim7);
 80027ac:	4824      	ldr	r0, [pc, #144]	; (8002840 <HAL_TIM_PeriodElapsedCallback+0xb3c>)
 80027ae:	f008 fde1 	bl	800b374 <HAL_TIM_Base_Stop_IT>
			if (Motor[6].NumberofSteps > Motor[6].NumberofSteps_StopAccel){
 80027b2:	4b19      	ldr	r3, [pc, #100]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027b4:	f8d3 228c 	ldr.w	r2, [r3, #652]	; 0x28c
 80027b8:	4b17      	ldr	r3, [pc, #92]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027ba:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80027be:	429a      	cmp	r2, r3
 80027c0:	d90f      	bls.n	80027e2 <HAL_TIM_PeriodElapsedCallback+0xade>
				if(AccelDecelcount_TIM7 >= Motor[6].AccelerationTimeTMR){
 80027c2:	4b15      	ldr	r3, [pc, #84]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027c4:	f8d3 2298 	ldr.w	r2, [r3, #664]	; 0x298
 80027c8:	4b1a      	ldr	r3, [pc, #104]	; (8002834 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	f200 811b 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM7=0;
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[6]);
 80027d8:	491a      	ldr	r1, [pc, #104]	; (8002844 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 80027da:	2001      	movs	r0, #1
 80027dc:	f001 fdd8 	bl	8004390 <AccelDecel>
}
 80027e0:	e112      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
			else if (Motor[6].NumberofSteps < Motor[6].NumberofSteps_BeginDecel){
 80027e2:	4b0d      	ldr	r3, [pc, #52]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027e4:	f8d3 228c 	ldr.w	r2, [r3, #652]	; 0x28c
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80027ee:	429a      	cmp	r2, r3
 80027f0:	f080 810a 	bcs.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				if(AccelDecelcount_TIM7 >= Motor[6].DecelerationTimeTMR){
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80027f6:	f8d3 229c 	ldr.w	r2, [r3, #668]	; 0x29c
 80027fa:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	429a      	cmp	r2, r3
 8002800:	f200 8102 	bhi.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					AccelDecelcount_TIM7=0;
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[6]);
 800280a:	490e      	ldr	r1, [pc, #56]	; (8002844 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 800280c:	2002      	movs	r0, #2
 800280e:	f001 fdbf 	bl	8004390 <AccelDecel>
}
 8002812:	e0f9      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
 8002814:	20000004 	.word	0x20000004
 8002818:	200008b0 	.word	0x200008b0
 800281c:	08012728 	.word	0x08012728
 8002820:	200004f4 	.word	0x200004f4
 8002824:	200003bc 	.word	0x200003bc
 8002828:	20000a90 	.word	0x20000a90
 800282c:	40001400 	.word	0x40001400
 8002830:	200003c0 	.word	0x200003c0
 8002834:	200003c4 	.word	0x200003c4
 8002838:	20000005 	.word	0x20000005
 800283c:	0801274c 	.word	0x0801274c
 8002840:	2000053c 	.word	0x2000053c
 8002844:	20000af0 	.word	0x20000af0
	else if (htim->Instance == TIM12)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a70      	ldr	r2, [pc, #448]	; (8002a10 <HAL_TIM_PeriodElapsedCallback+0xd0c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	f040 80da 	bne.w	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
			timecount_TIM12_DCM7++;
 8002854:	4b6f      	ldr	r3, [pc, #444]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	3301      	adds	r3, #1
 800285a:	4a6e      	ldr	r2, [pc, #440]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 800285c:	6013      	str	r3, [r2, #0]
			timecount_TIM12_DCM8++;
 800285e:	4b6e      	ldr	r3, [pc, #440]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	3301      	adds	r3, #1
 8002864:	4a6c      	ldr	r2, [pc, #432]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 8002866:	6013      	str	r3, [r2, #0]
			if (Motor[7].Status){
 8002868:	4b6c      	ldr	r3, [pc, #432]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 800286a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d060      	beq.n	8002934 <HAL_TIM_PeriodElapsedCallback+0xc30>
				if(timecount_TIM12_DCM7 <= Motor[7].AccelerationTimeTMR)
 8002872:	4b6a      	ldr	r3, [pc, #424]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8002874:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 8002878:	4b66      	ldr	r3, [pc, #408]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	429a      	cmp	r2, r3
 800287e:	d323      	bcc.n	80028c8 <HAL_TIM_PeriodElapsedCallback+0xbc4>
					switch( Motor[7].Status ){
 8002880:	4b66      	ldr	r3, [pc, #408]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8002882:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8002886:	2b03      	cmp	r3, #3
 8002888:	d012      	beq.n	80028b0 <HAL_TIM_PeriodElapsedCallback+0xbac>
 800288a:	2b03      	cmp	r3, #3
 800288c:	dc48      	bgt.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
 800288e:	2b01      	cmp	r3, #1
 8002890:	d008      	beq.n	80028a4 <HAL_TIM_PeriodElapsedCallback+0xba0>
 8002892:	2b02      	cmp	r3, #2
 8002894:	d144      	bne.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
						VM7_IN1_H();
 8002896:	2201      	movs	r2, #1
 8002898:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800289c:	4860      	ldr	r0, [pc, #384]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 800289e:	f005 fd9f 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80028a2:	e03d      	b.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
						VM7_IN4_H();
 80028a4:	2201      	movs	r2, #1
 80028a6:	2102      	movs	r1, #2
 80028a8:	485d      	ldr	r0, [pc, #372]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 80028aa:	f005 fd99 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80028ae:	e037      	b.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
						VM7_IN1_H();
 80028b0:	2201      	movs	r2, #1
 80028b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028b6:	485a      	ldr	r0, [pc, #360]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 80028b8:	f005 fd92 	bl	80083e0 <HAL_GPIO_WritePin>
						VM7_IN4_H();
 80028bc:	2201      	movs	r2, #1
 80028be:	2102      	movs	r1, #2
 80028c0:	4857      	ldr	r0, [pc, #348]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 80028c2:	f005 fd8d 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80028c6:	e02b      	b.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
				else if(timecount_TIM12_DCM7 > Motor[7].AccelerationTimeTMR)
 80028c8:	4b54      	ldr	r3, [pc, #336]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 80028ca:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 80028ce:	4b51      	ldr	r3, [pc, #324]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d223      	bcs.n	800291e <HAL_TIM_PeriodElapsedCallback+0xc1a>
					switch( Motor[7].Status ){
 80028d6:	4b51      	ldr	r3, [pc, #324]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 80028d8:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80028dc:	2b03      	cmp	r3, #3
 80028de:	d012      	beq.n	8002906 <HAL_TIM_PeriodElapsedCallback+0xc02>
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	dc1d      	bgt.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d008      	beq.n	80028fa <HAL_TIM_PeriodElapsedCallback+0xbf6>
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d119      	bne.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
						VM7_IN1_L();
 80028ec:	2200      	movs	r2, #0
 80028ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028f2:	484b      	ldr	r0, [pc, #300]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 80028f4:	f005 fd74 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80028f8:	e012      	b.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
						VM7_IN4_L();
 80028fa:	2200      	movs	r2, #0
 80028fc:	2102      	movs	r1, #2
 80028fe:	4848      	ldr	r0, [pc, #288]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 8002900:	f005 fd6e 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 8002904:	e00c      	b.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
						VM7_IN1_L();
 8002906:	2200      	movs	r2, #0
 8002908:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800290c:	4844      	ldr	r0, [pc, #272]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 800290e:	f005 fd67 	bl	80083e0 <HAL_GPIO_WritePin>
						VM7_IN4_L();
 8002912:	2200      	movs	r2, #0
 8002914:	2102      	movs	r1, #2
 8002916:	4842      	ldr	r0, [pc, #264]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 8002918:	f005 fd62 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 800291c:	e000      	b.n	8002920 <HAL_TIM_PeriodElapsedCallback+0xc1c>
				}
 800291e:	bf00      	nop
				if(timecount_TIM12_DCM7 >= Motor[7].StepperSpeedTMR)
 8002920:	4b3e      	ldr	r3, [pc, #248]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8002922:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8002926:	4b3b      	ldr	r3, [pc, #236]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d802      	bhi.n	8002934 <HAL_TIM_PeriodElapsedCallback+0xc30>
					timecount_TIM12_DCM7 = 0 ;
 800292e:	4b39      	ldr	r3, [pc, #228]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
			if (Motor[8].Status){
 8002934:	4b39      	ldr	r3, [pc, #228]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8002936:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800293a:	2b00      	cmp	r3, #0
 800293c:	d064      	beq.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
				if(timecount_TIM12_DCM8 <= Motor[8].AccelerationTimeTMR)
 800293e:	4b37      	ldr	r3, [pc, #220]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8002940:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 8002944:	4b34      	ldr	r3, [pc, #208]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d323      	bcc.n	8002994 <HAL_TIM_PeriodElapsedCallback+0xc90>
					switch( Motor[8].Status ){
 800294c:	4b33      	ldr	r3, [pc, #204]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 800294e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8002952:	2b03      	cmp	r3, #3
 8002954:	d012      	beq.n	800297c <HAL_TIM_PeriodElapsedCallback+0xc78>
 8002956:	2b03      	cmp	r3, #3
 8002958:	dc48      	bgt.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
 800295a:	2b01      	cmp	r3, #1
 800295c:	d008      	beq.n	8002970 <HAL_TIM_PeriodElapsedCallback+0xc6c>
 800295e:	2b02      	cmp	r3, #2
 8002960:	d144      	bne.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
						VM8_IN1_H();
 8002962:	2201      	movs	r2, #1
 8002964:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002968:	482e      	ldr	r0, [pc, #184]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0xd20>)
 800296a:	f005 fd39 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 800296e:	e03d      	b.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
						VM8_IN4_H();
 8002970:	2201      	movs	r2, #1
 8002972:	2108      	movs	r1, #8
 8002974:	482c      	ldr	r0, [pc, #176]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0xd24>)
 8002976:	f005 fd33 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 800297a:	e037      	b.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
						VM8_IN1_H();
 800297c:	2201      	movs	r2, #1
 800297e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002982:	4828      	ldr	r0, [pc, #160]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0xd20>)
 8002984:	f005 fd2c 	bl	80083e0 <HAL_GPIO_WritePin>
						VM8_IN4_H();
 8002988:	2201      	movs	r2, #1
 800298a:	2108      	movs	r1, #8
 800298c:	4826      	ldr	r0, [pc, #152]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0xd24>)
 800298e:	f005 fd27 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 8002992:	e02b      	b.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
				else if(timecount_TIM12_DCM8 > Motor[8].AccelerationTimeTMR)
 8002994:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8002996:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 800299a:	4b1f      	ldr	r3, [pc, #124]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d223      	bcs.n	80029ea <HAL_TIM_PeriodElapsedCallback+0xce6>
					switch( Motor[8].Status ){
 80029a2:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 80029a4:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d012      	beq.n	80029d2 <HAL_TIM_PeriodElapsedCallback+0xcce>
 80029ac:	2b03      	cmp	r3, #3
 80029ae:	dc1d      	bgt.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d008      	beq.n	80029c6 <HAL_TIM_PeriodElapsedCallback+0xcc2>
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d119      	bne.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
						VM8_IN1_L();
 80029b8:	2200      	movs	r2, #0
 80029ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80029be:	4819      	ldr	r0, [pc, #100]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0xd20>)
 80029c0:	f005 fd0e 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80029c4:	e012      	b.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
						VM8_IN4_L();
 80029c6:	2200      	movs	r2, #0
 80029c8:	2108      	movs	r1, #8
 80029ca:	4817      	ldr	r0, [pc, #92]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0xd24>)
 80029cc:	f005 fd08 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80029d0:	e00c      	b.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
						VM8_IN1_L();
 80029d2:	2200      	movs	r2, #0
 80029d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80029d8:	4812      	ldr	r0, [pc, #72]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0xd20>)
 80029da:	f005 fd01 	bl	80083e0 <HAL_GPIO_WritePin>
						VM8_IN4_L();
 80029de:	2200      	movs	r2, #0
 80029e0:	2108      	movs	r1, #8
 80029e2:	4811      	ldr	r0, [pc, #68]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0xd24>)
 80029e4:	f005 fcfc 	bl	80083e0 <HAL_GPIO_WritePin>
						break;
 80029e8:	e000      	b.n	80029ec <HAL_TIM_PeriodElapsedCallback+0xce8>
				}
 80029ea:	bf00      	nop
				if(timecount_TIM12_DCM8 >= Motor[8].StepperSpeedTMR)
 80029ec:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0xd18>)
 80029ee:	f8d3 2348 	ldr.w	r2, [r3, #840]	; 0x348
 80029f2:	4b09      	ldr	r3, [pc, #36]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d806      	bhi.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					timecount_TIM12_DCM8 = 0 ;
 80029fa:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
}
 8002a00:	e002      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					break;
 8002a02:	bf00      	nop
 8002a04:	e000      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0xd04>
					break;
 8002a06:	bf00      	nop
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40001800 	.word	0x40001800
 8002a14:	200003c8 	.word	0x200003c8
 8002a18:	200003cc 	.word	0x200003cc
 8002a1c:	200008b0 	.word	0x200008b0
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020c00 	.word	0x40020c00
 8002a28:	40020000 	.word	0x40020000

08002a2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a30:	b672      	cpsid	i
}
 8002a32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a34:	e7fe      	b.n	8002a34 <Error_Handler+0x8>
	...

08002a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
 8002a42:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <HAL_MspInit+0x54>)
 8002a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a46:	4a11      	ldr	r2, [pc, #68]	; (8002a8c <HAL_MspInit+0x54>)
 8002a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a4e:	4b0f      	ldr	r3, [pc, #60]	; (8002a8c <HAL_MspInit+0x54>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a56:	607b      	str	r3, [r7, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	603b      	str	r3, [r7, #0]
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <HAL_MspInit+0x54>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <HAL_MspInit+0x54>)
 8002a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a68:	6413      	str	r3, [r2, #64]	; 0x40
 8002a6a:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <HAL_MspInit+0x54>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a72:	603b      	str	r3, [r7, #0]
 8002a74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a76:	2200      	movs	r2, #0
 8002a78:	210f      	movs	r1, #15
 8002a7a:	f06f 0001 	mvn.w	r0, #1
 8002a7e:	f004 fe67 	bl	8007750 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a82:	bf00      	nop
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40023800 	.word	0x40023800

08002a90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08c      	sub	sp, #48	; 0x30
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	6879      	ldr	r1, [r7, #4]
 8002aa4:	2019      	movs	r0, #25
 8002aa6:	f004 fe53 	bl	8007750 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002aaa:	2019      	movs	r0, #25
 8002aac:	f004 fe6c 	bl	8007788 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	4b1f      	ldr	r3, [pc, #124]	; (8002b34 <HAL_InitTick+0xa4>)
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab8:	4a1e      	ldr	r2, [pc, #120]	; (8002b34 <HAL_InitTick+0xa4>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	6453      	str	r3, [r2, #68]	; 0x44
 8002ac0:	4b1c      	ldr	r3, [pc, #112]	; (8002b34 <HAL_InitTick+0xa4>)
 8002ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002acc:	f107 0210 	add.w	r2, r7, #16
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	4611      	mov	r1, r2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f008 fb5a 	bl	800b190 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002adc:	f008 fb44 	bl	800b168 <HAL_RCC_GetPCLK2Freq>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae8:	4a13      	ldr	r2, [pc, #76]	; (8002b38 <HAL_InitTick+0xa8>)
 8002aea:	fba2 2303 	umull	r2, r3, r2, r3
 8002aee:	0c9b      	lsrs	r3, r3, #18
 8002af0:	3b01      	subs	r3, #1
 8002af2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002af4:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <HAL_InitTick+0xac>)
 8002af6:	4a12      	ldr	r2, [pc, #72]	; (8002b40 <HAL_InitTick+0xb0>)
 8002af8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002afa:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <HAL_InitTick+0xac>)
 8002afc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b00:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b02:	4a0e      	ldr	r2, [pc, #56]	; (8002b3c <HAL_InitTick+0xac>)
 8002b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b06:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b08:	4b0c      	ldr	r3, [pc, #48]	; (8002b3c <HAL_InitTick+0xac>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0e:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <HAL_InitTick+0xac>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002b14:	4809      	ldr	r0, [pc, #36]	; (8002b3c <HAL_InitTick+0xac>)
 8002b16:	f008 fb6d 	bl	800b1f4 <HAL_TIM_Base_Init>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d104      	bne.n	8002b2a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002b20:	4806      	ldr	r0, [pc, #24]	; (8002b3c <HAL_InitTick+0xac>)
 8002b22:	f008 fbb7 	bl	800b294 <HAL_TIM_Base_Start_IT>
 8002b26:	4603      	mov	r3, r0
 8002b28:	e000      	b.n	8002b2c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3730      	adds	r7, #48	; 0x30
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40023800 	.word	0x40023800
 8002b38:	431bde83 	.word	0x431bde83
 8002b3c:	200003d0 	.word	0x200003d0
 8002b40:	40010000 	.word	0x40010000

08002b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b48:	e7fe      	b.n	8002b48 <NMI_Handler+0x4>

08002b4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b4e:	e7fe      	b.n	8002b4e <HardFault_Handler+0x4>

08002b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b54:	e7fe      	b.n	8002b54 <MemManage_Handler+0x4>

08002b56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b56:	b480      	push	{r7}
 8002b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b5a:	e7fe      	b.n	8002b5a <BusFault_Handler+0x4>

08002b5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b60:	e7fe      	b.n	8002b60 <UsageFault_Handler+0x4>

08002b62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b62:	b480      	push	{r7}
 8002b64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Liquid_Detect_Pin);
 8002b74:	2001      	movs	r0, #1
 8002b76:	f005 fc67 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN1_Pin);
 8002b82:	2008      	movs	r0, #8
 8002b84:	f005 fc60 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN2_Pin);
 8002b90:	2010      	movs	r0, #16
 8002b92:	f005 fc59 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002ba0:	4802      	ldr	r0, [pc, #8]	; (8002bac <DMA1_Stream2_IRQHandler+0x10>)
 8002ba2:	f005 f81f 	bl	8007be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20000334 	.word	0x20000334

08002bb0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN3_Pin);
 8002bb4:	2020      	movs	r0, #32
 8002bb6:	f005 fc47 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN4_Pin);
 8002bba:	2040      	movs	r0, #64	; 0x40
 8002bbc:	f005 fc44 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN5_Pin);
 8002bc0:	2080      	movs	r0, #128	; 0x80
 8002bc2:	f005 fc41 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN6_Pin);
 8002bc6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002bca:	f005 fc3d 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002bda:	f008 fca0 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000584 	.word	0x20000584

08002be8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bec:	4803      	ldr	r0, [pc, #12]	; (8002bfc <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002bee:	f008 fc96 	bl	800b51e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002bf2:	4803      	ldr	r0, [pc, #12]	; (8002c00 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002bf4:	f008 fc93 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	200003d0 	.word	0x200003d0
 8002c00:	200005cc 	.word	0x200005cc

08002c04 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002c0a:	f008 fc88 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000614 	.word	0x20000614

08002c18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
#ifdef JiaYangZhen_EncoderMode
	Motor[3].StepPosition = Encoder3_0position_number - (__HAL_TIM_GET_COUNTER(&htim3)) ;
#endif

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <TIM3_IRQHandler+0x10>)
 8002c1e:	f008 fc7e 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000464 	.word	0x20000464

08002c2c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
#ifdef JiaYangZhen_EncoderMode
	Motor[2].StepPosition = __HAL_TIM_GET_COUNTER(&htim4) - Encoder2_0position_number ;
#endif

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c30:	4802      	ldr	r0, [pc, #8]	; (8002c3c <TIM4_IRQHandler+0x10>)
 8002c32:	f008 fc74 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	200004ac 	.word	0x200004ac

08002c40 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002c44:	4802      	ldr	r0, [pc, #8]	; (8002c50 <I2C2_EV_IRQHandler+0x10>)
 8002c46:	f005 ff13 	bl	8008a70 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	200002e0 	.word	0x200002e0

08002c54 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002c58:	4802      	ldr	r0, [pc, #8]	; (8002c64 <I2C2_ER_IRQHandler+0x10>)
 8002c5a:	f006 f87a 	bl	8008d52 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	200002e0 	.word	0x200002e0

08002c68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN7_Pin);
 8002c6c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002c70:	f005 fbea 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN8_Pin);
 8002c74:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002c78:	f005 fbe6 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN9_Pin);
 8002c7c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c80:	f005 fbe2 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN10_Pin);
 8002c84:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c88:	f005 fbde 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN11_Pin);
 8002c8c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002c90:	f005 fbda 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN12_Pin);
 8002c94:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002c98:	f005 fbd6 	bl	8008448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c9c:	bf00      	nop
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8002ca4:	4802      	ldr	r0, [pc, #8]	; (8002cb0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8002ca6:	f008 fc3a 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2000065c 	.word	0x2000065c

08002cb4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002cb8:	4802      	ldr	r0, [pc, #8]	; (8002cc4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002cba:	f008 fc30 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200006a4 	.word	0x200006a4

08002cc8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8002cce:	f008 fc26 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	200006ec 	.word	0x200006ec

08002cdc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002ce0:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <UART5_IRQHandler+0x18>)
 8002ce2:	f009 f931 	bl	800bf48 <HAL_UART_IRQHandler>
//  while(HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1) != HAL_OK)	//RxXferCount 1
//  {
//	 timeout++; 	//
//	 if(timeout>HAL_MAX_DELAY) break;
//  }
  	HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1);
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	4903      	ldr	r1, [pc, #12]	; (8002cf8 <UART5_IRQHandler+0x1c>)
 8002cea:	4802      	ldr	r0, [pc, #8]	; (8002cf4 <UART5_IRQHandler+0x18>)
 8002cec:	f009 f8fc 	bl	800bee8 <HAL_UART_Receive_IT>

  /* USER CODE END UART5_IRQn 1 */
}
 8002cf0:	bf00      	nop
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	200007e4 	.word	0x200007e4
 8002cf8:	20000734 	.word	0x20000734

08002cfc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002d00:	4803      	ldr	r0, [pc, #12]	; (8002d10 <TIM6_DAC_IRQHandler+0x14>)
 8002d02:	f004 fd71 	bl	80077e8 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8002d06:	4803      	ldr	r0, [pc, #12]	; (8002d14 <TIM6_DAC_IRQHandler+0x18>)
 8002d08:	f008 fc09 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	200002bc 	.word	0x200002bc
 8002d14:	200004f4 	.word	0x200004f4

08002d18 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002d1c:	4802      	ldr	r0, [pc, #8]	; (8002d28 <TIM7_IRQHandler+0x10>)
 8002d1e:	f008 fbfe 	bl	800b51e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	2000053c 	.word	0x2000053c

08002d2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
	return 1;
 8002d30:	2301      	movs	r3, #1
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <_kill>:

int _kill(int pid, int sig)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d46:	f00c fe29 	bl	800f99c <__errno>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2216      	movs	r2, #22
 8002d4e:	601a      	str	r2, [r3, #0]
	return -1;
 8002d50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <_exit>:

void _exit (int status)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f7ff ffe7 	bl	8002d3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d6e:	e7fe      	b.n	8002d6e <_exit+0x12>

08002d70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	617b      	str	r3, [r7, #20]
 8002d80:	e00a      	b.n	8002d98 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d82:	f3af 8000 	nop.w
 8002d86:	4601      	mov	r1, r0
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	60ba      	str	r2, [r7, #8]
 8002d8e:	b2ca      	uxtb	r2, r1
 8002d90:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	3301      	adds	r3, #1
 8002d96:	617b      	str	r3, [r7, #20]
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	dbf0      	blt.n	8002d82 <_read+0x12>
	}

return len;
 8002da0:	687b      	ldr	r3, [r7, #4]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b086      	sub	sp, #24
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	e009      	b.n	8002dd0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	60ba      	str	r2, [r7, #8]
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fe fee5 	bl	8001b94 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	dbf1      	blt.n	8002dbc <_write+0x12>
	}
	return len;
 8002dd8:	687b      	ldr	r3, [r7, #4]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <_close>:

int _close(int file)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
	return -1;
 8002dea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
 8002e02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e0a:	605a      	str	r2, [r3, #4]
	return 0;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <_isatty>:

int _isatty(int file)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
	return 1;
 8002e22:	2301      	movs	r3, #1
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
	return 0;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
	...

08002e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e54:	4a14      	ldr	r2, [pc, #80]	; (8002ea8 <_sbrk+0x5c>)
 8002e56:	4b15      	ldr	r3, [pc, #84]	; (8002eac <_sbrk+0x60>)
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e60:	4b13      	ldr	r3, [pc, #76]	; (8002eb0 <_sbrk+0x64>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d102      	bne.n	8002e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e68:	4b11      	ldr	r3, [pc, #68]	; (8002eb0 <_sbrk+0x64>)
 8002e6a:	4a12      	ldr	r2, [pc, #72]	; (8002eb4 <_sbrk+0x68>)
 8002e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e6e:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <_sbrk+0x64>)
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4413      	add	r3, r2
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d207      	bcs.n	8002e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e7c:	f00c fd8e 	bl	800f99c <__errno>
 8002e80:	4603      	mov	r3, r0
 8002e82:	220c      	movs	r2, #12
 8002e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e86:	f04f 33ff 	mov.w	r3, #4294967295
 8002e8a:	e009      	b.n	8002ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e8c:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <_sbrk+0x64>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <_sbrk+0x64>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4413      	add	r3, r2
 8002e9a:	4a05      	ldr	r2, [pc, #20]	; (8002eb0 <_sbrk+0x64>)
 8002e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	20020000 	.word	0x20020000
 8002eac:	00000400 	.word	0x00000400
 8002eb0:	20000418 	.word	0x20000418
 8002eb4:	20005710 	.word	0x20005710

08002eb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ebc:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <SystemInit+0x20>)
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec2:	4a05      	ldr	r2, [pc, #20]	; (8002ed8 <SystemInit+0x20>)
 8002ec4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ec8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ecc:	bf00      	nop
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08c      	sub	sp, #48	; 0x30
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ee2:	f107 030c 	add.w	r3, r7, #12
 8002ee6:	2224      	movs	r2, #36	; 0x24
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f00c fe87 	bl	800fbfe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef0:	1d3b      	adds	r3, r7, #4
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ef8:	4b21      	ldr	r3, [pc, #132]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002efa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002efe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8002f00:	4b1f      	ldr	r3, [pc, #124]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f02:	2203      	movs	r2, #3
 8002f04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f06:	4b1e      	ldr	r3, [pc, #120]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002f0c:	4b1c      	ldr	r3, [pc, #112]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f14:	4b1a      	ldr	r3, [pc, #104]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1a:	4b19      	ldr	r3, [pc, #100]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002f20:	2301      	movs	r3, #1
 8002f22:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002f24:	2300      	movs	r3, #0
 8002f26:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002f34:	2300      	movs	r3, #0
 8002f36:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002f44:	f107 030c 	add.w	r3, r7, #12
 8002f48:	4619      	mov	r1, r3
 8002f4a:	480d      	ldr	r0, [pc, #52]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f4c:	f008 fa41 	bl	800b3d2 <HAL_TIM_Encoder_Init>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002f56:	f7ff fd69 	bl	8002a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f62:	1d3b      	adds	r3, r7, #4
 8002f64:	4619      	mov	r1, r3
 8002f66:	4806      	ldr	r0, [pc, #24]	; (8002f80 <MX_TIM2_Init+0xa4>)
 8002f68:	f008 fe0a 	bl	800bb80 <HAL_TIMEx_MasterConfigSynchronization>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002f72:	f7ff fd5b 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f76:	bf00      	nop
 8002f78:	3730      	adds	r7, #48	; 0x30
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	2000041c 	.word	0x2000041c

08002f84 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08c      	sub	sp, #48	; 0x30
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f8a:	f107 030c 	add.w	r3, r7, #12
 8002f8e:	2224      	movs	r2, #36	; 0x24
 8002f90:	2100      	movs	r1, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	f00c fe33 	bl	800fbfe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f98:	1d3b      	adds	r3, r7, #4
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002fa0:	4b20      	ldr	r3, [pc, #128]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002fa2:	4a21      	ldr	r2, [pc, #132]	; (8003028 <MX_TIM3_Init+0xa4>)
 8002fa4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8002fa6:	4b1f      	ldr	r3, [pc, #124]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002fa8:	2203      	movs	r2, #3
 8002faa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fac:	4b1d      	ldr	r3, [pc, #116]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002fb2:	4b1c      	ldr	r3, [pc, #112]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002fb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fb8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fba:	4b1a      	ldr	r3, [pc, #104]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fc0:	4b18      	ldr	r3, [pc, #96]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002fd6:	230f      	movs	r3, #15
 8002fd8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8002fe6:	230f      	movs	r3, #15
 8002fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002fea:	f107 030c 	add.w	r3, r7, #12
 8002fee:	4619      	mov	r1, r3
 8002ff0:	480c      	ldr	r0, [pc, #48]	; (8003024 <MX_TIM3_Init+0xa0>)
 8002ff2:	f008 f9ee 	bl	800b3d2 <HAL_TIM_Encoder_Init>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002ffc:	f7ff fd16 	bl	8002a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003000:	2300      	movs	r3, #0
 8003002:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003004:	2300      	movs	r3, #0
 8003006:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003008:	1d3b      	adds	r3, r7, #4
 800300a:	4619      	mov	r1, r3
 800300c:	4805      	ldr	r0, [pc, #20]	; (8003024 <MX_TIM3_Init+0xa0>)
 800300e:	f008 fdb7 	bl	800bb80 <HAL_TIMEx_MasterConfigSynchronization>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003018:	f7ff fd08 	bl	8002a2c <Error_Handler>
#ifdef JiaYangZhen_EncoderMode
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
#endif
  /* USER CODE END TIM3_Init 2 */

}
 800301c:	bf00      	nop
 800301e:	3730      	adds	r7, #48	; 0x30
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000464 	.word	0x20000464
 8003028:	40000400 	.word	0x40000400

0800302c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b08c      	sub	sp, #48	; 0x30
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003032:	f107 030c 	add.w	r3, r7, #12
 8003036:	2224      	movs	r2, #36	; 0x24
 8003038:	2100      	movs	r1, #0
 800303a:	4618      	mov	r0, r3
 800303c:	f00c fddf 	bl	800fbfe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003040:	1d3b      	adds	r3, r7, #4
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
 8003046:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003048:	4b20      	ldr	r3, [pc, #128]	; (80030cc <MX_TIM4_Init+0xa0>)
 800304a:	4a21      	ldr	r2, [pc, #132]	; (80030d0 <MX_TIM4_Init+0xa4>)
 800304c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 800304e:	4b1f      	ldr	r3, [pc, #124]	; (80030cc <MX_TIM4_Init+0xa0>)
 8003050:	2203      	movs	r2, #3
 8003052:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003054:	4b1d      	ldr	r3, [pc, #116]	; (80030cc <MX_TIM4_Init+0xa0>)
 8003056:	2200      	movs	r2, #0
 8003058:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800305a:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <MX_TIM4_Init+0xa0>)
 800305c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003060:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003062:	4b1a      	ldr	r3, [pc, #104]	; (80030cc <MX_TIM4_Init+0xa0>)
 8003064:	2200      	movs	r2, #0
 8003066:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003068:	4b18      	ldr	r3, [pc, #96]	; (80030cc <MX_TIM4_Init+0xa0>)
 800306a:	2200      	movs	r2, #0
 800306c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800306e:	2303      	movs	r3, #3
 8003070:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003072:	2300      	movs	r3, #0
 8003074:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003076:	2301      	movs	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800307a:	2300      	movs	r3, #0
 800307c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800307e:	230f      	movs	r3, #15
 8003080:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003082:	2300      	movs	r3, #0
 8003084:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003086:	2301      	movs	r3, #1
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800308a:	2300      	movs	r3, #0
 800308c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800308e:	230f      	movs	r3, #15
 8003090:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003092:	f107 030c 	add.w	r3, r7, #12
 8003096:	4619      	mov	r1, r3
 8003098:	480c      	ldr	r0, [pc, #48]	; (80030cc <MX_TIM4_Init+0xa0>)
 800309a:	f008 f99a 	bl	800b3d2 <HAL_TIM_Encoder_Init>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80030a4:	f7ff fcc2 	bl	8002a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030a8:	2300      	movs	r3, #0
 80030aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030ac:	2300      	movs	r3, #0
 80030ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030b0:	1d3b      	adds	r3, r7, #4
 80030b2:	4619      	mov	r1, r3
 80030b4:	4805      	ldr	r0, [pc, #20]	; (80030cc <MX_TIM4_Init+0xa0>)
 80030b6:	f008 fd63 	bl	800bb80 <HAL_TIMEx_MasterConfigSynchronization>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80030c0:	f7ff fcb4 	bl	8002a2c <Error_Handler>
#ifdef JiaYangZhen_EncoderMode
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
#endif
  /* USER CODE END TIM4_Init 2 */

}
 80030c4:	bf00      	nop
 80030c6:	3730      	adds	r7, #48	; 0x30
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	200004ac 	.word	0x200004ac
 80030d0:	40000800 	.word	0x40000800

080030d4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030da:	463b      	mov	r3, r7
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80030e2:	4b14      	ldr	r3, [pc, #80]	; (8003134 <MX_TIM6_Init+0x60>)
 80030e4:	4a14      	ldr	r2, [pc, #80]	; (8003138 <MX_TIM6_Init+0x64>)
 80030e6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80030e8:	4b12      	ldr	r3, [pc, #72]	; (8003134 <MX_TIM6_Init+0x60>)
 80030ea:	224f      	movs	r2, #79	; 0x4f
 80030ec:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ee:	4b11      	ldr	r3, [pc, #68]	; (8003134 <MX_TIM6_Init+0x60>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 80030f4:	4b0f      	ldr	r3, [pc, #60]	; (8003134 <MX_TIM6_Init+0x60>)
 80030f6:	2209      	movs	r2, #9
 80030f8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030fa:	4b0e      	ldr	r3, [pc, #56]	; (8003134 <MX_TIM6_Init+0x60>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003100:	480c      	ldr	r0, [pc, #48]	; (8003134 <MX_TIM6_Init+0x60>)
 8003102:	f008 f877 	bl	800b1f4 <HAL_TIM_Base_Init>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 800310c:	f7ff fc8e 	bl	8002a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003110:	2300      	movs	r3, #0
 8003112:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003114:	2300      	movs	r3, #0
 8003116:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003118:	463b      	mov	r3, r7
 800311a:	4619      	mov	r1, r3
 800311c:	4805      	ldr	r0, [pc, #20]	; (8003134 <MX_TIM6_Init+0x60>)
 800311e:	f008 fd2f 	bl	800bb80 <HAL_TIMEx_MasterConfigSynchronization>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d001      	beq.n	800312c <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8003128:	f7ff fc80 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	200004f4 	.word	0x200004f4
 8003138:	40001000 	.word	0x40001000

0800313c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003142:	463b      	mov	r3, r7
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800314a:	4b14      	ldr	r3, [pc, #80]	; (800319c <MX_TIM7_Init+0x60>)
 800314c:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <MX_TIM7_Init+0x64>)
 800314e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 79;
 8003150:	4b12      	ldr	r3, [pc, #72]	; (800319c <MX_TIM7_Init+0x60>)
 8003152:	224f      	movs	r2, #79	; 0x4f
 8003154:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003156:	4b11      	ldr	r3, [pc, #68]	; (800319c <MX_TIM7_Init+0x60>)
 8003158:	2200      	movs	r2, #0
 800315a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 800315c:	4b0f      	ldr	r3, [pc, #60]	; (800319c <MX_TIM7_Init+0x60>)
 800315e:	2209      	movs	r2, #9
 8003160:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003162:	4b0e      	ldr	r3, [pc, #56]	; (800319c <MX_TIM7_Init+0x60>)
 8003164:	2200      	movs	r2, #0
 8003166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003168:	480c      	ldr	r0, [pc, #48]	; (800319c <MX_TIM7_Init+0x60>)
 800316a:	f008 f843 	bl	800b1f4 <HAL_TIM_Base_Init>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8003174:	f7ff fc5a 	bl	8002a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003178:	2300      	movs	r3, #0
 800317a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800317c:	2300      	movs	r3, #0
 800317e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003180:	463b      	mov	r3, r7
 8003182:	4619      	mov	r1, r3
 8003184:	4805      	ldr	r0, [pc, #20]	; (800319c <MX_TIM7_Init+0x60>)
 8003186:	f008 fcfb 	bl	800bb80 <HAL_TIMEx_MasterConfigSynchronization>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8003190:	f7ff fc4c 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	2000053c 	.word	0x2000053c
 80031a0:	40001400 	.word	0x40001400

080031a4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031aa:	463b      	mov	r3, r7
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	609a      	str	r2, [r3, #8]
 80031b4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <MX_TIM9_Init+0x68>)
 80031b8:	4a15      	ldr	r2, [pc, #84]	; (8003210 <MX_TIM9_Init+0x6c>)
 80031ba:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 79;
 80031bc:	4b13      	ldr	r3, [pc, #76]	; (800320c <MX_TIM9_Init+0x68>)
 80031be:	224f      	movs	r2, #79	; 0x4f
 80031c0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031c2:	4b12      	ldr	r3, [pc, #72]	; (800320c <MX_TIM9_Init+0x68>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 80031c8:	4b10      	ldr	r3, [pc, #64]	; (800320c <MX_TIM9_Init+0x68>)
 80031ca:	2263      	movs	r2, #99	; 0x63
 80031cc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031ce:	4b0f      	ldr	r3, [pc, #60]	; (800320c <MX_TIM9_Init+0x68>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031d4:	4b0d      	ldr	r3, [pc, #52]	; (800320c <MX_TIM9_Init+0x68>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80031da:	480c      	ldr	r0, [pc, #48]	; (800320c <MX_TIM9_Init+0x68>)
 80031dc:	f008 f80a 	bl	800b1f4 <HAL_TIM_Base_Init>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <MX_TIM9_Init+0x46>
  {
    Error_Handler();
 80031e6:	f7ff fc21 	bl	8002a2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ee:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80031f0:	463b      	mov	r3, r7
 80031f2:	4619      	mov	r1, r3
 80031f4:	4805      	ldr	r0, [pc, #20]	; (800320c <MX_TIM9_Init+0x68>)
 80031f6:	f008 fa9a 	bl	800b72e <HAL_TIM_ConfigClockSource>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <MX_TIM9_Init+0x60>
  {
    Error_Handler();
 8003200:	f7ff fc14 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003204:	bf00      	nop
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20000584 	.word	0x20000584
 8003210:	40014000 	.word	0x40014000

08003214 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003218:	4b0d      	ldr	r3, [pc, #52]	; (8003250 <MX_TIM10_Init+0x3c>)
 800321a:	4a0e      	ldr	r2, [pc, #56]	; (8003254 <MX_TIM10_Init+0x40>)
 800321c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 79;
 800321e:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <MX_TIM10_Init+0x3c>)
 8003220:	224f      	movs	r2, #79	; 0x4f
 8003222:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <MX_TIM10_Init+0x3c>)
 8003226:	2200      	movs	r2, #0
 8003228:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 9;
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <MX_TIM10_Init+0x3c>)
 800322c:	2209      	movs	r2, #9
 800322e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003230:	4b07      	ldr	r3, [pc, #28]	; (8003250 <MX_TIM10_Init+0x3c>)
 8003232:	2200      	movs	r2, #0
 8003234:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003236:	4b06      	ldr	r3, [pc, #24]	; (8003250 <MX_TIM10_Init+0x3c>)
 8003238:	2200      	movs	r2, #0
 800323a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800323c:	4804      	ldr	r0, [pc, #16]	; (8003250 <MX_TIM10_Init+0x3c>)
 800323e:	f007 ffd9 	bl	800b1f4 <HAL_TIM_Base_Init>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 8003248:	f7ff fbf0 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800324c:	bf00      	nop
 800324e:	bd80      	pop	{r7, pc}
 8003250:	200005cc 	.word	0x200005cc
 8003254:	40014400 	.word	0x40014400

08003258 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800325c:	4b0d      	ldr	r3, [pc, #52]	; (8003294 <MX_TIM11_Init+0x3c>)
 800325e:	4a0e      	ldr	r2, [pc, #56]	; (8003298 <MX_TIM11_Init+0x40>)
 8003260:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 79;
 8003262:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <MX_TIM11_Init+0x3c>)
 8003264:	224f      	movs	r2, #79	; 0x4f
 8003266:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003268:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <MX_TIM11_Init+0x3c>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9;
 800326e:	4b09      	ldr	r3, [pc, #36]	; (8003294 <MX_TIM11_Init+0x3c>)
 8003270:	2209      	movs	r2, #9
 8003272:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003274:	4b07      	ldr	r3, [pc, #28]	; (8003294 <MX_TIM11_Init+0x3c>)
 8003276:	2200      	movs	r2, #0
 8003278:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800327a:	4b06      	ldr	r3, [pc, #24]	; (8003294 <MX_TIM11_Init+0x3c>)
 800327c:	2200      	movs	r2, #0
 800327e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003280:	4804      	ldr	r0, [pc, #16]	; (8003294 <MX_TIM11_Init+0x3c>)
 8003282:	f007 ffb7 	bl	800b1f4 <HAL_TIM_Base_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_TIM11_Init+0x38>
  {
    Error_Handler();
 800328c:	f7ff fbce 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003290:	bf00      	nop
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20000614 	.word	0x20000614
 8003298:	40014800 	.word	0x40014800

0800329c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032a2:	463b      	mov	r3, r7
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	605a      	str	r2, [r3, #4]
 80032aa:	609a      	str	r2, [r3, #8]
 80032ac:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80032ae:	4b15      	ldr	r3, [pc, #84]	; (8003304 <MX_TIM12_Init+0x68>)
 80032b0:	4a15      	ldr	r2, [pc, #84]	; (8003308 <MX_TIM12_Init+0x6c>)
 80032b2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 79;
 80032b4:	4b13      	ldr	r3, [pc, #76]	; (8003304 <MX_TIM12_Init+0x68>)
 80032b6:	224f      	movs	r2, #79	; 0x4f
 80032b8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032ba:	4b12      	ldr	r3, [pc, #72]	; (8003304 <MX_TIM12_Init+0x68>)
 80032bc:	2200      	movs	r2, #0
 80032be:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 9;
 80032c0:	4b10      	ldr	r3, [pc, #64]	; (8003304 <MX_TIM12_Init+0x68>)
 80032c2:	2209      	movs	r2, #9
 80032c4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032c6:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <MX_TIM12_Init+0x68>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032cc:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <MX_TIM12_Init+0x68>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80032d2:	480c      	ldr	r0, [pc, #48]	; (8003304 <MX_TIM12_Init+0x68>)
 80032d4:	f007 ff8e 	bl	800b1f4 <HAL_TIM_Base_Init>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <MX_TIM12_Init+0x46>
  {
    Error_Handler();
 80032de:	f7ff fba5 	bl	8002a2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032e6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80032e8:	463b      	mov	r3, r7
 80032ea:	4619      	mov	r1, r3
 80032ec:	4805      	ldr	r0, [pc, #20]	; (8003304 <MX_TIM12_Init+0x68>)
 80032ee:	f008 fa1e 	bl	800b72e <HAL_TIM_ConfigClockSource>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <MX_TIM12_Init+0x60>
  {
    Error_Handler();
 80032f8:	f7ff fb98 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80032fc:	bf00      	nop
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	2000065c 	.word	0x2000065c
 8003308:	40001800 	.word	0x40001800

0800330c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003310:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <MX_TIM13_Init+0x3c>)
 8003312:	4a0e      	ldr	r2, [pc, #56]	; (800334c <MX_TIM13_Init+0x40>)
 8003314:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8003316:	4b0c      	ldr	r3, [pc, #48]	; (8003348 <MX_TIM13_Init+0x3c>)
 8003318:	224f      	movs	r2, #79	; 0x4f
 800331a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800331c:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <MX_TIM13_Init+0x3c>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9;
 8003322:	4b09      	ldr	r3, [pc, #36]	; (8003348 <MX_TIM13_Init+0x3c>)
 8003324:	2209      	movs	r2, #9
 8003326:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003328:	4b07      	ldr	r3, [pc, #28]	; (8003348 <MX_TIM13_Init+0x3c>)
 800332a:	2200      	movs	r2, #0
 800332c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <MX_TIM13_Init+0x3c>)
 8003330:	2200      	movs	r2, #0
 8003332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003334:	4804      	ldr	r0, [pc, #16]	; (8003348 <MX_TIM13_Init+0x3c>)
 8003336:	f007 ff5d 	bl	800b1f4 <HAL_TIM_Base_Init>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <MX_TIM13_Init+0x38>
  {
    Error_Handler();
 8003340:	f7ff fb74 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8003344:	bf00      	nop
 8003346:	bd80      	pop	{r7, pc}
 8003348:	200006a4 	.word	0x200006a4
 800334c:	40001c00 	.word	0x40001c00

08003350 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003354:	4b0d      	ldr	r3, [pc, #52]	; (800338c <MX_TIM14_Init+0x3c>)
 8003356:	4a0e      	ldr	r2, [pc, #56]	; (8003390 <MX_TIM14_Init+0x40>)
 8003358:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 800335a:	4b0c      	ldr	r3, [pc, #48]	; (800338c <MX_TIM14_Init+0x3c>)
 800335c:	224f      	movs	r2, #79	; 0x4f
 800335e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003360:	4b0a      	ldr	r3, [pc, #40]	; (800338c <MX_TIM14_Init+0x3c>)
 8003362:	2200      	movs	r2, #0
 8003364:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 9;
 8003366:	4b09      	ldr	r3, [pc, #36]	; (800338c <MX_TIM14_Init+0x3c>)
 8003368:	2209      	movs	r2, #9
 800336a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800336c:	4b07      	ldr	r3, [pc, #28]	; (800338c <MX_TIM14_Init+0x3c>)
 800336e:	2200      	movs	r2, #0
 8003370:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003372:	4b06      	ldr	r3, [pc, #24]	; (800338c <MX_TIM14_Init+0x3c>)
 8003374:	2200      	movs	r2, #0
 8003376:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003378:	4804      	ldr	r0, [pc, #16]	; (800338c <MX_TIM14_Init+0x3c>)
 800337a:	f007 ff3b 	bl	800b1f4 <HAL_TIM_Base_Init>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003384:	f7ff fb52 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003388:	bf00      	nop
 800338a:	bd80      	pop	{r7, pc}
 800338c:	200006ec 	.word	0x200006ec
 8003390:	40002000 	.word	0x40002000

08003394 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08e      	sub	sp, #56	; 0x38
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	60da      	str	r2, [r3, #12]
 80033aa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b4:	d12c      	bne.n	8003410 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	623b      	str	r3, [r7, #32]
 80033ba:	4b51      	ldr	r3, [pc, #324]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	4a50      	ldr	r2, [pc, #320]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	6413      	str	r3, [r2, #64]	; 0x40
 80033c6:	4b4e      	ldr	r3, [pc, #312]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	623b      	str	r3, [r7, #32]
 80033d0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033d2:	2300      	movs	r3, #0
 80033d4:	61fb      	str	r3, [r7, #28]
 80033d6:	4b4a      	ldr	r3, [pc, #296]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	4a49      	ldr	r2, [pc, #292]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033dc:	f043 0301 	orr.w	r3, r3, #1
 80033e0:	6313      	str	r3, [r2, #48]	; 0x30
 80033e2:	4b47      	ldr	r3, [pc, #284]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = Encoder4_B_Pin|Encoder4_A_Pin;
 80033ee:	2322      	movs	r3, #34	; 0x22
 80033f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f2:	2302      	movs	r3, #2
 80033f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033fa:	2300      	movs	r3, #0
 80033fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033fe:	2301      	movs	r3, #1
 8003400:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003402:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003406:	4619      	mov	r1, r3
 8003408:	483e      	ldr	r0, [pc, #248]	; (8003504 <HAL_TIM_Encoder_MspInit+0x170>)
 800340a:	f004 fe35 	bl	8008078 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800340e:	e073      	b.n	80034f8 <HAL_TIM_Encoder_MspInit+0x164>
  else if(tim_encoderHandle->Instance==TIM3)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a3c      	ldr	r2, [pc, #240]	; (8003508 <HAL_TIM_Encoder_MspInit+0x174>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d134      	bne.n	8003484 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	4b38      	ldr	r3, [pc, #224]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	4a37      	ldr	r2, [pc, #220]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003424:	f043 0302 	orr.w	r3, r3, #2
 8003428:	6413      	str	r3, [r2, #64]	; 0x40
 800342a:	4b35      	ldr	r3, [pc, #212]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	61bb      	str	r3, [r7, #24]
 8003434:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003436:	2300      	movs	r3, #0
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	4b31      	ldr	r3, [pc, #196]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	4a30      	ldr	r2, [pc, #192]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003440:	f043 0301 	orr.w	r3, r3, #1
 8003444:	6313      	str	r3, [r2, #48]	; 0x30
 8003446:	4b2e      	ldr	r3, [pc, #184]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Encoder3_A_Pin|Encoder3_B_Pin;
 8003452:	23c0      	movs	r3, #192	; 0xc0
 8003454:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003456:	2302      	movs	r3, #2
 8003458:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345a:	2300      	movs	r3, #0
 800345c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	2300      	movs	r3, #0
 8003460:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003462:	2302      	movs	r3, #2
 8003464:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800346a:	4619      	mov	r1, r3
 800346c:	4825      	ldr	r0, [pc, #148]	; (8003504 <HAL_TIM_Encoder_MspInit+0x170>)
 800346e:	f004 fe03 	bl	8008078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003472:	2200      	movs	r2, #0
 8003474:	2105      	movs	r1, #5
 8003476:	201d      	movs	r0, #29
 8003478:	f004 f96a 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800347c:	201d      	movs	r0, #29
 800347e:	f004 f983 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 8003482:	e039      	b.n	80034f8 <HAL_TIM_Encoder_MspInit+0x164>
  else if(tim_encoderHandle->Instance==TIM4)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a20      	ldr	r2, [pc, #128]	; (800350c <HAL_TIM_Encoder_MspInit+0x178>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d134      	bne.n	80034f8 <HAL_TIM_Encoder_MspInit+0x164>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	4b1b      	ldr	r3, [pc, #108]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	4a1a      	ldr	r2, [pc, #104]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003498:	f043 0304 	orr.w	r3, r3, #4
 800349c:	6413      	str	r3, [r2, #64]	; 0x40
 800349e:	4b18      	ldr	r3, [pc, #96]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f003 0304 	and.w	r3, r3, #4
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	4b14      	ldr	r3, [pc, #80]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b2:	4a13      	ldr	r2, [pc, #76]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034b4:	f043 0308 	orr.w	r3, r3, #8
 80034b8:	6313      	str	r3, [r2, #48]	; 0x30
 80034ba:	4b11      	ldr	r3, [pc, #68]	; (8003500 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034be:	f003 0308 	and.w	r3, r3, #8
 80034c2:	60fb      	str	r3, [r7, #12]
 80034c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 80034c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80034ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034cc:	2302      	movs	r3, #2
 80034ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d0:	2300      	movs	r3, #0
 80034d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d4:	2300      	movs	r3, #0
 80034d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80034d8:	2302      	movs	r3, #2
 80034da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034e0:	4619      	mov	r1, r3
 80034e2:	480b      	ldr	r0, [pc, #44]	; (8003510 <HAL_TIM_Encoder_MspInit+0x17c>)
 80034e4:	f004 fdc8 	bl	8008078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80034e8:	2200      	movs	r2, #0
 80034ea:	2105      	movs	r1, #5
 80034ec:	201e      	movs	r0, #30
 80034ee:	f004 f92f 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034f2:	201e      	movs	r0, #30
 80034f4:	f004 f948 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 80034f8:	bf00      	nop
 80034fa:	3738      	adds	r7, #56	; 0x38
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40023800 	.word	0x40023800
 8003504:	40020000 	.word	0x40020000
 8003508:	40000400 	.word	0x40000400
 800350c:	40000800 	.word	0x40000800
 8003510:	40020c00 	.word	0x40020c00

08003514 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b08a      	sub	sp, #40	; 0x28
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a70      	ldr	r2, [pc, #448]	; (80036e4 <HAL_TIM_Base_MspInit+0x1d0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d116      	bne.n	8003554 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003526:	2300      	movs	r3, #0
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
 800352a:	4b6f      	ldr	r3, [pc, #444]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	4a6e      	ldr	r2, [pc, #440]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003530:	f043 0310 	orr.w	r3, r3, #16
 8003534:	6413      	str	r3, [r2, #64]	; 0x40
 8003536:	4b6c      	ldr	r3, [pc, #432]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	f003 0310 	and.w	r3, r3, #16
 800353e:	627b      	str	r3, [r7, #36]	; 0x24
 8003540:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
 8003542:	2200      	movs	r2, #0
 8003544:	2107      	movs	r1, #7
 8003546:	2036      	movs	r0, #54	; 0x36
 8003548:	f004 f902 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800354c:	2036      	movs	r0, #54	; 0x36
 800354e:	f004 f91b 	bl	8007788 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8003552:	e0c2      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM7)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a64      	ldr	r2, [pc, #400]	; (80036ec <HAL_TIM_Base_MspInit+0x1d8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d116      	bne.n	800358c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800355e:	2300      	movs	r3, #0
 8003560:	623b      	str	r3, [r7, #32]
 8003562:	4b61      	ldr	r3, [pc, #388]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	4a60      	ldr	r2, [pc, #384]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003568:	f043 0320 	orr.w	r3, r3, #32
 800356c:	6413      	str	r3, [r2, #64]	; 0x40
 800356e:	4b5e      	ldr	r3, [pc, #376]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	623b      	str	r3, [r7, #32]
 8003578:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM7_IRQn, 6, 0);
 800357a:	2200      	movs	r2, #0
 800357c:	2106      	movs	r1, #6
 800357e:	2037      	movs	r0, #55	; 0x37
 8003580:	f004 f8e6 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003584:	2037      	movs	r0, #55	; 0x37
 8003586:	f004 f8ff 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 800358a:	e0a6      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM9)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a57      	ldr	r2, [pc, #348]	; (80036f0 <HAL_TIM_Base_MspInit+0x1dc>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d116      	bne.n	80035c4 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	61fb      	str	r3, [r7, #28]
 800359a:	4b53      	ldr	r3, [pc, #332]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	4a52      	ldr	r2, [pc, #328]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a4:	6453      	str	r3, [r2, #68]	; 0x44
 80035a6:	4b50      	ldr	r3, [pc, #320]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ae:	61fb      	str	r3, [r7, #28]
 80035b0:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80035b2:	2200      	movs	r2, #0
 80035b4:	2105      	movs	r1, #5
 80035b6:	2018      	movs	r0, #24
 80035b8:	f004 f8ca 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80035bc:	2018      	movs	r0, #24
 80035be:	f004 f8e3 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 80035c2:	e08a      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM10)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a4a      	ldr	r2, [pc, #296]	; (80036f4 <HAL_TIM_Base_MspInit+0x1e0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d116      	bne.n	80035fc <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	61bb      	str	r3, [r7, #24]
 80035d2:	4b45      	ldr	r3, [pc, #276]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	4a44      	ldr	r2, [pc, #272]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035dc:	6453      	str	r3, [r2, #68]	; 0x44
 80035de:	4b42      	ldr	r3, [pc, #264]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e6:	61bb      	str	r3, [r7, #24]
 80035e8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80035ea:	2200      	movs	r2, #0
 80035ec:	2105      	movs	r1, #5
 80035ee:	2019      	movs	r0, #25
 80035f0:	f004 f8ae 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80035f4:	2019      	movs	r0, #25
 80035f6:	f004 f8c7 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 80035fa:	e06e      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM11)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a3d      	ldr	r2, [pc, #244]	; (80036f8 <HAL_TIM_Base_MspInit+0x1e4>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d116      	bne.n	8003634 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	4b37      	ldr	r3, [pc, #220]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 800360c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360e:	4a36      	ldr	r2, [pc, #216]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003614:	6453      	str	r3, [r2, #68]	; 0x44
 8003616:	4b34      	ldr	r3, [pc, #208]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8003622:	2200      	movs	r2, #0
 8003624:	2105      	movs	r1, #5
 8003626:	201a      	movs	r0, #26
 8003628:	f004 f892 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800362c:	201a      	movs	r0, #26
 800362e:	f004 f8ab 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 8003632:	e052      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM12)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a30      	ldr	r2, [pc, #192]	; (80036fc <HAL_TIM_Base_MspInit+0x1e8>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d116      	bne.n	800366c <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	4b29      	ldr	r3, [pc, #164]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003646:	4a28      	ldr	r2, [pc, #160]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800364c:	6413      	str	r3, [r2, #64]	; 0x40
 800364e:	4b26      	ldr	r3, [pc, #152]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 800365a:	2200      	movs	r2, #0
 800365c:	2105      	movs	r1, #5
 800365e:	202b      	movs	r0, #43	; 0x2b
 8003660:	f004 f876 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003664:	202b      	movs	r0, #43	; 0x2b
 8003666:	f004 f88f 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 800366a:	e036      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM13)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a23      	ldr	r2, [pc, #140]	; (8003700 <HAL_TIM_Base_MspInit+0x1ec>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d116      	bne.n	80036a4 <HAL_TIM_Base_MspInit+0x190>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003676:	2300      	movs	r3, #0
 8003678:	60fb      	str	r3, [r7, #12]
 800367a:	4b1b      	ldr	r3, [pc, #108]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	4a1a      	ldr	r2, [pc, #104]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003684:	6413      	str	r3, [r2, #64]	; 0x40
 8003686:	4b18      	ldr	r3, [pc, #96]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8003692:	2200      	movs	r2, #0
 8003694:	2105      	movs	r1, #5
 8003696:	202c      	movs	r0, #44	; 0x2c
 8003698:	f004 f85a 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800369c:	202c      	movs	r0, #44	; 0x2c
 800369e:	f004 f873 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 80036a2:	e01a      	b.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM14)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a16      	ldr	r2, [pc, #88]	; (8003704 <HAL_TIM_Base_MspInit+0x1f0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d115      	bne.n	80036da <HAL_TIM_Base_MspInit+0x1c6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	60bb      	str	r3, [r7, #8]
 80036b2:	4b0d      	ldr	r3, [pc, #52]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80036b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b6:	4a0c      	ldr	r2, [pc, #48]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80036b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036bc:	6413      	str	r3, [r2, #64]	; 0x40
 80036be:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <HAL_TIM_Base_MspInit+0x1d4>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c6:	60bb      	str	r3, [r7, #8]
 80036c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 80036ca:	2200      	movs	r2, #0
 80036cc:	2105      	movs	r1, #5
 80036ce:	202d      	movs	r0, #45	; 0x2d
 80036d0:	f004 f83e 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80036d4:	202d      	movs	r0, #45	; 0x2d
 80036d6:	f004 f857 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 80036da:	bf00      	nop
 80036dc:	3728      	adds	r7, #40	; 0x28
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40001000 	.word	0x40001000
 80036e8:	40023800 	.word	0x40023800
 80036ec:	40001400 	.word	0x40001400
 80036f0:	40014000 	.word	0x40014000
 80036f4:	40014400 	.word	0x40014400
 80036f8:	40014800 	.word	0x40014800
 80036fc:	40001800 	.word	0x40001800
 8003700:	40001c00 	.word	0x40001c00
 8003704:	40002000 	.word	0x40002000

08003708 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800370c:	4b11      	ldr	r3, [pc, #68]	; (8003754 <MX_UART4_Init+0x4c>)
 800370e:	4a12      	ldr	r2, [pc, #72]	; (8003758 <MX_UART4_Init+0x50>)
 8003710:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003712:	4b10      	ldr	r3, [pc, #64]	; (8003754 <MX_UART4_Init+0x4c>)
 8003714:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003718:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800371a:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <MX_UART4_Init+0x4c>)
 800371c:	2200      	movs	r2, #0
 800371e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003720:	4b0c      	ldr	r3, [pc, #48]	; (8003754 <MX_UART4_Init+0x4c>)
 8003722:	2200      	movs	r2, #0
 8003724:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003726:	4b0b      	ldr	r3, [pc, #44]	; (8003754 <MX_UART4_Init+0x4c>)
 8003728:	2200      	movs	r2, #0
 800372a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800372c:	4b09      	ldr	r3, [pc, #36]	; (8003754 <MX_UART4_Init+0x4c>)
 800372e:	220c      	movs	r2, #12
 8003730:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003732:	4b08      	ldr	r3, [pc, #32]	; (8003754 <MX_UART4_Init+0x4c>)
 8003734:	2200      	movs	r2, #0
 8003736:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003738:	4b06      	ldr	r3, [pc, #24]	; (8003754 <MX_UART4_Init+0x4c>)
 800373a:	2200      	movs	r2, #0
 800373c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800373e:	4805      	ldr	r0, [pc, #20]	; (8003754 <MX_UART4_Init+0x4c>)
 8003740:	f008 faae 	bl	800bca0 <HAL_UART_Init>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800374a:	f7ff f96f 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800374e:	bf00      	nop
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	200007a0 	.word	0x200007a0
 8003758:	40004c00 	.word	0x40004c00

0800375c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */
#ifndef DushuModule
  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003760:	4b13      	ldr	r3, [pc, #76]	; (80037b0 <MX_UART5_Init+0x54>)
 8003762:	4a14      	ldr	r2, [pc, #80]	; (80037b4 <MX_UART5_Init+0x58>)
 8003764:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003766:	4b12      	ldr	r3, [pc, #72]	; (80037b0 <MX_UART5_Init+0x54>)
 8003768:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800376c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800376e:	4b10      	ldr	r3, [pc, #64]	; (80037b0 <MX_UART5_Init+0x54>)
 8003770:	2200      	movs	r2, #0
 8003772:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003774:	4b0e      	ldr	r3, [pc, #56]	; (80037b0 <MX_UART5_Init+0x54>)
 8003776:	2200      	movs	r2, #0
 8003778:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800377a:	4b0d      	ldr	r3, [pc, #52]	; (80037b0 <MX_UART5_Init+0x54>)
 800377c:	2200      	movs	r2, #0
 800377e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003780:	4b0b      	ldr	r3, [pc, #44]	; (80037b0 <MX_UART5_Init+0x54>)
 8003782:	220c      	movs	r2, #12
 8003784:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003786:	4b0a      	ldr	r3, [pc, #40]	; (80037b0 <MX_UART5_Init+0x54>)
 8003788:	2200      	movs	r2, #0
 800378a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800378c:	4b08      	ldr	r3, [pc, #32]	; (80037b0 <MX_UART5_Init+0x54>)
 800378e:	2200      	movs	r2, #0
 8003790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003792:	4807      	ldr	r0, [pc, #28]	; (80037b0 <MX_UART5_Init+0x54>)
 8003794:	f008 fa84 	bl	800bca0 <HAL_UART_Init>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800379e:	f7ff f945 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */
  HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1);
 80037a2:	2201      	movs	r2, #1
 80037a4:	4904      	ldr	r1, [pc, #16]	; (80037b8 <MX_UART5_Init+0x5c>)
 80037a6:	4802      	ldr	r0, [pc, #8]	; (80037b0 <MX_UART5_Init+0x54>)
 80037a8:	f008 fb9e 	bl	800bee8 <HAL_UART_Receive_IT>
  }
  HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1);	//UART_IT_RXNE
#endif
  /* USER CODE END UART5_Init 2 */

}
 80037ac:	bf00      	nop
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	200007e4 	.word	0x200007e4
 80037b4:	40005000 	.word	0x40005000
 80037b8:	20000734 	.word	0x20000734

080037bc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80037c0:	4b11      	ldr	r3, [pc, #68]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037c2:	4a12      	ldr	r2, [pc, #72]	; (800380c <MX_USART1_UART_Init+0x50>)
 80037c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80037c6:	4b10      	ldr	r3, [pc, #64]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80037ce:	4b0e      	ldr	r3, [pc, #56]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80037d4:	4b0c      	ldr	r3, [pc, #48]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80037da:	4b0b      	ldr	r3, [pc, #44]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037dc:	2200      	movs	r2, #0
 80037de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037e0:	4b09      	ldr	r3, [pc, #36]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037e2:	220c      	movs	r2, #12
 80037e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037e6:	4b08      	ldr	r3, [pc, #32]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037ec:	4b06      	ldr	r3, [pc, #24]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037f2:	4805      	ldr	r0, [pc, #20]	; (8003808 <MX_USART1_UART_Init+0x4c>)
 80037f4:	f008 fa54 	bl	800bca0 <HAL_UART_Init>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80037fe:	f7ff f915 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20000828 	.word	0x20000828
 800380c:	40011000 	.word	0x40011000

08003810 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003814:	4b11      	ldr	r3, [pc, #68]	; (800385c <MX_USART3_UART_Init+0x4c>)
 8003816:	4a12      	ldr	r2, [pc, #72]	; (8003860 <MX_USART3_UART_Init+0x50>)
 8003818:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800381a:	4b10      	ldr	r3, [pc, #64]	; (800385c <MX_USART3_UART_Init+0x4c>)
 800381c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003820:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003822:	4b0e      	ldr	r3, [pc, #56]	; (800385c <MX_USART3_UART_Init+0x4c>)
 8003824:	2200      	movs	r2, #0
 8003826:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <MX_USART3_UART_Init+0x4c>)
 800382a:	2200      	movs	r2, #0
 800382c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800382e:	4b0b      	ldr	r3, [pc, #44]	; (800385c <MX_USART3_UART_Init+0x4c>)
 8003830:	2200      	movs	r2, #0
 8003832:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003834:	4b09      	ldr	r3, [pc, #36]	; (800385c <MX_USART3_UART_Init+0x4c>)
 8003836:	220c      	movs	r2, #12
 8003838:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800383a:	4b08      	ldr	r3, [pc, #32]	; (800385c <MX_USART3_UART_Init+0x4c>)
 800383c:	2200      	movs	r2, #0
 800383e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003840:	4b06      	ldr	r3, [pc, #24]	; (800385c <MX_USART3_UART_Init+0x4c>)
 8003842:	2200      	movs	r2, #0
 8003844:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003846:	4805      	ldr	r0, [pc, #20]	; (800385c <MX_USART3_UART_Init+0x4c>)
 8003848:	f008 fa2a 	bl	800bca0 <HAL_UART_Init>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003852:	f7ff f8eb 	bl	8002a2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003856:	bf00      	nop
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	2000086c 	.word	0x2000086c
 8003860:	40004800 	.word	0x40004800

08003864 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b090      	sub	sp, #64	; 0x40
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
 800387a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a79      	ldr	r2, [pc, #484]	; (8003a68 <HAL_UART_MspInit+0x204>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d12d      	bne.n	80038e2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	62bb      	str	r3, [r7, #40]	; 0x28
 800388a:	4b78      	ldr	r3, [pc, #480]	; (8003a6c <HAL_UART_MspInit+0x208>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388e:	4a77      	ldr	r2, [pc, #476]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003890:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003894:	6413      	str	r3, [r2, #64]	; 0x40
 8003896:	4b75      	ldr	r3, [pc, #468]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800389e:	62bb      	str	r3, [r7, #40]	; 0x28
 80038a0:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
 80038a6:	4b71      	ldr	r3, [pc, #452]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	4a70      	ldr	r2, [pc, #448]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80038ac:	f043 0304 	orr.w	r3, r3, #4
 80038b0:	6313      	str	r3, [r2, #48]	; 0x30
 80038b2:	4b6e      	ldr	r3, [pc, #440]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	f003 0304 	and.w	r3, r3, #4
 80038ba:	627b      	str	r3, [r7, #36]	; 0x24
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80038be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80038c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c4:	2302      	movs	r3, #2
 80038c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038cc:	2303      	movs	r3, #3
 80038ce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80038d0:	2308      	movs	r3, #8
 80038d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038d8:	4619      	mov	r1, r3
 80038da:	4865      	ldr	r0, [pc, #404]	; (8003a70 <HAL_UART_MspInit+0x20c>)
 80038dc:	f004 fbcc 	bl	8008078 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80038e0:	e0bd      	b.n	8003a5e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==UART5)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a63      	ldr	r2, [pc, #396]	; (8003a74 <HAL_UART_MspInit+0x210>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d153      	bne.n	8003994 <HAL_UART_MspInit+0x130>
    __HAL_RCC_UART5_CLK_ENABLE();
 80038ec:	2300      	movs	r3, #0
 80038ee:	623b      	str	r3, [r7, #32]
 80038f0:	4b5e      	ldr	r3, [pc, #376]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80038f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f4:	4a5d      	ldr	r2, [pc, #372]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80038f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038fa:	6413      	str	r3, [r2, #64]	; 0x40
 80038fc:	4b5b      	ldr	r3, [pc, #364]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003904:	623b      	str	r3, [r7, #32]
 8003906:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003908:	2300      	movs	r3, #0
 800390a:	61fb      	str	r3, [r7, #28]
 800390c:	4b57      	ldr	r3, [pc, #348]	; (8003a6c <HAL_UART_MspInit+0x208>)
 800390e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003910:	4a56      	ldr	r2, [pc, #344]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003912:	f043 0304 	orr.w	r3, r3, #4
 8003916:	6313      	str	r3, [r2, #48]	; 0x30
 8003918:	4b54      	ldr	r3, [pc, #336]	; (8003a6c <HAL_UART_MspInit+0x208>)
 800391a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	61fb      	str	r3, [r7, #28]
 8003922:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003924:	2300      	movs	r3, #0
 8003926:	61bb      	str	r3, [r7, #24]
 8003928:	4b50      	ldr	r3, [pc, #320]	; (8003a6c <HAL_UART_MspInit+0x208>)
 800392a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392c:	4a4f      	ldr	r2, [pc, #316]	; (8003a6c <HAL_UART_MspInit+0x208>)
 800392e:	f043 0308 	orr.w	r3, r3, #8
 8003932:	6313      	str	r3, [r2, #48]	; 0x30
 8003934:	4b4d      	ldr	r3, [pc, #308]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	61bb      	str	r3, [r7, #24]
 800393e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003940:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003946:	2302      	movs	r3, #2
 8003948:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394a:	2300      	movs	r3, #0
 800394c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800394e:	2303      	movs	r3, #3
 8003950:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003952:	2308      	movs	r3, #8
 8003954:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003956:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800395a:	4619      	mov	r1, r3
 800395c:	4844      	ldr	r0, [pc, #272]	; (8003a70 <HAL_UART_MspInit+0x20c>)
 800395e:	f004 fb8b 	bl	8008078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003962:	2304      	movs	r3, #4
 8003964:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003966:	2302      	movs	r3, #2
 8003968:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396a:	2300      	movs	r3, #0
 800396c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800396e:	2303      	movs	r3, #3
 8003970:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003972:	2308      	movs	r3, #8
 8003974:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003976:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800397a:	4619      	mov	r1, r3
 800397c:	483e      	ldr	r0, [pc, #248]	; (8003a78 <HAL_UART_MspInit+0x214>)
 800397e:	f004 fb7b 	bl	8008078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 9, 0);
 8003982:	2200      	movs	r2, #0
 8003984:	2109      	movs	r1, #9
 8003986:	2035      	movs	r0, #53	; 0x35
 8003988:	f003 fee2 	bl	8007750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800398c:	2035      	movs	r0, #53	; 0x35
 800398e:	f003 fefb 	bl	8007788 <HAL_NVIC_EnableIRQ>
}
 8003992:	e064      	b.n	8003a5e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a38      	ldr	r2, [pc, #224]	; (8003a7c <HAL_UART_MspInit+0x218>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d12d      	bne.n	80039fa <HAL_UART_MspInit+0x196>
    __HAL_RCC_USART1_CLK_ENABLE();
 800399e:	2300      	movs	r3, #0
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	4b32      	ldr	r3, [pc, #200]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	4a31      	ldr	r2, [pc, #196]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80039a8:	f043 0310 	orr.w	r3, r3, #16
 80039ac:	6453      	str	r3, [r2, #68]	; 0x44
 80039ae:	4b2f      	ldr	r3, [pc, #188]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80039b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ba:	2300      	movs	r3, #0
 80039bc:	613b      	str	r3, [r7, #16]
 80039be:	4b2b      	ldr	r3, [pc, #172]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c2:	4a2a      	ldr	r2, [pc, #168]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80039c4:	f043 0301 	orr.w	r3, r3, #1
 80039c8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ca:	4b28      	ldr	r3, [pc, #160]	; (8003a6c <HAL_UART_MspInit+0x208>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80039d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80039da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039dc:	2302      	movs	r3, #2
 80039de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e0:	2300      	movs	r3, #0
 80039e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e4:	2303      	movs	r3, #3
 80039e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039e8:	2307      	movs	r3, #7
 80039ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f0:	4619      	mov	r1, r3
 80039f2:	4823      	ldr	r0, [pc, #140]	; (8003a80 <HAL_UART_MspInit+0x21c>)
 80039f4:	f004 fb40 	bl	8008078 <HAL_GPIO_Init>
}
 80039f8:	e031      	b.n	8003a5e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART3)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a21      	ldr	r2, [pc, #132]	; (8003a84 <HAL_UART_MspInit+0x220>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d12c      	bne.n	8003a5e <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a04:	2300      	movs	r3, #0
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	4b18      	ldr	r3, [pc, #96]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0c:	4a17      	ldr	r2, [pc, #92]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003a0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a12:	6413      	str	r3, [r2, #64]	; 0x40
 8003a14:	4b15      	ldr	r3, [pc, #84]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a20:	2300      	movs	r3, #0
 8003a22:	60bb      	str	r3, [r7, #8]
 8003a24:	4b11      	ldr	r3, [pc, #68]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a28:	4a10      	ldr	r2, [pc, #64]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003a2a:	f043 0308 	orr.w	r3, r3, #8
 8003a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8003a30:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <HAL_UART_MspInit+0x208>)
 8003a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a3c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a42:	2302      	movs	r3, #2
 8003a44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a4e:	2307      	movs	r3, #7
 8003a50:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a56:	4619      	mov	r1, r3
 8003a58:	4807      	ldr	r0, [pc, #28]	; (8003a78 <HAL_UART_MspInit+0x214>)
 8003a5a:	f004 fb0d 	bl	8008078 <HAL_GPIO_Init>
}
 8003a5e:	bf00      	nop
 8003a60:	3740      	adds	r7, #64	; 0x40
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	40004c00 	.word	0x40004c00
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	40020800 	.word	0x40020800
 8003a74:	40005000 	.word	0x40005000
 8003a78:	40020c00 	.word	0x40020c00
 8003a7c:	40011000 	.word	0x40011000
 8003a80:	40020000 	.word	0x40020000
 8003a84:	40004800 	.word	0x40004800

08003a88 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */

#ifndef DushuModule
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==UART5)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a2e      	ldr	r2, [pc, #184]	; (8003b50 <HAL_UART_RxCpltCallback+0xc8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d155      	bne.n	8003b46 <HAL_UART_RxCpltCallback+0xbe>
	{
		if ( USART_RX_STA&0x8000 ){		// (bit15-1)
 8003a9a:	4b2e      	ldr	r3, [pc, #184]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003a9c:	881b      	ldrh	r3, [r3, #0]
 8003a9e:	b21b      	sxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	db50      	blt.n	8003b46 <HAL_UART_RxCpltCallback+0xbe>
			;							// data
		}
		else{
			if( USART_RX_STA&0x4000 ){		// 
 8003aa4:	4b2b      	ldr	r3, [pc, #172]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003aa6:	881b      	ldrh	r3, [r3, #0]
 8003aa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d02a      	beq.n	8003b06 <HAL_UART_RxCpltCallback+0x7e>
				if( aRxBuffer[0]==0x55 ){	// 
 8003ab0:	4b29      	ldr	r3, [pc, #164]	; (8003b58 <HAL_UART_RxCpltCallback+0xd0>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b55      	cmp	r3, #85	; 0x55
 8003ab6:	d117      	bne.n	8003ae8 <HAL_UART_RxCpltCallback+0x60>
					USART_RX_STA|=0x8000;
 8003ab8:	4b26      	ldr	r3, [pc, #152]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ac0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	4b23      	ldr	r3, [pc, #140]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003ac8:	801a      	strh	r2, [r3, #0]
					USART5_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 8003aca:	4b22      	ldr	r3, [pc, #136]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003acc:	881b      	ldrh	r3, [r3, #0]
 8003ace:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003ad2:	4a21      	ldr	r2, [pc, #132]	; (8003b58 <HAL_UART_RxCpltCallback+0xd0>)
 8003ad4:	7811      	ldrb	r1, [r2, #0]
 8003ad6:	4a21      	ldr	r2, [pc, #132]	; (8003b5c <HAL_UART_RxCpltCallback+0xd4>)
 8003ad8:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003ada:	4b1e      	ldr	r3, [pc, #120]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003adc:	881b      	ldrh	r3, [r3, #0]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	4b1c      	ldr	r3, [pc, #112]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003ae4:	801a      	strh	r2, [r3, #0]
					USART_RX_STA=0;
				}
			}
		}
	}
}
 8003ae6:	e02e      	b.n	8003b46 <HAL_UART_RxCpltCallback+0xbe>
					USART5_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 8003ae8:	4b1a      	ldr	r3, [pc, #104]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003af0:	4a19      	ldr	r2, [pc, #100]	; (8003b58 <HAL_UART_RxCpltCallback+0xd0>)
 8003af2:	7811      	ldrb	r1, [r2, #0]
 8003af4:	4a19      	ldr	r2, [pc, #100]	; (8003b5c <HAL_UART_RxCpltCallback+0xd4>)
 8003af6:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003af8:	4b16      	ldr	r3, [pc, #88]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003afa:	881b      	ldrh	r3, [r3, #0]
 8003afc:	3301      	adds	r3, #1
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	4b14      	ldr	r3, [pc, #80]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b02:	801a      	strh	r2, [r3, #0]
}
 8003b04:	e01f      	b.n	8003b46 <HAL_UART_RxCpltCallback+0xbe>
				if(aRxBuffer[0]==0xAA){
 8003b06:	4b14      	ldr	r3, [pc, #80]	; (8003b58 <HAL_UART_RxCpltCallback+0xd0>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2baa      	cmp	r3, #170	; 0xaa
 8003b0c:	d118      	bne.n	8003b40 <HAL_UART_RxCpltCallback+0xb8>
					USART_RX_STA|=0x4000;
 8003b0e:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	4b0e      	ldr	r3, [pc, #56]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b1a:	801a      	strh	r2, [r3, #0]
					USART5_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 8003b1c:	4b0d      	ldr	r3, [pc, #52]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003b24:	4a0c      	ldr	r2, [pc, #48]	; (8003b58 <HAL_UART_RxCpltCallback+0xd0>)
 8003b26:	7811      	ldrb	r1, [r2, #0]
 8003b28:	4a0c      	ldr	r2, [pc, #48]	; (8003b5c <HAL_UART_RxCpltCallback+0xd4>)
 8003b2a:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003b2c:	4b09      	ldr	r3, [pc, #36]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	3301      	adds	r3, #1
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	4b07      	ldr	r3, [pc, #28]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b36:	801a      	strh	r2, [r3, #0]
					HAL_TIM_Base_Start_IT(&htim9);
 8003b38:	4809      	ldr	r0, [pc, #36]	; (8003b60 <HAL_UART_RxCpltCallback+0xd8>)
 8003b3a:	f007 fbab 	bl	800b294 <HAL_TIM_Base_Start_IT>
}
 8003b3e:	e002      	b.n	8003b46 <HAL_UART_RxCpltCallback+0xbe>
					USART_RX_STA=0;
 8003b40:	4b04      	ldr	r3, [pc, #16]	; (8003b54 <HAL_UART_RxCpltCallback+0xcc>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	801a      	strh	r2, [r3, #0]
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40005000 	.word	0x40005000
 8003b54:	2000079c 	.word	0x2000079c
 8003b58:	20000734 	.word	0x20000734
 8003b5c:	20000738 	.word	0x20000738
 8003b60:	20000584 	.word	0x20000584

08003b64 <FDC2112_Write_Reg_I2C>:
/* ****************
 * FDC2112_Write_Reg_I2C2
 * FDC2112uint16_t
 ******************/
void FDC2112_Write_Reg_I2C(uint16_t MemAddress,uint16_t data)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b088      	sub	sp, #32
 8003b68:	af04      	add	r7, sp, #16
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	460a      	mov	r2, r1
 8003b6e:	80fb      	strh	r3, [r7, #6]
 8003b70:	4613      	mov	r3, r2
 8003b72:	80bb      	strh	r3, [r7, #4]
	uint8_t temp_data[2];
	temp_data[0] = (data>>8);
 8003b74:	88bb      	ldrh	r3, [r7, #4]
 8003b76:	0a1b      	lsrs	r3, r3, #8
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	733b      	strb	r3, [r7, #12]
	temp_data[1] = (data & 0xff);
 8003b7e:	88bb      	ldrh	r3, [r7, #4]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(&hi2c2,FDC2112_W,MemAddress,I2C_MEMADD_SIZE_8BIT,temp_data,2,1000);
 8003b84:	88fa      	ldrh	r2, [r7, #6]
 8003b86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b8a:	9302      	str	r3, [sp, #8]
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	9301      	str	r3, [sp, #4]
 8003b90:	f107 030c 	add.w	r3, r7, #12
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	2301      	movs	r3, #1
 8003b98:	2156      	movs	r1, #86	; 0x56
 8003b9a:	4805      	ldr	r0, [pc, #20]	; (8003bb0 <FDC2112_Write_Reg_I2C+0x4c>)
 8003b9c:	f004 fdb0 	bl	8008700 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8003ba0:	200a      	movs	r0, #10
 8003ba2:	f003 f99b 	bl	8006edc <HAL_Delay>
}
 8003ba6:	bf00      	nop
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	200002e0 	.word	0x200002e0

08003bb4 <FDC2112_Read_Data_I2C>:
	}
	return 0;
}
#else
uint32_t FDC2112_Read_Data_I2C(uint16_t ADDR_MSB , uint16_t ADDR_LSB)   //FDC221428bitMSBLSB
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b088      	sub	sp, #32
 8003bb8:	af02      	add	r7, sp, #8
 8003bba:	4603      	mov	r3, r0
 8003bbc:	460a      	mov	r2, r1
 8003bbe:	80fb      	strh	r3, [r7, #6]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	80bb      	strh	r3, [r7, #4]
	uint32_t data_temp;
	uint8_t temp_MSB[2];
	uint8_t temp_LSB[2];
	if ( HAL_I2C_Mem_Read_IT(&hi2c2,FDC2112_R,ADDR_MSB,I2C_MEMADD_SIZE_8BIT,&temp_MSB[0],2) == HAL_OK){
 8003bc4:	88fa      	ldrh	r2, [r7, #6]
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	9301      	str	r3, [sp, #4]
 8003bca:	f107 0310 	add.w	r3, r7, #16
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	2157      	movs	r1, #87	; 0x57
 8003bd4:	481e      	ldr	r0, [pc, #120]	; (8003c50 <FDC2112_Read_Data_I2C+0x9c>)
 8003bd6:	f004 fe8d 	bl	80088f4 <HAL_I2C_Mem_Read_IT>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d119      	bne.n	8003c14 <FDC2112_Read_Data_I2C+0x60>
	//if ( HAL_I2C_Mem_Read_DMA(&hi2c2,FDC2112_R,ADDR_MSB,I2C_MEMADD_SIZE_8BIT,&temp[0],2) == HAL_OK){    // DMA
		HAL_Delay(1);
 8003be0:	2001      	movs	r0, #1
 8003be2:	f003 f97b 	bl	8006edc <HAL_Delay>
		temp_MSB[0] = temp_MSB[0]<<4;
 8003be6:	7c3b      	ldrb	r3, [r7, #16]
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	743b      	strb	r3, [r7, #16]
		temp_MSB[0] = temp_MSB[0]>>4;
 8003bee:	7c3b      	ldrb	r3, [r7, #16]
 8003bf0:	091b      	lsrs	r3, r3, #4
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	743b      	strb	r3, [r7, #16]
	}
	else{
		printf("[WRONG]HAL_NotOK get\r\n");
		return 0;
	}
	if ( HAL_I2C_Mem_Read_IT(&hi2c2,FDC2112_R,ADDR_LSB,I2C_MEMADD_SIZE_8BIT,&temp_LSB[0],2) == HAL_OK){
 8003bf6:	88ba      	ldrh	r2, [r7, #4]
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	9301      	str	r3, [sp, #4]
 8003bfc:	f107 030c 	add.w	r3, r7, #12
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	2301      	movs	r3, #1
 8003c04:	2157      	movs	r1, #87	; 0x57
 8003c06:	4812      	ldr	r0, [pc, #72]	; (8003c50 <FDC2112_Read_Data_I2C+0x9c>)
 8003c08:	f004 fe74 	bl	80088f4 <HAL_I2C_Mem_Read_IT>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d115      	bne.n	8003c3e <FDC2112_Read_Data_I2C+0x8a>
 8003c12:	e004      	b.n	8003c1e <FDC2112_Read_Data_I2C+0x6a>
		printf("[WRONG]HAL_NotOK get\r\n");
 8003c14:	480f      	ldr	r0, [pc, #60]	; (8003c54 <FDC2112_Read_Data_I2C+0xa0>)
 8003c16:	f00c fd7f 	bl	8010718 <puts>
		return 0;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	e013      	b.n	8003c46 <FDC2112_Read_Data_I2C+0x92>
	//if ( HAL_I2C_Mem_Read_DMA(&hi2c2,FDC2112_R,ADDR_MSB,I2C_MEMADD_SIZE_8BIT,&temp[0],2) == HAL_OK){    // DMA
		HAL_Delay(1);
 8003c1e:	2001      	movs	r0, #1
 8003c20:	f003 f95c 	bl	8006edc <HAL_Delay>
	}
	else{
		printf("[WRONG]HAL_NotOK get\r\n");
		return 0;
	}
	data_temp = (unsigned int)( (temp_MSB[0]<<24) | (temp_MSB[1]<<16)| (temp_LSB[0]<<8) |  temp_LSB[1] ) ;
 8003c24:	7c3b      	ldrb	r3, [r7, #16]
 8003c26:	061a      	lsls	r2, r3, #24
 8003c28:	7c7b      	ldrb	r3, [r7, #17]
 8003c2a:	041b      	lsls	r3, r3, #16
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	7b3b      	ldrb	r3, [r7, #12]
 8003c30:	021b      	lsls	r3, r3, #8
 8003c32:	4313      	orrs	r3, r2
 8003c34:	7b7a      	ldrb	r2, [r7, #13]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
	return data_temp;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	e003      	b.n	8003c46 <FDC2112_Read_Data_I2C+0x92>
		printf("[WRONG]HAL_NotOK get\r\n");
 8003c3e:	4805      	ldr	r0, [pc, #20]	; (8003c54 <FDC2112_Read_Data_I2C+0xa0>)
 8003c40:	f00c fd6a 	bl	8010718 <puts>
		return 0;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	200002e0 	.word	0x200002e0
 8003c54:	08012770 	.word	0x08012770

08003c58 <FDC2112_Read_Data_I2C_CH>:
/* ****************
 * FDC2112_Read_Data_I2C_CH
 *  01
 ******************/
uint32_t FDC2112_Read_Data_I2C_CH(uint8_t index)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	71fb      	strb	r3, [r7, #7]
	uint32_t result;
	switch(index)
 8003c62:	79fb      	ldrb	r3, [r7, #7]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <FDC2112_Read_Data_I2C_CH+0x16>
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d006      	beq.n	8003c7a <FDC2112_Read_Data_I2C_CH+0x22>
 8003c6c:	e00b      	b.n	8003c86 <FDC2112_Read_Data_I2C_CH+0x2e>
			break;
	}
#else
	{
		case 0:
			result = FDC2112_Read_Data_I2C(DATA_CH0 , DATA_LSB_CH0);
 8003c6e:	2101      	movs	r1, #1
 8003c70:	2000      	movs	r0, #0
 8003c72:	f7ff ff9f 	bl	8003bb4 <FDC2112_Read_Data_I2C>
 8003c76:	60f8      	str	r0, [r7, #12]
			break;
 8003c78:	e005      	b.n	8003c86 <FDC2112_Read_Data_I2C_CH+0x2e>
		case 1:
			result = FDC2112_Read_Data_I2C(DATA_CH1 , DATA_LSB_CH1);
 8003c7a:	2103      	movs	r1, #3
 8003c7c:	2002      	movs	r0, #2
 8003c7e:	f7ff ff99 	bl	8003bb4 <FDC2112_Read_Data_I2C>
 8003c82:	60f8      	str	r0, [r7, #12]
			break;
 8003c84:	bf00      	nop
	}
#endif
	return result;
 8003c86:	68fb      	ldr	r3, [r7, #12]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <Init_DoubleChannel_FDC2212>:
	FDC2112_Write_Reg_I2C(0x1E,0xF800); //
	FDC2112_Write_Reg_I2C(0x1A,0x1481); //
}

void Init_DoubleChannel_FDC2212(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
	FDC2112_Write_Reg_I2C(0x08,0x34FB); //10ms
 8003c94:	f243 41fb 	movw	r1, #13563	; 0x34fb
 8003c98:	2008      	movs	r0, #8
 8003c9a:	f7ff ff63 	bl	8003b64 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x09,0x34FB);
 8003c9e:	f243 41fb 	movw	r1, #13563	; 0x34fb
 8003ca2:	2009      	movs	r0, #9
 8003ca4:	f7ff ff5e 	bl	8003b64 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x10,0x001B);// CH1 //(T=(SETTLECOUNT_CHx*16)/Frefx)
 8003ca8:	211b      	movs	r1, #27
 8003caa:	2010      	movs	r0, #16
 8003cac:	f7ff ff5a 	bl	8003b64 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x11,0x001B);
 8003cb0:	211b      	movs	r1, #27
 8003cb2:	2011      	movs	r0, #17
 8003cb4:	f7ff ff56 	bl	8003b64 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x14,0x2002);//0.01MHz~10MHz
 8003cb8:	f242 0102 	movw	r1, #8194	; 0x2002
 8003cbc:	2014      	movs	r0, #20
 8003cbe:	f7ff ff51 	bl	8003b64 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x15,0x2002);//Frefx =Fclk =43.4MHz/2  
 8003cc2:	f242 0102 	movw	r1, #8194	; 0x2002
 8003cc6:	2015      	movs	r0, #21
 8003cc8:	f7ff ff4c 	bl	8003b64 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x19,0x0000); //ERROE_CONFIG
 8003ccc:	2100      	movs	r1, #0
 8003cce:	2019      	movs	r0, #25
 8003cd0:	f7ff ff48 	bl	8003b64 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x1B,0xC20D); //
 8003cd4:	f24c 210d 	movw	r1, #49677	; 0xc20d
 8003cd8:	201b      	movs	r0, #27
 8003cda:	f7ff ff43 	bl	8003b64 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x1E,0x7800); //CH0   0.146mA
 8003cde:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8003ce2:	201e      	movs	r0, #30
 8003ce4:	f7ff ff3e 	bl	8003b64 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x1F,0x7800); //CH1
 8003ce8:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8003cec:	201f      	movs	r0, #31
 8003cee:	f7ff ff39 	bl	8003b64 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x1A,0x1401); //
 8003cf2:	f241 4101 	movw	r1, #5121	; 0x1401
 8003cf6:	201a      	movs	r0, #26
 8003cf8:	f7ff ff34 	bl	8003b64 <FDC2112_Write_Reg_I2C>
}
 8003cfc:	bf00      	nop
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <Cap_Calculate>:
	Cap = 3540.4144 / ( (float)(Data_FDC) );
	return (Cap*Cap-33);
}
#else
float Cap_Calculate(uint8_t index)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	71fb      	strb	r3, [r7, #7]
	uint32_t Data_FDC;
	float Cap;
	Data_FDC = FDC2112_Read_Data_I2C_CH(index);
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7ff ffa3 	bl	8003c58 <FDC2112_Read_Data_I2C_CH>
 8003d12:	60f8      	str	r0, [r7, #12]
	Cap = 232021045.248 / ( (float)(Data_FDC) );
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	ee07 3a90 	vmov	s15, r3
 8003d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1e:	ee17 0a90 	vmov	r0, s15
 8003d22:	f7fc fc11 	bl	8000548 <__aeabi_f2d>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	a10b      	add	r1, pc, #44	; (adr r1, 8003d58 <Cap_Calculate+0x58>)
 8003d2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d30:	f7fc fd8c 	bl	800084c <__aeabi_ddiv>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4610      	mov	r0, r2
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	f7fc ff54 	bl	8000be8 <__aeabi_d2f>
 8003d40:	4603      	mov	r3, r0
 8003d42:	60bb      	str	r3, [r7, #8]
	return (Cap*Cap);
 8003d44:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d48:	ee67 7aa7 	vmul.f32	s15, s15, s15
}
 8003d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	6a7ef9db 	.word	0x6a7ef9db
 8003d5c:	41aba8b8 	.word	0x41aba8b8

08003d60 <Motor_Data_Init>:
#include "stdlib.h"

struct MotorDefine Motor[10];

void Motor_Data_Init(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
	Motor[2].accelerationRate = 2000;
	Motor[2].decelerationRate = 1000;
#endif
#ifdef JiaYangZhen
/*  Motor1:RZR  */
	Motor[1].MotorNumber = 1;
 8003d64:	4b78      	ldr	r3, [pc, #480]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	Motor[1].Status = 0,
 8003d6c:	4b76      	ldr	r3, [pc, #472]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
	Motor[1].htim_x = &htim10,
 8003d74:	4b74      	ldr	r3, [pc, #464]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d76:	4a75      	ldr	r2, [pc, #468]	; (8003f4c <Motor_Data_Init+0x1ec>)
 8003d78:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	//
	Motor[1].deceleration_ratio = 1;
 8003d7c:	4b72      	ldr	r3, [pc, #456]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d7e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003d82:	661a      	str	r2, [r3, #96]	; 0x60
	Motor[1].step_angle = 1.8;
 8003d84:	4b70      	ldr	r3, [pc, #448]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d86:	4a72      	ldr	r2, [pc, #456]	; (8003f50 <Motor_Data_Init+0x1f0>)
 8003d88:	665a      	str	r2, [r3, #100]	; 0x64
	Motor[1].mircro_steps = 16;
 8003d8a:	4b6f      	ldr	r3, [pc, #444]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d8c:	2210      	movs	r2, #16
 8003d8e:	669a      	str	r2, [r3, #104]	; 0x68
	Motor[1].MaxSpeedInRads= 25;
 8003d90:	4b6d      	ldr	r3, [pc, #436]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d92:	4a70      	ldr	r2, [pc, #448]	; (8003f54 <Motor_Data_Init+0x1f4>)
 8003d94:	66da      	str	r2, [r3, #108]	; 0x6c
	//
	Motor[1].StartupSpeedInRads = 0.6;
 8003d96:	4b6c      	ldr	r3, [pc, #432]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d98:	4a6f      	ldr	r2, [pc, #444]	; (8003f58 <Motor_Data_Init+0x1f8>)
 8003d9a:	671a      	str	r2, [r3, #112]	; 0x70
	Motor[1].DesiredSpeedInRads = 8;
 8003d9c:	4b6a      	ldr	r3, [pc, #424]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003d9e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8003da2:	675a      	str	r2, [r3, #116]	; 0x74
	Motor[1].accelerationRate = 20000;
 8003da4:	4b68      	ldr	r3, [pc, #416]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003da6:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003daa:	679a      	str	r2, [r3, #120]	; 0x78
	Motor[1].decelerationRate = 20000;
 8003dac:	4b66      	ldr	r3, [pc, #408]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003dae:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003db2:	67da      	str	r2, [r3, #124]	; 0x7c

/*  Motor2: 48001000P/R */
	Motor[2].MotorNumber = 2;
 8003db4:	4b64      	ldr	r3, [pc, #400]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
	Motor[2].Status = 0,
 8003dbc:	4b62      	ldr	r3, [pc, #392]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	Motor[2].htim_x = &htim11,
 8003dc4:	4b60      	ldr	r3, [pc, #384]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003dc6:	4a65      	ldr	r2, [pc, #404]	; (8003f5c <Motor_Data_Init+0x1fc>)
 8003dc8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	//
	Motor[2].deceleration_ratio = 2;
 8003dcc:	4b5e      	ldr	r3, [pc, #376]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003dce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003dd2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Motor[2].step_angle = 1.8;
 8003dd6:	4b5c      	ldr	r3, [pc, #368]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003dd8:	4a5d      	ldr	r2, [pc, #372]	; (8003f50 <Motor_Data_Init+0x1f0>)
 8003dda:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	Motor[2].mircro_steps = 16;
 8003dde:	4b5a      	ldr	r3, [pc, #360]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003de0:	2210      	movs	r2, #16
 8003de2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	Motor[2].MaxSpeedInRads= 25;
 8003de6:	4b58      	ldr	r3, [pc, #352]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003de8:	4a5a      	ldr	r2, [pc, #360]	; (8003f54 <Motor_Data_Init+0x1f4>)
 8003dea:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	//Motor[2].Encoder_PulsePerRad = 1000;
	//
	Motor[2].StartupSpeedInRads = 1;
 8003dee:	4b56      	ldr	r3, [pc, #344]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003df0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003df4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	Motor[2].DesiredSpeedInRads = 12;
 8003df8:	4b53      	ldr	r3, [pc, #332]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003dfa:	4a59      	ldr	r2, [pc, #356]	; (8003f60 <Motor_Data_Init+0x200>)
 8003dfc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	Motor[2].accelerationRate = 8000;
 8003e00:	4b51      	ldr	r3, [pc, #324]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e02:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003e06:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	Motor[2].decelerationRate = 5000;
 8003e0a:	4b4f      	ldr	r3, [pc, #316]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e10:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

/*  Motor3: ,48001000P/R  */
	Motor[3].MotorNumber = 3;
 8003e14:	4b4c      	ldr	r3, [pc, #304]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e16:	2203      	movs	r2, #3
 8003e18:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
	Motor[3].Status = 0,
 8003e1c:	4b4a      	ldr	r3, [pc, #296]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	Motor[3].htim_x = &htim13,
 8003e24:	4b48      	ldr	r3, [pc, #288]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e26:	4a4f      	ldr	r2, [pc, #316]	; (8003f64 <Motor_Data_Init+0x204>)
 8003e28:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	//
	Motor[3].deceleration_ratio = 1;
 8003e2c:	4b46      	ldr	r3, [pc, #280]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e2e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e32:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	Motor[3].step_angle = 1.8;
 8003e36:	4b44      	ldr	r3, [pc, #272]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e38:	4a45      	ldr	r2, [pc, #276]	; (8003f50 <Motor_Data_Init+0x1f0>)
 8003e3a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	Motor[3].mircro_steps = 16;
 8003e3e:	4b42      	ldr	r3, [pc, #264]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e40:	2210      	movs	r2, #16
 8003e42:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	Motor[3].MaxSpeedInRads= 25;
 8003e46:	4b40      	ldr	r3, [pc, #256]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e48:	4a42      	ldr	r2, [pc, #264]	; (8003f54 <Motor_Data_Init+0x1f4>)
 8003e4a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	//Motor[2].Encoder_PulsePerRad = 1000;
	//
	Motor[3].StartupSpeedInRads = 1;
 8003e4e:	4b3e      	ldr	r3, [pc, #248]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e50:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e54:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	Motor[3].DesiredSpeedInRads = 10;
 8003e58:	4b3b      	ldr	r3, [pc, #236]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e5a:	4a43      	ldr	r2, [pc, #268]	; (8003f68 <Motor_Data_Init+0x208>)
 8003e5c:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	Motor[3].accelerationRate = 9000;
 8003e60:	4b39      	ldr	r3, [pc, #228]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e62:	f242 3228 	movw	r2, #9000	; 0x2328
 8003e66:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	Motor[3].decelerationRate = 6000;
 8003e6a:	4b37      	ldr	r3, [pc, #220]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e6c:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e70:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Motor[6].accelerationRate = 8000;
		Motor[6].decelerationRate = 8000;
#endif

/*  Motor4 : 1000uL10rads20000.5uL  */
		Motor[4].MotorNumber = 4;
 8003e74:	4b34      	ldr	r3, [pc, #208]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e76:	2204      	movs	r2, #4
 8003e78:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
		Motor[4].Status = 0,
 8003e7c:	4b32      	ldr	r3, [pc, #200]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
		Motor[4].htim_x = &htim14,
 8003e84:	4b30      	ldr	r3, [pc, #192]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e86:	4a39      	ldr	r2, [pc, #228]	; (8003f6c <Motor_Data_Init+0x20c>)
 8003e88:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		//
		Motor[4].deceleration_ratio = 1;
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e8e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e92:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Motor[4].step_angle = 1.8;
 8003e96:	4b2c      	ldr	r3, [pc, #176]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003e98:	4a2d      	ldr	r2, [pc, #180]	; (8003f50 <Motor_Data_Init+0x1f0>)
 8003e9a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
		Motor[4].mircro_steps = 16;
 8003e9e:	4b2a      	ldr	r3, [pc, #168]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003ea0:	2210      	movs	r2, #16
 8003ea2:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		Motor[4].MaxSpeedInRads= 13;
 8003ea6:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003ea8:	4a31      	ldr	r2, [pc, #196]	; (8003f70 <Motor_Data_Init+0x210>)
 8003eaa:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
		//
		Motor[4].StartupSpeedInRads = 5;
 8003eae:	4b26      	ldr	r3, [pc, #152]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003eb0:	4a30      	ldr	r2, [pc, #192]	; (8003f74 <Motor_Data_Init+0x214>)
 8003eb2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
		Motor[4].DesiredSpeedInRads = 10;
 8003eb6:	4b24      	ldr	r3, [pc, #144]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003eb8:	4a2b      	ldr	r2, [pc, #172]	; (8003f68 <Motor_Data_Init+0x208>)
 8003eba:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
		Motor[4].accelerationRate = 20000;
 8003ebe:	4b22      	ldr	r3, [pc, #136]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003ec0:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003ec4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
		Motor[4].decelerationRate = 10000;
 8003ec8:	4b1f      	ldr	r3, [pc, #124]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003eca:	f242 7210 	movw	r2, #10000	; 0x2710
 8003ece:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

#ifdef JiaYangZhen
/*  Motor7 : 24V  A-0.6L/min */
	Motor[7].MotorNumber = 7;
 8003ed2:	4b1d      	ldr	r3, [pc, #116]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003ed4:	2207      	movs	r2, #7
 8003ed6:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
	Motor[7].Status = 0,
 8003eda:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
	Motor[7].htim_x = &htim12,
 8003ee2:	4b19      	ldr	r3, [pc, #100]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003ee4:	4a24      	ldr	r2, [pc, #144]	; (8003f78 <Motor_Data_Init+0x218>)
 8003ee6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4

	//PWM
	Motor[7].StepperSpeedTMR = 400 ;  			// PWM100KHz/100=1KHz
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003eec:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003ef0:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
	Motor[7].NumberofSteps_StopAccel = 100 ; 	// 
 8003ef4:	4b14      	ldr	r3, [pc, #80]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003ef6:	2264      	movs	r2, #100	; 0x64
 8003ef8:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
	Motor[7].AccelerationTimeTMR = Motor[7].StepperSpeedTMR ; 	// TMR
 8003efc:	4b12      	ldr	r3, [pc, #72]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003efe:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8003f02:	4a11      	ldr	r2, [pc, #68]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f04:	f8c2 32f8 	str.w	r3, [r2, #760]	; 0x2f8

/*  Motor8 : 24V  A  B  */
	Motor[8].MotorNumber = 8;
 8003f08:	4b0f      	ldr	r3, [pc, #60]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f0a:	2208      	movs	r2, #8
 8003f0c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
	Motor[8].Status = 0,
 8003f10:	4b0d      	ldr	r3, [pc, #52]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	Motor[8].htim_x = &htim12,
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f1a:	4a17      	ldr	r2, [pc, #92]	; (8003f78 <Motor_Data_Init+0x218>)
 8003f1c:	f8c3 2334 	str.w	r2, [r3, #820]	; 0x334

	//PWM
	Motor[8].StepperSpeedTMR = 400 ;  			// PWM100KHz/100=1KHz
 8003f20:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f22:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003f26:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
	Motor[8].NumberofSteps_StopAccel = 100 ; 	// 
 8003f2a:	4b07      	ldr	r3, [pc, #28]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f2c:	2264      	movs	r2, #100	; 0x64
 8003f2e:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
	Motor[8].AccelerationTimeTMR = Motor[8].StepperSpeedTMR ; 	// TMR
 8003f32:	4b05      	ldr	r3, [pc, #20]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f34:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8003f38:	4a03      	ldr	r2, [pc, #12]	; (8003f48 <Motor_Data_Init+0x1e8>)
 8003f3a:	f8c2 3358 	str.w	r3, [r2, #856]	; 0x358
	Motor[6].StartupSpeedInRads = 20;
	Motor[6].DesiredSpeedInRads = 30;
	Motor[6].accelerationRate = 30000;
	Motor[6].decelerationRate = 20000;
#endif
}
 8003f3e:	bf00      	nop
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr
 8003f48:	200008b0 	.word	0x200008b0
 8003f4c:	200005cc 	.word	0x200005cc
 8003f50:	3fe66666 	.word	0x3fe66666
 8003f54:	41c80000 	.word	0x41c80000
 8003f58:	3f19999a 	.word	0x3f19999a
 8003f5c:	20000614 	.word	0x20000614
 8003f60:	41400000 	.word	0x41400000
 8003f64:	200006a4 	.word	0x200006a4
 8003f68:	41200000 	.word	0x41200000
 8003f6c:	200006ec 	.word	0x200006ec
 8003f70:	41500000 	.word	0x41500000
 8003f74:	40a00000 	.word	0x40a00000
 8003f78:	2000065c 	.word	0x2000065c

08003f7c <Motor5_AB>:



void Motor5_AB(void) // 51
{VM5_IN1_H();	VM5_IN2_L();	VM5_IN3_H()	;	VM5_IN4_L();}
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	2201      	movs	r2, #1
 8003f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f86:	480b      	ldr	r0, [pc, #44]	; (8003fb4 <Motor5_AB+0x38>)
 8003f88:	f004 fa2a 	bl	80083e0 <HAL_GPIO_WritePin>
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f92:	4808      	ldr	r0, [pc, #32]	; (8003fb4 <Motor5_AB+0x38>)
 8003f94:	f004 fa24 	bl	80083e0 <HAL_GPIO_WritePin>
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f9e:	4805      	ldr	r0, [pc, #20]	; (8003fb4 <Motor5_AB+0x38>)
 8003fa0:	f004 fa1e 	bl	80083e0 <HAL_GPIO_WritePin>
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003faa:	4802      	ldr	r0, [pc, #8]	; (8003fb4 <Motor5_AB+0x38>)
 8003fac:	f004 fa18 	bl	80083e0 <HAL_GPIO_WritePin>
 8003fb0:	bf00      	nop
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40020400 	.word	0x40020400

08003fb8 <Motor5_aB>:
void Motor5_aB(void) // 52
{VM5_IN1_L();	VM5_IN2_H();	VM5_IN3_H()	;	VM5_IN4_L();}
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fc2:	480b      	ldr	r0, [pc, #44]	; (8003ff0 <Motor5_aB+0x38>)
 8003fc4:	f004 fa0c 	bl	80083e0 <HAL_GPIO_WritePin>
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fce:	4808      	ldr	r0, [pc, #32]	; (8003ff0 <Motor5_aB+0x38>)
 8003fd0:	f004 fa06 	bl	80083e0 <HAL_GPIO_WritePin>
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fda:	4805      	ldr	r0, [pc, #20]	; (8003ff0 <Motor5_aB+0x38>)
 8003fdc:	f004 fa00 	bl	80083e0 <HAL_GPIO_WritePin>
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fe6:	4802      	ldr	r0, [pc, #8]	; (8003ff0 <Motor5_aB+0x38>)
 8003fe8:	f004 f9fa 	bl	80083e0 <HAL_GPIO_WritePin>
 8003fec:	bf00      	nop
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40020400 	.word	0x40020400

08003ff4 <Motor5_ab>:
void Motor5_ab(void) // 53
{VM5_IN1_L();	VM5_IN2_H();	VM5_IN3_L()	;	VM5_IN4_H();}
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ffe:	480b      	ldr	r0, [pc, #44]	; (800402c <Motor5_ab+0x38>)
 8004000:	f004 f9ee 	bl	80083e0 <HAL_GPIO_WritePin>
 8004004:	2201      	movs	r2, #1
 8004006:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800400a:	4808      	ldr	r0, [pc, #32]	; (800402c <Motor5_ab+0x38>)
 800400c:	f004 f9e8 	bl	80083e0 <HAL_GPIO_WritePin>
 8004010:	2200      	movs	r2, #0
 8004012:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004016:	4805      	ldr	r0, [pc, #20]	; (800402c <Motor5_ab+0x38>)
 8004018:	f004 f9e2 	bl	80083e0 <HAL_GPIO_WritePin>
 800401c:	2201      	movs	r2, #1
 800401e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004022:	4802      	ldr	r0, [pc, #8]	; (800402c <Motor5_ab+0x38>)
 8004024:	f004 f9dc 	bl	80083e0 <HAL_GPIO_WritePin>
 8004028:	bf00      	nop
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40020400 	.word	0x40020400

08004030 <Motor5_Ab>:
void Motor5_Ab(void) // 54
{VM5_IN1_H();	VM5_IN2_L();	VM5_IN3_L()	;	VM5_IN4_H();}
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
 8004034:	2201      	movs	r2, #1
 8004036:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800403a:	480b      	ldr	r0, [pc, #44]	; (8004068 <Motor5_Ab+0x38>)
 800403c:	f004 f9d0 	bl	80083e0 <HAL_GPIO_WritePin>
 8004040:	2200      	movs	r2, #0
 8004042:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004046:	4808      	ldr	r0, [pc, #32]	; (8004068 <Motor5_Ab+0x38>)
 8004048:	f004 f9ca 	bl	80083e0 <HAL_GPIO_WritePin>
 800404c:	2200      	movs	r2, #0
 800404e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004052:	4805      	ldr	r0, [pc, #20]	; (8004068 <Motor5_Ab+0x38>)
 8004054:	f004 f9c4 	bl	80083e0 <HAL_GPIO_WritePin>
 8004058:	2201      	movs	r2, #1
 800405a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800405e:	4802      	ldr	r0, [pc, #8]	; (8004068 <Motor5_Ab+0x38>)
 8004060:	f004 f9be 	bl	80083e0 <HAL_GPIO_WritePin>
 8004064:	bf00      	nop
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40020400 	.word	0x40020400

0800406c <Motor5_Release>:
void Motor5_Release(void) // 5
{VM5_IN1_L();	VM5_IN2_L();	VM5_IN3_L()	;	VM5_IN4_L();}
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
 8004070:	2200      	movs	r2, #0
 8004072:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004076:	480b      	ldr	r0, [pc, #44]	; (80040a4 <Motor5_Release+0x38>)
 8004078:	f004 f9b2 	bl	80083e0 <HAL_GPIO_WritePin>
 800407c:	2200      	movs	r2, #0
 800407e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004082:	4808      	ldr	r0, [pc, #32]	; (80040a4 <Motor5_Release+0x38>)
 8004084:	f004 f9ac 	bl	80083e0 <HAL_GPIO_WritePin>
 8004088:	2200      	movs	r2, #0
 800408a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800408e:	4805      	ldr	r0, [pc, #20]	; (80040a4 <Motor5_Release+0x38>)
 8004090:	f004 f9a6 	bl	80083e0 <HAL_GPIO_WritePin>
 8004094:	2200      	movs	r2, #0
 8004096:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800409a:	4802      	ldr	r0, [pc, #8]	; (80040a4 <Motor5_Release+0x38>)
 800409c:	f004 f9a0 	bl	80083e0 <HAL_GPIO_WritePin>
 80040a0:	bf00      	nop
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40020400 	.word	0x40020400

080040a8 <Motor6_AB>:

void Motor6_AB(void) // 61
{VM6_IN1_H();	VM6_IN2_L();	VM6_IN3_H()	;	VM6_IN4_L();}
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	2201      	movs	r2, #1
 80040ae:	2120      	movs	r1, #32
 80040b0:	480a      	ldr	r0, [pc, #40]	; (80040dc <Motor6_AB+0x34>)
 80040b2:	f004 f995 	bl	80083e0 <HAL_GPIO_WritePin>
 80040b6:	2200      	movs	r2, #0
 80040b8:	2140      	movs	r1, #64	; 0x40
 80040ba:	4808      	ldr	r0, [pc, #32]	; (80040dc <Motor6_AB+0x34>)
 80040bc:	f004 f990 	bl	80083e0 <HAL_GPIO_WritePin>
 80040c0:	2201      	movs	r2, #1
 80040c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80040c6:	4806      	ldr	r0, [pc, #24]	; (80040e0 <Motor6_AB+0x38>)
 80040c8:	f004 f98a 	bl	80083e0 <HAL_GPIO_WritePin>
 80040cc:	2200      	movs	r2, #0
 80040ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040d2:	4803      	ldr	r0, [pc, #12]	; (80040e0 <Motor6_AB+0x38>)
 80040d4:	f004 f984 	bl	80083e0 <HAL_GPIO_WritePin>
 80040d8:	bf00      	nop
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40021000 	.word	0x40021000
 80040e0:	40020800 	.word	0x40020800

080040e4 <Motor6_aB>:
void Motor6_aB(void) // 62
{VM6_IN1_L();	VM6_IN2_H();	VM6_IN3_H()	;	VM6_IN4_L();}
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	2200      	movs	r2, #0
 80040ea:	2120      	movs	r1, #32
 80040ec:	480a      	ldr	r0, [pc, #40]	; (8004118 <Motor6_aB+0x34>)
 80040ee:	f004 f977 	bl	80083e0 <HAL_GPIO_WritePin>
 80040f2:	2201      	movs	r2, #1
 80040f4:	2140      	movs	r1, #64	; 0x40
 80040f6:	4808      	ldr	r0, [pc, #32]	; (8004118 <Motor6_aB+0x34>)
 80040f8:	f004 f972 	bl	80083e0 <HAL_GPIO_WritePin>
 80040fc:	2201      	movs	r2, #1
 80040fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004102:	4806      	ldr	r0, [pc, #24]	; (800411c <Motor6_aB+0x38>)
 8004104:	f004 f96c 	bl	80083e0 <HAL_GPIO_WritePin>
 8004108:	2200      	movs	r2, #0
 800410a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800410e:	4803      	ldr	r0, [pc, #12]	; (800411c <Motor6_aB+0x38>)
 8004110:	f004 f966 	bl	80083e0 <HAL_GPIO_WritePin>
 8004114:	bf00      	nop
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40021000 	.word	0x40021000
 800411c:	40020800 	.word	0x40020800

08004120 <Motor6_ab>:
void Motor6_ab(void) // 63
{VM6_IN1_L();	VM6_IN2_H();	VM6_IN3_L()	;	VM6_IN4_H();}
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
 8004124:	2200      	movs	r2, #0
 8004126:	2120      	movs	r1, #32
 8004128:	480a      	ldr	r0, [pc, #40]	; (8004154 <Motor6_ab+0x34>)
 800412a:	f004 f959 	bl	80083e0 <HAL_GPIO_WritePin>
 800412e:	2201      	movs	r2, #1
 8004130:	2140      	movs	r1, #64	; 0x40
 8004132:	4808      	ldr	r0, [pc, #32]	; (8004154 <Motor6_ab+0x34>)
 8004134:	f004 f954 	bl	80083e0 <HAL_GPIO_WritePin>
 8004138:	2200      	movs	r2, #0
 800413a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800413e:	4806      	ldr	r0, [pc, #24]	; (8004158 <Motor6_ab+0x38>)
 8004140:	f004 f94e 	bl	80083e0 <HAL_GPIO_WritePin>
 8004144:	2201      	movs	r2, #1
 8004146:	f44f 7100 	mov.w	r1, #512	; 0x200
 800414a:	4803      	ldr	r0, [pc, #12]	; (8004158 <Motor6_ab+0x38>)
 800414c:	f004 f948 	bl	80083e0 <HAL_GPIO_WritePin>
 8004150:	bf00      	nop
 8004152:	bd80      	pop	{r7, pc}
 8004154:	40021000 	.word	0x40021000
 8004158:	40020800 	.word	0x40020800

0800415c <Motor6_Ab>:
void Motor6_Ab(void) // 64
{VM6_IN1_H();	VM6_IN2_L();	VM6_IN3_L()	;	VM6_IN4_H();}
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
 8004160:	2201      	movs	r2, #1
 8004162:	2120      	movs	r1, #32
 8004164:	480a      	ldr	r0, [pc, #40]	; (8004190 <Motor6_Ab+0x34>)
 8004166:	f004 f93b 	bl	80083e0 <HAL_GPIO_WritePin>
 800416a:	2200      	movs	r2, #0
 800416c:	2140      	movs	r1, #64	; 0x40
 800416e:	4808      	ldr	r0, [pc, #32]	; (8004190 <Motor6_Ab+0x34>)
 8004170:	f004 f936 	bl	80083e0 <HAL_GPIO_WritePin>
 8004174:	2200      	movs	r2, #0
 8004176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800417a:	4806      	ldr	r0, [pc, #24]	; (8004194 <Motor6_Ab+0x38>)
 800417c:	f004 f930 	bl	80083e0 <HAL_GPIO_WritePin>
 8004180:	2201      	movs	r2, #1
 8004182:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004186:	4803      	ldr	r0, [pc, #12]	; (8004194 <Motor6_Ab+0x38>)
 8004188:	f004 f92a 	bl	80083e0 <HAL_GPIO_WritePin>
 800418c:	bf00      	nop
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	40020800 	.word	0x40020800

08004198 <Motor6_Release>:
void Motor6_A_release(void)
{VM6_IN1_L();	VM6_IN2_L();}
void Motor6_B_release(void)
{VM6_IN3_L();	VM6_IN4_L();}
void Motor6_Release(void) // 6
{VM6_IN1_L();	VM6_IN2_L();	VM6_IN3_L()	;	VM6_IN4_L();}
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
 800419c:	2200      	movs	r2, #0
 800419e:	2120      	movs	r1, #32
 80041a0:	480a      	ldr	r0, [pc, #40]	; (80041cc <Motor6_Release+0x34>)
 80041a2:	f004 f91d 	bl	80083e0 <HAL_GPIO_WritePin>
 80041a6:	2200      	movs	r2, #0
 80041a8:	2140      	movs	r1, #64	; 0x40
 80041aa:	4808      	ldr	r0, [pc, #32]	; (80041cc <Motor6_Release+0x34>)
 80041ac:	f004 f918 	bl	80083e0 <HAL_GPIO_WritePin>
 80041b0:	2200      	movs	r2, #0
 80041b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041b6:	4806      	ldr	r0, [pc, #24]	; (80041d0 <Motor6_Release+0x38>)
 80041b8:	f004 f912 	bl	80083e0 <HAL_GPIO_WritePin>
 80041bc:	2200      	movs	r2, #0
 80041be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041c2:	4803      	ldr	r0, [pc, #12]	; (80041d0 <Motor6_Release+0x38>)
 80041c4:	f004 f90c 	bl	80083e0 <HAL_GPIO_WritePin>
 80041c8:	bf00      	nop
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40021000 	.word	0x40021000
 80041d0:	40020800 	.word	0x40020800

080041d4 <ALL_Motors_Disable>:
	printf("DecelerationTimeTMR:%ld\r\n",a->DecelerationTimeTMR);
	printf("********************\r\n");
}

void ALL_Motors_Disable(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
	Motor1_Disable();	Motor2_Disable();	Motor3_Disable();	Motor4_Disable();
 80041d8:	2201      	movs	r2, #1
 80041da:	2110      	movs	r1, #16
 80041dc:	4857      	ldr	r0, [pc, #348]	; (800433c <ALL_Motors_Disable+0x168>)
 80041de:	f004 f8ff 	bl	80083e0 <HAL_GPIO_WritePin>
 80041e2:	2201      	movs	r2, #1
 80041e4:	2180      	movs	r1, #128	; 0x80
 80041e6:	4855      	ldr	r0, [pc, #340]	; (800433c <ALL_Motors_Disable+0x168>)
 80041e8:	f004 f8fa 	bl	80083e0 <HAL_GPIO_WritePin>
 80041ec:	2201      	movs	r2, #1
 80041ee:	2101      	movs	r1, #1
 80041f0:	4853      	ldr	r0, [pc, #332]	; (8004340 <ALL_Motors_Disable+0x16c>)
 80041f2:	f004 f8f5 	bl	80083e0 <HAL_GPIO_WritePin>
 80041f6:	2201      	movs	r2, #1
 80041f8:	2108      	movs	r1, #8
 80041fa:	4851      	ldr	r0, [pc, #324]	; (8004340 <ALL_Motors_Disable+0x16c>)
 80041fc:	f004 f8f0 	bl	80083e0 <HAL_GPIO_WritePin>
	VM5_Disable_A();	VM5_Disable_B();	VM6_Disable_A();	VM6_Disable_B();
 8004200:	2200      	movs	r2, #0
 8004202:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004206:	484e      	ldr	r0, [pc, #312]	; (8004340 <ALL_Motors_Disable+0x16c>)
 8004208:	f004 f8ea 	bl	80083e0 <HAL_GPIO_WritePin>
 800420c:	2200      	movs	r2, #0
 800420e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004212:	484b      	ldr	r0, [pc, #300]	; (8004340 <ALL_Motors_Disable+0x16c>)
 8004214:	f004 f8e4 	bl	80083e0 <HAL_GPIO_WritePin>
 8004218:	2200      	movs	r2, #0
 800421a:	2180      	movs	r1, #128	; 0x80
 800421c:	4848      	ldr	r0, [pc, #288]	; (8004340 <ALL_Motors_Disable+0x16c>)
 800421e:	f004 f8df 	bl	80083e0 <HAL_GPIO_WritePin>
 8004222:	2200      	movs	r2, #0
 8004224:	2102      	movs	r1, #2
 8004226:	4847      	ldr	r0, [pc, #284]	; (8004344 <ALL_Motors_Disable+0x170>)
 8004228:	f004 f8da 	bl	80083e0 <HAL_GPIO_WritePin>
	VM7_Disable_A();	VM7_Disable_B();	VM8_Disable_A();	VM8_Disable_B();
 800422c:	2200      	movs	r2, #0
 800422e:	2101      	movs	r1, #1
 8004230:	4844      	ldr	r0, [pc, #272]	; (8004344 <ALL_Motors_Disable+0x170>)
 8004232:	f004 f8d5 	bl	80083e0 <HAL_GPIO_WritePin>
 8004236:	2200      	movs	r2, #0
 8004238:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800423c:	4842      	ldr	r0, [pc, #264]	; (8004348 <ALL_Motors_Disable+0x174>)
 800423e:	f004 f8cf 	bl	80083e0 <HAL_GPIO_WritePin>
 8004242:	2200      	movs	r2, #0
 8004244:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004248:	483f      	ldr	r0, [pc, #252]	; (8004348 <ALL_Motors_Disable+0x174>)
 800424a:	f004 f8c9 	bl	80083e0 <HAL_GPIO_WritePin>
 800424e:	2200      	movs	r2, #0
 8004250:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004254:	483c      	ldr	r0, [pc, #240]	; (8004348 <ALL_Motors_Disable+0x174>)
 8004256:	f004 f8c3 	bl	80083e0 <HAL_GPIO_WritePin>
	Motorpluse1_Low();	Motorpluse2_Low();	Motorpluse3_Low();	Motorpluse4_Low();
 800425a:	2200      	movs	r2, #0
 800425c:	2108      	movs	r1, #8
 800425e:	4837      	ldr	r0, [pc, #220]	; (800433c <ALL_Motors_Disable+0x168>)
 8004260:	f004 f8be 	bl	80083e0 <HAL_GPIO_WritePin>
 8004264:	2200      	movs	r2, #0
 8004266:	2140      	movs	r1, #64	; 0x40
 8004268:	4834      	ldr	r0, [pc, #208]	; (800433c <ALL_Motors_Disable+0x168>)
 800426a:	f004 f8b9 	bl	80083e0 <HAL_GPIO_WritePin>
 800426e:	2200      	movs	r2, #0
 8004270:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004274:	4831      	ldr	r0, [pc, #196]	; (800433c <ALL_Motors_Disable+0x168>)
 8004276:	f004 f8b3 	bl	80083e0 <HAL_GPIO_WritePin>
 800427a:	2200      	movs	r2, #0
 800427c:	2104      	movs	r1, #4
 800427e:	4830      	ldr	r0, [pc, #192]	; (8004340 <ALL_Motors_Disable+0x16c>)
 8004280:	f004 f8ae 	bl	80083e0 <HAL_GPIO_WritePin>
	VM5_IN1_L();	VM5_IN2_L();	VM5_IN3_L();	VM5_IN4_L();
 8004284:	2200      	movs	r2, #0
 8004286:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800428a:	482c      	ldr	r0, [pc, #176]	; (800433c <ALL_Motors_Disable+0x168>)
 800428c:	f004 f8a8 	bl	80083e0 <HAL_GPIO_WritePin>
 8004290:	2200      	movs	r2, #0
 8004292:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004296:	4829      	ldr	r0, [pc, #164]	; (800433c <ALL_Motors_Disable+0x168>)
 8004298:	f004 f8a2 	bl	80083e0 <HAL_GPIO_WritePin>
 800429c:	2200      	movs	r2, #0
 800429e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80042a2:	4826      	ldr	r0, [pc, #152]	; (800433c <ALL_Motors_Disable+0x168>)
 80042a4:	f004 f89c 	bl	80083e0 <HAL_GPIO_WritePin>
 80042a8:	2200      	movs	r2, #0
 80042aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042ae:	4823      	ldr	r0, [pc, #140]	; (800433c <ALL_Motors_Disable+0x168>)
 80042b0:	f004 f896 	bl	80083e0 <HAL_GPIO_WritePin>
	VM6_IN1_L();	VM6_IN2_L();	VM6_IN3_L();	VM6_IN4_L();
 80042b4:	2200      	movs	r2, #0
 80042b6:	2120      	movs	r1, #32
 80042b8:	4821      	ldr	r0, [pc, #132]	; (8004340 <ALL_Motors_Disable+0x16c>)
 80042ba:	f004 f891 	bl	80083e0 <HAL_GPIO_WritePin>
 80042be:	2200      	movs	r2, #0
 80042c0:	2140      	movs	r1, #64	; 0x40
 80042c2:	481f      	ldr	r0, [pc, #124]	; (8004340 <ALL_Motors_Disable+0x16c>)
 80042c4:	f004 f88c 	bl	80083e0 <HAL_GPIO_WritePin>
 80042c8:	2200      	movs	r2, #0
 80042ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042ce:	481f      	ldr	r0, [pc, #124]	; (800434c <ALL_Motors_Disable+0x178>)
 80042d0:	f004 f886 	bl	80083e0 <HAL_GPIO_WritePin>
 80042d4:	2200      	movs	r2, #0
 80042d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042da:	481c      	ldr	r0, [pc, #112]	; (800434c <ALL_Motors_Disable+0x178>)
 80042dc:	f004 f880 	bl	80083e0 <HAL_GPIO_WritePin>
	VM7_IN1_L();	VM7_IN2_L();	VM7_IN3_L();	VM7_IN4_L();
 80042e0:	2200      	movs	r2, #0
 80042e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80042e6:	4815      	ldr	r0, [pc, #84]	; (800433c <ALL_Motors_Disable+0x168>)
 80042e8:	f004 f87a 	bl	80083e0 <HAL_GPIO_WritePin>
 80042ec:	2200      	movs	r2, #0
 80042ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80042f2:	4812      	ldr	r0, [pc, #72]	; (800433c <ALL_Motors_Disable+0x168>)
 80042f4:	f004 f874 	bl	80083e0 <HAL_GPIO_WritePin>
 80042f8:	2200      	movs	r2, #0
 80042fa:	2101      	movs	r1, #1
 80042fc:	480f      	ldr	r0, [pc, #60]	; (800433c <ALL_Motors_Disable+0x168>)
 80042fe:	f004 f86f 	bl	80083e0 <HAL_GPIO_WritePin>
 8004302:	2200      	movs	r2, #0
 8004304:	2102      	movs	r1, #2
 8004306:	480d      	ldr	r0, [pc, #52]	; (800433c <ALL_Motors_Disable+0x168>)
 8004308:	f004 f86a 	bl	80083e0 <HAL_GPIO_WritePin>
	VM8_IN1_L();	VM8_IN2_L();	VM8_IN3_L();	VM8_IN4_L();
 800430c:	2200      	movs	r2, #0
 800430e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004312:	480f      	ldr	r0, [pc, #60]	; (8004350 <ALL_Motors_Disable+0x17c>)
 8004314:	f004 f864 	bl	80083e0 <HAL_GPIO_WritePin>
 8004318:	2200      	movs	r2, #0
 800431a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800431e:	480c      	ldr	r0, [pc, #48]	; (8004350 <ALL_Motors_Disable+0x17c>)
 8004320:	f004 f85e 	bl	80083e0 <HAL_GPIO_WritePin>
 8004324:	2200      	movs	r2, #0
 8004326:	2104      	movs	r1, #4
 8004328:	480a      	ldr	r0, [pc, #40]	; (8004354 <ALL_Motors_Disable+0x180>)
 800432a:	f004 f859 	bl	80083e0 <HAL_GPIO_WritePin>
 800432e:	2200      	movs	r2, #0
 8004330:	2108      	movs	r1, #8
 8004332:	4808      	ldr	r0, [pc, #32]	; (8004354 <ALL_Motors_Disable+0x180>)
 8004334:	f004 f854 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8004338:	bf00      	nop
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40020400 	.word	0x40020400
 8004340:	40021000 	.word	0x40021000
 8004344:	40021800 	.word	0x40021800
 8004348:	40021400 	.word	0x40021400
 800434c:	40020800 	.word	0x40020800
 8004350:	40020c00 	.word	0x40020c00
 8004354:	40020000 	.word	0x40020000

08004358 <AccelDecelTimeCompute>:
	printf("Reseting Motors Result:0x%x ...\r\n",Motor_Init_Result);
	return Motor_Init_Result;
}

uint32_t AccelDecelTimeCompute(uint32_t AccelDecelRate)  //TMR
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
	uint32_t temp_AccelDecelTimeTMR;
	if(AccelDecelRate > MOTORTIM_TMR){
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a09      	ldr	r2, [pc, #36]	; (8004388 <AccelDecelTimeCompute+0x30>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d905      	bls.n	8004374 <AccelDecelTimeCompute+0x1c>
		printf("[WRONG]AccelDecel Rate Oversize!\r\n"); //MOTORTIM_TMR100000Hz/s
 8004368:	4808      	ldr	r0, [pc, #32]	; (800438c <AccelDecelTimeCompute+0x34>)
 800436a:	f00c f9d5 	bl	8010718 <puts>
		return 10000;  // 10kHz
 800436e:	f242 7310 	movw	r3, #10000	; 0x2710
 8004372:	e005      	b.n	8004380 <AccelDecelTimeCompute+0x28>
	}
	temp_AccelDecelTimeTMR = MOTORTIM_TMR / AccelDecelRate ;  // TMR
 8004374:	4a04      	ldr	r2, [pc, #16]	; (8004388 <AccelDecelTimeCompute+0x30>)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	fbb2 f3f3 	udiv	r3, r2, r3
 800437c:	60fb      	str	r3, [r7, #12]
	return temp_AccelDecelTimeTMR;
 800437e:	68fb      	ldr	r3, [r7, #12]
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	000186a0 	.word	0x000186a0
 800438c:	08012a28 	.word	0x08012a28

08004390 <AccelDecel>:

void AccelDecel(uint32_t AccelDecelState,struct MotorDefine *a)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
	switch (AccelDecelState){
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d022      	beq.n	80043e6 <AccelDecel+0x56>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d839      	bhi.n	800441a <AccelDecel+0x8a>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d035      	beq.n	8004418 <AccelDecel+0x88>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d000      	beq.n	80043b4 <AccelDecel+0x24>
			a->ActualSpeedInHz = a->StartupSpeedInHz;
			AccelDecelState = 0;
		}
		a->StepperSpeedTMR = MOTORTIM_TMR / a->ActualSpeedInHz;
	}
}
 80043b2:	e032      	b.n	800441a <AccelDecel+0x8a>
		a->ActualSpeedInHz ++ ;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b8:	1c5a      	adds	r2, r3, #1
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	641a      	str	r2, [r3, #64]	; 0x40
		if (a->ActualSpeedInHz >= a->DesiredSpeedInHz){
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d305      	bcc.n	80043d6 <AccelDecel+0x46>
			a->ActualSpeedInHz = a->DesiredSpeedInHz;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	641a      	str	r2, [r3, #64]	; 0x40
			AccelDecelState = 0;
 80043d2:	2300      	movs	r3, #0
 80043d4:	607b      	str	r3, [r7, #4]
		a->StepperSpeedTMR = MOTORTIM_TMR / a->ActualSpeedInHz;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043da:	4a13      	ldr	r2, [pc, #76]	; (8004428 <AccelDecel+0x98>)
 80043dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	649a      	str	r2, [r3, #72]	; 0x48
	break;
 80043e4:	e019      	b.n	800441a <AccelDecel+0x8a>
		a->ActualSpeedInHz -- ;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ea:	1e5a      	subs	r2, r3, #1
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	641a      	str	r2, [r3, #64]	; 0x40
		if (a->ActualSpeedInHz <= a->StartupSpeedInHz){
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d805      	bhi.n	8004408 <AccelDecel+0x78>
			a->ActualSpeedInHz = a->StartupSpeedInHz;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	641a      	str	r2, [r3, #64]	; 0x40
			AccelDecelState = 0;
 8004404:	2300      	movs	r3, #0
 8004406:	607b      	str	r3, [r7, #4]
		a->StepperSpeedTMR = MOTORTIM_TMR / a->ActualSpeedInHz;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440c:	4a06      	ldr	r2, [pc, #24]	; (8004428 <AccelDecel+0x98>)
 800440e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004416:	e000      	b.n	800441a <AccelDecel+0x8a>
	break;
 8004418:	bf00      	nop
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	000186a0 	.word	0x000186a0

0800442c <Motor_AccelDecel_waveCalculate>:

void Motor_AccelDecel_waveCalculate(struct MotorDefine *a)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
	uint32_t DesiredNumberofSteptoAccel ;
	uint32_t DesiredNumberofSteptoDecel ;
	float DesiredAccellTimeInSeconds ;
	float DesiredDecellTimeInSeconds ;

	a->AccelerationTimeTMR = AccelDecelTimeCompute(a->accelerationRate);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff ff8d 	bl	8004358 <AccelDecelTimeCompute>
 800443e:	4602      	mov	r2, r0
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	659a      	str	r2, [r3, #88]	; 0x58
	a->DecelerationTimeTMR = AccelDecelTimeCompute(a->decelerationRate);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	69db      	ldr	r3, [r3, #28]
 8004448:	4618      	mov	r0, r3
 800444a:	f7ff ff85 	bl	8004358 <AccelDecelTimeCompute>
 800444e:	4602      	mov	r2, r0
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	65da      	str	r2, [r3, #92]	; 0x5c

	DesiredAccellTimeInSeconds = ((float)a->DesiredSpeedInHz-a->StartupSpeedInHz) / a->accelerationRate;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004458:	ee07 3a90 	vmov	s15, r3
 800445c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004464:	ee07 3a90 	vmov	s15, r3
 8004468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800446c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	ee07 3a90 	vmov	s15, r3
 8004478:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800447c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004480:	edc7 7a05 	vstr	s15, [r7, #20]
	DesiredDecellTimeInSeconds = ((float)a->DesiredSpeedInHz-a->StartupSpeedInHz) / a->decelerationRate;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004488:	ee07 3a90 	vmov	s15, r3
 800448c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004494:	ee07 3a90 	vmov	s15, r3
 8004498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800449c:	ee77 6a67 	vsub.f32	s13, s14, s15
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	ee07 3a90 	vmov	s15, r3
 80044a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044b0:	edc7 7a04 	vstr	s15, [r7, #16]
	DesiredNumberofSteptoAccel =  DesiredAccellTimeInSeconds * (a->DesiredSpeedInHz-a->StartupSpeedInHz) /2 + a->StartupSpeedInHz*DesiredAccellTimeInSeconds; //
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	ee07 3a90 	vmov	s15, r3
 80044c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80044ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ce:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80044d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044da:	ee07 3a90 	vmov	s15, r3
 80044de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80044e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044f2:	ee17 3a90 	vmov	r3, s15
 80044f6:	60fb      	str	r3, [r7, #12]
	DesiredNumberofSteptoDecel =  DesiredDecellTimeInSeconds * (a->DesiredSpeedInHz-a->StartupSpeedInHz) /2 + a->StartupSpeedInHz*DesiredDecellTimeInSeconds ; //
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	ee07 3a90 	vmov	s15, r3
 8004506:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800450a:	edd7 7a04 	vldr	s15, [r7, #16]
 800450e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004512:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004516:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451e:	ee07 3a90 	vmov	s15, r3
 8004522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004526:	edd7 7a04 	vldr	s15, [r7, #16]
 800452a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800452e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004532:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004536:	ee17 3a90 	vmov	r3, s15
 800453a:	60bb      	str	r3, [r7, #8]

	if ( (DesiredNumberofSteptoAccel + DesiredNumberofSteptoDecel) <= a->NumberofSteps ) //
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	441a      	add	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004546:	429a      	cmp	r2, r3
 8004548:	d809      	bhi.n	800455e <Motor_AccelDecel_waveCalculate+0x132>
	{
		a->NumberofSteps_StopAccel = a->NumberofSteps - DesiredNumberofSteptoAccel ;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1ad2      	subs	r2, r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	651a      	str	r2, [r3, #80]	; 0x50
		a->NumberofSteps_BeginDecel =  DesiredNumberofSteptoDecel ;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68ba      	ldr	r2, [r7, #8]
 800455a:	655a      	str	r2, [r3, #84]	; 0x54
 800455c:	e010      	b.n	8004580 <Motor_AccelDecel_waveCalculate+0x154>
	}
	else  // 1/31/3
	{
		a->NumberofSteps_StopAccel = a->NumberofSteps /3*2 ;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004562:	4a0d      	ldr	r2, [pc, #52]	; (8004598 <Motor_AccelDecel_waveCalculate+0x16c>)
 8004564:	fba2 2303 	umull	r2, r3, r2, r3
 8004568:	085b      	lsrs	r3, r3, #1
 800456a:	005a      	lsls	r2, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	651a      	str	r2, [r3, #80]	; 0x50
		a->NumberofSteps_BeginDecel = a->NumberofSteps /3 ;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004574:	4a08      	ldr	r2, [pc, #32]	; (8004598 <Motor_AccelDecel_waveCalculate+0x16c>)
 8004576:	fba2 2303 	umull	r2, r3, r2, r3
 800457a:	085a      	lsrs	r2, r3, #1
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	655a      	str	r2, [r3, #84]	; 0x54
	}
	if ( a->MotorNumber == 4 ){		// 4
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004586:	2b04      	cmp	r3, #4
 8004588:	d102      	bne.n	8004590 <Motor_AccelDecel_waveCalculate+0x164>
		a->NumberofSteps_BeginDecel = 0 ;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	655a      	str	r2, [r3, #84]	; 0x54
	}
}
 8004590:	bf00      	nop
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	aaaaaaab 	.word	0xaaaaaaab

0800459c <MotorDirection_SetUp>:

void MotorDirection_SetUp(struct MotorDefine *a)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
	if (a->MotorNumber == 1){
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d110      	bne.n	80045d0 <MotorDirection_SetUp+0x34>
		if(a->MotorDirection == 1){
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d105      	bne.n	80045c4 <MotorDirection_SetUp+0x28>
			Motor1_Nreset_direction;
 80045b8:	2200      	movs	r2, #0
 80045ba:	2120      	movs	r1, #32
 80045bc:	4828      	ldr	r0, [pc, #160]	; (8004660 <MotorDirection_SetUp+0xc4>)
 80045be:	f003 ff0f 	bl	80083e0 <HAL_GPIO_WritePin>
		else{
			Motor4_reset_direction;
		}
	}

}
 80045c2:	e048      	b.n	8004656 <MotorDirection_SetUp+0xba>
			Motor1_reset_direction;
 80045c4:	2201      	movs	r2, #1
 80045c6:	2120      	movs	r1, #32
 80045c8:	4825      	ldr	r0, [pc, #148]	; (8004660 <MotorDirection_SetUp+0xc4>)
 80045ca:	f003 ff09 	bl	80083e0 <HAL_GPIO_WritePin>
}
 80045ce:	e042      	b.n	8004656 <MotorDirection_SetUp+0xba>
	else if (a->MotorNumber == 2){
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d112      	bne.n	8004600 <MotorDirection_SetUp+0x64>
		if(a->MotorDirection == 1){
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d106      	bne.n	80045f2 <MotorDirection_SetUp+0x56>
			Motor2_Nreset_direction;
 80045e4:	2201      	movs	r2, #1
 80045e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045ea:	481d      	ldr	r0, [pc, #116]	; (8004660 <MotorDirection_SetUp+0xc4>)
 80045ec:	f003 fef8 	bl	80083e0 <HAL_GPIO_WritePin>
}
 80045f0:	e031      	b.n	8004656 <MotorDirection_SetUp+0xba>
			Motor2_reset_direction;
 80045f2:	2200      	movs	r2, #0
 80045f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045f8:	4819      	ldr	r0, [pc, #100]	; (8004660 <MotorDirection_SetUp+0xc4>)
 80045fa:	f003 fef1 	bl	80083e0 <HAL_GPIO_WritePin>
}
 80045fe:	e02a      	b.n	8004656 <MotorDirection_SetUp+0xba>
	else if (a->MotorNumber == 3){
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004606:	2b03      	cmp	r3, #3
 8004608:	d110      	bne.n	800462c <MotorDirection_SetUp+0x90>
		if(a->MotorDirection == 1){
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004610:	2b01      	cmp	r3, #1
 8004612:	d105      	bne.n	8004620 <MotorDirection_SetUp+0x84>
			Motor3_Nreset_direction;
 8004614:	2201      	movs	r2, #1
 8004616:	2102      	movs	r1, #2
 8004618:	4812      	ldr	r0, [pc, #72]	; (8004664 <MotorDirection_SetUp+0xc8>)
 800461a:	f003 fee1 	bl	80083e0 <HAL_GPIO_WritePin>
}
 800461e:	e01a      	b.n	8004656 <MotorDirection_SetUp+0xba>
			Motor3_reset_direction;
 8004620:	2200      	movs	r2, #0
 8004622:	2102      	movs	r1, #2
 8004624:	480f      	ldr	r0, [pc, #60]	; (8004664 <MotorDirection_SetUp+0xc8>)
 8004626:	f003 fedb 	bl	80083e0 <HAL_GPIO_WritePin>
}
 800462a:	e014      	b.n	8004656 <MotorDirection_SetUp+0xba>
	else if (a->MotorNumber == 4){
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004632:	2b04      	cmp	r3, #4
 8004634:	d10f      	bne.n	8004656 <MotorDirection_SetUp+0xba>
		if(a->MotorDirection == 1){
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800463c:	2b01      	cmp	r3, #1
 800463e:	d105      	bne.n	800464c <MotorDirection_SetUp+0xb0>
			Motor4_Nreset_direction;
 8004640:	2200      	movs	r2, #0
 8004642:	2110      	movs	r1, #16
 8004644:	4807      	ldr	r0, [pc, #28]	; (8004664 <MotorDirection_SetUp+0xc8>)
 8004646:	f003 fecb 	bl	80083e0 <HAL_GPIO_WritePin>
}
 800464a:	e004      	b.n	8004656 <MotorDirection_SetUp+0xba>
			Motor4_reset_direction;
 800464c:	2201      	movs	r2, #1
 800464e:	2110      	movs	r1, #16
 8004650:	4804      	ldr	r0, [pc, #16]	; (8004664 <MotorDirection_SetUp+0xc8>)
 8004652:	f003 fec5 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8004656:	bf00      	nop
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40020400 	.word	0x40020400
 8004664:	40021000 	.word	0x40021000

08004668 <MotorMove_steps>:

/*            *****************    0x40-0b01000000    ******************
USART5
*** 10-20ms***/
void MotorMove_steps(struct MotorDefine *temp)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
	if (Motor[temp->MotorNumber].Status == 1){
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004676:	4619      	mov	r1, r3
 8004678:	4a47      	ldr	r2, [pc, #284]	; (8004798 <MotorMove_steps+0x130>)
 800467a:	460b      	mov	r3, r1
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	440b      	add	r3, r1
 8004680:	015b      	lsls	r3, r3, #5
 8004682:	4413      	add	r3, r2
 8004684:	3330      	adds	r3, #48	; 0x30
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d110      	bne.n	80046ae <MotorMove_steps+0x46>
		printf("[WRONG] Motor Moved Failed,Motor%d is busy!\r\n",Motor[temp->MotorNumber].MotorNumber);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004692:	4619      	mov	r1, r3
 8004694:	4a40      	ldr	r2, [pc, #256]	; (8004798 <MotorMove_steps+0x130>)
 8004696:	460b      	mov	r3, r1
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	440b      	add	r3, r1
 800469c:	015b      	lsls	r3, r3, #5
 800469e:	4413      	add	r3, r2
 80046a0:	3320      	adds	r3, #32
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	4619      	mov	r1, r3
 80046a6:	483d      	ldr	r0, [pc, #244]	; (800479c <MotorMove_steps+0x134>)
 80046a8:	f00b ffb0 	bl	801060c <iprintf>
		return ;
 80046ac:	e19c      	b.n	80049e8 <MotorMove_steps+0x380>
	}
	else {
		Motor[temp->MotorNumber].Status = 1 ;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046b4:	4619      	mov	r1, r3
 80046b6:	4a38      	ldr	r2, [pc, #224]	; (8004798 <MotorMove_steps+0x130>)
 80046b8:	460b      	mov	r3, r1
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	440b      	add	r3, r1
 80046be:	015b      	lsls	r3, r3, #5
 80046c0:	4413      	add	r3, r2
 80046c2:	3330      	adds	r3, #48	; 0x30
 80046c4:	2201      	movs	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]
	}

	temp->deceleration_ratio = Motor[temp->MotorNumber].deceleration_ratio ;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046ce:	4619      	mov	r1, r3
 80046d0:	4a31      	ldr	r2, [pc, #196]	; (8004798 <MotorMove_steps+0x130>)
 80046d2:	460b      	mov	r3, r1
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	440b      	add	r3, r1
 80046d8:	015b      	lsls	r3, r3, #5
 80046da:	4413      	add	r3, r2
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	601a      	str	r2, [r3, #0]
	temp->step_angle = Motor[temp->MotorNumber].step_angle ;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046e8:	4619      	mov	r1, r3
 80046ea:	4a2b      	ldr	r2, [pc, #172]	; (8004798 <MotorMove_steps+0x130>)
 80046ec:	460b      	mov	r3, r1
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	440b      	add	r3, r1
 80046f2:	015b      	lsls	r3, r3, #5
 80046f4:	4413      	add	r3, r2
 80046f6:	3304      	adds	r3, #4
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	605a      	str	r2, [r3, #4]
	temp->mircro_steps = Motor[temp->MotorNumber].mircro_steps ;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004704:	4619      	mov	r1, r3
 8004706:	4a24      	ldr	r2, [pc, #144]	; (8004798 <MotorMove_steps+0x130>)
 8004708:	460b      	mov	r3, r1
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	440b      	add	r3, r1
 800470e:	015b      	lsls	r3, r3, #5
 8004710:	4413      	add	r3, r2
 8004712:	3308      	adds	r3, #8
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	609a      	str	r2, [r3, #8]
	temp->MaxSpeedInRads = Motor[temp->MotorNumber].MaxSpeedInRads ;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004720:	4619      	mov	r1, r3
 8004722:	4a1d      	ldr	r2, [pc, #116]	; (8004798 <MotorMove_steps+0x130>)
 8004724:	460b      	mov	r3, r1
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	440b      	add	r3, r1
 800472a:	015b      	lsls	r3, r3, #5
 800472c:	4413      	add	r3, r2
 800472e:	330c      	adds	r3, #12
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	60da      	str	r2, [r3, #12]
	temp->htim_x = Motor[temp->MotorNumber].htim_x ;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 3020 	ldrb.w	r3, [r3, #32]
 800473c:	4619      	mov	r1, r3
 800473e:	4a16      	ldr	r2, [pc, #88]	; (8004798 <MotorMove_steps+0x130>)
 8004740:	460b      	mov	r3, r1
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	440b      	add	r3, r1
 8004746:	015b      	lsls	r3, r3, #5
 8004748:	4413      	add	r3, r2
 800474a:	3334      	adds	r3, #52	; 0x34
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	635a      	str	r2, [r3, #52]	; 0x34

	if(temp->DesiredSpeedInRads > temp->MaxSpeedInRads)  // 
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	ed93 7a05 	vldr	s14, [r3, #20]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	edd3 7a03 	vldr	s15, [r3, #12]
 800475e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004766:	dd1f      	ble.n	80047a8 <MotorMove_steps+0x140>
	{
		printf("[WRONG] Setup Speed faster than max speed:%.2f rad/s !\r\n",temp->MaxSpeedInRads);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	4618      	mov	r0, r3
 800476e:	f7fb feeb 	bl	8000548 <__aeabi_f2d>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	480a      	ldr	r0, [pc, #40]	; (80047a0 <MotorMove_steps+0x138>)
 8004778:	f00b ff48 	bl	801060c <iprintf>
		Motor[temp->MotorNumber].Status = 0 ;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004782:	4619      	mov	r1, r3
 8004784:	4a04      	ldr	r2, [pc, #16]	; (8004798 <MotorMove_steps+0x130>)
 8004786:	460b      	mov	r3, r1
 8004788:	005b      	lsls	r3, r3, #1
 800478a:	440b      	add	r3, r1
 800478c:	015b      	lsls	r3, r3, #5
 800478e:	4413      	add	r3, r2
 8004790:	3330      	adds	r3, #48	; 0x30
 8004792:	2200      	movs	r2, #0
 8004794:	701a      	strb	r2, [r3, #0]
		return ;
 8004796:	e127      	b.n	80049e8 <MotorMove_steps+0x380>
 8004798:	200008b0 	.word	0x200008b0
 800479c:	08012a4c 	.word	0x08012a4c
 80047a0:	08012a7c 	.word	0x08012a7c
 80047a4:	43b40000 	.word	0x43b40000
	}

	//  
	temp->StepsInOneCircle = (360 / temp->step_angle) * temp->deceleration_ratio * temp->mircro_steps;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80047ae:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80047a4 <MotorMove_steps+0x13c>
 80047b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	edd3 7a00 	vldr	s15, [r3]
 80047bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	ee07 3a90 	vmov	s15, r3
 80047c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d4:	ee17 2a90 	vmov	r2, s15
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	639a      	str	r2, [r3, #56]	; 0x38
	temp->StartupSpeedInHz = temp->StepsInOneCircle * temp->StartupSpeedInRads ;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e0:	ee07 3a90 	vmov	s15, r3
 80047e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80047ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047f6:	ee17 2a90 	vmov	r2, s15
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	63da      	str	r2, [r3, #60]	; 0x3c
	temp->ActualSpeedInHz = temp->StartupSpeedInHz;						// 
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	641a      	str	r2, [r3, #64]	; 0x40
	temp->DesiredSpeedInHz = temp->StepsInOneCircle * temp->DesiredSpeedInRads ;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	edd3 7a05 	vldr	s15, [r3, #20]
 8004818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800481c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004820:	ee17 2a90 	vmov	r2, s15
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	645a      	str	r2, [r3, #68]	; 0x44
	temp->StepperSpeedTMR = MOTORTIM_TMR / temp->ActualSpeedInHz;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	4a70      	ldr	r2, [pc, #448]	; (80049f0 <MotorMove_steps+0x388>)
 800482e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	649a      	str	r2, [r3, #72]	; 0x48
	temp->NumberofSteps = temp->NumberofRads * temp->StepsInOneCircle ;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	ee07 3a90 	vmov	s15, r3
 8004844:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800484c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004850:	ee17 2a90 	vmov	r2, s15
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	64da      	str	r2, [r3, #76]	; 0x4c

	Motor_AccelDecel_waveCalculate(temp);  // 
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff fde7 	bl	800442c <Motor_AccelDecel_waveCalculate>

	Motor[temp->MotorNumber].StepsInOneCircle = temp->StepsInOneCircle ;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004864:	4618      	mov	r0, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800486a:	4962      	ldr	r1, [pc, #392]	; (80049f4 <MotorMove_steps+0x38c>)
 800486c:	4603      	mov	r3, r0
 800486e:	005b      	lsls	r3, r3, #1
 8004870:	4403      	add	r3, r0
 8004872:	015b      	lsls	r3, r3, #5
 8004874:	440b      	add	r3, r1
 8004876:	3338      	adds	r3, #56	; 0x38
 8004878:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StartupSpeedInHz = temp->StartupSpeedInHz ;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004880:	4618      	mov	r0, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004886:	495b      	ldr	r1, [pc, #364]	; (80049f4 <MotorMove_steps+0x38c>)
 8004888:	4603      	mov	r3, r0
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	4403      	add	r3, r0
 800488e:	015b      	lsls	r3, r3, #5
 8004890:	440b      	add	r3, r1
 8004892:	333c      	adds	r3, #60	; 0x3c
 8004894:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].ActualSpeedInHz = temp->ActualSpeedInHz ;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800489c:	4618      	mov	r0, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048a2:	4954      	ldr	r1, [pc, #336]	; (80049f4 <MotorMove_steps+0x38c>)
 80048a4:	4603      	mov	r3, r0
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	4403      	add	r3, r0
 80048aa:	015b      	lsls	r3, r3, #5
 80048ac:	440b      	add	r3, r1
 80048ae:	3340      	adds	r3, #64	; 0x40
 80048b0:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DesiredSpeedInHz = temp->DesiredSpeedInHz ;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048b8:	4618      	mov	r0, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048be:	494d      	ldr	r1, [pc, #308]	; (80049f4 <MotorMove_steps+0x38c>)
 80048c0:	4603      	mov	r3, r0
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	4403      	add	r3, r0
 80048c6:	015b      	lsls	r3, r3, #5
 80048c8:	440b      	add	r3, r1
 80048ca:	3344      	adds	r3, #68	; 0x44
 80048cc:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StepperSpeedTMR = temp->StepperSpeedTMR ;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048d4:	4618      	mov	r0, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048da:	4946      	ldr	r1, [pc, #280]	; (80049f4 <MotorMove_steps+0x38c>)
 80048dc:	4603      	mov	r3, r0
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	4403      	add	r3, r0
 80048e2:	015b      	lsls	r3, r3, #5
 80048e4:	440b      	add	r3, r1
 80048e6:	3348      	adds	r3, #72	; 0x48
 80048e8:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps = temp->NumberofSteps ;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048f0:	4618      	mov	r0, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048f6:	493f      	ldr	r1, [pc, #252]	; (80049f4 <MotorMove_steps+0x38c>)
 80048f8:	4603      	mov	r3, r0
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	4403      	add	r3, r0
 80048fe:	015b      	lsls	r3, r3, #5
 8004900:	440b      	add	r3, r1
 8004902:	334c      	adds	r3, #76	; 0x4c
 8004904:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].MotorDirection = temp->MotorDirection ;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 3020 	ldrb.w	r3, [r3, #32]
 800490c:	4619      	mov	r1, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8004914:	4a37      	ldr	r2, [pc, #220]	; (80049f4 <MotorMove_steps+0x38c>)
 8004916:	460b      	mov	r3, r1
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	440b      	add	r3, r1
 800491c:	015b      	lsls	r3, r3, #5
 800491e:	4413      	add	r3, r2
 8004920:	3321      	adds	r3, #33	; 0x21
 8004922:	4602      	mov	r2, r0
 8004924:	701a      	strb	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps_StopAccel = temp->NumberofSteps_StopAccel ;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 3020 	ldrb.w	r3, [r3, #32]
 800492c:	4618      	mov	r0, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004932:	4930      	ldr	r1, [pc, #192]	; (80049f4 <MotorMove_steps+0x38c>)
 8004934:	4603      	mov	r3, r0
 8004936:	005b      	lsls	r3, r3, #1
 8004938:	4403      	add	r3, r0
 800493a:	015b      	lsls	r3, r3, #5
 800493c:	440b      	add	r3, r1
 800493e:	3350      	adds	r3, #80	; 0x50
 8004940:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps_BeginDecel = temp->NumberofSteps_BeginDecel ;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004948:	4618      	mov	r0, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800494e:	4929      	ldr	r1, [pc, #164]	; (80049f4 <MotorMove_steps+0x38c>)
 8004950:	4603      	mov	r3, r0
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	4403      	add	r3, r0
 8004956:	015b      	lsls	r3, r3, #5
 8004958:	440b      	add	r3, r1
 800495a:	3354      	adds	r3, #84	; 0x54
 800495c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].AccelerationTimeTMR = temp->AccelerationTimeTMR ;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004964:	4618      	mov	r0, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800496a:	4922      	ldr	r1, [pc, #136]	; (80049f4 <MotorMove_steps+0x38c>)
 800496c:	4603      	mov	r3, r0
 800496e:	005b      	lsls	r3, r3, #1
 8004970:	4403      	add	r3, r0
 8004972:	015b      	lsls	r3, r3, #5
 8004974:	440b      	add	r3, r1
 8004976:	3358      	adds	r3, #88	; 0x58
 8004978:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DecelerationTimeTMR = temp->DecelerationTimeTMR ;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004980:	4618      	mov	r0, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004986:	491b      	ldr	r1, [pc, #108]	; (80049f4 <MotorMove_steps+0x38c>)
 8004988:	4603      	mov	r3, r0
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	4403      	add	r3, r0
 800498e:	015b      	lsls	r3, r3, #5
 8004990:	440b      	add	r3, r1
 8004992:	335c      	adds	r3, #92	; 0x5c
 8004994:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].TargetPosition = -16777200 ; //
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3020 	ldrb.w	r3, [r3, #32]
 800499c:	4619      	mov	r1, r3
 800499e:	4a15      	ldr	r2, [pc, #84]	; (80049f4 <MotorMove_steps+0x38c>)
 80049a0:	460b      	mov	r3, r1
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	440b      	add	r3, r1
 80049a6:	015b      	lsls	r3, r3, #5
 80049a8:	4413      	add	r3, r2
 80049aa:	332c      	adds	r3, #44	; 0x2c
 80049ac:	4a12      	ldr	r2, [pc, #72]	; (80049f8 <MotorMove_steps+0x390>)
 80049ae:	601a      	str	r2, [r3, #0]

	MotorDirection_SetUp(&Motor[temp->MotorNumber]) ;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049b6:	461a      	mov	r2, r3
 80049b8:	4613      	mov	r3, r2
 80049ba:	005b      	lsls	r3, r3, #1
 80049bc:	4413      	add	r3, r2
 80049be:	015b      	lsls	r3, r3, #5
 80049c0:	4a0c      	ldr	r2, [pc, #48]	; (80049f4 <MotorMove_steps+0x38c>)
 80049c2:	4413      	add	r3, r2
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7ff fde9 	bl	800459c <MotorDirection_SetUp>
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049d0:	4619      	mov	r1, r3
 80049d2:	4a08      	ldr	r2, [pc, #32]	; (80049f4 <MotorMove_steps+0x38c>)
 80049d4:	460b      	mov	r3, r1
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	440b      	add	r3, r1
 80049da:	015b      	lsls	r3, r3, #5
 80049dc:	4413      	add	r3, r2
 80049de:	3334      	adds	r3, #52	; 0x34
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f006 fc56 	bl	800b294 <HAL_TIM_Base_Start_IT>
}
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	000186a0 	.word	0x000186a0
 80049f4:	200008b0 	.word	0x200008b0
 80049f8:	ff000010 	.word	0xff000010

080049fc <MotorMove_position>:

/*            *****************    0x80-0b10000000    ******************
USART5 + 
*** 10-20ms***/
void MotorMove_position(struct MotorDefine *temp  , int32_t targer_position)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
	if (Motor[temp->MotorNumber].Status == 1){
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4acf      	ldr	r2, [pc, #828]	; (8004d4c <MotorMove_position+0x350>)
 8004a10:	460b      	mov	r3, r1
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	440b      	add	r3, r1
 8004a16:	015b      	lsls	r3, r3, #5
 8004a18:	4413      	add	r3, r2
 8004a1a:	3330      	adds	r3, #48	; 0x30
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d110      	bne.n	8004a44 <MotorMove_position+0x48>
		printf("[WRONG] Position Set Failed,Motor%d is busy!\r\n",Motor[temp->MotorNumber].MotorNumber);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4ac8      	ldr	r2, [pc, #800]	; (8004d4c <MotorMove_position+0x350>)
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	440b      	add	r3, r1
 8004a32:	015b      	lsls	r3, r3, #5
 8004a34:	4413      	add	r3, r2
 8004a36:	3320      	adds	r3, #32
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	48c4      	ldr	r0, [pc, #784]	; (8004d50 <MotorMove_position+0x354>)
 8004a3e:	f00b fde5 	bl	801060c <iprintf>
		return ;
 8004a42:	e2fb      	b.n	800503c <MotorMove_position+0x640>
	}
	else {
		Motor[temp->MotorNumber].Status = 1 ;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	4abf      	ldr	r2, [pc, #764]	; (8004d4c <MotorMove_position+0x350>)
 8004a4e:	460b      	mov	r3, r1
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	440b      	add	r3, r1
 8004a54:	015b      	lsls	r3, r3, #5
 8004a56:	4413      	add	r3, r2
 8004a58:	3330      	adds	r3, #48	; 0x30
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	701a      	strb	r2, [r3, #0]
	}

	Motor[temp->MotorNumber].StepsInOneCircle = (360 / Motor[temp->MotorNumber].step_angle) * Motor[temp->MotorNumber].deceleration_ratio * Motor[temp->MotorNumber].mircro_steps;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a64:	4619      	mov	r1, r3
 8004a66:	4ab9      	ldr	r2, [pc, #740]	; (8004d4c <MotorMove_position+0x350>)
 8004a68:	460b      	mov	r3, r1
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	440b      	add	r3, r1
 8004a6e:	015b      	lsls	r3, r3, #5
 8004a70:	4413      	add	r3, r2
 8004a72:	3304      	adds	r3, #4
 8004a74:	edd3 7a00 	vldr	s15, [r3]
 8004a78:	eddf 6ab6 	vldr	s13, [pc, #728]	; 8004d54 <MotorMove_position+0x358>
 8004a7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a86:	4619      	mov	r1, r3
 8004a88:	4ab0      	ldr	r2, [pc, #704]	; (8004d4c <MotorMove_position+0x350>)
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	440b      	add	r3, r1
 8004a90:	015b      	lsls	r3, r3, #5
 8004a92:	4413      	add	r3, r2
 8004a94:	edd3 7a00 	vldr	s15, [r3]
 8004a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	4aa9      	ldr	r2, [pc, #676]	; (8004d4c <MotorMove_position+0x350>)
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	005b      	lsls	r3, r3, #1
 8004aaa:	440b      	add	r3, r1
 8004aac:	015b      	lsls	r3, r3, #5
 8004aae:	4413      	add	r3, r2
 8004ab0:	3308      	adds	r3, #8
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	ee07 3a90 	vmov	s15, r3
 8004ab8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004abc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004acc:	ee17 0a90 	vmov	r0, s15
 8004ad0:	4a9e      	ldr	r2, [pc, #632]	; (8004d4c <MotorMove_position+0x350>)
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	440b      	add	r3, r1
 8004ad8:	015b      	lsls	r3, r3, #5
 8004ada:	4413      	add	r3, r2
 8004adc:	3338      	adds	r3, #56	; 0x38
 8004ade:	6018      	str	r0, [r3, #0]
	Motor[temp->MotorNumber].StartupSpeedInHz = Motor[temp->MotorNumber].StepsInOneCircle * Motor[temp->MotorNumber].StartupSpeedInRads ;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	4a98      	ldr	r2, [pc, #608]	; (8004d4c <MotorMove_position+0x350>)
 8004aea:	460b      	mov	r3, r1
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	440b      	add	r3, r1
 8004af0:	015b      	lsls	r3, r3, #5
 8004af2:	4413      	add	r3, r2
 8004af4:	3338      	adds	r3, #56	; 0x38
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	ee07 3a90 	vmov	s15, r3
 8004afc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b06:	4619      	mov	r1, r3
 8004b08:	4a90      	ldr	r2, [pc, #576]	; (8004d4c <MotorMove_position+0x350>)
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	005b      	lsls	r3, r3, #1
 8004b0e:	440b      	add	r3, r1
 8004b10:	015b      	lsls	r3, r3, #5
 8004b12:	4413      	add	r3, r2
 8004b14:	3310      	adds	r3, #16
 8004b16:	edd3 7a00 	vldr	s15, [r3]
 8004b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b24:	4619      	mov	r1, r3
 8004b26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b2a:	ee17 0a90 	vmov	r0, s15
 8004b2e:	4a87      	ldr	r2, [pc, #540]	; (8004d4c <MotorMove_position+0x350>)
 8004b30:	460b      	mov	r3, r1
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	440b      	add	r3, r1
 8004b36:	015b      	lsls	r3, r3, #5
 8004b38:	4413      	add	r3, r2
 8004b3a:	333c      	adds	r3, #60	; 0x3c
 8004b3c:	6018      	str	r0, [r3, #0]
	Motor[temp->MotorNumber].ActualSpeedInHz = Motor[temp->MotorNumber].StartupSpeedInHz;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b44:	4619      	mov	r1, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	4a7f      	ldr	r2, [pc, #508]	; (8004d4c <MotorMove_position+0x350>)
 8004b50:	460b      	mov	r3, r1
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	440b      	add	r3, r1
 8004b56:	015b      	lsls	r3, r3, #5
 8004b58:	4413      	add	r3, r2
 8004b5a:	333c      	adds	r3, #60	; 0x3c
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	497b      	ldr	r1, [pc, #492]	; (8004d4c <MotorMove_position+0x350>)
 8004b60:	4603      	mov	r3, r0
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	4403      	add	r3, r0
 8004b66:	015b      	lsls	r3, r3, #5
 8004b68:	440b      	add	r3, r1
 8004b6a:	3340      	adds	r3, #64	; 0x40
 8004b6c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DesiredSpeedInHz = Motor[temp->MotorNumber].StepsInOneCircle * Motor[temp->MotorNumber].DesiredSpeedInRads ;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b74:	4619      	mov	r1, r3
 8004b76:	4a75      	ldr	r2, [pc, #468]	; (8004d4c <MotorMove_position+0x350>)
 8004b78:	460b      	mov	r3, r1
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	440b      	add	r3, r1
 8004b7e:	015b      	lsls	r3, r3, #5
 8004b80:	4413      	add	r3, r2
 8004b82:	3338      	adds	r3, #56	; 0x38
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b94:	4619      	mov	r1, r3
 8004b96:	4a6d      	ldr	r2, [pc, #436]	; (8004d4c <MotorMove_position+0x350>)
 8004b98:	460b      	mov	r3, r1
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	440b      	add	r3, r1
 8004b9e:	015b      	lsls	r3, r3, #5
 8004ba0:	4413      	add	r3, r2
 8004ba2:	3314      	adds	r3, #20
 8004ba4:	edd3 7a00 	vldr	s15, [r3]
 8004ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bb8:	ee17 0a90 	vmov	r0, s15
 8004bbc:	4a63      	ldr	r2, [pc, #396]	; (8004d4c <MotorMove_position+0x350>)
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	440b      	add	r3, r1
 8004bc4:	015b      	lsls	r3, r3, #5
 8004bc6:	4413      	add	r3, r2
 8004bc8:	3344      	adds	r3, #68	; 0x44
 8004bca:	6018      	str	r0, [r3, #0]
	Motor[temp->MotorNumber].StepperSpeedTMR = MOTORTIM_TMR / Motor[temp->MotorNumber].ActualSpeedInHz;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4a5d      	ldr	r2, [pc, #372]	; (8004d4c <MotorMove_position+0x350>)
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	440b      	add	r3, r1
 8004bdc:	015b      	lsls	r3, r3, #5
 8004bde:	4413      	add	r3, r2
 8004be0:	3340      	adds	r3, #64	; 0x40
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004bea:	4610      	mov	r0, r2
 8004bec:	4a5a      	ldr	r2, [pc, #360]	; (8004d58 <MotorMove_position+0x35c>)
 8004bee:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bf2:	4956      	ldr	r1, [pc, #344]	; (8004d4c <MotorMove_position+0x350>)
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	4403      	add	r3, r0
 8004bfa:	015b      	lsls	r3, r3, #5
 8004bfc:	440b      	add	r3, r1
 8004bfe:	3348      	adds	r3, #72	; 0x48
 8004c00:	601a      	str	r2, [r3, #0]

	Motor[temp->MotorNumber].TargetPosition = targer_position ;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4a50      	ldr	r2, [pc, #320]	; (8004d4c <MotorMove_position+0x350>)
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	440b      	add	r3, r1
 8004c12:	015b      	lsls	r3, r3, #5
 8004c14:	4413      	add	r3, r2
 8004c16:	332c      	adds	r3, #44	; 0x2c
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps = abs(Motor[temp->MotorNumber].TargetPosition  -  Motor[temp->MotorNumber].StepPosition) ;//
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c22:	4619      	mov	r1, r3
 8004c24:	4a49      	ldr	r2, [pc, #292]	; (8004d4c <MotorMove_position+0x350>)
 8004c26:	460b      	mov	r3, r1
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	440b      	add	r3, r1
 8004c2c:	015b      	lsls	r3, r3, #5
 8004c2e:	4413      	add	r3, r2
 8004c30:	332c      	adds	r3, #44	; 0x2c
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	4943      	ldr	r1, [pc, #268]	; (8004d4c <MotorMove_position+0x350>)
 8004c3e:	4603      	mov	r3, r0
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	4403      	add	r3, r0
 8004c44:	015b      	lsls	r3, r3, #5
 8004c46:	440b      	add	r3, r1
 8004c48:	3328      	adds	r3, #40	; 0x28
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004c52:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4610      	mov	r0, r2
 8004c60:	4a3a      	ldr	r2, [pc, #232]	; (8004d4c <MotorMove_position+0x350>)
 8004c62:	460b      	mov	r3, r1
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	440b      	add	r3, r1
 8004c68:	015b      	lsls	r3, r3, #5
 8004c6a:	4413      	add	r3, r2
 8004c6c:	334c      	adds	r3, #76	; 0x4c
 8004c6e:	6018      	str	r0, [r3, #0]
	if (Motor[temp->MotorNumber].TargetPosition == Motor[temp->MotorNumber].StepPosition){
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c76:	4619      	mov	r1, r3
 8004c78:	4a34      	ldr	r2, [pc, #208]	; (8004d4c <MotorMove_position+0x350>)
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	440b      	add	r3, r1
 8004c80:	015b      	lsls	r3, r3, #5
 8004c82:	4413      	add	r3, r2
 8004c84:	332c      	adds	r3, #44	; 0x2c
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	492e      	ldr	r1, [pc, #184]	; (8004d4c <MotorMove_position+0x350>)
 8004c92:	4603      	mov	r3, r0
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	4403      	add	r3, r0
 8004c98:	015b      	lsls	r3, r3, #5
 8004c9a:	440b      	add	r3, r1
 8004c9c:	3328      	adds	r3, #40	; 0x28
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d12b      	bne.n	8004cfc <MotorMove_position+0x300>
		Motor[temp->MotorNumber].Status = 0 ;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004caa:	4619      	mov	r1, r3
 8004cac:	4a27      	ldr	r2, [pc, #156]	; (8004d4c <MotorMove_position+0x350>)
 8004cae:	460b      	mov	r3, r1
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	440b      	add	r3, r1
 8004cb4:	015b      	lsls	r3, r3, #5
 8004cb6:	4413      	add	r3, r2
 8004cb8:	3330      	adds	r3, #48	; 0x30
 8004cba:	2200      	movs	r2, #0
 8004cbc:	701a      	strb	r2, [r3, #0]
		printf("---KEEP---Motor%d Steps Position:%ld---\r\n",Motor[temp->MotorNumber].MotorNumber,Motor[temp->MotorNumber].StepPosition);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4a21      	ldr	r2, [pc, #132]	; (8004d4c <MotorMove_position+0x350>)
 8004cc8:	460b      	mov	r3, r1
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	440b      	add	r3, r1
 8004cce:	015b      	lsls	r3, r3, #5
 8004cd0:	4413      	add	r3, r2
 8004cd2:	3320      	adds	r3, #32
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4a1a      	ldr	r2, [pc, #104]	; (8004d4c <MotorMove_position+0x350>)
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	440b      	add	r3, r1
 8004ce8:	015b      	lsls	r3, r3, #5
 8004cea:	4413      	add	r3, r2
 8004cec:	3328      	adds	r3, #40	; 0x28
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4601      	mov	r1, r0
 8004cf4:	4819      	ldr	r0, [pc, #100]	; (8004d5c <MotorMove_position+0x360>)
 8004cf6:	f00b fc89 	bl	801060c <iprintf>
		return ;
 8004cfa:	e19f      	b.n	800503c <MotorMove_position+0x640>
	}
	else if (Motor[temp->MotorNumber].TargetPosition > Motor[temp->MotorNumber].StepPosition ){
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d02:	4619      	mov	r1, r3
 8004d04:	4a11      	ldr	r2, [pc, #68]	; (8004d4c <MotorMove_position+0x350>)
 8004d06:	460b      	mov	r3, r1
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	440b      	add	r3, r1
 8004d0c:	015b      	lsls	r3, r3, #5
 8004d0e:	4413      	add	r3, r2
 8004d10:	332c      	adds	r3, #44	; 0x2c
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	490b      	ldr	r1, [pc, #44]	; (8004d4c <MotorMove_position+0x350>)
 8004d1e:	4603      	mov	r3, r0
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	4403      	add	r3, r0
 8004d24:	015b      	lsls	r3, r3, #5
 8004d26:	440b      	add	r3, r1
 8004d28:	3328      	adds	r3, #40	; 0x28
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	dd17      	ble.n	8004d60 <MotorMove_position+0x364>
		Motor[temp->MotorNumber].MotorDirection = 1 ;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d36:	4619      	mov	r1, r3
 8004d38:	4a04      	ldr	r2, [pc, #16]	; (8004d4c <MotorMove_position+0x350>)
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	440b      	add	r3, r1
 8004d40:	015b      	lsls	r3, r3, #5
 8004d42:	4413      	add	r3, r2
 8004d44:	3321      	adds	r3, #33	; 0x21
 8004d46:	2201      	movs	r2, #1
 8004d48:	701a      	strb	r2, [r3, #0]
 8004d4a:	e016      	b.n	8004d7a <MotorMove_position+0x37e>
 8004d4c:	200008b0 	.word	0x200008b0
 8004d50:	08012ab8 	.word	0x08012ab8
 8004d54:	43b40000 	.word	0x43b40000
 8004d58:	000186a0 	.word	0x000186a0
 8004d5c:	08012ae8 	.word	0x08012ae8
	}
	else{
		Motor[temp->MotorNumber].MotorDirection = 0 ;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d66:	4619      	mov	r1, r3
 8004d68:	4ab6      	ldr	r2, [pc, #728]	; (8005044 <MotorMove_position+0x648>)
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	440b      	add	r3, r1
 8004d70:	015b      	lsls	r3, r3, #5
 8004d72:	4413      	add	r3, r2
 8004d74:	3321      	adds	r3, #33	; 0x21
 8004d76:	2200      	movs	r2, #0
 8004d78:	701a      	strb	r2, [r3, #0]
	}

	Motor_AccelDecel_waveCalculate(&Motor[temp->MotorNumber]);  // 
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d80:	461a      	mov	r2, r3
 8004d82:	4613      	mov	r3, r2
 8004d84:	005b      	lsls	r3, r3, #1
 8004d86:	4413      	add	r3, r2
 8004d88:	015b      	lsls	r3, r3, #5
 8004d8a:	4aae      	ldr	r2, [pc, #696]	; (8005044 <MotorMove_position+0x648>)
 8004d8c:	4413      	add	r3, r2
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff fb4c 	bl	800442c <Motor_AccelDecel_waveCalculate>

	if (Motor[temp->MotorNumber].MotorNumber == 1)   // Motor1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	4aa9      	ldr	r2, [pc, #676]	; (8005044 <MotorMove_position+0x648>)
 8004d9e:	460b      	mov	r3, r1
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	440b      	add	r3, r1
 8004da4:	015b      	lsls	r3, r3, #5
 8004da6:	4413      	add	r3, r2
 8004da8:	3320      	adds	r3, #32
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	f040 8101 	bne.w	8004fb4 <MotorMove_position+0x5b8>
	{
		Motor[temp->MotorNumber].NumberofSteps = Motor[temp->MotorNumber].NumberofSteps % Motor[temp->MotorNumber].StepsInOneCircle ;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004db8:	4619      	mov	r1, r3
 8004dba:	4aa2      	ldr	r2, [pc, #648]	; (8005044 <MotorMove_position+0x648>)
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	005b      	lsls	r3, r3, #1
 8004dc0:	440b      	add	r3, r1
 8004dc2:	015b      	lsls	r3, r3, #5
 8004dc4:	4413      	add	r3, r2
 8004dc6:	334c      	adds	r3, #76	; 0x4c
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	499c      	ldr	r1, [pc, #624]	; (8005044 <MotorMove_position+0x648>)
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	4403      	add	r3, r0
 8004dda:	015b      	lsls	r3, r3, #5
 8004ddc:	440b      	add	r3, r1
 8004dde:	3338      	adds	r3, #56	; 0x38
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6879      	ldr	r1, [r7, #4]
 8004de4:	f891 1020 	ldrb.w	r1, [r1, #32]
 8004de8:	4608      	mov	r0, r1
 8004dea:	fbb2 f1f3 	udiv	r1, r2, r3
 8004dee:	fb01 f303 	mul.w	r3, r1, r3
 8004df2:	1ad2      	subs	r2, r2, r3
 8004df4:	4993      	ldr	r1, [pc, #588]	; (8005044 <MotorMove_position+0x648>)
 8004df6:	4603      	mov	r3, r0
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	4403      	add	r3, r0
 8004dfc:	015b      	lsls	r3, r3, #5
 8004dfe:	440b      	add	r3, r1
 8004e00:	334c      	adds	r3, #76	; 0x4c
 8004e02:	601a      	str	r2, [r3, #0]
		Motor[temp->MotorNumber].TargetPosition = Motor[temp->MotorNumber].TargetPosition % Motor[temp->MotorNumber].StepsInOneCircle ;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4a8d      	ldr	r2, [pc, #564]	; (8005044 <MotorMove_position+0x648>)
 8004e0e:	460b      	mov	r3, r1
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	440b      	add	r3, r1
 8004e14:	015b      	lsls	r3, r3, #5
 8004e16:	4413      	add	r3, r2
 8004e18:	332c      	adds	r3, #44	; 0x2c
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e24:	4618      	mov	r0, r3
 8004e26:	4987      	ldr	r1, [pc, #540]	; (8005044 <MotorMove_position+0x648>)
 8004e28:	4603      	mov	r3, r0
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	4403      	add	r3, r0
 8004e2e:	015b      	lsls	r3, r3, #5
 8004e30:	440b      	add	r3, r1
 8004e32:	3338      	adds	r3, #56	; 0x38
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	fbb2 f1f3 	udiv	r1, r2, r3
 8004e3a:	fb01 f303 	mul.w	r3, r1, r3
 8004e3e:	1ad2      	subs	r2, r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e46:	4619      	mov	r1, r3
 8004e48:	4610      	mov	r0, r2
 8004e4a:	4a7e      	ldr	r2, [pc, #504]	; (8005044 <MotorMove_position+0x648>)
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	440b      	add	r3, r1
 8004e52:	015b      	lsls	r3, r3, #5
 8004e54:	4413      	add	r3, r2
 8004e56:	332c      	adds	r3, #44	; 0x2c
 8004e58:	6018      	str	r0, [r3, #0]
		if( Motor[temp->MotorNumber].NumberofSteps <= (Motor[temp->MotorNumber].StepsInOneCircle/2) ){  //
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e60:	4619      	mov	r1, r3
 8004e62:	4a78      	ldr	r2, [pc, #480]	; (8005044 <MotorMove_position+0x648>)
 8004e64:	460b      	mov	r3, r1
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	440b      	add	r3, r1
 8004e6a:	015b      	lsls	r3, r3, #5
 8004e6c:	4413      	add	r3, r2
 8004e6e:	334c      	adds	r3, #76	; 0x4c
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	4972      	ldr	r1, [pc, #456]	; (8005044 <MotorMove_position+0x648>)
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	4403      	add	r3, r0
 8004e82:	015b      	lsls	r3, r3, #5
 8004e84:	440b      	add	r3, r1
 8004e86:	3338      	adds	r3, #56	; 0x38
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	085b      	lsrs	r3, r3, #1
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d826      	bhi.n	8004ede <MotorMove_position+0x4e2>
			Motor_AccelDecel_waveCalculate(&Motor[temp->MotorNumber]);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e96:	461a      	mov	r2, r3
 8004e98:	4613      	mov	r3, r2
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	4413      	add	r3, r2
 8004e9e:	015b      	lsls	r3, r3, #5
 8004ea0:	4a68      	ldr	r2, [pc, #416]	; (8005044 <MotorMove_position+0x648>)
 8004ea2:	4413      	add	r3, r2
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f7ff fac1 	bl	800442c <Motor_AccelDecel_waveCalculate>
			if(Motor[temp->MotorNumber].MotorDirection == 1){
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4a64      	ldr	r2, [pc, #400]	; (8005044 <MotorMove_position+0x648>)
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	440b      	add	r3, r1
 8004eba:	015b      	lsls	r3, r3, #5
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3321      	adds	r3, #33	; 0x21
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d105      	bne.n	8004ed2 <MotorMove_position+0x4d6>
				Motor1_Nreset_direction;
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	2120      	movs	r1, #32
 8004eca:	485f      	ldr	r0, [pc, #380]	; (8005048 <MotorMove_position+0x64c>)
 8004ecc:	f003 fa88 	bl	80083e0 <HAL_GPIO_WritePin>
 8004ed0:	e07d      	b.n	8004fce <MotorMove_position+0x5d2>
			}
			else{
				Motor1_reset_direction;
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	2120      	movs	r1, #32
 8004ed6:	485c      	ldr	r0, [pc, #368]	; (8005048 <MotorMove_position+0x64c>)
 8004ed8:	f003 fa82 	bl	80083e0 <HAL_GPIO_WritePin>
 8004edc:	e077      	b.n	8004fce <MotorMove_position+0x5d2>
			}
		}
		else{
			Motor[temp->MotorNumber].NumberofSteps = abs (Motor[temp->MotorNumber].StepsInOneCircle - Motor[temp->MotorNumber].NumberofSteps);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4a57      	ldr	r2, [pc, #348]	; (8005044 <MotorMove_position+0x648>)
 8004ee8:	460b      	mov	r3, r1
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	440b      	add	r3, r1
 8004eee:	015b      	lsls	r3, r3, #5
 8004ef0:	4413      	add	r3, r2
 8004ef2:	3338      	adds	r3, #56	; 0x38
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004efc:	4618      	mov	r0, r3
 8004efe:	4951      	ldr	r1, [pc, #324]	; (8005044 <MotorMove_position+0x648>)
 8004f00:	4603      	mov	r3, r0
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	4403      	add	r3, r0
 8004f06:	015b      	lsls	r3, r3, #5
 8004f08:	440b      	add	r3, r1
 8004f0a:	334c      	adds	r3, #76	; 0x4c
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004f14:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f1e:	4619      	mov	r1, r3
 8004f20:	4610      	mov	r0, r2
 8004f22:	4a48      	ldr	r2, [pc, #288]	; (8005044 <MotorMove_position+0x648>)
 8004f24:	460b      	mov	r3, r1
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	440b      	add	r3, r1
 8004f2a:	015b      	lsls	r3, r3, #5
 8004f2c:	4413      	add	r3, r2
 8004f2e:	334c      	adds	r3, #76	; 0x4c
 8004f30:	6018      	str	r0, [r3, #0]
			Motor_AccelDecel_waveCalculate(&Motor[temp->MotorNumber]);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	4413      	add	r3, r2
 8004f40:	015b      	lsls	r3, r3, #5
 8004f42:	4a40      	ldr	r2, [pc, #256]	; (8005044 <MotorMove_position+0x648>)
 8004f44:	4413      	add	r3, r2
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff fa70 	bl	800442c <Motor_AccelDecel_waveCalculate>
			if(Motor[temp->MotorNumber].MotorDirection == 1){
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f52:	4619      	mov	r1, r3
 8004f54:	4a3b      	ldr	r2, [pc, #236]	; (8005044 <MotorMove_position+0x648>)
 8004f56:	460b      	mov	r3, r1
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	440b      	add	r3, r1
 8004f5c:	015b      	lsls	r3, r3, #5
 8004f5e:	4413      	add	r3, r2
 8004f60:	3321      	adds	r3, #33	; 0x21
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d112      	bne.n	8004f8e <MotorMove_position+0x592>
				Motor[temp->MotorNumber].MotorDirection = 0;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f6e:	4619      	mov	r1, r3
 8004f70:	4a34      	ldr	r2, [pc, #208]	; (8005044 <MotorMove_position+0x648>)
 8004f72:	460b      	mov	r3, r1
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	440b      	add	r3, r1
 8004f78:	015b      	lsls	r3, r3, #5
 8004f7a:	4413      	add	r3, r2
 8004f7c:	3321      	adds	r3, #33	; 0x21
 8004f7e:	2200      	movs	r2, #0
 8004f80:	701a      	strb	r2, [r3, #0]
				Motor1_reset_direction;
 8004f82:	2201      	movs	r2, #1
 8004f84:	2120      	movs	r1, #32
 8004f86:	4830      	ldr	r0, [pc, #192]	; (8005048 <MotorMove_position+0x64c>)
 8004f88:	f003 fa2a 	bl	80083e0 <HAL_GPIO_WritePin>
 8004f8c:	e01f      	b.n	8004fce <MotorMove_position+0x5d2>
			}
			else{
				Motor[temp->MotorNumber].MotorDirection = 1;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f94:	4619      	mov	r1, r3
 8004f96:	4a2b      	ldr	r2, [pc, #172]	; (8005044 <MotorMove_position+0x648>)
 8004f98:	460b      	mov	r3, r1
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	440b      	add	r3, r1
 8004f9e:	015b      	lsls	r3, r3, #5
 8004fa0:	4413      	add	r3, r2
 8004fa2:	3321      	adds	r3, #33	; 0x21
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	701a      	strb	r2, [r3, #0]
				Motor1_Nreset_direction;
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2120      	movs	r1, #32
 8004fac:	4826      	ldr	r0, [pc, #152]	; (8005048 <MotorMove_position+0x64c>)
 8004fae:	f003 fa17 	bl	80083e0 <HAL_GPIO_WritePin>
 8004fb2:	e00c      	b.n	8004fce <MotorMove_position+0x5d2>
			}
		}
	}
	else{
		MotorDirection_SetUp(&Motor[temp->MotorNumber]) ;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	4413      	add	r3, r2
 8004fc2:	015b      	lsls	r3, r3, #5
 8004fc4:	4a1f      	ldr	r2, [pc, #124]	; (8005044 <MotorMove_position+0x648>)
 8004fc6:	4413      	add	r3, r2
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7ff fae7 	bl	800459c <MotorDirection_SetUp>
	}
	//10
	Motor[temp->MotorNumber].NumberofSteps = Motor[temp->MotorNumber].NumberofSteps + 5*Motor[temp->MotorNumber].mircro_steps;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	4a1b      	ldr	r2, [pc, #108]	; (8005044 <MotorMove_position+0x648>)
 8004fd8:	460b      	mov	r3, r1
 8004fda:	005b      	lsls	r3, r3, #1
 8004fdc:	440b      	add	r3, r1
 8004fde:	015b      	lsls	r3, r3, #5
 8004fe0:	4413      	add	r3, r2
 8004fe2:	334c      	adds	r3, #76	; 0x4c
 8004fe4:	6819      	ldr	r1, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fec:	4618      	mov	r0, r3
 8004fee:	4a15      	ldr	r2, [pc, #84]	; (8005044 <MotorMove_position+0x648>)
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	005b      	lsls	r3, r3, #1
 8004ff4:	4403      	add	r3, r0
 8004ff6:	015b      	lsls	r3, r3, #5
 8004ff8:	4413      	add	r3, r2
 8004ffa:	3308      	adds	r3, #8
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	4613      	mov	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	f892 2020 	ldrb.w	r2, [r2, #32]
 800500a:	4610      	mov	r0, r2
 800500c:	18ca      	adds	r2, r1, r3
 800500e:	490d      	ldr	r1, [pc, #52]	; (8005044 <MotorMove_position+0x648>)
 8005010:	4603      	mov	r3, r0
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	4403      	add	r3, r0
 8005016:	015b      	lsls	r3, r3, #5
 8005018:	440b      	add	r3, r1
 800501a:	334c      	adds	r3, #76	; 0x4c
 800501c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005024:	4619      	mov	r1, r3
 8005026:	4a07      	ldr	r2, [pc, #28]	; (8005044 <MotorMove_position+0x648>)
 8005028:	460b      	mov	r3, r1
 800502a:	005b      	lsls	r3, r3, #1
 800502c:	440b      	add	r3, r1
 800502e:	015b      	lsls	r3, r3, #5
 8005030:	4413      	add	r3, r2
 8005032:	3334      	adds	r3, #52	; 0x34
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4618      	mov	r0, r3
 8005038:	f006 f92c 	bl	800b294 <HAL_TIM_Base_Start_IT>
}
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	200008b0 	.word	0x200008b0
 8005048:	40020400 	.word	0x40020400

0800504c <MotorRun_LowSpeed>:
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
}
#endif

void MotorRun_LowSpeed(struct MotorDefine *temp)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
	if (Motor[temp->MotorNumber].Status == 1){
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 3020 	ldrb.w	r3, [r3, #32]
 800505a:	4619      	mov	r1, r3
 800505c:	4aad      	ldr	r2, [pc, #692]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 800505e:	460b      	mov	r3, r1
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	440b      	add	r3, r1
 8005064:	015b      	lsls	r3, r3, #5
 8005066:	4413      	add	r3, r2
 8005068:	3330      	adds	r3, #48	; 0x30
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d110      	bne.n	8005092 <MotorRun_LowSpeed+0x46>
		printf("[WRONG]MotorRun_LowSpeed Failed,Motor%d is busy!\r\n",Motor[temp->MotorNumber].MotorNumber);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005076:	4619      	mov	r1, r3
 8005078:	4aa6      	ldr	r2, [pc, #664]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 800507a:	460b      	mov	r3, r1
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	440b      	add	r3, r1
 8005080:	015b      	lsls	r3, r3, #5
 8005082:	4413      	add	r3, r2
 8005084:	3320      	adds	r3, #32
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	4619      	mov	r1, r3
 800508a:	48a3      	ldr	r0, [pc, #652]	; (8005318 <MotorRun_LowSpeed+0x2cc>)
 800508c:	f00b fabe 	bl	801060c <iprintf>
		return ;
 8005090:	e13c      	b.n	800530c <MotorRun_LowSpeed+0x2c0>
	}
	else {
		Motor[temp->MotorNumber].Status = 1 ;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005098:	4619      	mov	r1, r3
 800509a:	4a9e      	ldr	r2, [pc, #632]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 800509c:	460b      	mov	r3, r1
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	440b      	add	r3, r1
 80050a2:	015b      	lsls	r3, r3, #5
 80050a4:	4413      	add	r3, r2
 80050a6:	3330      	adds	r3, #48	; 0x30
 80050a8:	2201      	movs	r2, #1
 80050aa:	701a      	strb	r2, [r3, #0]
	}

	temp->deceleration_ratio = Motor[temp->MotorNumber].deceleration_ratio ;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050b2:	4619      	mov	r1, r3
 80050b4:	4a97      	ldr	r2, [pc, #604]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80050b6:	460b      	mov	r3, r1
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	440b      	add	r3, r1
 80050bc:	015b      	lsls	r3, r3, #5
 80050be:	4413      	add	r3, r2
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	601a      	str	r2, [r3, #0]
	temp->step_angle = Motor[temp->MotorNumber].step_angle ;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050cc:	4619      	mov	r1, r3
 80050ce:	4a91      	ldr	r2, [pc, #580]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80050d0:	460b      	mov	r3, r1
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	440b      	add	r3, r1
 80050d6:	015b      	lsls	r3, r3, #5
 80050d8:	4413      	add	r3, r2
 80050da:	3304      	adds	r3, #4
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	605a      	str	r2, [r3, #4]
	temp->mircro_steps = Motor[temp->MotorNumber].mircro_steps ;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050e8:	4619      	mov	r1, r3
 80050ea:	4a8a      	ldr	r2, [pc, #552]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80050ec:	460b      	mov	r3, r1
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	440b      	add	r3, r1
 80050f2:	015b      	lsls	r3, r3, #5
 80050f4:	4413      	add	r3, r2
 80050f6:	3308      	adds	r3, #8
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	609a      	str	r2, [r3, #8]
	temp->MaxSpeedInRads = Motor[temp->MotorNumber].MaxSpeedInRads ;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005104:	4619      	mov	r1, r3
 8005106:	4a83      	ldr	r2, [pc, #524]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 8005108:	460b      	mov	r3, r1
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	440b      	add	r3, r1
 800510e:	015b      	lsls	r3, r3, #5
 8005110:	4413      	add	r3, r2
 8005112:	330c      	adds	r3, #12
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	60da      	str	r2, [r3, #12]
	temp->htim_x = Motor[temp->MotorNumber].htim_x ;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005120:	4619      	mov	r1, r3
 8005122:	4a7c      	ldr	r2, [pc, #496]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 8005124:	460b      	mov	r3, r1
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	440b      	add	r3, r1
 800512a:	015b      	lsls	r3, r3, #5
 800512c:	4413      	add	r3, r2
 800512e:	3334      	adds	r3, #52	; 0x34
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	635a      	str	r2, [r3, #52]	; 0x34

	//  
	temp->StepsInOneCircle = (360 / temp->step_angle) * temp->deceleration_ratio * temp->mircro_steps;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	edd3 7a01 	vldr	s15, [r3, #4]
 800513c:	eddf 6a77 	vldr	s13, [pc, #476]	; 800531c <MotorRun_LowSpeed+0x2d0>
 8005140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	edd3 7a00 	vldr	s15, [r3]
 800514a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	ee07 3a90 	vmov	s15, r3
 8005156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800515a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800515e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005162:	ee17 2a90 	vmov	r2, s15
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	639a      	str	r2, [r3, #56]	; 0x38
	temp->StartupSpeedInHz = temp->StepsInOneCircle * temp->StartupSpeedInRads ;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516e:	ee07 3a90 	vmov	s15, r3
 8005172:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	edd3 7a04 	vldr	s15, [r3, #16]
 800517c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005184:	ee17 2a90 	vmov	r2, s15
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	63da      	str	r2, [r3, #60]	; 0x3c
	temp->StepperSpeedTMR = MOTORTIM_TMR / temp->StartupSpeedInHz;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005190:	4a63      	ldr	r2, [pc, #396]	; (8005320 <MotorRun_LowSpeed+0x2d4>)
 8005192:	fbb2 f2f3 	udiv	r2, r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	649a      	str	r2, [r3, #72]	; 0x48
	temp->NumberofSteps = temp->NumberofRads * temp->StepsInOneCircle ;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a4:	ee07 3a90 	vmov	s15, r3
 80051a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051b4:	ee17 2a90 	vmov	r2, s15
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	64da      	str	r2, [r3, #76]	; 0x4c

	//
	Motor[temp->MotorNumber].NumberofSteps_StopAccel = temp->NumberofSteps;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051c2:	4618      	mov	r0, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051c8:	4952      	ldr	r1, [pc, #328]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80051ca:	4603      	mov	r3, r0
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	4403      	add	r3, r0
 80051d0:	015b      	lsls	r3, r3, #5
 80051d2:	440b      	add	r3, r1
 80051d4:	3350      	adds	r3, #80	; 0x50
 80051d6:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps_BeginDecel = 0;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051de:	4619      	mov	r1, r3
 80051e0:	4a4c      	ldr	r2, [pc, #304]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80051e2:	460b      	mov	r3, r1
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	440b      	add	r3, r1
 80051e8:	015b      	lsls	r3, r3, #5
 80051ea:	4413      	add	r3, r2
 80051ec:	3354      	adds	r3, #84	; 0x54
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]

	Motor[temp->MotorNumber].StepsInOneCircle = temp->StepsInOneCircle ;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051f8:	4618      	mov	r0, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051fe:	4945      	ldr	r1, [pc, #276]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 8005200:	4603      	mov	r3, r0
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	4403      	add	r3, r0
 8005206:	015b      	lsls	r3, r3, #5
 8005208:	440b      	add	r3, r1
 800520a:	3338      	adds	r3, #56	; 0x38
 800520c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StartupSpeedInHz = temp->StartupSpeedInHz ;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005214:	4618      	mov	r0, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800521a:	493e      	ldr	r1, [pc, #248]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 800521c:	4603      	mov	r3, r0
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	4403      	add	r3, r0
 8005222:	015b      	lsls	r3, r3, #5
 8005224:	440b      	add	r3, r1
 8005226:	333c      	adds	r3, #60	; 0x3c
 8005228:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StepperSpeedTMR = temp->StepperSpeedTMR ;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005230:	4618      	mov	r0, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005236:	4937      	ldr	r1, [pc, #220]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 8005238:	4603      	mov	r3, r0
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	4403      	add	r3, r0
 800523e:	015b      	lsls	r3, r3, #5
 8005240:	440b      	add	r3, r1
 8005242:	3348      	adds	r3, #72	; 0x48
 8005244:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps = temp->NumberofSteps ;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 3020 	ldrb.w	r3, [r3, #32]
 800524c:	4618      	mov	r0, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005252:	4930      	ldr	r1, [pc, #192]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 8005254:	4603      	mov	r3, r0
 8005256:	005b      	lsls	r3, r3, #1
 8005258:	4403      	add	r3, r0
 800525a:	015b      	lsls	r3, r3, #5
 800525c:	440b      	add	r3, r1
 800525e:	334c      	adds	r3, #76	; 0x4c
 8005260:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].MotorDirection = temp->MotorDirection ;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005268:	4619      	mov	r1, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8005270:	4a28      	ldr	r2, [pc, #160]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 8005272:	460b      	mov	r3, r1
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	440b      	add	r3, r1
 8005278:	015b      	lsls	r3, r3, #5
 800527a:	4413      	add	r3, r2
 800527c:	3321      	adds	r3, #33	; 0x21
 800527e:	4602      	mov	r2, r0
 8005280:	701a      	strb	r2, [r3, #0]
	Motor[temp->MotorNumber].AccelerationTimeTMR = 10000 ;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005288:	4619      	mov	r1, r3
 800528a:	4a22      	ldr	r2, [pc, #136]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 800528c:	460b      	mov	r3, r1
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	440b      	add	r3, r1
 8005292:	015b      	lsls	r3, r3, #5
 8005294:	4413      	add	r3, r2
 8005296:	3358      	adds	r3, #88	; 0x58
 8005298:	f242 7210 	movw	r2, #10000	; 0x2710
 800529c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DecelerationTimeTMR = 10000 ;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052a4:	4619      	mov	r1, r3
 80052a6:	4a1b      	ldr	r2, [pc, #108]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80052a8:	460b      	mov	r3, r1
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	440b      	add	r3, r1
 80052ae:	015b      	lsls	r3, r3, #5
 80052b0:	4413      	add	r3, r2
 80052b2:	335c      	adds	r3, #92	; 0x5c
 80052b4:	f242 7210 	movw	r2, #10000	; 0x2710
 80052b8:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].TargetPosition = -16777200 ; //
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052c0:	4619      	mov	r1, r3
 80052c2:	4a14      	ldr	r2, [pc, #80]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80052c4:	460b      	mov	r3, r1
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	440b      	add	r3, r1
 80052ca:	015b      	lsls	r3, r3, #5
 80052cc:	4413      	add	r3, r2
 80052ce:	332c      	adds	r3, #44	; 0x2c
 80052d0:	4a14      	ldr	r2, [pc, #80]	; (8005324 <MotorRun_LowSpeed+0x2d8>)
 80052d2:	601a      	str	r2, [r3, #0]

	MotorDirection_SetUp(&Motor[temp->MotorNumber]) ;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052da:	461a      	mov	r2, r3
 80052dc:	4613      	mov	r3, r2
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	4413      	add	r3, r2
 80052e2:	015b      	lsls	r3, r3, #5
 80052e4:	4a0b      	ldr	r2, [pc, #44]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80052e6:	4413      	add	r3, r2
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7ff f957 	bl	800459c <MotorDirection_SetUp>
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052f4:	4619      	mov	r1, r3
 80052f6:	4a07      	ldr	r2, [pc, #28]	; (8005314 <MotorRun_LowSpeed+0x2c8>)
 80052f8:	460b      	mov	r3, r1
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	440b      	add	r3, r1
 80052fe:	015b      	lsls	r3, r3, #5
 8005300:	4413      	add	r3, r2
 8005302:	3334      	adds	r3, #52	; 0x34
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4618      	mov	r0, r3
 8005308:	f005 ffc4 	bl	800b294 <HAL_TIM_Base_Start_IT>
}
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	200008b0 	.word	0x200008b0
 8005318:	08012b14 	.word	0x08012b14
 800531c:	43b40000 	.word	0x43b40000
 8005320:	000186a0 	.word	0x000186a0
 8005324:	ff000010 	.word	0xff000010

08005328 <Motor_Reset>:
/*            *****************    0x20-0b00100000    ****************** */
// USART5  0
//  SUCCESS-1-  FAIL-0
// 10000
uint8_t Motor_Reset(struct MotorDefine *temp)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b08e      	sub	sp, #56	; 0x38
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
	if (Motor[temp->MotorNumber].Status == 1){
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005336:	4619      	mov	r1, r3
 8005338:	4ab8      	ldr	r2, [pc, #736]	; (800561c <Motor_Reset+0x2f4>)
 800533a:	460b      	mov	r3, r1
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	440b      	add	r3, r1
 8005340:	015b      	lsls	r3, r3, #5
 8005342:	4413      	add	r3, r2
 8005344:	3330      	adds	r3, #48	; 0x30
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d108      	bne.n	800535e <Motor_Reset+0x36>
		printf("[WRONG] Reset Failed,Motor%d is busy!\r\n",temp->MotorNumber);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005352:	4619      	mov	r1, r3
 8005354:	48b2      	ldr	r0, [pc, #712]	; (8005620 <Motor_Reset+0x2f8>)
 8005356:	f00b f959 	bl	801060c <iprintf>
		return FAIL;
 800535a:	2300      	movs	r3, #0
 800535c:	e3cf      	b.n	8005afe <Motor_Reset+0x7d6>
	}
	*temp = Motor[temp->MotorNumber];
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005364:	4619      	mov	r1, r3
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	4aac      	ldr	r2, [pc, #688]	; (800561c <Motor_Reset+0x2f4>)
 800536a:	460b      	mov	r3, r1
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	440b      	add	r3, r1
 8005370:	015b      	lsls	r3, r3, #5
 8005372:	4413      	add	r3, r2
 8005374:	4619      	mov	r1, r3
 8005376:	2360      	movs	r3, #96	; 0x60
 8005378:	461a      	mov	r2, r3
 800537a:	f00a fc32 	bl	800fbe2 <memcpy>

	temp->NumberofRads = 30;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4aa8      	ldr	r2, [pc, #672]	; (8005624 <Motor_Reset+0x2fc>)
 8005382:	625a      	str	r2, [r3, #36]	; 0x24

	if (temp->MotorNumber == 1){
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 3020 	ldrb.w	r3, [r3, #32]
 800538a:	2b01      	cmp	r3, #1
 800538c:	f040 8093 	bne.w	80054b6 <Motor_Reset+0x18e>
		if ( Motor1_reset_OPTstatus ){
 8005390:	2108      	movs	r1, #8
 8005392:	48a5      	ldr	r0, [pc, #660]	; (8005628 <Motor_Reset+0x300>)
 8005394:	f003 f80c 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d140      	bne.n	8005420 <Motor_Reset+0xf8>
			temp->MotorDirection = 1 ;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f7ff fe50 	bl	800504c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 80053ac:	2078      	movs	r0, #120	; 0x78
 80053ae:	f001 fd95 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor1_reset_OPTstatus ; i++){
 80053b2:	2300      	movs	r3, #0
 80053b4:	637b      	str	r3, [r7, #52]	; 0x34
 80053b6:	e01f      	b.n	80053f8 <Motor_Reset+0xd0>
				if(i>500) {
 80053b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80053be:	d915      	bls.n	80053ec <Motor_Reset+0xc4>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053c6:	4619      	mov	r1, r3
 80053c8:	4898      	ldr	r0, [pc, #608]	; (800562c <Motor_Reset+0x304>)
 80053ca:	f00b f91f 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053d4:	4619      	mov	r1, r3
 80053d6:	4a91      	ldr	r2, [pc, #580]	; (800561c <Motor_Reset+0x2f4>)
 80053d8:	460b      	mov	r3, r1
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	440b      	add	r3, r1
 80053de:	015b      	lsls	r3, r3, #5
 80053e0:	4413      	add	r3, r2
 80053e2:	334c      	adds	r3, #76	; 0x4c
 80053e4:	2202      	movs	r2, #2
 80053e6:	601a      	str	r2, [r3, #0]
					return FAIL;
 80053e8:	2300      	movs	r3, #0
 80053ea:	e388      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80053ec:	2001      	movs	r0, #1
 80053ee:	f001 fd75 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor1_reset_OPTstatus ; i++){
 80053f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f4:	3301      	adds	r3, #1
 80053f6:	637b      	str	r3, [r7, #52]	; 0x34
 80053f8:	2108      	movs	r1, #8
 80053fa:	488b      	ldr	r0, [pc, #556]	; (8005628 <Motor_Reset+0x300>)
 80053fc:	f002 ffd8 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d0d8      	beq.n	80053b8 <Motor_Reset+0x90>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800540c:	4619      	mov	r1, r3
 800540e:	4a83      	ldr	r2, [pc, #524]	; (800561c <Motor_Reset+0x2f4>)
 8005410:	460b      	mov	r3, r1
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	440b      	add	r3, r1
 8005416:	015b      	lsls	r3, r3, #5
 8005418:	4413      	add	r3, r2
 800541a:	334c      	adds	r3, #76	; 0x4c
 800541c:	2202      	movs	r2, #2
 800541e:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 8005420:	2078      	movs	r0, #120	; 0x78
 8005422:	f001 fd5b 	bl	8006edc <HAL_Delay>
		if (Motor1_Nreset_OPTstatus){
 8005426:	2108      	movs	r1, #8
 8005428:	487f      	ldr	r0, [pc, #508]	; (8005628 <Motor_Reset+0x300>)
 800542a:	f002 ffc1 	bl	80083b0 <HAL_GPIO_ReadPin>
 800542e:	4603      	mov	r3, r0
 8005430:	2b01      	cmp	r3, #1
 8005432:	d140      	bne.n	80054b6 <Motor_Reset+0x18e>
			temp->MotorDirection = 0 ;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f7ff fe05 	bl	800504c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor1_Nreset_OPTstatus ; i++){
 8005442:	2300      	movs	r3, #0
 8005444:	633b      	str	r3, [r7, #48]	; 0x30
 8005446:	e020      	b.n	800548a <Motor_Reset+0x162>
				if(i>5000) {
 8005448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544a:	f241 3288 	movw	r2, #5000	; 0x1388
 800544e:	4293      	cmp	r3, r2
 8005450:	d915      	bls.n	800547e <Motor_Reset+0x156>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005458:	4619      	mov	r1, r3
 800545a:	4874      	ldr	r0, [pc, #464]	; (800562c <Motor_Reset+0x304>)
 800545c:	f00b f8d6 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005466:	4619      	mov	r1, r3
 8005468:	4a6c      	ldr	r2, [pc, #432]	; (800561c <Motor_Reset+0x2f4>)
 800546a:	460b      	mov	r3, r1
 800546c:	005b      	lsls	r3, r3, #1
 800546e:	440b      	add	r3, r1
 8005470:	015b      	lsls	r3, r3, #5
 8005472:	4413      	add	r3, r2
 8005474:	334c      	adds	r3, #76	; 0x4c
 8005476:	2202      	movs	r2, #2
 8005478:	601a      	str	r2, [r3, #0]
					return FAIL;
 800547a:	2300      	movs	r3, #0
 800547c:	e33f      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 800547e:	2001      	movs	r0, #1
 8005480:	f001 fd2c 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor1_Nreset_OPTstatus ; i++){
 8005484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005486:	3301      	adds	r3, #1
 8005488:	633b      	str	r3, [r7, #48]	; 0x30
 800548a:	2108      	movs	r1, #8
 800548c:	4866      	ldr	r0, [pc, #408]	; (8005628 <Motor_Reset+0x300>)
 800548e:	f002 ff8f 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005492:	4603      	mov	r3, r0
 8005494:	2b01      	cmp	r3, #1
 8005496:	d0d7      	beq.n	8005448 <Motor_Reset+0x120>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800549e:	4619      	mov	r1, r3
 80054a0:	4a5e      	ldr	r2, [pc, #376]	; (800561c <Motor_Reset+0x2f4>)
 80054a2:	460b      	mov	r3, r1
 80054a4:	005b      	lsls	r3, r3, #1
 80054a6:	440b      	add	r3, r1
 80054a8:	015b      	lsls	r3, r3, #5
 80054aa:	4413      	add	r3, r2
 80054ac:	334c      	adds	r3, #76	; 0x4c
 80054ae:	2202      	movs	r2, #2
 80054b0:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e323      	b.n	8005afe <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 2){
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	f040 8093 	bne.w	80055e8 <Motor_Reset+0x2c0>
		if ( Motor2_reset_OPTstatus ){
 80054c2:	2110      	movs	r1, #16
 80054c4:	4858      	ldr	r0, [pc, #352]	; (8005628 <Motor_Reset+0x300>)
 80054c6:	f002 ff73 	bl	80083b0 <HAL_GPIO_ReadPin>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d140      	bne.n	8005552 <Motor_Reset+0x22a>
			temp->MotorDirection = 1 ;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f7ff fdb7 	bl	800504c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 80054de:	2078      	movs	r0, #120	; 0x78
 80054e0:	f001 fcfc 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor2_reset_OPTstatus ; i++){
 80054e4:	2300      	movs	r3, #0
 80054e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054e8:	e01f      	b.n	800552a <Motor_Reset+0x202>
				if(i>500) {
 80054ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80054f0:	d915      	bls.n	800551e <Motor_Reset+0x1f6>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054f8:	4619      	mov	r1, r3
 80054fa:	484c      	ldr	r0, [pc, #304]	; (800562c <Motor_Reset+0x304>)
 80054fc:	f00b f886 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005506:	4619      	mov	r1, r3
 8005508:	4a44      	ldr	r2, [pc, #272]	; (800561c <Motor_Reset+0x2f4>)
 800550a:	460b      	mov	r3, r1
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	440b      	add	r3, r1
 8005510:	015b      	lsls	r3, r3, #5
 8005512:	4413      	add	r3, r2
 8005514:	334c      	adds	r3, #76	; 0x4c
 8005516:	2202      	movs	r2, #2
 8005518:	601a      	str	r2, [r3, #0]
					return FAIL;
 800551a:	2300      	movs	r3, #0
 800551c:	e2ef      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 800551e:	2001      	movs	r0, #1
 8005520:	f001 fcdc 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor2_reset_OPTstatus ; i++){
 8005524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005526:	3301      	adds	r3, #1
 8005528:	62fb      	str	r3, [r7, #44]	; 0x2c
 800552a:	2110      	movs	r1, #16
 800552c:	483e      	ldr	r0, [pc, #248]	; (8005628 <Motor_Reset+0x300>)
 800552e:	f002 ff3f 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0d8      	beq.n	80054ea <Motor_Reset+0x1c2>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800553e:	4619      	mov	r1, r3
 8005540:	4a36      	ldr	r2, [pc, #216]	; (800561c <Motor_Reset+0x2f4>)
 8005542:	460b      	mov	r3, r1
 8005544:	005b      	lsls	r3, r3, #1
 8005546:	440b      	add	r3, r1
 8005548:	015b      	lsls	r3, r3, #5
 800554a:	4413      	add	r3, r2
 800554c:	334c      	adds	r3, #76	; 0x4c
 800554e:	2202      	movs	r2, #2
 8005550:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 8005552:	2078      	movs	r0, #120	; 0x78
 8005554:	f001 fcc2 	bl	8006edc <HAL_Delay>
		if (Motor2_Nreset_OPTstatus){
 8005558:	2110      	movs	r1, #16
 800555a:	4833      	ldr	r0, [pc, #204]	; (8005628 <Motor_Reset+0x300>)
 800555c:	f002 ff28 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005560:	4603      	mov	r3, r0
 8005562:	2b01      	cmp	r3, #1
 8005564:	d140      	bne.n	80055e8 <Motor_Reset+0x2c0>
			temp->MotorDirection = 0 ;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7ff fd6c 	bl	800504c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor2_Nreset_OPTstatus ; i++){
 8005574:	2300      	movs	r3, #0
 8005576:	62bb      	str	r3, [r7, #40]	; 0x28
 8005578:	e020      	b.n	80055bc <Motor_Reset+0x294>
				if(i>5000) {
 800557a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005580:	4293      	cmp	r3, r2
 8005582:	d915      	bls.n	80055b0 <Motor_Reset+0x288>
					printf("[WRONG]Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800558a:	4619      	mov	r1, r3
 800558c:	4828      	ldr	r0, [pc, #160]	; (8005630 <Motor_Reset+0x308>)
 800558e:	f00b f83d 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005598:	4619      	mov	r1, r3
 800559a:	4a20      	ldr	r2, [pc, #128]	; (800561c <Motor_Reset+0x2f4>)
 800559c:	460b      	mov	r3, r1
 800559e:	005b      	lsls	r3, r3, #1
 80055a0:	440b      	add	r3, r1
 80055a2:	015b      	lsls	r3, r3, #5
 80055a4:	4413      	add	r3, r2
 80055a6:	334c      	adds	r3, #76	; 0x4c
 80055a8:	2202      	movs	r2, #2
 80055aa:	601a      	str	r2, [r3, #0]
					return FAIL;
 80055ac:	2300      	movs	r3, #0
 80055ae:	e2a6      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80055b0:	2001      	movs	r0, #1
 80055b2:	f001 fc93 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor2_Nreset_OPTstatus ; i++){
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	3301      	adds	r3, #1
 80055ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80055bc:	2110      	movs	r1, #16
 80055be:	481a      	ldr	r0, [pc, #104]	; (8005628 <Motor_Reset+0x300>)
 80055c0:	f002 fef6 	bl	80083b0 <HAL_GPIO_ReadPin>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d0d7      	beq.n	800557a <Motor_Reset+0x252>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055d0:	4619      	mov	r1, r3
 80055d2:	4a12      	ldr	r2, [pc, #72]	; (800561c <Motor_Reset+0x2f4>)
 80055d4:	460b      	mov	r3, r1
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	440b      	add	r3, r1
 80055da:	015b      	lsls	r3, r3, #5
 80055dc:	4413      	add	r3, r2
 80055de:	334c      	adds	r3, #76	; 0x4c
 80055e0:	2202      	movs	r2, #2
 80055e2:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e28a      	b.n	8005afe <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 3){
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	f040 809f 	bne.w	8005732 <Motor_Reset+0x40a>
		if ( Motor3_reset_OPTstatus ){
 80055f4:	2120      	movs	r1, #32
 80055f6:	480c      	ldr	r0, [pc, #48]	; (8005628 <Motor_Reset+0x300>)
 80055f8:	f002 feda 	bl	80083b0 <HAL_GPIO_ReadPin>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d14c      	bne.n	800569c <Motor_Reset+0x374>
			temp->MotorDirection = 1 ;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff fd1e 	bl	800504c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 8005610:	2078      	movs	r0, #120	; 0x78
 8005612:	f001 fc63 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor3_reset_OPTstatus ; i++){
 8005616:	2300      	movs	r3, #0
 8005618:	627b      	str	r3, [r7, #36]	; 0x24
 800561a:	e02b      	b.n	8005674 <Motor_Reset+0x34c>
 800561c:	200008b0 	.word	0x200008b0
 8005620:	08012b48 	.word	0x08012b48
 8005624:	41f00000 	.word	0x41f00000
 8005628:	40020c00 	.word	0x40020c00
 800562c:	08012b70 	.word	0x08012b70
 8005630:	08012b9c 	.word	0x08012b9c
				if(i>500) {
 8005634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005636:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800563a:	d915      	bls.n	8005668 <Motor_Reset+0x340>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005642:	4619      	mov	r1, r3
 8005644:	48bb      	ldr	r0, [pc, #748]	; (8005934 <Motor_Reset+0x60c>)
 8005646:	f00a ffe1 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005650:	4619      	mov	r1, r3
 8005652:	4ab9      	ldr	r2, [pc, #740]	; (8005938 <Motor_Reset+0x610>)
 8005654:	460b      	mov	r3, r1
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	440b      	add	r3, r1
 800565a:	015b      	lsls	r3, r3, #5
 800565c:	4413      	add	r3, r2
 800565e:	334c      	adds	r3, #76	; 0x4c
 8005660:	2202      	movs	r2, #2
 8005662:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005664:	2300      	movs	r3, #0
 8005666:	e24a      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005668:	2001      	movs	r0, #1
 800566a:	f001 fc37 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor3_reset_OPTstatus ; i++){
 800566e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005670:	3301      	adds	r3, #1
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
 8005674:	2120      	movs	r1, #32
 8005676:	48b1      	ldr	r0, [pc, #708]	; (800593c <Motor_Reset+0x614>)
 8005678:	f002 fe9a 	bl	80083b0 <HAL_GPIO_ReadPin>
 800567c:	4603      	mov	r3, r0
 800567e:	2b01      	cmp	r3, #1
 8005680:	d0d8      	beq.n	8005634 <Motor_Reset+0x30c>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005688:	4619      	mov	r1, r3
 800568a:	4aab      	ldr	r2, [pc, #684]	; (8005938 <Motor_Reset+0x610>)
 800568c:	460b      	mov	r3, r1
 800568e:	005b      	lsls	r3, r3, #1
 8005690:	440b      	add	r3, r1
 8005692:	015b      	lsls	r3, r3, #5
 8005694:	4413      	add	r3, r2
 8005696:	334c      	adds	r3, #76	; 0x4c
 8005698:	2202      	movs	r2, #2
 800569a:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 800569c:	2078      	movs	r0, #120	; 0x78
 800569e:	f001 fc1d 	bl	8006edc <HAL_Delay>
		if (Motor3_Nreset_OPTstatus){
 80056a2:	2120      	movs	r1, #32
 80056a4:	48a5      	ldr	r0, [pc, #660]	; (800593c <Motor_Reset+0x614>)
 80056a6:	f002 fe83 	bl	80083b0 <HAL_GPIO_ReadPin>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d140      	bne.n	8005732 <Motor_Reset+0x40a>
			temp->MotorDirection = 0 ;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff fcc7 	bl	800504c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor3_Nreset_OPTstatus ; i++){
 80056be:	2300      	movs	r3, #0
 80056c0:	623b      	str	r3, [r7, #32]
 80056c2:	e020      	b.n	8005706 <Motor_Reset+0x3de>
				if(i>12000) {
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d915      	bls.n	80056fa <Motor_Reset+0x3d2>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056d4:	4619      	mov	r1, r3
 80056d6:	4897      	ldr	r0, [pc, #604]	; (8005934 <Motor_Reset+0x60c>)
 80056d8:	f00a ff98 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056e2:	4619      	mov	r1, r3
 80056e4:	4a94      	ldr	r2, [pc, #592]	; (8005938 <Motor_Reset+0x610>)
 80056e6:	460b      	mov	r3, r1
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	440b      	add	r3, r1
 80056ec:	015b      	lsls	r3, r3, #5
 80056ee:	4413      	add	r3, r2
 80056f0:	334c      	adds	r3, #76	; 0x4c
 80056f2:	2202      	movs	r2, #2
 80056f4:	601a      	str	r2, [r3, #0]
					return FAIL;
 80056f6:	2300      	movs	r3, #0
 80056f8:	e201      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80056fa:	2001      	movs	r0, #1
 80056fc:	f001 fbee 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor3_Nreset_OPTstatus ; i++){
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	3301      	adds	r3, #1
 8005704:	623b      	str	r3, [r7, #32]
 8005706:	2120      	movs	r1, #32
 8005708:	488c      	ldr	r0, [pc, #560]	; (800593c <Motor_Reset+0x614>)
 800570a:	f002 fe51 	bl	80083b0 <HAL_GPIO_ReadPin>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0d7      	beq.n	80056c4 <Motor_Reset+0x39c>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f893 3020 	ldrb.w	r3, [r3, #32]
 800571a:	4619      	mov	r1, r3
 800571c:	4a86      	ldr	r2, [pc, #536]	; (8005938 <Motor_Reset+0x610>)
 800571e:	460b      	mov	r3, r1
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	440b      	add	r3, r1
 8005724:	015b      	lsls	r3, r3, #5
 8005726:	4413      	add	r3, r2
 8005728:	334c      	adds	r3, #76	; 0x4c
 800572a:	2202      	movs	r2, #2
 800572c:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 800572e:	2301      	movs	r3, #1
 8005730:	e1e5      	b.n	8005afe <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 4){
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005738:	2b04      	cmp	r3, #4
 800573a:	f040 8098 	bne.w	800586e <Motor_Reset+0x546>
		if ( Motor4_reset_OPTstatus ){
 800573e:	2140      	movs	r1, #64	; 0x40
 8005740:	487e      	ldr	r0, [pc, #504]	; (800593c <Motor_Reset+0x614>)
 8005742:	f002 fe35 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005746:	4603      	mov	r3, r0
 8005748:	2b01      	cmp	r3, #1
 800574a:	d143      	bne.n	80057d4 <Motor_Reset+0x4ac>
			temp->MotorDirection = 1 ;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 10 ;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a7a      	ldr	r2, [pc, #488]	; (8005940 <Motor_Reset+0x618>)
 8005758:	625a      	str	r2, [r3, #36]	; 0x24
			MotorMove_steps(temp);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fe ff84 	bl	8004668 <MotorMove_steps>
			HAL_Delay(MotorResetDelay);
 8005760:	2078      	movs	r0, #120	; 0x78
 8005762:	f001 fbbb 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor4_reset_OPTstatus ; i++){
 8005766:	2300      	movs	r3, #0
 8005768:	61fb      	str	r3, [r7, #28]
 800576a:	e01f      	b.n	80057ac <Motor_Reset+0x484>
				if(i>500) {
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005772:	d915      	bls.n	80057a0 <Motor_Reset+0x478>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3020 	ldrb.w	r3, [r3, #32]
 800577a:	4619      	mov	r1, r3
 800577c:	486d      	ldr	r0, [pc, #436]	; (8005934 <Motor_Reset+0x60c>)
 800577e:	f00a ff45 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005788:	4619      	mov	r1, r3
 800578a:	4a6b      	ldr	r2, [pc, #428]	; (8005938 <Motor_Reset+0x610>)
 800578c:	460b      	mov	r3, r1
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	440b      	add	r3, r1
 8005792:	015b      	lsls	r3, r3, #5
 8005794:	4413      	add	r3, r2
 8005796:	334c      	adds	r3, #76	; 0x4c
 8005798:	2202      	movs	r2, #2
 800579a:	601a      	str	r2, [r3, #0]
					return FAIL;
 800579c:	2300      	movs	r3, #0
 800579e:	e1ae      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80057a0:	2001      	movs	r0, #1
 80057a2:	f001 fb9b 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor4_reset_OPTstatus ; i++){
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	3301      	adds	r3, #1
 80057aa:	61fb      	str	r3, [r7, #28]
 80057ac:	2140      	movs	r1, #64	; 0x40
 80057ae:	4863      	ldr	r0, [pc, #396]	; (800593c <Motor_Reset+0x614>)
 80057b0:	f002 fdfe 	bl	80083b0 <HAL_GPIO_ReadPin>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d0d8      	beq.n	800576c <Motor_Reset+0x444>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057c0:	4619      	mov	r1, r3
 80057c2:	4a5d      	ldr	r2, [pc, #372]	; (8005938 <Motor_Reset+0x610>)
 80057c4:	460b      	mov	r3, r1
 80057c6:	005b      	lsls	r3, r3, #1
 80057c8:	440b      	add	r3, r1
 80057ca:	015b      	lsls	r3, r3, #5
 80057cc:	4413      	add	r3, r2
 80057ce:	334c      	adds	r3, #76	; 0x4c
 80057d0:	2202      	movs	r2, #2
 80057d2:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 80057d4:	2078      	movs	r0, #120	; 0x78
 80057d6:	f001 fb81 	bl	8006edc <HAL_Delay>
		if (Motor4_Nreset_OPTstatus){
 80057da:	2140      	movs	r1, #64	; 0x40
 80057dc:	4857      	ldr	r0, [pc, #348]	; (800593c <Motor_Reset+0x614>)
 80057de:	f002 fde7 	bl	80083b0 <HAL_GPIO_ReadPin>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d142      	bne.n	800586e <Motor_Reset+0x546>
			temp->MotorDirection = 0 ;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 10 ;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a53      	ldr	r2, [pc, #332]	; (8005940 <Motor_Reset+0x618>)
 80057f4:	625a      	str	r2, [r3, #36]	; 0x24
			MotorMove_steps(temp);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7fe ff36 	bl	8004668 <MotorMove_steps>
			for(uint32_t i=0 ; Motor4_Nreset_OPTstatus ; i++){
 80057fc:	2300      	movs	r3, #0
 80057fe:	61bb      	str	r3, [r7, #24]
 8005800:	e01f      	b.n	8005842 <Motor_Reset+0x51a>
				if(i>8000) {
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005808:	d915      	bls.n	8005836 <Motor_Reset+0x50e>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005810:	4619      	mov	r1, r3
 8005812:	4848      	ldr	r0, [pc, #288]	; (8005934 <Motor_Reset+0x60c>)
 8005814:	f00a fefa 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800581e:	4619      	mov	r1, r3
 8005820:	4a45      	ldr	r2, [pc, #276]	; (8005938 <Motor_Reset+0x610>)
 8005822:	460b      	mov	r3, r1
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	440b      	add	r3, r1
 8005828:	015b      	lsls	r3, r3, #5
 800582a:	4413      	add	r3, r2
 800582c:	334c      	adds	r3, #76	; 0x4c
 800582e:	2202      	movs	r2, #2
 8005830:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005832:	2300      	movs	r3, #0
 8005834:	e163      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005836:	2001      	movs	r0, #1
 8005838:	f001 fb50 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor4_Nreset_OPTstatus ; i++){
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	3301      	adds	r3, #1
 8005840:	61bb      	str	r3, [r7, #24]
 8005842:	2140      	movs	r1, #64	; 0x40
 8005844:	483d      	ldr	r0, [pc, #244]	; (800593c <Motor_Reset+0x614>)
 8005846:	f002 fdb3 	bl	80083b0 <HAL_GPIO_ReadPin>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0d8      	beq.n	8005802 <Motor_Reset+0x4da>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005856:	4619      	mov	r1, r3
 8005858:	4a37      	ldr	r2, [pc, #220]	; (8005938 <Motor_Reset+0x610>)
 800585a:	460b      	mov	r3, r1
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	440b      	add	r3, r1
 8005860:	015b      	lsls	r3, r3, #5
 8005862:	4413      	add	r3, r2
 8005864:	334c      	adds	r3, #76	; 0x4c
 8005866:	2202      	movs	r2, #2
 8005868:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 800586a:	2301      	movs	r3, #1
 800586c:	e147      	b.n	8005afe <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 5){
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005874:	2b05      	cmp	r3, #5
 8005876:	f040 809e 	bne.w	80059b6 <Motor_Reset+0x68e>
		if ( Motor5_reset_OPTstatus ){
 800587a:	2180      	movs	r1, #128	; 0x80
 800587c:	482f      	ldr	r0, [pc, #188]	; (800593c <Motor_Reset+0x614>)
 800587e:	f002 fd97 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d140      	bne.n	800590a <Motor_Reset+0x5e2>
			temp->MotorDirection = 1 ;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f7ff fbdb 	bl	800504c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 8005896:	2078      	movs	r0, #120	; 0x78
 8005898:	f001 fb20 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor5_reset_OPTstatus ; i++){
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]
 80058a0:	e01f      	b.n	80058e2 <Motor_Reset+0x5ba>
				if(i>500) {
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80058a8:	d915      	bls.n	80058d6 <Motor_Reset+0x5ae>
					printf("[WRONG]Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058b0:	4619      	mov	r1, r3
 80058b2:	4824      	ldr	r0, [pc, #144]	; (8005944 <Motor_Reset+0x61c>)
 80058b4:	f00a feaa 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058be:	4619      	mov	r1, r3
 80058c0:	4a1d      	ldr	r2, [pc, #116]	; (8005938 <Motor_Reset+0x610>)
 80058c2:	460b      	mov	r3, r1
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	440b      	add	r3, r1
 80058c8:	015b      	lsls	r3, r3, #5
 80058ca:	4413      	add	r3, r2
 80058cc:	334c      	adds	r3, #76	; 0x4c
 80058ce:	2202      	movs	r2, #2
 80058d0:	601a      	str	r2, [r3, #0]
					return FAIL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	e113      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80058d6:	2001      	movs	r0, #1
 80058d8:	f001 fb00 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor5_reset_OPTstatus ; i++){
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	3301      	adds	r3, #1
 80058e0:	617b      	str	r3, [r7, #20]
 80058e2:	2180      	movs	r1, #128	; 0x80
 80058e4:	4815      	ldr	r0, [pc, #84]	; (800593c <Motor_Reset+0x614>)
 80058e6:	f002 fd63 	bl	80083b0 <HAL_GPIO_ReadPin>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0d8      	beq.n	80058a2 <Motor_Reset+0x57a>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058f6:	4619      	mov	r1, r3
 80058f8:	4a0f      	ldr	r2, [pc, #60]	; (8005938 <Motor_Reset+0x610>)
 80058fa:	460b      	mov	r3, r1
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	440b      	add	r3, r1
 8005900:	015b      	lsls	r3, r3, #5
 8005902:	4413      	add	r3, r2
 8005904:	334c      	adds	r3, #76	; 0x4c
 8005906:	2202      	movs	r2, #2
 8005908:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 800590a:	2078      	movs	r0, #120	; 0x78
 800590c:	f001 fae6 	bl	8006edc <HAL_Delay>
		if (Motor5_Nreset_OPTstatus){
 8005910:	2180      	movs	r1, #128	; 0x80
 8005912:	480a      	ldr	r0, [pc, #40]	; (800593c <Motor_Reset+0x614>)
 8005914:	f002 fd4c 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005918:	4603      	mov	r3, r0
 800591a:	2b01      	cmp	r3, #1
 800591c:	d14b      	bne.n	80059b6 <Motor_Reset+0x68e>
			temp->MotorDirection = 0 ;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7ff fb90 	bl	800504c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor5_Nreset_OPTstatus ; i++){
 800592c:	2300      	movs	r3, #0
 800592e:	613b      	str	r3, [r7, #16]
 8005930:	e02b      	b.n	800598a <Motor_Reset+0x662>
 8005932:	bf00      	nop
 8005934:	08012b70 	.word	0x08012b70
 8005938:	200008b0 	.word	0x200008b0
 800593c:	40020c00 	.word	0x40020c00
 8005940:	41200000 	.word	0x41200000
 8005944:	08012b9c 	.word	0x08012b9c
				if(i>5000) {
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f241 3288 	movw	r2, #5000	; 0x1388
 800594e:	4293      	cmp	r3, r2
 8005950:	d915      	bls.n	800597e <Motor_Reset+0x656>
					printf("[WRONG]Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005958:	4619      	mov	r1, r3
 800595a:	486b      	ldr	r0, [pc, #428]	; (8005b08 <Motor_Reset+0x7e0>)
 800595c:	f00a fe56 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005966:	4619      	mov	r1, r3
 8005968:	4a68      	ldr	r2, [pc, #416]	; (8005b0c <Motor_Reset+0x7e4>)
 800596a:	460b      	mov	r3, r1
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	440b      	add	r3, r1
 8005970:	015b      	lsls	r3, r3, #5
 8005972:	4413      	add	r3, r2
 8005974:	334c      	adds	r3, #76	; 0x4c
 8005976:	2202      	movs	r2, #2
 8005978:	601a      	str	r2, [r3, #0]
					return FAIL;
 800597a:	2300      	movs	r3, #0
 800597c:	e0bf      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 800597e:	2001      	movs	r0, #1
 8005980:	f001 faac 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor5_Nreset_OPTstatus ; i++){
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	3301      	adds	r3, #1
 8005988:	613b      	str	r3, [r7, #16]
 800598a:	2180      	movs	r1, #128	; 0x80
 800598c:	4860      	ldr	r0, [pc, #384]	; (8005b10 <Motor_Reset+0x7e8>)
 800598e:	f002 fd0f 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005992:	4603      	mov	r3, r0
 8005994:	2b01      	cmp	r3, #1
 8005996:	d0d7      	beq.n	8005948 <Motor_Reset+0x620>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800599e:	4619      	mov	r1, r3
 80059a0:	4a5a      	ldr	r2, [pc, #360]	; (8005b0c <Motor_Reset+0x7e4>)
 80059a2:	460b      	mov	r3, r1
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	440b      	add	r3, r1
 80059a8:	015b      	lsls	r3, r3, #5
 80059aa:	4413      	add	r3, r2
 80059ac:	334c      	adds	r3, #76	; 0x4c
 80059ae:	2202      	movs	r2, #2
 80059b0:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e0a3      	b.n	8005afe <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 6){
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059bc:	2b06      	cmp	r3, #6
 80059be:	f040 809d 	bne.w	8005afc <Motor_Reset+0x7d4>
		if ( Motor6_reset_OPTstatus ){
 80059c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059c6:	4853      	ldr	r0, [pc, #332]	; (8005b14 <Motor_Reset+0x7ec>)
 80059c8:	f002 fcf2 	bl	80083b0 <HAL_GPIO_ReadPin>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d144      	bne.n	8005a5c <Motor_Reset+0x734>
			temp->MotorDirection = 1 ;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 10 ;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a4e      	ldr	r2, [pc, #312]	; (8005b18 <Motor_Reset+0x7f0>)
 80059de:	625a      	str	r2, [r3, #36]	; 0x24
			MotorRun_LowSpeed(temp);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f7ff fb33 	bl	800504c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 80059e6:	2078      	movs	r0, #120	; 0x78
 80059e8:	f001 fa78 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor6_reset_OPTstatus ; i++){
 80059ec:	2300      	movs	r3, #0
 80059ee:	60fb      	str	r3, [r7, #12]
 80059f0:	e01f      	b.n	8005a32 <Motor_Reset+0x70a>
				if(i>500) {
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80059f8:	d915      	bls.n	8005a26 <Motor_Reset+0x6fe>
					printf("[WRONG]1Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a00:	4619      	mov	r1, r3
 8005a02:	4846      	ldr	r0, [pc, #280]	; (8005b1c <Motor_Reset+0x7f4>)
 8005a04:	f00a fe02 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a0e:	4619      	mov	r1, r3
 8005a10:	4a3e      	ldr	r2, [pc, #248]	; (8005b0c <Motor_Reset+0x7e4>)
 8005a12:	460b      	mov	r3, r1
 8005a14:	005b      	lsls	r3, r3, #1
 8005a16:	440b      	add	r3, r1
 8005a18:	015b      	lsls	r3, r3, #5
 8005a1a:	4413      	add	r3, r2
 8005a1c:	334c      	adds	r3, #76	; 0x4c
 8005a1e:	2202      	movs	r2, #2
 8005a20:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	e06b      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005a26:	2001      	movs	r0, #1
 8005a28:	f001 fa58 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor6_reset_OPTstatus ; i++){
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a36:	4837      	ldr	r0, [pc, #220]	; (8005b14 <Motor_Reset+0x7ec>)
 8005a38:	f002 fcba 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d0d7      	beq.n	80059f2 <Motor_Reset+0x6ca>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a48:	4619      	mov	r1, r3
 8005a4a:	4a30      	ldr	r2, [pc, #192]	; (8005b0c <Motor_Reset+0x7e4>)
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	440b      	add	r3, r1
 8005a52:	015b      	lsls	r3, r3, #5
 8005a54:	4413      	add	r3, r2
 8005a56:	334c      	adds	r3, #76	; 0x4c
 8005a58:	2202      	movs	r2, #2
 8005a5a:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 8005a5c:	2078      	movs	r0, #120	; 0x78
 8005a5e:	f001 fa3d 	bl	8006edc <HAL_Delay>
		if (Motor6_Nreset_OPTstatus){
 8005a62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a66:	482b      	ldr	r0, [pc, #172]	; (8005b14 <Motor_Reset+0x7ec>)
 8005a68:	f002 fca2 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d144      	bne.n	8005afc <Motor_Reset+0x7d4>
			temp->MotorDirection = 0 ;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 50 ;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a28      	ldr	r2, [pc, #160]	; (8005b20 <Motor_Reset+0x7f8>)
 8005a7e:	625a      	str	r2, [r3, #36]	; 0x24
			MotorRun_LowSpeed(temp);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7ff fae3 	bl	800504c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor6_Nreset_OPTstatus ; i++){
 8005a86:	2300      	movs	r3, #0
 8005a88:	60bb      	str	r3, [r7, #8]
 8005a8a:	e020      	b.n	8005ace <Motor_Reset+0x7a6>
				if(i>5000) {
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d915      	bls.n	8005ac2 <Motor_Reset+0x79a>
					printf("[WRONG]2Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	4821      	ldr	r0, [pc, #132]	; (8005b24 <Motor_Reset+0x7fc>)
 8005aa0:	f00a fdb4 	bl	801060c <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005aaa:	4619      	mov	r1, r3
 8005aac:	4a17      	ldr	r2, [pc, #92]	; (8005b0c <Motor_Reset+0x7e4>)
 8005aae:	460b      	mov	r3, r1
 8005ab0:	005b      	lsls	r3, r3, #1
 8005ab2:	440b      	add	r3, r1
 8005ab4:	015b      	lsls	r3, r3, #5
 8005ab6:	4413      	add	r3, r2
 8005ab8:	334c      	adds	r3, #76	; 0x4c
 8005aba:	2202      	movs	r2, #2
 8005abc:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	e01d      	b.n	8005afe <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005ac2:	2001      	movs	r0, #1
 8005ac4:	f001 fa0a 	bl	8006edc <HAL_Delay>
			for(uint32_t i=0 ; Motor6_Nreset_OPTstatus ; i++){
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	3301      	adds	r3, #1
 8005acc:	60bb      	str	r3, [r7, #8]
 8005ace:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005ad2:	4810      	ldr	r0, [pc, #64]	; (8005b14 <Motor_Reset+0x7ec>)
 8005ad4:	f002 fc6c 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d0d6      	beq.n	8005a8c <Motor_Reset+0x764>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	4a09      	ldr	r2, [pc, #36]	; (8005b0c <Motor_Reset+0x7e4>)
 8005ae8:	460b      	mov	r3, r1
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	440b      	add	r3, r1
 8005aee:	015b      	lsls	r3, r3, #5
 8005af0:	4413      	add	r3, r2
 8005af2:	334c      	adds	r3, #76	; 0x4c
 8005af4:	2202      	movs	r2, #2
 8005af6:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e000      	b.n	8005afe <Motor_Reset+0x7d6>
		}
	}


	return FAIL;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3738      	adds	r7, #56	; 0x38
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	08012b9c 	.word	0x08012b9c
 8005b0c:	200008b0 	.word	0x200008b0
 8005b10:	40020c00 	.word	0x40020c00
 8005b14:	40021800 	.word	0x40021800
 8005b18:	41200000 	.word	0x41200000
 8005b1c:	08012bc8 	.word	0x08012bc8
 8005b20:	42480000 	.word	0x42480000
 8005b24:	08012bf4 	.word	0x08012bf4

08005b28 <Motor4_SuckInMode>:

uint8_t Motor4_SuckInMode(uint32_t x_uL)  // 41000uL10rads20000.5uL
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
#ifdef JiaYangZhen
	OUT5_OFF();
 8005b30:	2200      	movs	r2, #0
 8005b32:	2140      	movs	r1, #64	; 0x40
 8005b34:	4821      	ldr	r0, [pc, #132]	; (8005bbc <Motor4_SuckInMode+0x94>)
 8005b36:	f002 fc53 	bl	80083e0 <HAL_GPIO_WritePin>
#endif
#ifdef DushuModule
	OUT6_ON();	//NC
	OUT5_OFF();	//NC
#endif
	HAL_Delay(300);
 8005b3a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005b3e:	f001 f9cd 	bl	8006edc <HAL_Delay>
	//printf("Motor4_Sucks in %lduL...\r\n", x_uL);
	int32_t target_steps = 0 ;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60bb      	str	r3, [r7, #8]
#ifdef CiFenLi
	target_steps = x_uL * 2 * Motor[4].mircro_steps ;
#endif
#ifdef JiaYangZhen
	target_steps = x_uL * 8 * Motor[4].mircro_steps ;
 8005b46:	4b1e      	ldr	r3, [pc, #120]	; (8005bc0 <Motor4_SuckInMode+0x98>)
 8005b48:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	fb02 f303 	mul.w	r3, r2, r3
 8005b52:	00db      	lsls	r3, r3, #3
 8005b54:	60bb      	str	r3, [r7, #8]
#endif
#ifdef DushuModule
	target_steps = x_uL * 8 * Motor[4].mircro_steps ;
#endif
	if(Motor[4].Status == 1){
 8005b56:	4b1a      	ldr	r3, [pc, #104]	; (8005bc0 <Motor4_SuckInMode+0x98>)
 8005b58:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d101      	bne.n	8005b64 <Motor4_SuckInMode+0x3c>
		return FAIL;
 8005b60:	2300      	movs	r3, #0
 8005b62:	e026      	b.n	8005bb2 <Motor4_SuckInMode+0x8a>
	}
	if ( Motor[4].StepPosition != 0 ){
 8005b64:	4b16      	ldr	r3, [pc, #88]	; (8005bc0 <Motor4_SuckInMode+0x98>)
 8005b66:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <Motor4_SuckInMode+0x4e>
		MotorMove_position(&Motor[4], 0 );
 8005b6e:	2100      	movs	r1, #0
 8005b70:	4814      	ldr	r0, [pc, #80]	; (8005bc4 <Motor4_SuckInMode+0x9c>)
 8005b72:	f7fe ff43 	bl	80049fc <MotorMove_position>
	}
	for(uint32_t i = 0 ; Motor[4].Status ; i++){
 8005b76:	2300      	movs	r3, #0
 8005b78:	60fb      	str	r3, [r7, #12]
 8005b7a:	e010      	b.n	8005b9e <Motor4_SuckInMode+0x76>
		if(i<3000){
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d806      	bhi.n	8005b94 <Motor4_SuckInMode+0x6c>
			i++;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	60fb      	str	r3, [r7, #12]
			HAL_Delay(1);
 8005b8c:	2001      	movs	r0, #1
 8005b8e:	f001 f9a5 	bl	8006edc <HAL_Delay>
 8005b92:	e001      	b.n	8005b98 <Motor4_SuckInMode+0x70>
		}
		else{
			return FAIL;
 8005b94:	2300      	movs	r3, #0
 8005b96:	e00c      	b.n	8005bb2 <Motor4_SuckInMode+0x8a>
	for(uint32_t i = 0 ; Motor[4].Status ; i++){
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	60fb      	str	r3, [r7, #12]
 8005b9e:	4b08      	ldr	r3, [pc, #32]	; (8005bc0 <Motor4_SuckInMode+0x98>)
 8005ba0:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e9      	bne.n	8005b7c <Motor4_SuckInMode+0x54>
		}
	}
	MotorMove_position(&Motor[4], target_steps );
 8005ba8:	68b9      	ldr	r1, [r7, #8]
 8005baa:	4806      	ldr	r0, [pc, #24]	; (8005bc4 <Motor4_SuckInMode+0x9c>)
 8005bac:	f7fe ff26 	bl	80049fc <MotorMove_position>

	return SUCCESS;
 8005bb0:	2301      	movs	r3, #1
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	40021400 	.word	0x40021400
 8005bc0:	200008b0 	.word	0x200008b0
 8005bc4:	20000a30 	.word	0x20000a30

08005bc8 <Motor4_PushOutMode>:

uint8_t Motor4_PushOutMode(uint32_t x_uL)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
#ifdef JiaYangZhen
	OUT5_OFF();
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2140      	movs	r1, #64	; 0x40
 8005bd4:	481c      	ldr	r0, [pc, #112]	; (8005c48 <Motor4_PushOutMode+0x80>)
 8005bd6:	f002 fc03 	bl	80083e0 <HAL_GPIO_WritePin>
#endif
#ifdef DushuModule
	OUT6_OFF();
	OUT5_ON();
#endif
	HAL_Delay(300);
 8005bda:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005bde:	f001 f97d 	bl	8006edc <HAL_Delay>
	//printf("Motor4_Pushs out uL...\r\n");
	int32_t target_position = 0 ;
 8005be2:	2300      	movs	r3, #0
 8005be4:	60fb      	str	r3, [r7, #12]
#ifdef CiFenLi
	target_position = Motor[4].StepPosition - (x_uL * 2 * Motor[4].mircro_steps) ;
#endif
#ifdef JiaYangZhen
	target_position = Motor[4].StepPosition - (x_uL * 8 * Motor[4].mircro_steps) ;
 8005be6:	4b19      	ldr	r3, [pc, #100]	; (8005c4c <Motor4_PushOutMode+0x84>)
 8005be8:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8005bec:	4619      	mov	r1, r3
 8005bee:	4b17      	ldr	r3, [pc, #92]	; (8005c4c <Motor4_PushOutMode+0x84>)
 8005bf0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	fb02 f303 	mul.w	r3, r2, r3
 8005bfa:	00db      	lsls	r3, r3, #3
 8005bfc:	1acb      	subs	r3, r1, r3
 8005bfe:	60fb      	str	r3, [r7, #12]
#endif
#ifdef DushuModule
	target_position = Motor[4].StepPosition - (x_uL * 8 * Motor[4].mircro_steps) ;
#endif

	if(target_position < 0){
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	da0f      	bge.n	8005c26 <Motor4_PushOutMode+0x5e>
		printf("[WRONG]Push out Number Overflow!\r\n Maximum Number:%ld uL\r\n",Motor[4].StepPosition/Motor[4].mircro_steps/2);
 8005c06:	4b11      	ldr	r3, [pc, #68]	; (8005c4c <Motor4_PushOutMode+0x84>)
 8005c08:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	4b0f      	ldr	r3, [pc, #60]	; (8005c4c <Motor4_PushOutMode+0x84>)
 8005c10:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8005c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c18:	085b      	lsrs	r3, r3, #1
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	480c      	ldr	r0, [pc, #48]	; (8005c50 <Motor4_PushOutMode+0x88>)
 8005c1e:	f00a fcf5 	bl	801060c <iprintf>
		return FAIL;
 8005c22:	2300      	movs	r3, #0
 8005c24:	e00b      	b.n	8005c3e <Motor4_PushOutMode+0x76>
	}
	if(Motor[4].Status == 1){
 8005c26:	4b09      	ldr	r3, [pc, #36]	; (8005c4c <Motor4_PushOutMode+0x84>)
 8005c28:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d101      	bne.n	8005c34 <Motor4_PushOutMode+0x6c>
		return FAIL;
 8005c30:	2300      	movs	r3, #0
 8005c32:	e004      	b.n	8005c3e <Motor4_PushOutMode+0x76>
	}
	MotorMove_position(&Motor[4], target_position );
 8005c34:	68f9      	ldr	r1, [r7, #12]
 8005c36:	4807      	ldr	r0, [pc, #28]	; (8005c54 <Motor4_PushOutMode+0x8c>)
 8005c38:	f7fe fee0 	bl	80049fc <MotorMove_position>

	return SUCCESS;
 8005c3c:	2301      	movs	r3, #1
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	40021400 	.word	0x40021400
 8005c4c:	200008b0 	.word	0x200008b0
 8005c50:	08012c20 	.word	0x08012c20
 8005c54:	20000a30 	.word	0x20000a30

08005c58 <DC_Motor_ON>:

/*            *****************    0x10-0b00010000    ******************
USART5AB
Status - 0x02 A0x01BAB ***/
void DC_Motor_ON(struct MotorDefine *temp ,char x, uint32_t Duty_Cycle)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	460b      	mov	r3, r1
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	72fb      	strb	r3, [r7, #11]
	if ( x == 'A' ){
 8005c66:	7afb      	ldrb	r3, [r7, #11]
 8005c68:	2b41      	cmp	r3, #65	; 0x41
 8005c6a:	d13d      	bne.n	8005ce8 <DC_Motor_ON+0x90>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status | 0b00000010 ;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c72:	4619      	mov	r1, r3
 8005c74:	4a5c      	ldr	r2, [pc, #368]	; (8005de8 <DC_Motor_ON+0x190>)
 8005c76:	460b      	mov	r3, r1
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	440b      	add	r3, r1
 8005c7c:	015b      	lsls	r3, r3, #5
 8005c7e:	4413      	add	r3, r2
 8005c80:	3330      	adds	r3, #48	; 0x30
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005c8a:	4611      	mov	r1, r2
 8005c8c:	f043 0302 	orr.w	r3, r3, #2
 8005c90:	b2d8      	uxtb	r0, r3
 8005c92:	4a55      	ldr	r2, [pc, #340]	; (8005de8 <DC_Motor_ON+0x190>)
 8005c94:	460b      	mov	r3, r1
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	440b      	add	r3, r1
 8005c9a:	015b      	lsls	r3, r3, #5
 8005c9c:	4413      	add	r3, r2
 8005c9e:	3330      	adds	r3, #48	; 0x30
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005caa:	2b06      	cmp	r3, #6
 8005cac:	d105      	bne.n	8005cba <DC_Motor_ON+0x62>
			VM6_Enable_A();
 8005cae:	2201      	movs	r2, #1
 8005cb0:	2180      	movs	r1, #128	; 0x80
 8005cb2:	484e      	ldr	r0, [pc, #312]	; (8005dec <DC_Motor_ON+0x194>)
 8005cb4:	f002 fb94 	bl	80083e0 <HAL_GPIO_WritePin>
 8005cb8:	e057      	b.n	8005d6a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 7 ){
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cc0:	2b07      	cmp	r3, #7
 8005cc2:	d105      	bne.n	8005cd0 <DC_Motor_ON+0x78>
			VM7_Enable_A();
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	4849      	ldr	r0, [pc, #292]	; (8005df0 <DC_Motor_ON+0x198>)
 8005cca:	f002 fb89 	bl	80083e0 <HAL_GPIO_WritePin>
 8005cce:	e04c      	b.n	8005d6a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 8 ){
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cd6:	2b08      	cmp	r3, #8
 8005cd8:	d147      	bne.n	8005d6a <DC_Motor_ON+0x112>
			VM8_Enable_A();
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005ce0:	4844      	ldr	r0, [pc, #272]	; (8005df4 <DC_Motor_ON+0x19c>)
 8005ce2:	f002 fb7d 	bl	80083e0 <HAL_GPIO_WritePin>
 8005ce6:	e040      	b.n	8005d6a <DC_Motor_ON+0x112>
		}
	}
	else if ( x == 'B' ){
 8005ce8:	7afb      	ldrb	r3, [r7, #11]
 8005cea:	2b42      	cmp	r3, #66	; 0x42
 8005cec:	d13d      	bne.n	8005d6a <DC_Motor_ON+0x112>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status | 0b00000001 ;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	4a3c      	ldr	r2, [pc, #240]	; (8005de8 <DC_Motor_ON+0x190>)
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	440b      	add	r3, r1
 8005cfe:	015b      	lsls	r3, r3, #5
 8005d00:	4413      	add	r3, r2
 8005d02:	3330      	adds	r3, #48	; 0x30
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	f043 0301 	orr.w	r3, r3, #1
 8005d12:	b2d8      	uxtb	r0, r3
 8005d14:	4a34      	ldr	r2, [pc, #208]	; (8005de8 <DC_Motor_ON+0x190>)
 8005d16:	460b      	mov	r3, r1
 8005d18:	005b      	lsls	r3, r3, #1
 8005d1a:	440b      	add	r3, r1
 8005d1c:	015b      	lsls	r3, r3, #5
 8005d1e:	4413      	add	r3, r2
 8005d20:	3330      	adds	r3, #48	; 0x30
 8005d22:	4602      	mov	r2, r0
 8005d24:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d2c:	2b06      	cmp	r3, #6
 8005d2e:	d105      	bne.n	8005d3c <DC_Motor_ON+0xe4>
			VM6_Enable_B();
 8005d30:	2201      	movs	r2, #1
 8005d32:	2102      	movs	r1, #2
 8005d34:	482e      	ldr	r0, [pc, #184]	; (8005df0 <DC_Motor_ON+0x198>)
 8005d36:	f002 fb53 	bl	80083e0 <HAL_GPIO_WritePin>
 8005d3a:	e016      	b.n	8005d6a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 7 ){
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d42:	2b07      	cmp	r3, #7
 8005d44:	d106      	bne.n	8005d54 <DC_Motor_ON+0xfc>
			VM7_Enable_B();
 8005d46:	2201      	movs	r2, #1
 8005d48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005d4c:	4829      	ldr	r0, [pc, #164]	; (8005df4 <DC_Motor_ON+0x19c>)
 8005d4e:	f002 fb47 	bl	80083e0 <HAL_GPIO_WritePin>
 8005d52:	e00a      	b.n	8005d6a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 8 ){
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d5a:	2b08      	cmp	r3, #8
 8005d5c:	d105      	bne.n	8005d6a <DC_Motor_ON+0x112>
			VM8_Enable_B();
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d64:	4823      	ldr	r0, [pc, #140]	; (8005df4 <DC_Motor_ON+0x19c>)
 8005d66:	f002 fb3b 	bl	80083e0 <HAL_GPIO_WritePin>
		}
	}

	Motor[temp->MotorNumber].NumberofSteps_StopAccel = Duty_Cycle;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d70:	4619      	mov	r1, r3
 8005d72:	4a1d      	ldr	r2, [pc, #116]	; (8005de8 <DC_Motor_ON+0x190>)
 8005d74:	460b      	mov	r3, r1
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	440b      	add	r3, r1
 8005d7a:	015b      	lsls	r3, r3, #5
 8005d7c:	4413      	add	r3, r2
 8005d7e:	3350      	adds	r3, #80	; 0x50
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].AccelerationTimeTMR = Duty_Cycle * Motor[temp->MotorNumber].StepperSpeedTMR / 100 ;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	4a16      	ldr	r2, [pc, #88]	; (8005de8 <DC_Motor_ON+0x190>)
 8005d8e:	460b      	mov	r3, r1
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	440b      	add	r3, r1
 8005d94:	015b      	lsls	r3, r3, #5
 8005d96:	4413      	add	r3, r2
 8005d98:	3348      	adds	r3, #72	; 0x48
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	fb02 f303 	mul.w	r3, r2, r3
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005da8:	4610      	mov	r0, r2
 8005daa:	4a13      	ldr	r2, [pc, #76]	; (8005df8 <DC_Motor_ON+0x1a0>)
 8005dac:	fba2 2303 	umull	r2, r3, r2, r3
 8005db0:	095a      	lsrs	r2, r3, #5
 8005db2:	490d      	ldr	r1, [pc, #52]	; (8005de8 <DC_Motor_ON+0x190>)
 8005db4:	4603      	mov	r3, r0
 8005db6:	005b      	lsls	r3, r3, #1
 8005db8:	4403      	add	r3, r0
 8005dba:	015b      	lsls	r3, r3, #5
 8005dbc:	440b      	add	r3, r1
 8005dbe:	3358      	adds	r3, #88	; 0x58
 8005dc0:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4a07      	ldr	r2, [pc, #28]	; (8005de8 <DC_Motor_ON+0x190>)
 8005dcc:	460b      	mov	r3, r1
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	440b      	add	r3, r1
 8005dd2:	015b      	lsls	r3, r3, #5
 8005dd4:	4413      	add	r3, r2
 8005dd6:	3334      	adds	r3, #52	; 0x34
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f005 fa5a 	bl	800b294 <HAL_TIM_Base_Start_IT>
}
 8005de0:	bf00      	nop
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	200008b0 	.word	0x200008b0
 8005dec:	40021000 	.word	0x40021000
 8005df0:	40021800 	.word	0x40021800
 8005df4:	40021400 	.word	0x40021400
 8005df8:	51eb851f 	.word	0x51eb851f

08005dfc <DC_Motor_OFF>:

void DC_Motor_OFF(struct MotorDefine *temp ,char x)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	460b      	mov	r3, r1
 8005e06:	70fb      	strb	r3, [r7, #3]
	if ( x == 'A' ){
 8005e08:	78fb      	ldrb	r3, [r7, #3]
 8005e0a:	2b41      	cmp	r3, #65	; 0x41
 8005e0c:	d13d      	bne.n	8005e8a <DC_Motor_OFF+0x8e>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status & 0b11111101 ;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e14:	4619      	mov	r1, r3
 8005e16:	4a4e      	ldr	r2, [pc, #312]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005e18:	460b      	mov	r3, r1
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	440b      	add	r3, r1
 8005e1e:	015b      	lsls	r3, r3, #5
 8005e20:	4413      	add	r3, r2
 8005e22:	3330      	adds	r3, #48	; 0x30
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005e2c:	4611      	mov	r1, r2
 8005e2e:	f023 0302 	bic.w	r3, r3, #2
 8005e32:	b2d8      	uxtb	r0, r3
 8005e34:	4a46      	ldr	r2, [pc, #280]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005e36:	460b      	mov	r3, r1
 8005e38:	005b      	lsls	r3, r3, #1
 8005e3a:	440b      	add	r3, r1
 8005e3c:	015b      	lsls	r3, r3, #5
 8005e3e:	4413      	add	r3, r2
 8005e40:	3330      	adds	r3, #48	; 0x30
 8005e42:	4602      	mov	r2, r0
 8005e44:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e4c:	2b06      	cmp	r3, #6
 8005e4e:	d105      	bne.n	8005e5c <DC_Motor_OFF+0x60>
			VM6_Disable_A();
 8005e50:	2200      	movs	r2, #0
 8005e52:	2180      	movs	r1, #128	; 0x80
 8005e54:	483f      	ldr	r0, [pc, #252]	; (8005f54 <DC_Motor_OFF+0x158>)
 8005e56:	f002 fac3 	bl	80083e0 <HAL_GPIO_WritePin>
 8005e5a:	e057      	b.n	8005f0c <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 7 ){
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e62:	2b07      	cmp	r3, #7
 8005e64:	d105      	bne.n	8005e72 <DC_Motor_OFF+0x76>
			VM7_Disable_A();
 8005e66:	2200      	movs	r2, #0
 8005e68:	2101      	movs	r1, #1
 8005e6a:	483b      	ldr	r0, [pc, #236]	; (8005f58 <DC_Motor_OFF+0x15c>)
 8005e6c:	f002 fab8 	bl	80083e0 <HAL_GPIO_WritePin>
 8005e70:	e04c      	b.n	8005f0c <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 8 ){
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e78:	2b08      	cmp	r3, #8
 8005e7a:	d147      	bne.n	8005f0c <DC_Motor_OFF+0x110>
			VM8_Disable_A();
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e82:	4836      	ldr	r0, [pc, #216]	; (8005f5c <DC_Motor_OFF+0x160>)
 8005e84:	f002 faac 	bl	80083e0 <HAL_GPIO_WritePin>
 8005e88:	e040      	b.n	8005f0c <DC_Motor_OFF+0x110>
		}
	}
	else if ( x == 'B' ){
 8005e8a:	78fb      	ldrb	r3, [r7, #3]
 8005e8c:	2b42      	cmp	r3, #66	; 0x42
 8005e8e:	d13d      	bne.n	8005f0c <DC_Motor_OFF+0x110>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status & 0b11111110 ;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e96:	4619      	mov	r1, r3
 8005e98:	4a2d      	ldr	r2, [pc, #180]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	440b      	add	r3, r1
 8005ea0:	015b      	lsls	r3, r3, #5
 8005ea2:	4413      	add	r3, r2
 8005ea4:	3330      	adds	r3, #48	; 0x30
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005eae:	4611      	mov	r1, r2
 8005eb0:	f023 0301 	bic.w	r3, r3, #1
 8005eb4:	b2d8      	uxtb	r0, r3
 8005eb6:	4a26      	ldr	r2, [pc, #152]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005eb8:	460b      	mov	r3, r1
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	440b      	add	r3, r1
 8005ebe:	015b      	lsls	r3, r3, #5
 8005ec0:	4413      	add	r3, r2
 8005ec2:	3330      	adds	r3, #48	; 0x30
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ece:	2b06      	cmp	r3, #6
 8005ed0:	d105      	bne.n	8005ede <DC_Motor_OFF+0xe2>
			VM6_Disable_B();
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	2102      	movs	r1, #2
 8005ed6:	4820      	ldr	r0, [pc, #128]	; (8005f58 <DC_Motor_OFF+0x15c>)
 8005ed8:	f002 fa82 	bl	80083e0 <HAL_GPIO_WritePin>
 8005edc:	e016      	b.n	8005f0c <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 7 ){
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ee4:	2b07      	cmp	r3, #7
 8005ee6:	d106      	bne.n	8005ef6 <DC_Motor_OFF+0xfa>
			VM7_Disable_B();
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005eee:	481b      	ldr	r0, [pc, #108]	; (8005f5c <DC_Motor_OFF+0x160>)
 8005ef0:	f002 fa76 	bl	80083e0 <HAL_GPIO_WritePin>
 8005ef4:	e00a      	b.n	8005f0c <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 8 ){
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005efc:	2b08      	cmp	r3, #8
 8005efe:	d105      	bne.n	8005f0c <DC_Motor_OFF+0x110>
			VM8_Disable_B();
 8005f00:	2200      	movs	r2, #0
 8005f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005f06:	4815      	ldr	r0, [pc, #84]	; (8005f5c <DC_Motor_OFF+0x160>)
 8005f08:	f002 fa6a 	bl	80083e0 <HAL_GPIO_WritePin>
		}
	}

	if ( Motor[6].Status | Motor[7].Status | Motor[8].Status ){;}
 8005f0c:	4b10      	ldr	r3, [pc, #64]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005f0e:	f893 2270 	ldrb.w	r2, [r3, #624]	; 0x270
 8005f12:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005f14:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	4b0c      	ldr	r3, [pc, #48]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005f1e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005f22:	4313      	orrs	r3, r2
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10e      	bne.n	8005f48 <DC_Motor_OFF+0x14c>
	else{
		HAL_TIM_Base_Stop_IT(Motor[temp->MotorNumber].htim_x);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f30:	4619      	mov	r1, r3
 8005f32:	4a07      	ldr	r2, [pc, #28]	; (8005f50 <DC_Motor_OFF+0x154>)
 8005f34:	460b      	mov	r3, r1
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	440b      	add	r3, r1
 8005f3a:	015b      	lsls	r3, r3, #5
 8005f3c:	4413      	add	r3, r2
 8005f3e:	3334      	adds	r3, #52	; 0x34
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4618      	mov	r0, r3
 8005f44:	f005 fa16 	bl	800b374 <HAL_TIM_Base_Stop_IT>
	}
}
 8005f48:	bf00      	nop
 8005f4a:	3708      	adds	r7, #8
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	200008b0 	.word	0x200008b0
 8005f54:	40021000 	.word	0x40021000
 8005f58:	40021800 	.word	0x40021800
 8005f5c:	40021400 	.word	0x40021400

08005f60 <init_Calibration_Value>:
float Cap_Value[2] ;    		// 
float Cap_Value_Calibrated[2] ;	// 0
float Calibration_Value[2] ;	// 

uint8_t init_Calibration_Value(uint8_t index)
{
 8005f60:	b590      	push	{r4, r7, lr}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	4603      	mov	r3, r0
 8005f68:	71fb      	strb	r3, [r7, #7]
	Calibration_Value[index] = 0;
 8005f6a:	79fb      	ldrb	r3, [r7, #7]
 8005f6c:	4a2e      	ldr	r2, [pc, #184]	; (8006028 <init_Calibration_Value+0xc8>)
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
	float temp_value = 0;
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	60bb      	str	r3, [r7, #8]
	for (uint8_t i=1 ; i<=100 ; i++){
 8005f7e:	2301      	movs	r3, #1
 8005f80:	73fb      	strb	r3, [r7, #15]
 8005f82:	e02a      	b.n	8005fda <init_Calibration_Value+0x7a>
		temp_value = Cap_Calculate(index);
 8005f84:	79fb      	ldrb	r3, [r7, #7]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7fd feba 	bl	8003d00 <Cap_Calculate>
 8005f8c:	ed87 0a02 	vstr	s0, [r7, #8]
		HAL_Delay(1);
 8005f90:	2001      	movs	r0, #1
 8005f92:	f000 ffa3 	bl	8006edc <HAL_Delay>
		if (temp_value < 100000000){	// Cap_CalculateinfI2C
 8005f96:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f9a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800602c <init_Calibration_Value+0xcc>
 8005f9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa6:	d510      	bpl.n	8005fca <init_Calibration_Value+0x6a>
			Calibration_Value[index] = Calibration_Value[index] + temp_value;
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
 8005faa:	4a1f      	ldr	r2, [pc, #124]	; (8006028 <init_Calibration_Value+0xc8>)
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	4413      	add	r3, r2
 8005fb0:	ed93 7a00 	vldr	s14, [r3]
 8005fb4:	79fb      	ldrb	r3, [r7, #7]
 8005fb6:	edd7 7a02 	vldr	s15, [r7, #8]
 8005fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fbe:	4a1a      	ldr	r2, [pc, #104]	; (8006028 <init_Calibration_Value+0xc8>)
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	4413      	add	r3, r2
 8005fc4:	edc3 7a00 	vstr	s15, [r3]
 8005fc8:	e004      	b.n	8005fd4 <init_Calibration_Value+0x74>
		}
		else{
			printf("[WRONG]init_Calibration_Value FAILED!\r\n");
 8005fca:	4819      	ldr	r0, [pc, #100]	; (8006030 <init_Calibration_Value+0xd0>)
 8005fcc:	f00a fba4 	bl	8010718 <puts>
			return INITFAILSTATE ;
 8005fd0:	2364      	movs	r3, #100	; 0x64
 8005fd2:	e025      	b.n	8006020 <init_Calibration_Value+0xc0>
	for (uint8_t i=1 ; i<=100 ; i++){
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	73fb      	strb	r3, [r7, #15]
 8005fda:	7bfb      	ldrb	r3, [r7, #15]
 8005fdc:	2b64      	cmp	r3, #100	; 0x64
 8005fde:	d9d1      	bls.n	8005f84 <init_Calibration_Value+0x24>
		}
	}
	Calibration_Value[index] = Calibration_Value[index] / 100 ;
 8005fe0:	79fb      	ldrb	r3, [r7, #7]
 8005fe2:	4a11      	ldr	r2, [pc, #68]	; (8006028 <init_Calibration_Value+0xc8>)
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	ed93 7a00 	vldr	s14, [r3]
 8005fec:	79fb      	ldrb	r3, [r7, #7]
 8005fee:	eddf 6a11 	vldr	s13, [pc, #68]	; 8006034 <init_Calibration_Value+0xd4>
 8005ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ff6:	4a0c      	ldr	r2, [pc, #48]	; (8006028 <init_Calibration_Value+0xc8>)
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	4413      	add	r3, r2
 8005ffc:	edc3 7a00 	vstr	s15, [r3]
	printf("CapDetect_Calibration_Value Initialization Completed! Calibration_Value[%d]:%.2f\r\n",index,Calibration_Value[index]);
 8006000:	79fc      	ldrb	r4, [r7, #7]
 8006002:	79fb      	ldrb	r3, [r7, #7]
 8006004:	4a08      	ldr	r2, [pc, #32]	; (8006028 <init_Calibration_Value+0xc8>)
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	4413      	add	r3, r2
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4618      	mov	r0, r3
 800600e:	f7fa fa9b 	bl	8000548 <__aeabi_f2d>
 8006012:	4602      	mov	r2, r0
 8006014:	460b      	mov	r3, r1
 8006016:	4621      	mov	r1, r4
 8006018:	4807      	ldr	r0, [pc, #28]	; (8006038 <init_Calibration_Value+0xd8>)
 800601a:	f00a faf7 	bl	801060c <iprintf>
	return INITPASSSTATE ;
 800601e:	2363      	movs	r3, #99	; 0x63
}
 8006020:	4618      	mov	r0, r3
 8006022:	3714      	adds	r7, #20
 8006024:	46bd      	mov	sp, r7
 8006026:	bd90      	pop	{r4, r7, pc}
 8006028:	20000c7c 	.word	0x20000c7c
 800602c:	4cbebc20 	.word	0x4cbebc20
 8006030:	08012c5c 	.word	0x08012c5c
 8006034:	42c80000 	.word	0x42c80000
 8006038:	08012c84 	.word	0x08012c84

0800603c <get_Calibrated_Value>:

float get_Calibrated_Value(uint8_t index)  // 5
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	4603      	mov	r3, r0
 8006044:	71fb      	strb	r3, [r7, #7]
	float Cap_temp_Value = 0;
 8006046:	f04f 0300 	mov.w	r3, #0
 800604a:	617b      	str	r3, [r7, #20]
	float temp_value = 0;
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]
	for (uint8_t i=1 ; i<=3 ; i++){
 8006052:	2301      	movs	r3, #1
 8006054:	74fb      	strb	r3, [r7, #19]
 8006056:	e023      	b.n	80060a0 <get_Calibrated_Value+0x64>
		temp_value = Cap_Calculate(index);
 8006058:	79fb      	ldrb	r3, [r7, #7]
 800605a:	4618      	mov	r0, r3
 800605c:	f7fd fe50 	bl	8003d00 <Cap_Calculate>
 8006060:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(1);
 8006064:	2001      	movs	r0, #1
 8006066:	f000 ff39 	bl	8006edc <HAL_Delay>
		if (temp_value < 100000000){	// Cap_CalculateinfI2C
 800606a:	edd7 7a03 	vldr	s15, [r7, #12]
 800606e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80060d4 <get_Calibrated_Value+0x98>
 8006072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800607a:	d508      	bpl.n	800608e <get_Calibrated_Value+0x52>
			Cap_temp_Value = Cap_temp_Value + temp_value;
 800607c:	ed97 7a05 	vldr	s14, [r7, #20]
 8006080:	edd7 7a03 	vldr	s15, [r7, #12]
 8006084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006088:	edc7 7a05 	vstr	s15, [r7, #20]
 800608c:	e005      	b.n	800609a <get_Calibrated_Value+0x5e>
		}
		else{
			printf("[WRONG]Cap_Value Capture FAILED!\r\n");
 800608e:	4812      	ldr	r0, [pc, #72]	; (80060d8 <get_Calibrated_Value+0x9c>)
 8006090:	f00a fb42 	bl	8010718 <puts>
			return 0 ;
 8006094:	eddf 7a11 	vldr	s15, [pc, #68]	; 80060dc <get_Calibrated_Value+0xa0>
 8006098:	e017      	b.n	80060ca <get_Calibrated_Value+0x8e>
	for (uint8_t i=1 ; i<=3 ; i++){
 800609a:	7cfb      	ldrb	r3, [r7, #19]
 800609c:	3301      	adds	r3, #1
 800609e:	74fb      	strb	r3, [r7, #19]
 80060a0:	7cfb      	ldrb	r3, [r7, #19]
 80060a2:	2b03      	cmp	r3, #3
 80060a4:	d9d8      	bls.n	8006058 <get_Calibrated_Value+0x1c>
		}
	}
	Cap_temp_Value = Cap_temp_Value / 3 ;
 80060a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80060aa:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80060ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060b2:	edc7 7a05 	vstr	s15, [r7, #20]
	return ( Cap_temp_Value - Calibration_Value[index] ) ;
 80060b6:	79fb      	ldrb	r3, [r7, #7]
 80060b8:	4a09      	ldr	r2, [pc, #36]	; (80060e0 <get_Calibrated_Value+0xa4>)
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	edd3 7a00 	vldr	s15, [r3]
 80060c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80060c6:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80060ca:	eeb0 0a67 	vmov.f32	s0, s15
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	4cbebc20 	.word	0x4cbebc20
 80060d8:	08012cd8 	.word	0x08012cd8
 80060dc:	00000000 	.word	0x00000000
 80060e0:	20000c7c 	.word	0x20000c7c
 80060e4:	00000000 	.word	0x00000000

080060e8 <StartDetectionTask>:

void StartDetectionTask(void *argument)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
	osDelay(50);
 80060f0:	2032      	movs	r0, #50	; 0x32
 80060f2:	f006 ffb1 	bl	800d058 <osDelay>
	printf("DetectionTask starts! \r\n");
 80060f6:	48ba      	ldr	r0, [pc, #744]	; (80063e0 <StartDetectionTask+0x2f8>)
 80060f8:	f00a fb0e 	bl	8010718 <puts>

	Init_DoubleChannel_FDC2212();
 80060fc:	f7fd fdc8 	bl	8003c90 <Init_DoubleChannel_FDC2212>
	osDelay(100);
 8006100:	2064      	movs	r0, #100	; 0x64
 8006102:	f006 ffa9 	bl	800d058 <osDelay>
	DetectionTask_STATE = init_Calibration_Value(0);
 8006106:	2000      	movs	r0, #0
 8006108:	f7ff ff2a 	bl	8005f60 <init_Calibration_Value>
 800610c:	4603      	mov	r3, r0
 800610e:	461a      	mov	r2, r3
 8006110:	4bb4      	ldr	r3, [pc, #720]	; (80063e4 <StartDetectionTask+0x2fc>)
 8006112:	701a      	strb	r2, [r3, #0]
	osDelay(100);
 8006114:	2064      	movs	r0, #100	; 0x64
 8006116:	f006 ff9f 	bl	800d058 <osDelay>
	DetectionTask_STATE = INITPASSSTATE;
 800611a:	4bb2      	ldr	r3, [pc, #712]	; (80063e4 <StartDetectionTask+0x2fc>)
 800611c:	2263      	movs	r2, #99	; 0x63
 800611e:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		osDelay(1);
 8006120:	2001      	movs	r0, #1
 8006122:	f006 ff99 	bl	800d058 <osDelay>
		switch (DetectionTask_STATE)
 8006126:	4baf      	ldr	r3, [pc, #700]	; (80063e4 <StartDetectionTask+0x2fc>)
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	2b6f      	cmp	r3, #111	; 0x6f
 800612c:	f000 80a4 	beq.w	8006278 <StartDetectionTask+0x190>
 8006130:	2b6f      	cmp	r3, #111	; 0x6f
 8006132:	dcf5      	bgt.n	8006120 <StartDetectionTask+0x38>
 8006134:	2b64      	cmp	r3, #100	; 0x64
 8006136:	dcf3      	bgt.n	8006120 <StartDetectionTask+0x38>
 8006138:	2b46      	cmp	r3, #70	; 0x46
 800613a:	da04      	bge.n	8006146 <StartDetectionTask+0x5e>
 800613c:	2b00      	cmp	r3, #0
 800613e:	d047      	beq.n	80061d0 <StartDetectionTask+0xe8>
 8006140:	2b01      	cmp	r3, #1
 8006142:	d053      	beq.n	80061ec <StartDetectionTask+0x104>
 8006144:	e13d      	b.n	80063c2 <StartDetectionTask+0x2da>
 8006146:	3b46      	subs	r3, #70	; 0x46
 8006148:	2b1e      	cmp	r3, #30
 800614a:	d8e9      	bhi.n	8006120 <StartDetectionTask+0x38>
 800614c:	a201      	add	r2, pc, #4	; (adr r2, 8006154 <StartDetectionTask+0x6c>)
 800614e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006152:	bf00      	nop
 8006154:	08006221 	.word	0x08006221
 8006158:	08006235 	.word	0x08006235
 800615c:	08006121 	.word	0x08006121
 8006160:	08006121 	.word	0x08006121
 8006164:	08006121 	.word	0x08006121
 8006168:	08006121 	.word	0x08006121
 800616c:	08006121 	.word	0x08006121
 8006170:	08006121 	.word	0x08006121
 8006174:	08006121 	.word	0x08006121
 8006178:	08006121 	.word	0x08006121
 800617c:	08006121 	.word	0x08006121
 8006180:	08006121 	.word	0x08006121
 8006184:	08006121 	.word	0x08006121
 8006188:	08006121 	.word	0x08006121
 800618c:	08006121 	.word	0x08006121
 8006190:	08006121 	.word	0x08006121
 8006194:	08006121 	.word	0x08006121
 8006198:	08006121 	.word	0x08006121
 800619c:	08006121 	.word	0x08006121
 80061a0:	08006121 	.word	0x08006121
 80061a4:	08006121 	.word	0x08006121
 80061a8:	08006121 	.word	0x08006121
 80061ac:	08006121 	.word	0x08006121
 80061b0:	08006121 	.word	0x08006121
 80061b4:	08006121 	.word	0x08006121
 80061b8:	08006121 	.word	0x08006121
 80061bc:	08006121 	.word	0x08006121
 80061c0:	08006121 	.word	0x08006121
 80061c4:	08006121 	.word	0x08006121
 80061c8:	08006219 	.word	0x08006219
 80061cc:	080063a3 	.word	0x080063a3
		{
		case 0:
			if ( myTask03_Status == INITPASSSTATE){
 80061d0:	4b85      	ldr	r3, [pc, #532]	; (80063e8 <StartDetectionTask+0x300>)
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	2b63      	cmp	r3, #99	; 0x63
 80061d6:	d105      	bne.n	80061e4 <StartDetectionTask+0xfc>
				Motor4_SuckInMode(10);
 80061d8:	200a      	movs	r0, #10
 80061da:	f7ff fca5 	bl	8005b28 <Motor4_SuckInMode>
				DetectionTask_STATE = 1;
 80061de:	4b81      	ldr	r3, [pc, #516]	; (80063e4 <StartDetectionTask+0x2fc>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 80061e4:	200a      	movs	r0, #10
 80061e6:	f006 ff37 	bl	800d058 <osDelay>
			break;
 80061ea:	e0ea      	b.n	80063c2 <StartDetectionTask+0x2da>

		case 1:
			if( Motor[4].Status == 0 ){
 80061ec:	4b7f      	ldr	r3, [pc, #508]	; (80063ec <StartDetectionTask+0x304>)
 80061ee:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d10c      	bne.n	8006210 <StartDetectionTask+0x128>
				Init_DoubleChannel_FDC2212();
 80061f6:	f7fd fd4b 	bl	8003c90 <Init_DoubleChannel_FDC2212>
				osDelay(300);
 80061fa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80061fe:	f006 ff2b 	bl	800d058 <osDelay>
				DetectionTask_STATE = init_Calibration_Value(0);
 8006202:	2000      	movs	r0, #0
 8006204:	f7ff feac 	bl	8005f60 <init_Calibration_Value>
 8006208:	4603      	mov	r3, r0
 800620a:	461a      	mov	r2, r3
 800620c:	4b75      	ldr	r3, [pc, #468]	; (80063e4 <StartDetectionTask+0x2fc>)
 800620e:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006210:	200a      	movs	r0, #10
 8006212:	f006 ff21 	bl	800d058 <osDelay>
			break;
 8006216:	e0d4      	b.n	80063c2 <StartDetectionTask+0x2da>

		case INITPASSSTATE:
			osDelay(100);
 8006218:	2064      	movs	r0, #100	; 0x64
 800621a:	f006 ff1d 	bl	800d058 <osDelay>

			break;
 800621e:	e0d0      	b.n	80063c2 <StartDetectionTask+0x2da>
//			Init_DoubleChannel_FDC2212();
//			osDelay(100);
//			init_Calibration_Value(0);
//			osDelay(100);
//			DetectionTask_STATE = INITPASSSTATE;
			init_Calibration_Value(1);
 8006220:	2001      	movs	r0, #1
 8006222:	f7ff fe9d 	bl	8005f60 <init_Calibration_Value>
			osDelay(200);
 8006226:	20c8      	movs	r0, #200	; 0xc8
 8006228:	f006 ff16 	bl	800d058 <osDelay>
			DetectionTask_STATE = 71;
 800622c:	4b6d      	ldr	r3, [pc, #436]	; (80063e4 <StartDetectionTask+0x2fc>)
 800622e:	2247      	movs	r2, #71	; 0x47
 8006230:	701a      	strb	r2, [r3, #0]
			break;
 8006232:	e0c6      	b.n	80063c2 <StartDetectionTask+0x2da>

		case 71:
//			Cap_Value_Calibrated[0] = get_Calibrated_Value(0);
//			printf("%.2f\n",Cap_Value_Calibrated[0]);
//			osDelay(10);
			Cap_Value_Calibrated[1] = get_Calibrated_Value(1);
 8006234:	2001      	movs	r0, #1
 8006236:	f7ff ff01 	bl	800603c <get_Calibrated_Value>
 800623a:	eef0 7a40 	vmov.f32	s15, s0
 800623e:	4b6c      	ldr	r3, [pc, #432]	; (80063f0 <StartDetectionTask+0x308>)
 8006240:	edc3 7a01 	vstr	s15, [r3, #4]
			printf("%.2f\r\n",Cap_Value_Calibrated[1]);
 8006244:	4b6a      	ldr	r3, [pc, #424]	; (80063f0 <StartDetectionTask+0x308>)
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	4618      	mov	r0, r3
 800624a:	f7fa f97d 	bl	8000548 <__aeabi_f2d>
 800624e:	4602      	mov	r2, r0
 8006250:	460b      	mov	r3, r1
 8006252:	4868      	ldr	r0, [pc, #416]	; (80063f4 <StartDetectionTask+0x30c>)
 8006254:	f00a f9da 	bl	801060c <iprintf>
			osDelay(200);
 8006258:	20c8      	movs	r0, #200	; 0xc8
 800625a:	f006 fefd 	bl	800d058 <osDelay>

			if(KEY2_Pressed()){
 800625e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006262:	4865      	ldr	r0, [pc, #404]	; (80063f8 <StartDetectionTask+0x310>)
 8006264:	f002 f8a4 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	f040 80a8 	bne.w	80063c0 <StartDetectionTask+0x2d8>
				DetectionTask_STATE = INITPASSSTATE;
 8006270:	4b5c      	ldr	r3, [pc, #368]	; (80063e4 <StartDetectionTask+0x2fc>)
 8006272:	2263      	movs	r2, #99	; 0x63
 8006274:	701a      	strb	r2, [r3, #0]
			}
			break;
 8006276:	e0a3      	b.n	80063c0 <StartDetectionTask+0x2d8>

		case Cap0_Sample_State:
			Cap_Value_Calibrated[0] = get_Calibrated_Value(0);
 8006278:	2000      	movs	r0, #0
 800627a:	f7ff fedf 	bl	800603c <get_Calibrated_Value>
 800627e:	eef0 7a40 	vmov.f32	s15, s0
 8006282:	4b5b      	ldr	r3, [pc, #364]	; (80063f0 <StartDetectionTask+0x308>)
 8006284:	edc3 7a00 	vstr	s15, [r3]
			if (Cap_Value_Calibrated[0] < 0.05){
 8006288:	4b59      	ldr	r3, [pc, #356]	; (80063f0 <StartDetectionTask+0x308>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4618      	mov	r0, r3
 800628e:	f7fa f95b 	bl	8000548 <__aeabi_f2d>
 8006292:	a34d      	add	r3, pc, #308	; (adr r3, 80063c8 <StartDetectionTask+0x2e0>)
 8006294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006298:	f7fa fc20 	bl	8000adc <__aeabi_dcmplt>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00c      	beq.n	80062bc <StartDetectionTask+0x1d4>
				Motor3_Nreset_direction;
 80062a2:	2201      	movs	r2, #1
 80062a4:	2102      	movs	r1, #2
 80062a6:	4855      	ldr	r0, [pc, #340]	; (80063fc <StartDetectionTask+0x314>)
 80062a8:	f002 f89a 	bl	80083e0 <HAL_GPIO_WritePin>
				Motor[3].StepperSpeedTMR = 33 ;
 80062ac:	4b4f      	ldr	r3, [pc, #316]	; (80063ec <StartDetectionTask+0x304>)
 80062ae:	2221      	movs	r2, #33	; 0x21
 80062b0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
				Follow_state = 1;
 80062b4:	4b52      	ldr	r3, [pc, #328]	; (8006400 <StartDetectionTask+0x318>)
 80062b6:	2201      	movs	r2, #1
 80062b8:	701a      	strb	r2, [r3, #0]
				Motor3_reset_direction;
				Motor[3].StepperSpeedTMR = 200 - 100*(Cap_Value_Calibrated[0]-0.4) ;
				Follow_state = 3;
			}
			//osDelay(1000);
			break;
 80062ba:	e082      	b.n	80063c2 <StartDetectionTask+0x2da>
			else if ( (Cap_Value_Calibrated[0] > 0.05) && (Cap_Value_Calibrated[0] <= 0.15) ){
 80062bc:	4b4c      	ldr	r3, [pc, #304]	; (80063f0 <StartDetectionTask+0x308>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7fa f941 	bl	8000548 <__aeabi_f2d>
 80062c6:	a340      	add	r3, pc, #256	; (adr r3, 80063c8 <StartDetectionTask+0x2e0>)
 80062c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062cc:	f7fa fc24 	bl	8000b18 <__aeabi_dcmpgt>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d019      	beq.n	800630a <StartDetectionTask+0x222>
 80062d6:	4b46      	ldr	r3, [pc, #280]	; (80063f0 <StartDetectionTask+0x308>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4618      	mov	r0, r3
 80062dc:	f7fa f934 	bl	8000548 <__aeabi_f2d>
 80062e0:	a33b      	add	r3, pc, #236	; (adr r3, 80063d0 <StartDetectionTask+0x2e8>)
 80062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e6:	f7fa fc03 	bl	8000af0 <__aeabi_dcmple>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00c      	beq.n	800630a <StartDetectionTask+0x222>
				Motor3_Nreset_direction;
 80062f0:	2201      	movs	r2, #1
 80062f2:	2102      	movs	r1, #2
 80062f4:	4841      	ldr	r0, [pc, #260]	; (80063fc <StartDetectionTask+0x314>)
 80062f6:	f002 f873 	bl	80083e0 <HAL_GPIO_WritePin>
				Motor[3].StepperSpeedTMR = 200 ;
 80062fa:	4b3c      	ldr	r3, [pc, #240]	; (80063ec <StartDetectionTask+0x304>)
 80062fc:	22c8      	movs	r2, #200	; 0xc8
 80062fe:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
				Follow_state = 1;
 8006302:	4b3f      	ldr	r3, [pc, #252]	; (8006400 <StartDetectionTask+0x318>)
 8006304:	2201      	movs	r2, #1
 8006306:	701a      	strb	r2, [r3, #0]
 8006308:	e04a      	b.n	80063a0 <StartDetectionTask+0x2b8>
			else if ( (Cap_Value_Calibrated[0] > 0.15) && (Cap_Value_Calibrated[0] <= 0.4) ){
 800630a:	4b39      	ldr	r3, [pc, #228]	; (80063f0 <StartDetectionTask+0x308>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4618      	mov	r0, r3
 8006310:	f7fa f91a 	bl	8000548 <__aeabi_f2d>
 8006314:	a32e      	add	r3, pc, #184	; (adr r3, 80063d0 <StartDetectionTask+0x2e8>)
 8006316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631a:	f7fa fbfd 	bl	8000b18 <__aeabi_dcmpgt>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d010      	beq.n	8006346 <StartDetectionTask+0x25e>
 8006324:	4b32      	ldr	r3, [pc, #200]	; (80063f0 <StartDetectionTask+0x308>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4618      	mov	r0, r3
 800632a:	f7fa f90d 	bl	8000548 <__aeabi_f2d>
 800632e:	a32a      	add	r3, pc, #168	; (adr r3, 80063d8 <StartDetectionTask+0x2f0>)
 8006330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006334:	f7fa fbdc 	bl	8000af0 <__aeabi_dcmple>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <StartDetectionTask+0x25e>
				Follow_state = 2;
 800633e:	4b30      	ldr	r3, [pc, #192]	; (8006400 <StartDetectionTask+0x318>)
 8006340:	2202      	movs	r2, #2
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e02c      	b.n	80063a0 <StartDetectionTask+0x2b8>
				Motor3_reset_direction;
 8006346:	2200      	movs	r2, #0
 8006348:	2102      	movs	r1, #2
 800634a:	482c      	ldr	r0, [pc, #176]	; (80063fc <StartDetectionTask+0x314>)
 800634c:	f002 f848 	bl	80083e0 <HAL_GPIO_WritePin>
				Motor[3].StepperSpeedTMR = 200 - 100*(Cap_Value_Calibrated[0]-0.4) ;
 8006350:	4b27      	ldr	r3, [pc, #156]	; (80063f0 <StartDetectionTask+0x308>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4618      	mov	r0, r3
 8006356:	f7fa f8f7 	bl	8000548 <__aeabi_f2d>
 800635a:	a31f      	add	r3, pc, #124	; (adr r3, 80063d8 <StartDetectionTask+0x2f0>)
 800635c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006360:	f7f9 ff92 	bl	8000288 <__aeabi_dsub>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	4610      	mov	r0, r2
 800636a:	4619      	mov	r1, r3
 800636c:	f04f 0200 	mov.w	r2, #0
 8006370:	4b24      	ldr	r3, [pc, #144]	; (8006404 <StartDetectionTask+0x31c>)
 8006372:	f7fa f941 	bl	80005f8 <__aeabi_dmul>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	f04f 0000 	mov.w	r0, #0
 800637e:	4922      	ldr	r1, [pc, #136]	; (8006408 <StartDetectionTask+0x320>)
 8006380:	f7f9 ff82 	bl	8000288 <__aeabi_dsub>
 8006384:	4602      	mov	r2, r0
 8006386:	460b      	mov	r3, r1
 8006388:	4610      	mov	r0, r2
 800638a:	4619      	mov	r1, r3
 800638c:	f7fa fc0c 	bl	8000ba8 <__aeabi_d2uiz>
 8006390:	4603      	mov	r3, r0
 8006392:	4a16      	ldr	r2, [pc, #88]	; (80063ec <StartDetectionTask+0x304>)
 8006394:	f8c2 3168 	str.w	r3, [r2, #360]	; 0x168
				Follow_state = 3;
 8006398:	4b19      	ldr	r3, [pc, #100]	; (8006400 <StartDetectionTask+0x318>)
 800639a:	2203      	movs	r2, #3
 800639c:	701a      	strb	r2, [r3, #0]
			break;
 800639e:	e010      	b.n	80063c2 <StartDetectionTask+0x2da>
 80063a0:	e00f      	b.n	80063c2 <StartDetectionTask+0x2da>

		case INITFAILSTATE:
			printf("[WRONG]init_Calibration_Value FAILED,reCalibrating...\r\n");
 80063a2:	481a      	ldr	r0, [pc, #104]	; (800640c <StartDetectionTask+0x324>)
 80063a4:	f00a f9b8 	bl	8010718 <puts>
			osDelay(5000);
 80063a8:	f241 3088 	movw	r0, #5000	; 0x1388
 80063ac:	f006 fe54 	bl	800d058 <osDelay>
			DetectionTask_STATE = init_Calibration_Value(0);
 80063b0:	2000      	movs	r0, #0
 80063b2:	f7ff fdd5 	bl	8005f60 <init_Calibration_Value>
 80063b6:	4603      	mov	r3, r0
 80063b8:	461a      	mov	r2, r3
 80063ba:	4b0a      	ldr	r3, [pc, #40]	; (80063e4 <StartDetectionTask+0x2fc>)
 80063bc:	701a      	strb	r2, [r3, #0]
 80063be:	e6af      	b.n	8006120 <StartDetectionTask+0x38>
			break;
 80063c0:	bf00      	nop
		osDelay(1);
 80063c2:	e6ad      	b.n	8006120 <StartDetectionTask+0x38>
 80063c4:	f3af 8000 	nop.w
 80063c8:	9999999a 	.word	0x9999999a
 80063cc:	3fa99999 	.word	0x3fa99999
 80063d0:	33333333 	.word	0x33333333
 80063d4:	3fc33333 	.word	0x3fc33333
 80063d8:	9999999a 	.word	0x9999999a
 80063dc:	3fd99999 	.word	0x3fd99999
 80063e0:	08012cfc 	.word	0x08012cfc
 80063e4:	20000c71 	.word	0x20000c71
 80063e8:	20000ce4 	.word	0x20000ce4
 80063ec:	200008b0 	.word	0x200008b0
 80063f0:	20000c74 	.word	0x20000c74
 80063f4:	08012d14 	.word	0x08012d14
 80063f8:	40021800 	.word	0x40021800
 80063fc:	40021000 	.word	0x40021000
 8006400:	20000c70 	.word	0x20000c70
 8006404:	40590000 	.word	0x40590000
 8006408:	40690000 	.word	0x40690000
 800640c:	08012d1c 	.word	0x08012d1c

08006410 <deal_buffer_motorCtrl_data>:

#ifndef DushuModule
struct MotorDefine Motor_Temp ;

void deal_buffer_motorCtrl_data(struct MotorDefine *a)
{
 8006410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006414:	b08a      	sub	sp, #40	; 0x28
 8006416:	af08      	add	r7, sp, #32
 8006418:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 800641a:	4b44      	ldr	r3, [pc, #272]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 800641c:	785a      	ldrb	r2, [r3, #1]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f883 2020 	strb.w	r2, [r3, #32]

	if ( USART5_RX_BUF[3] & 0b10000000 )  // 0x80
 8006424:	4b41      	ldr	r3, [pc, #260]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 8006426:	78db      	ldrb	r3, [r3, #3]
 8006428:	b25b      	sxtb	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	da04      	bge.n	8006438 <deal_buffer_motorCtrl_data+0x28>
	{
		a->MotorDirection = 1 ;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8006436:	e009      	b.n	800644c <deal_buffer_motorCtrl_data+0x3c>
	}
	else if (USART5_RX_BUF[3] & 0b01000000)	// 0x40
 8006438:	4b3c      	ldr	r3, [pc, #240]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 800643a:	78db      	ldrb	r3, [r3, #3]
 800643c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <deal_buffer_motorCtrl_data+0x3c>
	{
		a->MotorDirection = 0 ;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

	//a->DesiredSpeedInRads =  (float)USART5_RX_BUF[4] / 10;
	a->DesiredSpeedInRads =  (float)USART5_RX_BUF[4] ;
 800644c:	4b37      	ldr	r3, [pc, #220]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 800644e:	791b      	ldrb	r3, [r3, #4]
 8006450:	ee07 3a90 	vmov	s15, r3
 8006454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	edc3 7a05 	vstr	s15, [r3, #20]
	a->NumberofRads = (float)USART5_RX_BUF[5] + (float)USART5_RX_BUF[6] / 100 ;
 800645e:	4b33      	ldr	r3, [pc, #204]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 8006460:	795b      	ldrb	r3, [r3, #5]
 8006462:	ee07 3a90 	vmov	s15, r3
 8006466:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800646a:	4b30      	ldr	r3, [pc, #192]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 800646c:	799b      	ldrb	r3, [r3, #6]
 800646e:	ee07 3a90 	vmov	s15, r3
 8006472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006476:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8006530 <deal_buffer_motorCtrl_data+0x120>
 800647a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800647e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	//a->StartupSpeedInRads = (float)USART5_RX_BUF[7] / 10 ;
	a->StartupSpeedInRads =  (float)USART5_RX_BUF[7] ;
 8006488:	4b28      	ldr	r3, [pc, #160]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 800648a:	79db      	ldrb	r3, [r3, #7]
 800648c:	ee07 3a90 	vmov	s15, r3
 8006490:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	edc3 7a04 	vstr	s15, [r3, #16]
	a->accelerationRate = USART5_RX_BUF[8] * 100 ;
 800649a:	4b24      	ldr	r3, [pc, #144]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 800649c:	7a1b      	ldrb	r3, [r3, #8]
 800649e:	461a      	mov	r2, r3
 80064a0:	2364      	movs	r3, #100	; 0x64
 80064a2:	fb02 f303 	mul.w	r3, r2, r3
 80064a6:	461a      	mov	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	619a      	str	r2, [r3, #24]
	a->decelerationRate = USART5_RX_BUF[9] * 100 ;
 80064ac:	4b1f      	ldr	r3, [pc, #124]	; (800652c <deal_buffer_motorCtrl_data+0x11c>)
 80064ae:	7a5b      	ldrb	r3, [r3, #9]
 80064b0:	461a      	mov	r2, r3
 80064b2:	2364      	movs	r3, #100	; 0x64
 80064b4:	fb02 f303 	mul.w	r3, r2, r3
 80064b8:	461a      	mov	r2, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	61da      	str	r2, [r3, #28]

	printf("\r\nInput Information:\r\n");
 80064be:	481d      	ldr	r0, [pc, #116]	; (8006534 <deal_buffer_motorCtrl_data+0x124>)
 80064c0:	f00a f92a 	bl	8010718 <puts>
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 3020 	ldrb.w	r3, [r3, #32]
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064ca:	461e      	mov	r6, r3
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064d2:	469a      	mov	sl, r3
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	695b      	ldr	r3, [r3, #20]
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064d8:	4618      	mov	r0, r3
 80064da:	f7fa f835 	bl	8000548 <__aeabi_f2d>
 80064de:	4604      	mov	r4, r0
 80064e0:	460d      	mov	r5, r1
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7fa f82e 	bl	8000548 <__aeabi_f2d>
 80064ec:	4680      	mov	r8, r0
 80064ee:	4689      	mov	r9, r1
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	691b      	ldr	r3, [r3, #16]
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7fa f827 	bl	8000548 <__aeabi_f2d>
 80064fa:	4602      	mov	r2, r0
 80064fc:	460b      	mov	r3, r1
 80064fe:	6879      	ldr	r1, [r7, #4]
 8006500:	6989      	ldr	r1, [r1, #24]
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	69c0      	ldr	r0, [r0, #28]
 8006506:	9007      	str	r0, [sp, #28]
 8006508:	9106      	str	r1, [sp, #24]
 800650a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800650e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006512:	e9cd 4500 	strd	r4, r5, [sp]
 8006516:	4652      	mov	r2, sl
 8006518:	4631      	mov	r1, r6
 800651a:	4807      	ldr	r0, [pc, #28]	; (8006538 <deal_buffer_motorCtrl_data+0x128>)
 800651c:	f00a f876 	bl	801060c <iprintf>
}
 8006520:	bf00      	nop
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800652a:	bf00      	nop
 800652c:	20000738 	.word	0x20000738
 8006530:	42c80000 	.word	0x42c80000
 8006534:	08012d54 	.word	0x08012d54
 8006538:	08012d6c 	.word	0x08012d6c

0800653c <deal_buffer_motorCtrl_position>:


void deal_buffer_motorCtrl_position(struct MotorDefine *a)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 8006544:	4b1b      	ldr	r3, [pc, #108]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 8006546:	785a      	ldrb	r2, [r3, #1]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f883 2020 	strb.w	r2, [r3, #32]
	if ( USART5_RX_BUF[4] == 1){
 800654e:	4b19      	ldr	r3, [pc, #100]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 8006550:	791b      	ldrb	r3, [r3, #4]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d10d      	bne.n	8006572 <deal_buffer_motorCtrl_position+0x36>
		a->TargetPosition = USART5_RX_BUF[7] + USART5_RX_BUF[6] * 16*16 + USART5_RX_BUF[5] * 16*16*16*16 ;
 8006556:	4b17      	ldr	r3, [pc, #92]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 8006558:	79db      	ldrb	r3, [r3, #7]
 800655a:	461a      	mov	r2, r3
 800655c:	4b15      	ldr	r3, [pc, #84]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 800655e:	799b      	ldrb	r3, [r3, #6]
 8006560:	021b      	lsls	r3, r3, #8
 8006562:	441a      	add	r2, r3
 8006564:	4b13      	ldr	r3, [pc, #76]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 8006566:	795b      	ldrb	r3, [r3, #5]
 8006568:	041b      	lsls	r3, r3, #16
 800656a:	441a      	add	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	62da      	str	r2, [r3, #44]	; 0x2c
 8006570:	e011      	b.n	8006596 <deal_buffer_motorCtrl_position+0x5a>
	}
	else if ( USART5_RX_BUF[4] == 0){
 8006572:	4b10      	ldr	r3, [pc, #64]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 8006574:	791b      	ldrb	r3, [r3, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10d      	bne.n	8006596 <deal_buffer_motorCtrl_position+0x5a>
		a->TargetPosition = - (USART5_RX_BUF[7] + USART5_RX_BUF[6] * 16*16 + USART5_RX_BUF[5] * 16*16*16*16) ;
 800657a:	4b0e      	ldr	r3, [pc, #56]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 800657c:	79db      	ldrb	r3, [r3, #7]
 800657e:	461a      	mov	r2, r3
 8006580:	4b0c      	ldr	r3, [pc, #48]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 8006582:	799b      	ldrb	r3, [r3, #6]
 8006584:	021b      	lsls	r3, r3, #8
 8006586:	441a      	add	r2, r3
 8006588:	4b0a      	ldr	r3, [pc, #40]	; (80065b4 <deal_buffer_motorCtrl_position+0x78>)
 800658a:	795b      	ldrb	r3, [r3, #5]
 800658c:	041b      	lsls	r3, r3, #16
 800658e:	4413      	add	r3, r2
 8006590:	425a      	negs	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	printf("\r\nInput Information: Motor%d goes to TargetPosition:%ld\r\n",a->MotorNumber,a->TargetPosition);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 3020 	ldrb.w	r3, [r3, #32]
 800659c:	4619      	mov	r1, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a2:	461a      	mov	r2, r3
 80065a4:	4804      	ldr	r0, [pc, #16]	; (80065b8 <deal_buffer_motorCtrl_position+0x7c>)
 80065a6:	f00a f831 	bl	801060c <iprintf>
}
 80065aa:	bf00      	nop
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20000738 	.word	0x20000738
 80065b8:	08012e18 	.word	0x08012e18

080065bc <deal_buffer_motorCtrl_reset>:

void deal_buffer_motorCtrl_reset(struct MotorDefine *a)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 80065c4:	4b07      	ldr	r3, [pc, #28]	; (80065e4 <deal_buffer_motorCtrl_reset+0x28>)
 80065c6:	785a      	ldrb	r2, [r3, #1]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f883 2020 	strb.w	r2, [r3, #32]

	printf("\r\nInput Information: Reset Motor%d\r\n",a->MotorNumber);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065d4:	4619      	mov	r1, r3
 80065d6:	4804      	ldr	r0, [pc, #16]	; (80065e8 <deal_buffer_motorCtrl_reset+0x2c>)
 80065d8:	f00a f818 	bl	801060c <iprintf>
}
 80065dc:	bf00      	nop
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	20000738 	.word	0x20000738
 80065e8:	08012e54 	.word	0x08012e54

080065ec <deal_buffer_DCmotorCtrl>:

void deal_buffer_DCmotorCtrl(struct MotorDefine *a)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 80065f4:	4b11      	ldr	r3, [pc, #68]	; (800663c <deal_buffer_DCmotorCtrl+0x50>)
 80065f6:	785a      	ldrb	r2, [r3, #1]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f883 2020 	strb.w	r2, [r3, #32]
	a->NumberofSteps_StopAccel = USART5_RX_BUF[6];
 80065fe:	4b0f      	ldr	r3, [pc, #60]	; (800663c <deal_buffer_DCmotorCtrl+0x50>)
 8006600:	799b      	ldrb	r3, [r3, #6]
 8006602:	461a      	mov	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	651a      	str	r2, [r3, #80]	; 0x50
	if (USART5_RX_BUF[4] == 0x00 ){
 8006608:	4b0c      	ldr	r3, [pc, #48]	; (800663c <deal_buffer_DCmotorCtrl+0x50>)
 800660a:	791b      	ldrb	r3, [r3, #4]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d107      	bne.n	8006620 <deal_buffer_DCmotorCtrl+0x34>
		printf("\r\nInput Information: DC Motor%d STOP! \r\n",a->MotorNumber);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006616:	4619      	mov	r1, r3
 8006618:	4809      	ldr	r0, [pc, #36]	; (8006640 <deal_buffer_DCmotorCtrl+0x54>)
 800661a:	f009 fff7 	bl	801060c <iprintf>
	}
	else{
		printf("\r\nInput Information: DC Motor%d Run,Duty Cycle: %ld percent\r\n",a->MotorNumber,a->NumberofSteps_StopAccel);
	}
}
 800661e:	e009      	b.n	8006634 <deal_buffer_DCmotorCtrl+0x48>
		printf("\r\nInput Information: DC Motor%d Run,Duty Cycle: %ld percent\r\n",a->MotorNumber,a->NumberofSteps_StopAccel);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006626:	4619      	mov	r1, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800662c:	461a      	mov	r2, r3
 800662e:	4805      	ldr	r0, [pc, #20]	; (8006644 <deal_buffer_DCmotorCtrl+0x58>)
 8006630:	f009 ffec 	bl	801060c <iprintf>
}
 8006634:	bf00      	nop
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	20000738 	.word	0x20000738
 8006640:	08012e7c 	.word	0x08012e7c
 8006644:	08012ea8 	.word	0x08012ea8

08006648 <StartmessageTask>:

void StartmessageTask(void *argument)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
	osDelay(20);
 8006650:	2014      	movs	r0, #20
 8006652:	f006 fd01 	bl	800d058 <osDelay>
	uint8_t len = 0;
 8006656:	2300      	movs	r3, #0
 8006658:	73fb      	strb	r3, [r7, #15]
	printf("messageTask starts! \r\n");
 800665a:	4849      	ldr	r0, [pc, #292]	; (8006780 <StartmessageTask+0x138>)
 800665c:	f00a f85c 	bl	8010718 <puts>

	for(;;){
		osDelay(1);
 8006660:	2001      	movs	r0, #1
 8006662:	f006 fcf9 	bl	800d058 <osDelay>
	    if(USART_RX_STA&0x8000)
 8006666:	4b47      	ldr	r3, [pc, #284]	; (8006784 <StartmessageTask+0x13c>)
 8006668:	881b      	ldrh	r3, [r3, #0]
 800666a:	b21b      	sxth	r3, r3
 800666c:	2b00      	cmp	r3, #0
 800666e:	f280 8084 	bge.w	800677a <StartmessageTask+0x132>
		{
	    	len=USART_RX_STA&0x3fff;
 8006672:	4b44      	ldr	r3, [pc, #272]	; (8006784 <StartmessageTask+0x13c>)
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	73fb      	strb	r3, [r7, #15]

			switch ( USART5_RX_BUF[2] )
 8006678:	4b43      	ldr	r3, [pc, #268]	; (8006788 <StartmessageTask+0x140>)
 800667a:	789b      	ldrb	r3, [r3, #2]
 800667c:	2b80      	cmp	r3, #128	; 0x80
 800667e:	d00e      	beq.n	800669e <StartmessageTask+0x56>
 8006680:	2b80      	cmp	r3, #128	; 0x80
 8006682:	dced      	bgt.n	8006660 <StartmessageTask+0x18>
 8006684:	2b40      	cmp	r3, #64	; 0x40
 8006686:	d01d      	beq.n	80066c4 <StartmessageTask+0x7c>
 8006688:	2b40      	cmp	r3, #64	; 0x40
 800668a:	dce9      	bgt.n	8006660 <StartmessageTask+0x18>
 800668c:	2b20      	cmp	r3, #32
 800668e:	d023      	beq.n	80066d8 <StartmessageTask+0x90>
 8006690:	2b20      	cmp	r3, #32
 8006692:	dce5      	bgt.n	8006660 <StartmessageTask+0x18>
 8006694:	2b01      	cmp	r3, #1
 8006696:	d05d      	beq.n	8006754 <StartmessageTask+0x10c>
 8006698:	2b10      	cmp	r3, #16
 800669a:	d027      	beq.n	80066ec <StartmessageTask+0xa4>
 800669c:	e06e      	b.n	800677c <StartmessageTask+0x134>
			{
			/***   - 160x80  ***/
			case 0b10000000:
				deal_buffer_motorCtrl_position(&Motor_Temp);
 800669e:	483b      	ldr	r0, [pc, #236]	; (800678c <StartmessageTask+0x144>)
 80066a0:	f7ff ff4c 	bl	800653c <deal_buffer_motorCtrl_position>
				if (USART5_RX_BUF[3] & 0b00000001){			// 
 80066a4:	4b38      	ldr	r3, [pc, #224]	; (8006788 <StartmessageTask+0x140>)
 80066a6:	78db      	ldrb	r3, [r3, #3]
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d005      	beq.n	80066bc <StartmessageTask+0x74>
					MotorMove_position(&Motor_Temp,Motor_Temp.TargetPosition);
 80066b0:	4b36      	ldr	r3, [pc, #216]	; (800678c <StartmessageTask+0x144>)
 80066b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b4:	4619      	mov	r1, r3
 80066b6:	4835      	ldr	r0, [pc, #212]	; (800678c <StartmessageTask+0x144>)
 80066b8:	f7fe f9a0 	bl	80049fc <MotorMove_position>
#ifdef JiaYangZhen_EncoderMode
				else if (USART5_RX_BUF[3] & 0b00000010){	// 
					MotorMove_position_Enocder(&Motor_Temp,Motor_Temp.TargetPosition);
				}
#endif
				USART_RX_STA=0;
 80066bc:	4b31      	ldr	r3, [pc, #196]	; (8006784 <StartmessageTask+0x13c>)
 80066be:	2200      	movs	r2, #0
 80066c0:	801a      	strh	r2, [r3, #0]
			break;
 80066c2:	e05b      	b.n	800677c <StartmessageTask+0x134>

			/***   - 160x40  ***/
			case 0b01000000:
				deal_buffer_motorCtrl_data(&Motor_Temp);
 80066c4:	4831      	ldr	r0, [pc, #196]	; (800678c <StartmessageTask+0x144>)
 80066c6:	f7ff fea3 	bl	8006410 <deal_buffer_motorCtrl_data>
				MotorMove_steps(&Motor_Temp);
 80066ca:	4830      	ldr	r0, [pc, #192]	; (800678c <StartmessageTask+0x144>)
 80066cc:	f7fd ffcc 	bl	8004668 <MotorMove_steps>
				USART_RX_STA=0;
 80066d0:	4b2c      	ldr	r3, [pc, #176]	; (8006784 <StartmessageTask+0x13c>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	801a      	strh	r2, [r3, #0]
			break;
 80066d6:	e051      	b.n	800677c <StartmessageTask+0x134>

			/***   - 160x20  ***/
			case 0b00100000:
				deal_buffer_motorCtrl_reset(&Motor_Temp);
 80066d8:	482c      	ldr	r0, [pc, #176]	; (800678c <StartmessageTask+0x144>)
 80066da:	f7ff ff6f 	bl	80065bc <deal_buffer_motorCtrl_reset>
				Motor_Reset(&Motor_Temp);
 80066de:	482b      	ldr	r0, [pc, #172]	; (800678c <StartmessageTask+0x144>)
 80066e0:	f7fe fe22 	bl	8005328 <Motor_Reset>
				USART_RX_STA=0;
 80066e4:	4b27      	ldr	r3, [pc, #156]	; (8006784 <StartmessageTask+0x13c>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	801a      	strh	r2, [r3, #0]
			break;
 80066ea:	e047      	b.n	800677c <StartmessageTask+0x134>

			/***    0x10  ***/
			case 0b00010000:
				deal_buffer_DCmotorCtrl(&Motor_Temp);
 80066ec:	4827      	ldr	r0, [pc, #156]	; (800678c <StartmessageTask+0x144>)
 80066ee:	f7ff ff7d 	bl	80065ec <deal_buffer_DCmotorCtrl>
				if (USART5_RX_BUF[4] == 0x00 ){
 80066f2:	4b25      	ldr	r3, [pc, #148]	; (8006788 <StartmessageTask+0x140>)
 80066f4:	791b      	ldrb	r3, [r3, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d111      	bne.n	800671e <StartmessageTask+0xd6>
					if( USART5_RX_BUF[5] == 0x02 ){
 80066fa:	4b23      	ldr	r3, [pc, #140]	; (8006788 <StartmessageTask+0x140>)
 80066fc:	795b      	ldrb	r3, [r3, #5]
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d104      	bne.n	800670c <StartmessageTask+0xc4>
						DC_Motor_OFF(&Motor_Temp,'A');
 8006702:	2141      	movs	r1, #65	; 0x41
 8006704:	4821      	ldr	r0, [pc, #132]	; (800678c <StartmessageTask+0x144>)
 8006706:	f7ff fb79 	bl	8005dfc <DC_Motor_OFF>
 800670a:	e01f      	b.n	800674c <StartmessageTask+0x104>
					}
					else if( USART5_RX_BUF[5] == 0x01 ){
 800670c:	4b1e      	ldr	r3, [pc, #120]	; (8006788 <StartmessageTask+0x140>)
 800670e:	795b      	ldrb	r3, [r3, #5]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d11b      	bne.n	800674c <StartmessageTask+0x104>
						DC_Motor_OFF(&Motor_Temp,'B');
 8006714:	2142      	movs	r1, #66	; 0x42
 8006716:	481d      	ldr	r0, [pc, #116]	; (800678c <StartmessageTask+0x144>)
 8006718:	f7ff fb70 	bl	8005dfc <DC_Motor_OFF>
 800671c:	e016      	b.n	800674c <StartmessageTask+0x104>
					}
				}
				else{
					if( USART5_RX_BUF[5] == 0x02 ){
 800671e:	4b1a      	ldr	r3, [pc, #104]	; (8006788 <StartmessageTask+0x140>)
 8006720:	795b      	ldrb	r3, [r3, #5]
 8006722:	2b02      	cmp	r3, #2
 8006724:	d107      	bne.n	8006736 <StartmessageTask+0xee>
						DC_Motor_ON(&Motor_Temp,'A',USART5_RX_BUF[6]);
 8006726:	4b18      	ldr	r3, [pc, #96]	; (8006788 <StartmessageTask+0x140>)
 8006728:	799b      	ldrb	r3, [r3, #6]
 800672a:	461a      	mov	r2, r3
 800672c:	2141      	movs	r1, #65	; 0x41
 800672e:	4817      	ldr	r0, [pc, #92]	; (800678c <StartmessageTask+0x144>)
 8006730:	f7ff fa92 	bl	8005c58 <DC_Motor_ON>
 8006734:	e00a      	b.n	800674c <StartmessageTask+0x104>
					}
					else if( USART5_RX_BUF[5] == 0x01 ){
 8006736:	4b14      	ldr	r3, [pc, #80]	; (8006788 <StartmessageTask+0x140>)
 8006738:	795b      	ldrb	r3, [r3, #5]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d106      	bne.n	800674c <StartmessageTask+0x104>
						DC_Motor_ON(&Motor_Temp,'B',USART5_RX_BUF[6]);
 800673e:	4b12      	ldr	r3, [pc, #72]	; (8006788 <StartmessageTask+0x140>)
 8006740:	799b      	ldrb	r3, [r3, #6]
 8006742:	461a      	mov	r2, r3
 8006744:	2142      	movs	r1, #66	; 0x42
 8006746:	4811      	ldr	r0, [pc, #68]	; (800678c <StartmessageTask+0x144>)
 8006748:	f7ff fa86 	bl	8005c58 <DC_Motor_ON>
					}
				}
				USART_RX_STA=0;
 800674c:	4b0d      	ldr	r3, [pc, #52]	; (8006784 <StartmessageTask+0x13c>)
 800674e:	2200      	movs	r2, #0
 8006750:	801a      	strh	r2, [r3, #0]
			break;
 8006752:	e013      	b.n	800677c <StartmessageTask+0x134>

			/***     0x01  ***/
			case 0b00000001:
				HAL_UART_Transmit_IT(&huart5, USART5_RX_BUF,len);
 8006754:	7bfb      	ldrb	r3, [r7, #15]
 8006756:	b29b      	uxth	r3, r3
 8006758:	461a      	mov	r2, r3
 800675a:	490b      	ldr	r1, [pc, #44]	; (8006788 <StartmessageTask+0x140>)
 800675c:	480c      	ldr	r0, [pc, #48]	; (8006790 <StartmessageTask+0x148>)
 800675e:	f005 fb7e 	bl	800be5e <HAL_UART_Transmit_IT>
				while(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_TC)!=SET);
 8006762:	bf00      	nop
 8006764:	4b0a      	ldr	r3, [pc, #40]	; (8006790 <StartmessageTask+0x148>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800676e:	2b40      	cmp	r3, #64	; 0x40
 8006770:	d1f8      	bne.n	8006764 <StartmessageTask+0x11c>
				USART_RX_STA=0;
 8006772:	4b04      	ldr	r3, [pc, #16]	; (8006784 <StartmessageTask+0x13c>)
 8006774:	2200      	movs	r2, #0
 8006776:	801a      	strh	r2, [r3, #0]
			break;
 8006778:	e000      	b.n	800677c <StartmessageTask+0x134>

			}
		}
 800677a:	bf00      	nop
		osDelay(1);
 800677c:	e770      	b.n	8006660 <StartmessageTask+0x18>
 800677e:	bf00      	nop
 8006780:	08012ee8 	.word	0x08012ee8
 8006784:	2000079c 	.word	0x2000079c
 8006788:	20000738 	.word	0x20000738
 800678c:	20000c84 	.word	0x20000c84
 8006790:	200007e4 	.word	0x200007e4

08006794 <StartTask03>:
		}
	}
}
#else
void StartTask03(void *argument)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
	osDelay(10);
 800679c:	200a      	movs	r0, #10
 800679e:	f006 fc5b 	bl	800d058 <osDelay>
	printf("myTask03 starts! \r\n");
 80067a2:	48da      	ldr	r0, [pc, #872]	; (8006b0c <StartTask03+0x378>)
 80067a4:	f009 ffb8 	bl	8010718 <puts>

	Motor_Data_Init();
 80067a8:	f7fd fada 	bl	8003d60 <Motor_Data_Init>
	osDelay(100);
 80067ac:	2064      	movs	r0, #100	; 0x64
 80067ae:	f006 fc53 	bl	800d058 <osDelay>
//		myTask03_Status = INITPASSSTATE;
//	}
//	else{
//		myTask03_Status = INITFAILSTATE;
//	}
	Motor1_Enable();
 80067b2:	2200      	movs	r2, #0
 80067b4:	2110      	movs	r1, #16
 80067b6:	48d6      	ldr	r0, [pc, #856]	; (8006b10 <StartTask03+0x37c>)
 80067b8:	f001 fe12 	bl	80083e0 <HAL_GPIO_WritePin>
	Motor2_Enable();
 80067bc:	2200      	movs	r2, #0
 80067be:	2180      	movs	r1, #128	; 0x80
 80067c0:	48d3      	ldr	r0, [pc, #844]	; (8006b10 <StartTask03+0x37c>)
 80067c2:	f001 fe0d 	bl	80083e0 <HAL_GPIO_WritePin>
	myTask03_Status = INITPASSSTATE;
 80067c6:	4bd3      	ldr	r3, [pc, #844]	; (8006b14 <StartTask03+0x380>)
 80067c8:	2263      	movs	r2, #99	; 0x63
 80067ca:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		osDelay(1);
 80067cc:	2001      	movs	r0, #1
 80067ce:	f006 fc43 	bl	800d058 <osDelay>
		switch (myTask03_Status)
 80067d2:	4bd0      	ldr	r3, [pc, #832]	; (8006b14 <StartTask03+0x380>)
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	3b0a      	subs	r3, #10
 80067d8:	2b71      	cmp	r3, #113	; 0x71
 80067da:	d8f7      	bhi.n	80067cc <StartTask03+0x38>
 80067dc:	a201      	add	r2, pc, #4	; (adr r2, 80067e4 <StartTask03+0x50>)
 80067de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e2:	bf00      	nop
 80067e4:	08006a9d 	.word	0x08006a9d
 80067e8:	08006ac5 	.word	0x08006ac5
 80067ec:	08006b07 	.word	0x08006b07
 80067f0:	08006b69 	.word	0x08006b69
 80067f4:	08006bb1 	.word	0x08006bb1
 80067f8:	08006bd3 	.word	0x08006bd3
 80067fc:	08006bf5 	.word	0x08006bf5
 8006800:	08006c1b 	.word	0x08006c1b
 8006804:	080067cd 	.word	0x080067cd
 8006808:	080067cd 	.word	0x080067cd
 800680c:	08006d81 	.word	0x08006d81
 8006810:	080067cd 	.word	0x080067cd
 8006814:	080067cd 	.word	0x080067cd
 8006818:	080067cd 	.word	0x080067cd
 800681c:	080067cd 	.word	0x080067cd
 8006820:	080067cd 	.word	0x080067cd
 8006824:	080067cd 	.word	0x080067cd
 8006828:	080067cd 	.word	0x080067cd
 800682c:	080067cd 	.word	0x080067cd
 8006830:	080067cd 	.word	0x080067cd
 8006834:	08006d95 	.word	0x08006d95
 8006838:	080067cd 	.word	0x080067cd
 800683c:	080067cd 	.word	0x080067cd
 8006840:	080067cd 	.word	0x080067cd
 8006844:	080067cd 	.word	0x080067cd
 8006848:	080067cd 	.word	0x080067cd
 800684c:	080067cd 	.word	0x080067cd
 8006850:	080067cd 	.word	0x080067cd
 8006854:	080067cd 	.word	0x080067cd
 8006858:	080067cd 	.word	0x080067cd
 800685c:	080067cd 	.word	0x080067cd
 8006860:	080067cd 	.word	0x080067cd
 8006864:	080067cd 	.word	0x080067cd
 8006868:	080067cd 	.word	0x080067cd
 800686c:	080067cd 	.word	0x080067cd
 8006870:	080067cd 	.word	0x080067cd
 8006874:	080067cd 	.word	0x080067cd
 8006878:	080067cd 	.word	0x080067cd
 800687c:	080067cd 	.word	0x080067cd
 8006880:	080067cd 	.word	0x080067cd
 8006884:	080067cd 	.word	0x080067cd
 8006888:	080067cd 	.word	0x080067cd
 800688c:	080067cd 	.word	0x080067cd
 8006890:	080067cd 	.word	0x080067cd
 8006894:	080067cd 	.word	0x080067cd
 8006898:	080067cd 	.word	0x080067cd
 800689c:	080067cd 	.word	0x080067cd
 80068a0:	080067cd 	.word	0x080067cd
 80068a4:	080067cd 	.word	0x080067cd
 80068a8:	080067cd 	.word	0x080067cd
 80068ac:	080067cd 	.word	0x080067cd
 80068b0:	080067cd 	.word	0x080067cd
 80068b4:	080067cd 	.word	0x080067cd
 80068b8:	080067cd 	.word	0x080067cd
 80068bc:	080067cd 	.word	0x080067cd
 80068c0:	080067cd 	.word	0x080067cd
 80068c4:	080067cd 	.word	0x080067cd
 80068c8:	080067cd 	.word	0x080067cd
 80068cc:	080067cd 	.word	0x080067cd
 80068d0:	080067cd 	.word	0x080067cd
 80068d4:	080067cd 	.word	0x080067cd
 80068d8:	080067cd 	.word	0x080067cd
 80068dc:	080067cd 	.word	0x080067cd
 80068e0:	080067cd 	.word	0x080067cd
 80068e4:	080067cd 	.word	0x080067cd
 80068e8:	080067cd 	.word	0x080067cd
 80068ec:	080067cd 	.word	0x080067cd
 80068f0:	080067cd 	.word	0x080067cd
 80068f4:	080067cd 	.word	0x080067cd
 80068f8:	080067cd 	.word	0x080067cd
 80068fc:	080067cd 	.word	0x080067cd
 8006900:	080067cd 	.word	0x080067cd
 8006904:	080067cd 	.word	0x080067cd
 8006908:	080067cd 	.word	0x080067cd
 800690c:	080067cd 	.word	0x080067cd
 8006910:	080067cd 	.word	0x080067cd
 8006914:	080067cd 	.word	0x080067cd
 8006918:	080067cd 	.word	0x080067cd
 800691c:	080067cd 	.word	0x080067cd
 8006920:	080067cd 	.word	0x080067cd
 8006924:	080067cd 	.word	0x080067cd
 8006928:	080067cd 	.word	0x080067cd
 800692c:	080067cd 	.word	0x080067cd
 8006930:	080067cd 	.word	0x080067cd
 8006934:	080067cd 	.word	0x080067cd
 8006938:	080067cd 	.word	0x080067cd
 800693c:	080067cd 	.word	0x080067cd
 8006940:	080067cd 	.word	0x080067cd
 8006944:	080067cd 	.word	0x080067cd
 8006948:	080069ad 	.word	0x080069ad
 800694c:	08006dbf 	.word	0x08006dbf
 8006950:	080067cd 	.word	0x080067cd
 8006954:	080067cd 	.word	0x080067cd
 8006958:	080067cd 	.word	0x080067cd
 800695c:	080067cd 	.word	0x080067cd
 8006960:	080067cd 	.word	0x080067cd
 8006964:	080067cd 	.word	0x080067cd
 8006968:	080067cd 	.word	0x080067cd
 800696c:	080067cd 	.word	0x080067cd
 8006970:	080067cd 	.word	0x080067cd
 8006974:	080067cd 	.word	0x080067cd
 8006978:	080067cd 	.word	0x080067cd
 800697c:	080067cd 	.word	0x080067cd
 8006980:	080067cd 	.word	0x080067cd
 8006984:	080067cd 	.word	0x080067cd
 8006988:	080067cd 	.word	0x080067cd
 800698c:	080067cd 	.word	0x080067cd
 8006990:	080067cd 	.word	0x080067cd
 8006994:	08006c3d 	.word	0x08006c3d
 8006998:	08006c69 	.word	0x08006c69
 800699c:	08006c8b 	.word	0x08006c8b
 80069a0:	08006cfb 	.word	0x08006cfb
 80069a4:	08006d4d 	.word	0x08006d4d
 80069a8:	08006d5f 	.word	0x08006d5f
		{
		case INITPASSSTATE:
			osDelay(10);
 80069ac:	200a      	movs	r0, #10
 80069ae:	f006 fb53 	bl	800d058 <osDelay>
			if(KEY0_Pressed())
 80069b2:	2140      	movs	r1, #64	; 0x40
 80069b4:	4858      	ldr	r0, [pc, #352]	; (8006b18 <StartTask03+0x384>)
 80069b6:	f001 fcfb 	bl	80083b0 <HAL_GPIO_ReadPin>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d11d      	bne.n	80069fc <StartTask03+0x268>
			{
				osDelay(20);
 80069c0:	2014      	movs	r0, #20
 80069c2:	f006 fb49 	bl	800d058 <osDelay>
				if(KEY0_Pressed())
 80069c6:	2140      	movs	r1, #64	; 0x40
 80069c8:	4853      	ldr	r0, [pc, #332]	; (8006b18 <StartTask03+0x384>)
 80069ca:	f001 fcf1 	bl	80083b0 <HAL_GPIO_ReadPin>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d113      	bne.n	80069fc <StartTask03+0x268>
				{
					osDelay(20);
 80069d4:	2014      	movs	r0, #20
 80069d6:	f006 fb3f 	bl	800d058 <osDelay>
					while (KEY0_Pressed()){osDelay(1);}
 80069da:	e002      	b.n	80069e2 <StartTask03+0x24e>
 80069dc:	2001      	movs	r0, #1
 80069de:	f006 fb3b 	bl	800d058 <osDelay>
 80069e2:	2140      	movs	r1, #64	; 0x40
 80069e4:	484c      	ldr	r0, [pc, #304]	; (8006b18 <StartTask03+0x384>)
 80069e6:	f001 fce3 	bl	80083b0 <HAL_GPIO_ReadPin>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d0f5      	beq.n	80069dc <StartTask03+0x248>
					myTask03_Status = 10;
 80069f0:	4b48      	ldr	r3, [pc, #288]	; (8006b14 <StartTask03+0x380>)
 80069f2:	220a      	movs	r2, #10
 80069f4:	701a      	strb	r2, [r3, #0]
					printf("Key0 pressed!\r\n");
 80069f6:	4849      	ldr	r0, [pc, #292]	; (8006b1c <StartTask03+0x388>)
 80069f8:	f009 fe8e 	bl	8010718 <puts>
				}
			}
			if(KEY1_Pressed())
 80069fc:	2180      	movs	r1, #128	; 0x80
 80069fe:	4846      	ldr	r0, [pc, #280]	; (8006b18 <StartTask03+0x384>)
 8006a00:	f001 fcd6 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d11d      	bne.n	8006a46 <StartTask03+0x2b2>
			{
				osDelay(20);
 8006a0a:	2014      	movs	r0, #20
 8006a0c:	f006 fb24 	bl	800d058 <osDelay>
				if(KEY1_Pressed())
 8006a10:	2180      	movs	r1, #128	; 0x80
 8006a12:	4841      	ldr	r0, [pc, #260]	; (8006b18 <StartTask03+0x384>)
 8006a14:	f001 fccc 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d113      	bne.n	8006a46 <StartTask03+0x2b2>
				{
					osDelay(20);
 8006a1e:	2014      	movs	r0, #20
 8006a20:	f006 fb1a 	bl	800d058 <osDelay>
					while (KEY1_Pressed()){osDelay(1);}
 8006a24:	e002      	b.n	8006a2c <StartTask03+0x298>
 8006a26:	2001      	movs	r0, #1
 8006a28:	f006 fb16 	bl	800d058 <osDelay>
 8006a2c:	2180      	movs	r1, #128	; 0x80
 8006a2e:	483a      	ldr	r0, [pc, #232]	; (8006b18 <StartTask03+0x384>)
 8006a30:	f001 fcbe 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d0f5      	beq.n	8006a26 <StartTask03+0x292>
					myTask03_Status = 20;
 8006a3a:	4b36      	ldr	r3, [pc, #216]	; (8006b14 <StartTask03+0x380>)
 8006a3c:	2214      	movs	r2, #20
 8006a3e:	701a      	strb	r2, [r3, #0]
					printf("Key1 pressed!\r\n");
 8006a40:	4837      	ldr	r0, [pc, #220]	; (8006b20 <StartTask03+0x38c>)
 8006a42:	f009 fe69 	bl	8010718 <puts>
				}
			}
			if(KEY2_Pressed())
 8006a46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a4a:	4833      	ldr	r0, [pc, #204]	; (8006b18 <StartTask03+0x384>)
 8006a4c:	f001 fcb0 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f040 81bb 	bne.w	8006dce <StartTask03+0x63a>
			{
				osDelay(20);
 8006a58:	2014      	movs	r0, #20
 8006a5a:	f006 fafd 	bl	800d058 <osDelay>
				if(KEY2_Pressed())
 8006a5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a62:	482d      	ldr	r0, [pc, #180]	; (8006b18 <StartTask03+0x384>)
 8006a64:	f001 fca4 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f040 81af 	bne.w	8006dce <StartTask03+0x63a>
				{
					osDelay(20);
 8006a70:	2014      	movs	r0, #20
 8006a72:	f006 faf1 	bl	800d058 <osDelay>
					while (KEY2_Pressed()){osDelay(1);}
 8006a76:	e002      	b.n	8006a7e <StartTask03+0x2ea>
 8006a78:	2001      	movs	r0, #1
 8006a7a:	f006 faed 	bl	800d058 <osDelay>
 8006a7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a82:	4825      	ldr	r0, [pc, #148]	; (8006b18 <StartTask03+0x384>)
 8006a84:	f001 fc94 	bl	80083b0 <HAL_GPIO_ReadPin>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d0f4      	beq.n	8006a78 <StartTask03+0x2e4>
					myTask03_Status = 30;
 8006a8e:	4b21      	ldr	r3, [pc, #132]	; (8006b14 <StartTask03+0x380>)
 8006a90:	221e      	movs	r2, #30
 8006a92:	701a      	strb	r2, [r3, #0]
					printf("Key2 pressed!\r\n");
 8006a94:	4823      	ldr	r0, [pc, #140]	; (8006b24 <StartTask03+0x390>)
 8006a96:	f009 fe3f 	bl	8010718 <puts>
				}
			}
			break;
 8006a9a:	e198      	b.n	8006dce <StartTask03+0x63a>

		case 10:
			if (Motor[2].Status == 0){
 8006a9c:	4b22      	ldr	r3, [pc, #136]	; (8006b28 <StartTask03+0x394>)
 8006a9e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10a      	bne.n	8006abc <StartTask03+0x328>
				MotorMove_position(&Motor[2],82*16);	//1312
 8006aa6:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8006aaa:	4820      	ldr	r0, [pc, #128]	; (8006b2c <StartTask03+0x398>)
 8006aac:	f7fd ffa6 	bl	80049fc <MotorMove_position>
				Motor4_SuckInMode(10);
 8006ab0:	200a      	movs	r0, #10
 8006ab2:	f7ff f839 	bl	8005b28 <Motor4_SuckInMode>
				myTask03_Status = 11;
 8006ab6:	4b17      	ldr	r3, [pc, #92]	; (8006b14 <StartTask03+0x380>)
 8006ab8:	220b      	movs	r2, #11
 8006aba:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006abc:	200a      	movs	r0, #10
 8006abe:	f006 facb 	bl	800d058 <osDelay>
			break;
 8006ac2:	e185      	b.n	8006dd0 <StartTask03+0x63c>

		case 11:
			if ( (Motor[2].Status == 0) && (Motor[4].Status == 0) ){
 8006ac4:	4b18      	ldr	r3, [pc, #96]	; (8006b28 <StartTask03+0x394>)
 8006ac6:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d117      	bne.n	8006afe <StartTask03+0x36a>
 8006ace:	4b16      	ldr	r3, [pc, #88]	; (8006b28 <StartTask03+0x394>)
 8006ad0:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d112      	bne.n	8006afe <StartTask03+0x36a>
				DetectionTask_STATE = Cap0_Sample_State;
 8006ad8:	4b15      	ldr	r3, [pc, #84]	; (8006b30 <StartTask03+0x39c>)
 8006ada:	226f      	movs	r2, #111	; 0x6f
 8006adc:	701a      	strb	r2, [r3, #0]
				//IO
//				Follow_state = 1;
//				Motor3_Nreset_direction;
				printf("---Enter Liquid following mode---\r\n");
 8006ade:	4815      	ldr	r0, [pc, #84]	; (8006b34 <StartTask03+0x3a0>)
 8006ae0:	f009 fe1a 	bl	8010718 <puts>
				Motor[3].Status = 1;
 8006ae4:	4b10      	ldr	r3, [pc, #64]	; (8006b28 <StartTask03+0x394>)
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
				HAL_TIM_Base_Start_IT(Motor[3].htim_x);
 8006aec:	4b0e      	ldr	r3, [pc, #56]	; (8006b28 <StartTask03+0x394>)
 8006aee:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006af2:	4618      	mov	r0, r3
 8006af4:	f004 fbce 	bl	800b294 <HAL_TIM_Base_Start_IT>
				myTask03_Status = 12;
 8006af8:	4b06      	ldr	r3, [pc, #24]	; (8006b14 <StartTask03+0x380>)
 8006afa:	220c      	movs	r2, #12
 8006afc:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006afe:	200a      	movs	r0, #10
 8006b00:	f006 faaa 	bl	800d058 <osDelay>
			break;
 8006b04:	e164      	b.n	8006dd0 <StartTask03+0x63c>

		case 12:
			for (uint32_t t=1 ; Follow_state == 2 ; t++ ){
 8006b06:	2301      	movs	r3, #1
 8006b08:	60fb      	str	r3, [r7, #12]
 8006b0a:	e025      	b.n	8006b58 <StartTask03+0x3c4>
 8006b0c:	08012f00 	.word	0x08012f00
 8006b10:	40020400 	.word	0x40020400
 8006b14:	20000ce4 	.word	0x20000ce4
 8006b18:	40021800 	.word	0x40021800
 8006b1c:	08012f14 	.word	0x08012f14
 8006b20:	08012f24 	.word	0x08012f24
 8006b24:	08012f34 	.word	0x08012f34
 8006b28:	200008b0 	.word	0x200008b0
 8006b2c:	20000970 	.word	0x20000970
 8006b30:	20000c71 	.word	0x20000c71
 8006b34:	08012f44 	.word	0x08012f44
				osDelay(1);
 8006b38:	2001      	movs	r0, #1
 8006b3a:	f006 fa8d 	bl	800d058 <osDelay>
				if(t > 50){
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2b32      	cmp	r3, #50	; 0x32
 8006b42:	d906      	bls.n	8006b52 <StartTask03+0x3be>
					Motor4_SuckInMode(230);
 8006b44:	20e6      	movs	r0, #230	; 0xe6
 8006b46:	f7fe ffef 	bl	8005b28 <Motor4_SuckInMode>
					myTask03_Status = 13;
 8006b4a:	4ba2      	ldr	r3, [pc, #648]	; (8006dd4 <StartTask03+0x640>)
 8006b4c:	220d      	movs	r2, #13
 8006b4e:	701a      	strb	r2, [r3, #0]
					break;
 8006b50:	e006      	b.n	8006b60 <StartTask03+0x3cc>
			for (uint32_t t=1 ; Follow_state == 2 ; t++ ){
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	3301      	adds	r3, #1
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	4b9f      	ldr	r3, [pc, #636]	; (8006dd8 <StartTask03+0x644>)
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d0eb      	beq.n	8006b38 <StartTask03+0x3a4>
//			if (Motor[3].Status == 0){
//				DetectionTask_STATE = INITPASSSTATE;
//				Motor4_SuckInMode(200);
//				myTask03_Status = 13;
//			}
			osDelay(10);
 8006b60:	200a      	movs	r0, #10
 8006b62:	f006 fa79 	bl	800d058 <osDelay>
			break;
 8006b66:	e133      	b.n	8006dd0 <StartTask03+0x63c>

		case 13:
			if (Motor[4].Status == 0){
 8006b68:	4b9c      	ldr	r3, [pc, #624]	; (8006ddc <StartTask03+0x648>)
 8006b6a:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d11a      	bne.n	8006ba8 <StartTask03+0x414>
				HAL_TIM_Base_Stop_IT(Motor[3].htim_x);
 8006b72:	4b9a      	ldr	r3, [pc, #616]	; (8006ddc <StartTask03+0x648>)
 8006b74:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f004 fbfb 	bl	800b374 <HAL_TIM_Base_Stop_IT>
				Motor[3].Status = 0;
 8006b7e:	4b97      	ldr	r3, [pc, #604]	; (8006ddc <StartTask03+0x648>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
				DetectionTask_STATE = INITPASSSTATE;
 8006b86:	4b96      	ldr	r3, [pc, #600]	; (8006de0 <StartTask03+0x64c>)
 8006b88:	2263      	movs	r2, #99	; 0x63
 8006b8a:	701a      	strb	r2, [r3, #0]
				printf("---Close Liquid following mode---\r\n");
 8006b8c:	4895      	ldr	r0, [pc, #596]	; (8006de4 <StartTask03+0x650>)
 8006b8e:	f009 fdc3 	bl	8010718 <puts>
				osDelay(200);
 8006b92:	20c8      	movs	r0, #200	; 0xc8
 8006b94:	f006 fa60 	bl	800d058 <osDelay>
				MotorMove_position(&Motor[3],-40);
 8006b98:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006b9c:	4892      	ldr	r0, [pc, #584]	; (8006de8 <StartTask03+0x654>)
 8006b9e:	f7fd ff2d 	bl	80049fc <MotorMove_position>
				myTask03_Status = 14;
 8006ba2:	4b8c      	ldr	r3, [pc, #560]	; (8006dd4 <StartTask03+0x640>)
 8006ba4:	220e      	movs	r2, #14
 8006ba6:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006ba8:	200a      	movs	r0, #10
 8006baa:	f006 fa55 	bl	800d058 <osDelay>
			break;
 8006bae:	e10f      	b.n	8006dd0 <StartTask03+0x63c>

		case 14:
			if (Motor[3].Status == 0){
 8006bb0:	4b8a      	ldr	r3, [pc, #552]	; (8006ddc <StartTask03+0x648>)
 8006bb2:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d107      	bne.n	8006bca <StartTask03+0x436>
				MotorMove_position(&Motor[2],134*16); 	// 2144
 8006bba:	f44f 6106 	mov.w	r1, #2144	; 0x860
 8006bbe:	488b      	ldr	r0, [pc, #556]	; (8006dec <StartTask03+0x658>)
 8006bc0:	f7fd ff1c 	bl	80049fc <MotorMove_position>
				myTask03_Status = 15;
 8006bc4:	4b83      	ldr	r3, [pc, #524]	; (8006dd4 <StartTask03+0x640>)
 8006bc6:	220f      	movs	r2, #15
 8006bc8:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006bca:	200a      	movs	r0, #10
 8006bcc:	f006 fa44 	bl	800d058 <osDelay>
			break;
 8006bd0:	e0fe      	b.n	8006dd0 <StartTask03+0x63c>

		case 15:
			if (Motor[2].Status == 0){
 8006bd2:	4b82      	ldr	r3, [pc, #520]	; (8006ddc <StartTask03+0x648>)
 8006bd4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d107      	bne.n	8006bec <StartTask03+0x458>
				MotorMove_position(&Motor[3],144*16);
 8006bdc:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8006be0:	4881      	ldr	r0, [pc, #516]	; (8006de8 <StartTask03+0x654>)
 8006be2:	f7fd ff0b 	bl	80049fc <MotorMove_position>
				myTask03_Status = 16;
 8006be6:	4b7b      	ldr	r3, [pc, #492]	; (8006dd4 <StartTask03+0x640>)
 8006be8:	2210      	movs	r2, #16
 8006bea:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006bec:	200a      	movs	r0, #10
 8006bee:	f006 fa33 	bl	800d058 <osDelay>
			break;
 8006bf2:	e0ed      	b.n	8006dd0 <StartTask03+0x63c>

		case 16:
			if (Motor[3].Status == 0){
 8006bf4:	4b79      	ldr	r3, [pc, #484]	; (8006ddc <StartTask03+0x648>)
 8006bf6:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d109      	bne.n	8006c12 <StartTask03+0x47e>
				Motor4_PushOutMode(230);
 8006bfe:	20e6      	movs	r0, #230	; 0xe6
 8006c00:	f7fe ffe2 	bl	8005bc8 <Motor4_PushOutMode>
				osDelay(2000);
 8006c04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006c08:	f006 fa26 	bl	800d058 <osDelay>
				myTask03_Status = 17;
 8006c0c:	4b71      	ldr	r3, [pc, #452]	; (8006dd4 <StartTask03+0x640>)
 8006c0e:	2211      	movs	r2, #17
 8006c10:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c12:	200a      	movs	r0, #10
 8006c14:	f006 fa20 	bl	800d058 <osDelay>
			break;
 8006c18:	e0da      	b.n	8006dd0 <StartTask03+0x63c>

		case 17:
			if (Motor[3].Status == 0){
 8006c1a:	4b70      	ldr	r3, [pc, #448]	; (8006ddc <StartTask03+0x648>)
 8006c1c:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d107      	bne.n	8006c34 <StartTask03+0x4a0>
				MotorMove_position(&Motor[3],-40);
 8006c24:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006c28:	486f      	ldr	r0, [pc, #444]	; (8006de8 <StartTask03+0x654>)
 8006c2a:	f7fd fee7 	bl	80049fc <MotorMove_position>
				myTask03_Status = 118;
 8006c2e:	4b69      	ldr	r3, [pc, #420]	; (8006dd4 <StartTask03+0x640>)
 8006c30:	2276      	movs	r2, #118	; 0x76
 8006c32:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c34:	200a      	movs	r0, #10
 8006c36:	f006 fa0f 	bl	800d058 <osDelay>
			break;
 8006c3a:	e0c9      	b.n	8006dd0 <StartTask03+0x63c>

		case 118:
			if ( (Motor[3].Status == 0) && (Motor[2].Status == 0) ){
 8006c3c:	4b67      	ldr	r3, [pc, #412]	; (8006ddc <StartTask03+0x648>)
 8006c3e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10c      	bne.n	8006c60 <StartTask03+0x4cc>
 8006c46:	4b65      	ldr	r3, [pc, #404]	; (8006ddc <StartTask03+0x648>)
 8006c48:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d107      	bne.n	8006c60 <StartTask03+0x4cc>
				MotorMove_position(&Motor[2],478*16);   // 
 8006c50:	f44f 51ef 	mov.w	r1, #7648	; 0x1de0
 8006c54:	4865      	ldr	r0, [pc, #404]	; (8006dec <StartTask03+0x658>)
 8006c56:	f7fd fed1 	bl	80049fc <MotorMove_position>
				myTask03_Status = 119;
 8006c5a:	4b5e      	ldr	r3, [pc, #376]	; (8006dd4 <StartTask03+0x640>)
 8006c5c:	2277      	movs	r2, #119	; 0x77
 8006c5e:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c60:	200a      	movs	r0, #10
 8006c62:	f006 f9f9 	bl	800d058 <osDelay>
			break;
 8006c66:	e0b3      	b.n	8006dd0 <StartTask03+0x63c>

		case 119:
			if ( Motor[2].Status == 0 ){
 8006c68:	4b5c      	ldr	r3, [pc, #368]	; (8006ddc <StartTask03+0x648>)
 8006c6a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d107      	bne.n	8006c82 <StartTask03+0x4ee>
				MotorMove_position(&Motor[3],331*16);
 8006c72:	f241 41b0 	movw	r1, #5296	; 0x14b0
 8006c76:	485c      	ldr	r0, [pc, #368]	; (8006de8 <StartTask03+0x654>)
 8006c78:	f7fd fec0 	bl	80049fc <MotorMove_position>
				myTask03_Status = 120;
 8006c7c:	4b55      	ldr	r3, [pc, #340]	; (8006dd4 <StartTask03+0x640>)
 8006c7e:	2278      	movs	r2, #120	; 0x78
 8006c80:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c82:	200a      	movs	r0, #10
 8006c84:	f006 f9e8 	bl	800d058 <osDelay>
			break;
 8006c88:	e0a2      	b.n	8006dd0 <StartTask03+0x63c>

		case 120:
			if ( Motor[3].Status == 0 ){
 8006c8a:	4b54      	ldr	r3, [pc, #336]	; (8006ddc <StartTask03+0x648>)
 8006c8c:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d12e      	bne.n	8006cf2 <StartTask03+0x55e>
				OUT1_ON();	// 
 8006c94:	2201      	movs	r2, #1
 8006c96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006c9a:	4855      	ldr	r0, [pc, #340]	; (8006df0 <StartTask03+0x65c>)
 8006c9c:	f001 fba0 	bl	80083e0 <HAL_GPIO_WritePin>
				OUT2_ON();	// 
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ca6:	4852      	ldr	r0, [pc, #328]	; (8006df0 <StartTask03+0x65c>)
 8006ca8:	f001 fb9a 	bl	80083e0 <HAL_GPIO_WritePin>
				OUT5_ON();	// 
 8006cac:	2201      	movs	r2, #1
 8006cae:	2140      	movs	r1, #64	; 0x40
 8006cb0:	484f      	ldr	r0, [pc, #316]	; (8006df0 <StartTask03+0x65c>)
 8006cb2:	f001 fb95 	bl	80083e0 <HAL_GPIO_WritePin>
				osDelay(500);
 8006cb6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006cba:	f006 f9cd 	bl	800d058 <osDelay>
				DC_Motor_ON(&Motor[7],'A',100);
 8006cbe:	2264      	movs	r2, #100	; 0x64
 8006cc0:	2141      	movs	r1, #65	; 0x41
 8006cc2:	484c      	ldr	r0, [pc, #304]	; (8006df4 <StartTask03+0x660>)
 8006cc4:	f7fe ffc8 	bl	8005c58 <DC_Motor_ON>
				osDelay(1000);
 8006cc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ccc:	f006 f9c4 	bl	800d058 <osDelay>
				DC_Motor_ON(&Motor[8],'A',30);
 8006cd0:	221e      	movs	r2, #30
 8006cd2:	2141      	movs	r1, #65	; 0x41
 8006cd4:	4848      	ldr	r0, [pc, #288]	; (8006df8 <StartTask03+0x664>)
 8006cd6:	f7fe ffbf 	bl	8005c58 <DC_Motor_ON>
				DC_Motor_ON(&Motor[8],'B',30);
 8006cda:	221e      	movs	r2, #30
 8006cdc:	2142      	movs	r1, #66	; 0x42
 8006cde:	4846      	ldr	r0, [pc, #280]	; (8006df8 <StartTask03+0x664>)
 8006ce0:	f7fe ffba 	bl	8005c58 <DC_Motor_ON>
				osDelay(5000);
 8006ce4:	f241 3088 	movw	r0, #5000	; 0x1388
 8006ce8:	f006 f9b6 	bl	800d058 <osDelay>
				myTask03_Status = 121;
 8006cec:	4b39      	ldr	r3, [pc, #228]	; (8006dd4 <StartTask03+0x640>)
 8006cee:	2279      	movs	r2, #121	; 0x79
 8006cf0:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006cf2:	200a      	movs	r0, #10
 8006cf4:	f006 f9b0 	bl	800d058 <osDelay>
			break;
 8006cf8:	e06a      	b.n	8006dd0 <StartTask03+0x63c>

		case 121:
			DC_Motor_OFF(&Motor[8],'A');
 8006cfa:	2141      	movs	r1, #65	; 0x41
 8006cfc:	483e      	ldr	r0, [pc, #248]	; (8006df8 <StartTask03+0x664>)
 8006cfe:	f7ff f87d 	bl	8005dfc <DC_Motor_OFF>
			DC_Motor_OFF(&Motor[8],'B');
 8006d02:	2142      	movs	r1, #66	; 0x42
 8006d04:	483c      	ldr	r0, [pc, #240]	; (8006df8 <StartTask03+0x664>)
 8006d06:	f7ff f879 	bl	8005dfc <DC_Motor_OFF>
			osDelay(2000);
 8006d0a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006d0e:	f006 f9a3 	bl	800d058 <osDelay>
			DC_Motor_OFF(&Motor[7],'A');
 8006d12:	2141      	movs	r1, #65	; 0x41
 8006d14:	4837      	ldr	r0, [pc, #220]	; (8006df4 <StartTask03+0x660>)
 8006d16:	f7ff f871 	bl	8005dfc <DC_Motor_OFF>
			osDelay(500);
 8006d1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d1e:	f006 f99b 	bl	800d058 <osDelay>
			OUT1_OFF();
 8006d22:	2200      	movs	r2, #0
 8006d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d28:	4831      	ldr	r0, [pc, #196]	; (8006df0 <StartTask03+0x65c>)
 8006d2a:	f001 fb59 	bl	80083e0 <HAL_GPIO_WritePin>
			OUT2_OFF();
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006d34:	482e      	ldr	r0, [pc, #184]	; (8006df0 <StartTask03+0x65c>)
 8006d36:	f001 fb53 	bl	80083e0 <HAL_GPIO_WritePin>
			OUT5_OFF();
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	2140      	movs	r1, #64	; 0x40
 8006d3e:	482c      	ldr	r0, [pc, #176]	; (8006df0 <StartTask03+0x65c>)
 8006d40:	f001 fb4e 	bl	80083e0 <HAL_GPIO_WritePin>
			myTask03_Status = 122;
 8006d44:	4b23      	ldr	r3, [pc, #140]	; (8006dd4 <StartTask03+0x640>)
 8006d46:	227a      	movs	r2, #122	; 0x7a
 8006d48:	701a      	strb	r2, [r3, #0]
			break;
 8006d4a:	e041      	b.n	8006dd0 <StartTask03+0x63c>

		case 122:
			MotorMove_position(&Motor[3],-40);
 8006d4c:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006d50:	4825      	ldr	r0, [pc, #148]	; (8006de8 <StartTask03+0x654>)
 8006d52:	f7fd fe53 	bl	80049fc <MotorMove_position>
			myTask03_Status = 123;
 8006d56:	4b1f      	ldr	r3, [pc, #124]	; (8006dd4 <StartTask03+0x640>)
 8006d58:	227b      	movs	r2, #123	; 0x7b
 8006d5a:	701a      	strb	r2, [r3, #0]
			break;
 8006d5c:	e038      	b.n	8006dd0 <StartTask03+0x63c>

		case 123:
			if ( Motor[3].Status == 0 ){
 8006d5e:	4b1f      	ldr	r3, [pc, #124]	; (8006ddc <StartTask03+0x648>)
 8006d60:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d107      	bne.n	8006d78 <StartTask03+0x5e4>
				MotorMove_position(&Motor[2],-40);	//
 8006d68:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006d6c:	481f      	ldr	r0, [pc, #124]	; (8006dec <StartTask03+0x658>)
 8006d6e:	f7fd fe45 	bl	80049fc <MotorMove_position>
				myTask03_Status = 10;
 8006d72:	4b18      	ldr	r3, [pc, #96]	; (8006dd4 <StartTask03+0x640>)
 8006d74:	220a      	movs	r2, #10
 8006d76:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006d78:	200a      	movs	r0, #10
 8006d7a:	f006 f96d 	bl	800d058 <osDelay>
			break;
 8006d7e:	e027      	b.n	8006dd0 <StartTask03+0x63c>



		case 20:
			DetectionTask_STATE = 70;
 8006d80:	4b17      	ldr	r3, [pc, #92]	; (8006de0 <StartTask03+0x64c>)
 8006d82:	2246      	movs	r2, #70	; 0x46
 8006d84:	701a      	strb	r2, [r3, #0]
			printf("---Capture Cap Value Begin---\r\n");
 8006d86:	481d      	ldr	r0, [pc, #116]	; (8006dfc <StartTask03+0x668>)
 8006d88:	f009 fcc6 	bl	8010718 <puts>
//			Motor[3].Status = 1;
//			HAL_TIM_Base_Start_IT(Motor[3].htim_x);
			myTask03_Status = INITPASSSTATE;
 8006d8c:	4b11      	ldr	r3, [pc, #68]	; (8006dd4 <StartTask03+0x640>)
 8006d8e:	2263      	movs	r2, #99	; 0x63
 8006d90:	701a      	strb	r2, [r3, #0]
			break;
 8006d92:	e01d      	b.n	8006dd0 <StartTask03+0x63c>

		case 30:
			OUT1_ON();	// 
 8006d94:	2201      	movs	r2, #1
 8006d96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d9a:	4815      	ldr	r0, [pc, #84]	; (8006df0 <StartTask03+0x65c>)
 8006d9c:	f001 fb20 	bl	80083e0 <HAL_GPIO_WritePin>
			OUT2_ON();	// 
 8006da0:	2201      	movs	r2, #1
 8006da2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006da6:	4812      	ldr	r0, [pc, #72]	; (8006df0 <StartTask03+0x65c>)
 8006da8:	f001 fb1a 	bl	80083e0 <HAL_GPIO_WritePin>
			OUT5_ON();	// 
 8006dac:	2201      	movs	r2, #1
 8006dae:	2140      	movs	r1, #64	; 0x40
 8006db0:	480f      	ldr	r0, [pc, #60]	; (8006df0 <StartTask03+0x65c>)
 8006db2:	f001 fb15 	bl	80083e0 <HAL_GPIO_WritePin>
//			HAL_TIM_Base_Stop_IT(Motor[3].htim_x);
//			Motor[3].Status = 0;
//			DetectionTask_STATE = INITPASSSTATE;
//			printf("---Checking following mode Over!---\r\n");
			myTask03_Status = INITPASSSTATE;
 8006db6:	4b07      	ldr	r3, [pc, #28]	; (8006dd4 <StartTask03+0x640>)
 8006db8:	2263      	movs	r2, #99	; 0x63
 8006dba:	701a      	strb	r2, [r3, #0]
			break;
 8006dbc:	e008      	b.n	8006dd0 <StartTask03+0x63c>


		case INITFAILSTATE:
			printf("[WRONG]Motors Initialization FAILED!Please Check!\r\n");
 8006dbe:	4810      	ldr	r0, [pc, #64]	; (8006e00 <StartTask03+0x66c>)
 8006dc0:	f009 fcaa 	bl	8010718 <puts>
			osDelay(10000);
 8006dc4:	f242 7010 	movw	r0, #10000	; 0x2710
 8006dc8:	f006 f946 	bl	800d058 <osDelay>
			break;
 8006dcc:	e000      	b.n	8006dd0 <StartTask03+0x63c>
			break;
 8006dce:	bf00      	nop
		osDelay(1);
 8006dd0:	e4fc      	b.n	80067cc <StartTask03+0x38>
 8006dd2:	bf00      	nop
 8006dd4:	20000ce4 	.word	0x20000ce4
 8006dd8:	20000c70 	.word	0x20000c70
 8006ddc:	200008b0 	.word	0x200008b0
 8006de0:	20000c71 	.word	0x20000c71
 8006de4:	08012f68 	.word	0x08012f68
 8006de8:	200009d0 	.word	0x200009d0
 8006dec:	20000970 	.word	0x20000970
 8006df0:	40021400 	.word	0x40021400
 8006df4:	20000b50 	.word	0x20000b50
 8006df8:	20000bb0 	.word	0x20000bb0
 8006dfc:	08012f8c 	.word	0x08012f8c
 8006e00:	08012fac 	.word	0x08012fac

08006e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006e04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006e3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006e08:	480d      	ldr	r0, [pc, #52]	; (8006e40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006e0a:	490e      	ldr	r1, [pc, #56]	; (8006e44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006e0c:	4a0e      	ldr	r2, [pc, #56]	; (8006e48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006e10:	e002      	b.n	8006e18 <LoopCopyDataInit>

08006e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006e16:	3304      	adds	r3, #4

08006e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006e1c:	d3f9      	bcc.n	8006e12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006e1e:	4a0b      	ldr	r2, [pc, #44]	; (8006e4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006e20:	4c0b      	ldr	r4, [pc, #44]	; (8006e50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006e24:	e001      	b.n	8006e2a <LoopFillZerobss>

08006e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e28:	3204      	adds	r2, #4

08006e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006e2c:	d3fb      	bcc.n	8006e26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006e2e:	f7fc f843 	bl	8002eb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006e32:	f008 feaf 	bl	800fb94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006e36:	f7fa febf 	bl	8001bb8 <main>
  bx  lr    
 8006e3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006e3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006e44:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8006e48:	08013494 	.word	0x08013494
  ldr r2, =_sbss
 8006e4c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8006e50:	2000570c 	.word	0x2000570c

08006e54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006e54:	e7fe      	b.n	8006e54 <ADC_IRQHandler>
	...

08006e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e5c:	4b0e      	ldr	r3, [pc, #56]	; (8006e98 <HAL_Init+0x40>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a0d      	ldr	r2, [pc, #52]	; (8006e98 <HAL_Init+0x40>)
 8006e62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e68:	4b0b      	ldr	r3, [pc, #44]	; (8006e98 <HAL_Init+0x40>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a0a      	ldr	r2, [pc, #40]	; (8006e98 <HAL_Init+0x40>)
 8006e6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e74:	4b08      	ldr	r3, [pc, #32]	; (8006e98 <HAL_Init+0x40>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a07      	ldr	r2, [pc, #28]	; (8006e98 <HAL_Init+0x40>)
 8006e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e80:	2003      	movs	r0, #3
 8006e82:	f000 fc5a 	bl	800773a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e86:	2005      	movs	r0, #5
 8006e88:	f7fb fe02 	bl	8002a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e8c:	f7fb fdd4 	bl	8002a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	40023c00 	.word	0x40023c00

08006e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006ea0:	4b06      	ldr	r3, [pc, #24]	; (8006ebc <HAL_IncTick+0x20>)
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	4b06      	ldr	r3, [pc, #24]	; (8006ec0 <HAL_IncTick+0x24>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4413      	add	r3, r2
 8006eac:	4a04      	ldr	r2, [pc, #16]	; (8006ec0 <HAL_IncTick+0x24>)
 8006eae:	6013      	str	r3, [r2, #0]
}
 8006eb0:	bf00      	nop
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	20000010 	.word	0x20000010
 8006ec0:	20000ce8 	.word	0x20000ce8

08006ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8006ec8:	4b03      	ldr	r3, [pc, #12]	; (8006ed8 <HAL_GetTick+0x14>)
 8006eca:	681b      	ldr	r3, [r3, #0]
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	20000ce8 	.word	0x20000ce8

08006edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ee4:	f7ff ffee 	bl	8006ec4 <HAL_GetTick>
 8006ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef4:	d005      	beq.n	8006f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006ef6:	4b0a      	ldr	r3, [pc, #40]	; (8006f20 <HAL_Delay+0x44>)
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	461a      	mov	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	4413      	add	r3, r2
 8006f00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006f02:	bf00      	nop
 8006f04:	f7ff ffde 	bl	8006ec4 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d8f7      	bhi.n	8006f04 <HAL_Delay+0x28>
  {
  }
}
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	20000010 	.word	0x20000010

08006f24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e033      	b.n	8006fa2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d109      	bne.n	8006f56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7fa f8c6 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5a:	f003 0310 	and.w	r3, r3, #16
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d118      	bne.n	8006f94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006f6a:	f023 0302 	bic.w	r3, r3, #2
 8006f6e:	f043 0202 	orr.w	r2, r3, #2
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f93a 	bl	80071f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f86:	f023 0303 	bic.w	r3, r3, #3
 8006f8a:	f043 0201 	orr.w	r2, r3, #1
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	641a      	str	r2, [r3, #64]	; 0x40
 8006f92:	e001      	b.n	8006f98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
	...

08006fac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d101      	bne.n	8006fc8 <HAL_ADC_ConfigChannel+0x1c>
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	e105      	b.n	80071d4 <HAL_ADC_ConfigChannel+0x228>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2b09      	cmp	r3, #9
 8006fd6:	d925      	bls.n	8007024 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68d9      	ldr	r1, [r3, #12]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	4413      	add	r3, r2
 8006fec:	3b1e      	subs	r3, #30
 8006fee:	2207      	movs	r2, #7
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	43da      	mvns	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	400a      	ands	r2, r1
 8006ffc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	68d9      	ldr	r1, [r3, #12]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	b29b      	uxth	r3, r3
 800700e:	4618      	mov	r0, r3
 8007010:	4603      	mov	r3, r0
 8007012:	005b      	lsls	r3, r3, #1
 8007014:	4403      	add	r3, r0
 8007016:	3b1e      	subs	r3, #30
 8007018:	409a      	lsls	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	430a      	orrs	r2, r1
 8007020:	60da      	str	r2, [r3, #12]
 8007022:	e022      	b.n	800706a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6919      	ldr	r1, [r3, #16]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	b29b      	uxth	r3, r3
 8007030:	461a      	mov	r2, r3
 8007032:	4613      	mov	r3, r2
 8007034:	005b      	lsls	r3, r3, #1
 8007036:	4413      	add	r3, r2
 8007038:	2207      	movs	r2, #7
 800703a:	fa02 f303 	lsl.w	r3, r2, r3
 800703e:	43da      	mvns	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	400a      	ands	r2, r1
 8007046:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6919      	ldr	r1, [r3, #16]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	689a      	ldr	r2, [r3, #8]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	b29b      	uxth	r3, r3
 8007058:	4618      	mov	r0, r3
 800705a:	4603      	mov	r3, r0
 800705c:	005b      	lsls	r3, r3, #1
 800705e:	4403      	add	r3, r0
 8007060:	409a      	lsls	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	430a      	orrs	r2, r1
 8007068:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	2b06      	cmp	r3, #6
 8007070:	d824      	bhi.n	80070bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	4613      	mov	r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	3b05      	subs	r3, #5
 8007084:	221f      	movs	r2, #31
 8007086:	fa02 f303 	lsl.w	r3, r2, r3
 800708a:	43da      	mvns	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	400a      	ands	r2, r1
 8007092:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	b29b      	uxth	r3, r3
 80070a0:	4618      	mov	r0, r3
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	685a      	ldr	r2, [r3, #4]
 80070a6:	4613      	mov	r3, r2
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	4413      	add	r3, r2
 80070ac:	3b05      	subs	r3, #5
 80070ae:	fa00 f203 	lsl.w	r2, r0, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	635a      	str	r2, [r3, #52]	; 0x34
 80070ba:	e04c      	b.n	8007156 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	2b0c      	cmp	r3, #12
 80070c2:	d824      	bhi.n	800710e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685a      	ldr	r2, [r3, #4]
 80070ce:	4613      	mov	r3, r2
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	4413      	add	r3, r2
 80070d4:	3b23      	subs	r3, #35	; 0x23
 80070d6:	221f      	movs	r2, #31
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	43da      	mvns	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	400a      	ands	r2, r1
 80070e4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	4618      	mov	r0, r3
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	4613      	mov	r3, r2
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	4413      	add	r3, r2
 80070fe:	3b23      	subs	r3, #35	; 0x23
 8007100:	fa00 f203 	lsl.w	r2, r0, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	430a      	orrs	r2, r1
 800710a:	631a      	str	r2, [r3, #48]	; 0x30
 800710c:	e023      	b.n	8007156 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	685a      	ldr	r2, [r3, #4]
 8007118:	4613      	mov	r3, r2
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4413      	add	r3, r2
 800711e:	3b41      	subs	r3, #65	; 0x41
 8007120:	221f      	movs	r2, #31
 8007122:	fa02 f303 	lsl.w	r3, r2, r3
 8007126:	43da      	mvns	r2, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	400a      	ands	r2, r1
 800712e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	b29b      	uxth	r3, r3
 800713c:	4618      	mov	r0, r3
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685a      	ldr	r2, [r3, #4]
 8007142:	4613      	mov	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	3b41      	subs	r3, #65	; 0x41
 800714a:	fa00 f203 	lsl.w	r2, r0, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007156:	4b22      	ldr	r3, [pc, #136]	; (80071e0 <HAL_ADC_ConfigChannel+0x234>)
 8007158:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a21      	ldr	r2, [pc, #132]	; (80071e4 <HAL_ADC_ConfigChannel+0x238>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d109      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x1cc>
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2b12      	cmp	r3, #18
 800716a:	d105      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a19      	ldr	r2, [pc, #100]	; (80071e4 <HAL_ADC_ConfigChannel+0x238>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d123      	bne.n	80071ca <HAL_ADC_ConfigChannel+0x21e>
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2b10      	cmp	r3, #16
 8007188:	d003      	beq.n	8007192 <HAL_ADC_ConfigChannel+0x1e6>
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2b11      	cmp	r3, #17
 8007190:	d11b      	bne.n	80071ca <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b10      	cmp	r3, #16
 80071a4:	d111      	bne.n	80071ca <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80071a6:	4b10      	ldr	r3, [pc, #64]	; (80071e8 <HAL_ADC_ConfigChannel+0x23c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a10      	ldr	r2, [pc, #64]	; (80071ec <HAL_ADC_ConfigChannel+0x240>)
 80071ac:	fba2 2303 	umull	r2, r3, r2, r3
 80071b0:	0c9a      	lsrs	r2, r3, #18
 80071b2:	4613      	mov	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4413      	add	r3, r2
 80071b8:	005b      	lsls	r3, r3, #1
 80071ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80071bc:	e002      	b.n	80071c4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	3b01      	subs	r3, #1
 80071c2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1f9      	bne.n	80071be <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3714      	adds	r7, #20
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	40012300 	.word	0x40012300
 80071e4:	40012000 	.word	0x40012000
 80071e8:	20000008 	.word	0x20000008
 80071ec:	431bde83 	.word	0x431bde83

080071f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b085      	sub	sp, #20
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80071f8:	4b79      	ldr	r3, [pc, #484]	; (80073e0 <ADC_Init+0x1f0>)
 80071fa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	431a      	orrs	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	685a      	ldr	r2, [r3, #4]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007224:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	6859      	ldr	r1, [r3, #4]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	021a      	lsls	r2, r3, #8
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	430a      	orrs	r2, r1
 8007238:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	685a      	ldr	r2, [r3, #4]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007248:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6859      	ldr	r1, [r3, #4]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	689a      	ldr	r2, [r3, #8]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	430a      	orrs	r2, r1
 800725a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	689a      	ldr	r2, [r3, #8]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800726a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6899      	ldr	r1, [r3, #8]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	68da      	ldr	r2, [r3, #12]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	430a      	orrs	r2, r1
 800727c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007282:	4a58      	ldr	r2, [pc, #352]	; (80073e4 <ADC_Init+0x1f4>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d022      	beq.n	80072ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	689a      	ldr	r2, [r3, #8]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007296:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	6899      	ldr	r1, [r3, #8]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	430a      	orrs	r2, r1
 80072a8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689a      	ldr	r2, [r3, #8]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80072b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6899      	ldr	r1, [r3, #8]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	430a      	orrs	r2, r1
 80072ca:	609a      	str	r2, [r3, #8]
 80072cc:	e00f      	b.n	80072ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689a      	ldr	r2, [r3, #8]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80072dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80072ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	689a      	ldr	r2, [r3, #8]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f022 0202 	bic.w	r2, r2, #2
 80072fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6899      	ldr	r1, [r3, #8]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	7e1b      	ldrb	r3, [r3, #24]
 8007308:	005a      	lsls	r2, r3, #1
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	430a      	orrs	r2, r1
 8007310:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d01b      	beq.n	8007354 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	685a      	ldr	r2, [r3, #4]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800732a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	685a      	ldr	r2, [r3, #4]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800733a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6859      	ldr	r1, [r3, #4]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007346:	3b01      	subs	r3, #1
 8007348:	035a      	lsls	r2, r3, #13
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	605a      	str	r2, [r3, #4]
 8007352:	e007      	b.n	8007364 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007362:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007372:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	69db      	ldr	r3, [r3, #28]
 800737e:	3b01      	subs	r3, #1
 8007380:	051a      	lsls	r2, r3, #20
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689a      	ldr	r2, [r3, #8]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007398:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6899      	ldr	r1, [r3, #8]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80073a6:	025a      	lsls	r2, r3, #9
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	430a      	orrs	r2, r1
 80073ae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6899      	ldr	r1, [r3, #8]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	695b      	ldr	r3, [r3, #20]
 80073ca:	029a      	lsls	r2, r3, #10
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	430a      	orrs	r2, r1
 80073d2:	609a      	str	r2, [r3, #8]
}
 80073d4:	bf00      	nop
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	40012300 	.word	0x40012300
 80073e4:	0f000001 	.word	0x0f000001

080073e8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e0ed      	b.n	80075d6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7f9 ff0c 	bl	8001224 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f042 0201 	orr.w	r2, r2, #1
 800741a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800741c:	f7ff fd52 	bl	8006ec4 <HAL_GetTick>
 8007420:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007422:	e012      	b.n	800744a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007424:	f7ff fd4e 	bl	8006ec4 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b0a      	cmp	r3, #10
 8007430:	d90b      	bls.n	800744a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007436:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2205      	movs	r2, #5
 8007442:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e0c5      	b.n	80075d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	2b00      	cmp	r3, #0
 8007456:	d0e5      	beq.n	8007424 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f022 0202 	bic.w	r2, r2, #2
 8007466:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007468:	f7ff fd2c 	bl	8006ec4 <HAL_GetTick>
 800746c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800746e:	e012      	b.n	8007496 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007470:	f7ff fd28 	bl	8006ec4 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b0a      	cmp	r3, #10
 800747c:	d90b      	bls.n	8007496 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007482:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2205      	movs	r2, #5
 800748e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e09f      	b.n	80075d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	f003 0302 	and.w	r3, r3, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d1e5      	bne.n	8007470 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	7e1b      	ldrb	r3, [r3, #24]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d108      	bne.n	80074be <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	e007      	b.n	80074ce <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80074cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	7e5b      	ldrb	r3, [r3, #25]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d108      	bne.n	80074e8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	e007      	b.n	80074f8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	7e9b      	ldrb	r3, [r3, #26]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d108      	bne.n	8007512 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0220 	orr.w	r2, r2, #32
 800750e:	601a      	str	r2, [r3, #0]
 8007510:	e007      	b.n	8007522 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f022 0220 	bic.w	r2, r2, #32
 8007520:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	7edb      	ldrb	r3, [r3, #27]
 8007526:	2b01      	cmp	r3, #1
 8007528:	d108      	bne.n	800753c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f022 0210 	bic.w	r2, r2, #16
 8007538:	601a      	str	r2, [r3, #0]
 800753a:	e007      	b.n	800754c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f042 0210 	orr.w	r2, r2, #16
 800754a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	7f1b      	ldrb	r3, [r3, #28]
 8007550:	2b01      	cmp	r3, #1
 8007552:	d108      	bne.n	8007566 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f042 0208 	orr.w	r2, r2, #8
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	e007      	b.n	8007576 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f022 0208 	bic.w	r2, r2, #8
 8007574:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	7f5b      	ldrb	r3, [r3, #29]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d108      	bne.n	8007590 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f042 0204 	orr.w	r2, r2, #4
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	e007      	b.n	80075a0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f022 0204 	bic.w	r2, r2, #4
 800759e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689a      	ldr	r2, [r3, #8]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	431a      	orrs	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	431a      	orrs	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	695b      	ldr	r3, [r3, #20]
 80075b4:	ea42 0103 	orr.w	r1, r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	1e5a      	subs	r2, r3, #1
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
	...

080075e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f003 0307 	and.w	r3, r3, #7
 80075ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075f0:	4b0c      	ldr	r3, [pc, #48]	; (8007624 <__NVIC_SetPriorityGrouping+0x44>)
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80075fc:	4013      	ands	r3, r2
 80075fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800760c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007612:	4a04      	ldr	r2, [pc, #16]	; (8007624 <__NVIC_SetPriorityGrouping+0x44>)
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	60d3      	str	r3, [r2, #12]
}
 8007618:	bf00      	nop
 800761a:	3714      	adds	r7, #20
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr
 8007624:	e000ed00 	.word	0xe000ed00

08007628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800762c:	4b04      	ldr	r3, [pc, #16]	; (8007640 <__NVIC_GetPriorityGrouping+0x18>)
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	0a1b      	lsrs	r3, r3, #8
 8007632:	f003 0307 	and.w	r3, r3, #7
}
 8007636:	4618      	mov	r0, r3
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr
 8007640:	e000ed00 	.word	0xe000ed00

08007644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	4603      	mov	r3, r0
 800764c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800764e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007652:	2b00      	cmp	r3, #0
 8007654:	db0b      	blt.n	800766e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007656:	79fb      	ldrb	r3, [r7, #7]
 8007658:	f003 021f 	and.w	r2, r3, #31
 800765c:	4907      	ldr	r1, [pc, #28]	; (800767c <__NVIC_EnableIRQ+0x38>)
 800765e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007662:	095b      	lsrs	r3, r3, #5
 8007664:	2001      	movs	r0, #1
 8007666:	fa00 f202 	lsl.w	r2, r0, r2
 800766a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800766e:	bf00      	nop
 8007670:	370c      	adds	r7, #12
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	e000e100 	.word	0xe000e100

08007680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	4603      	mov	r3, r0
 8007688:	6039      	str	r1, [r7, #0]
 800768a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800768c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007690:	2b00      	cmp	r3, #0
 8007692:	db0a      	blt.n	80076aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	b2da      	uxtb	r2, r3
 8007698:	490c      	ldr	r1, [pc, #48]	; (80076cc <__NVIC_SetPriority+0x4c>)
 800769a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800769e:	0112      	lsls	r2, r2, #4
 80076a0:	b2d2      	uxtb	r2, r2
 80076a2:	440b      	add	r3, r1
 80076a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80076a8:	e00a      	b.n	80076c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	b2da      	uxtb	r2, r3
 80076ae:	4908      	ldr	r1, [pc, #32]	; (80076d0 <__NVIC_SetPriority+0x50>)
 80076b0:	79fb      	ldrb	r3, [r7, #7]
 80076b2:	f003 030f 	and.w	r3, r3, #15
 80076b6:	3b04      	subs	r3, #4
 80076b8:	0112      	lsls	r2, r2, #4
 80076ba:	b2d2      	uxtb	r2, r2
 80076bc:	440b      	add	r3, r1
 80076be:	761a      	strb	r2, [r3, #24]
}
 80076c0:	bf00      	nop
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	e000e100 	.word	0xe000e100
 80076d0:	e000ed00 	.word	0xe000ed00

080076d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b089      	sub	sp, #36	; 0x24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f003 0307 	and.w	r3, r3, #7
 80076e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	f1c3 0307 	rsb	r3, r3, #7
 80076ee:	2b04      	cmp	r3, #4
 80076f0:	bf28      	it	cs
 80076f2:	2304      	movcs	r3, #4
 80076f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	3304      	adds	r3, #4
 80076fa:	2b06      	cmp	r3, #6
 80076fc:	d902      	bls.n	8007704 <NVIC_EncodePriority+0x30>
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	3b03      	subs	r3, #3
 8007702:	e000      	b.n	8007706 <NVIC_EncodePriority+0x32>
 8007704:	2300      	movs	r3, #0
 8007706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007708:	f04f 32ff 	mov.w	r2, #4294967295
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	fa02 f303 	lsl.w	r3, r2, r3
 8007712:	43da      	mvns	r2, r3
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	401a      	ands	r2, r3
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800771c:	f04f 31ff 	mov.w	r1, #4294967295
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	fa01 f303 	lsl.w	r3, r1, r3
 8007726:	43d9      	mvns	r1, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800772c:	4313      	orrs	r3, r2
         );
}
 800772e:	4618      	mov	r0, r3
 8007730:	3724      	adds	r7, #36	; 0x24
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr

0800773a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b082      	sub	sp, #8
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7ff ff4c 	bl	80075e0 <__NVIC_SetPriorityGrouping>
}
 8007748:	bf00      	nop
 800774a:	3708      	adds	r7, #8
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
 8007756:	4603      	mov	r3, r0
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
 800775c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800775e:	2300      	movs	r3, #0
 8007760:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007762:	f7ff ff61 	bl	8007628 <__NVIC_GetPriorityGrouping>
 8007766:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	68b9      	ldr	r1, [r7, #8]
 800776c:	6978      	ldr	r0, [r7, #20]
 800776e:	f7ff ffb1 	bl	80076d4 <NVIC_EncodePriority>
 8007772:	4602      	mov	r2, r0
 8007774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007778:	4611      	mov	r1, r2
 800777a:	4618      	mov	r0, r3
 800777c:	f7ff ff80 	bl	8007680 <__NVIC_SetPriority>
}
 8007780:	bf00      	nop
 8007782:	3718      	adds	r7, #24
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	4603      	mov	r3, r0
 8007790:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007796:	4618      	mov	r0, r3
 8007798:	f7ff ff54 	bl	8007644 <__NVIC_EnableIRQ>
}
 800779c:	bf00      	nop
 800779e:	3708      	adds	r7, #8
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e014      	b.n	80077e0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	791b      	ldrb	r3, [r3, #4]
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d105      	bne.n	80077cc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f7f9 fd9e 	bl	8001308 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2202      	movs	r2, #2
 80077d0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077fe:	d120      	bne.n	8007842 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007806:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800780a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800780e:	d118      	bne.n	8007842 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2204      	movs	r2, #4
 8007814:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	f043 0201 	orr.w	r2, r3, #1
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800782a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800783a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f82d 	bl	800789c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800784c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007850:	d120      	bne.n	8007894 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800785c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007860:	d118      	bne.n	8007894 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2204      	movs	r2, #4
 8007866:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	f043 0202 	orr.w	r2, r3, #2
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800787c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800788c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 f85d 	bl	800794e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8007894:	bf00      	nop
 8007896:	3708      	adds	r7, #8
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}

0800789c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b087      	sub	sp, #28
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	795b      	ldrb	r3, [r3, #5]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d101      	bne.n	80078c8 <HAL_DAC_ConfigChannel+0x18>
 80078c4:	2302      	movs	r3, #2
 80078c6:	e03c      	b.n	8007942 <HAL_DAC_ConfigChannel+0x92>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2201      	movs	r2, #1
 80078cc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2202      	movs	r2, #2
 80078d2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f003 0310 	and.w	r3, r3, #16
 80078e2:	f640 72fe 	movw	r2, #4094	; 0xffe
 80078e6:	fa02 f303 	lsl.w	r3, r2, r3
 80078ea:	43db      	mvns	r3, r3
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	4013      	ands	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f003 0310 	and.w	r3, r3, #16
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	fa02 f303 	lsl.w	r3, r2, r3
 800790a:	697a      	ldr	r2, [r7, #20]
 800790c:	4313      	orrs	r3, r2
 800790e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6819      	ldr	r1, [r3, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f003 0310 	and.w	r3, r3, #16
 8007924:	22c0      	movs	r2, #192	; 0xc0
 8007926:	fa02 f303 	lsl.w	r3, r2, r3
 800792a:	43da      	mvns	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	400a      	ands	r2, r1
 8007932:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2201      	movs	r2, #1
 8007938:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	371c      	adds	r7, #28
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
	...

08007964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800796c:	2300      	movs	r3, #0
 800796e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007970:	f7ff faa8 	bl	8006ec4 <HAL_GetTick>
 8007974:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e099      	b.n	8007ab4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0201 	bic.w	r2, r2, #1
 800799e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80079a0:	e00f      	b.n	80079c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80079a2:	f7ff fa8f 	bl	8006ec4 <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	2b05      	cmp	r3, #5
 80079ae:	d908      	bls.n	80079c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2220      	movs	r2, #32
 80079b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2203      	movs	r2, #3
 80079ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80079be:	2303      	movs	r3, #3
 80079c0:	e078      	b.n	8007ab4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0301 	and.w	r3, r3, #1
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1e8      	bne.n	80079a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4b38      	ldr	r3, [pc, #224]	; (8007abc <HAL_DMA_Init+0x158>)
 80079dc:	4013      	ands	r3, r2
 80079de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	685a      	ldr	r2, [r3, #4]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a1b      	ldr	r3, [r3, #32]
 8007a0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d107      	bne.n	8007a2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a24:	4313      	orrs	r3, r2
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	f023 0307 	bic.w	r3, r3, #7
 8007a42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a52:	2b04      	cmp	r3, #4
 8007a54:	d117      	bne.n	8007a86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00e      	beq.n	8007a86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fa89 	bl	8007f80 <DMA_CheckFifoParam>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d008      	beq.n	8007a86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2240      	movs	r2, #64	; 0x40
 8007a78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a82:	2301      	movs	r3, #1
 8007a84:	e016      	b.n	8007ab4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 fa40 	bl	8007f14 <DMA_CalcBaseAndBitshift>
 8007a94:	4603      	mov	r3, r0
 8007a96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a9c:	223f      	movs	r2, #63	; 0x3f
 8007a9e:	409a      	lsls	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007ab2:	2300      	movs	r3, #0
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3718      	adds	r7, #24
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	f010803f 	.word	0xf010803f

08007ac0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007acc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007ace:	f7ff f9f9 	bl	8006ec4 <HAL_GetTick>
 8007ad2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	2b02      	cmp	r3, #2
 8007ade:	d008      	beq.n	8007af2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2280      	movs	r2, #128	; 0x80
 8007ae4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e052      	b.n	8007b98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0216 	bic.w	r2, r2, #22
 8007b00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	695a      	ldr	r2, [r3, #20]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d103      	bne.n	8007b22 <HAL_DMA_Abort+0x62>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d007      	beq.n	8007b32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 0208 	bic.w	r2, r2, #8
 8007b30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f022 0201 	bic.w	r2, r2, #1
 8007b40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b42:	e013      	b.n	8007b6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b44:	f7ff f9be 	bl	8006ec4 <HAL_GetTick>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	2b05      	cmp	r3, #5
 8007b50:	d90c      	bls.n	8007b6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2220      	movs	r2, #32
 8007b56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2203      	movs	r2, #3
 8007b5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	e015      	b.n	8007b98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d1e4      	bne.n	8007b44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b7e:	223f      	movs	r2, #63	; 0x3f
 8007b80:	409a      	lsls	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d004      	beq.n	8007bbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2280      	movs	r2, #128	; 0x80
 8007bb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e00c      	b.n	8007bd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2205      	movs	r2, #5
 8007bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f022 0201 	bic.w	r2, r2, #1
 8007bd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b086      	sub	sp, #24
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007bec:	2300      	movs	r3, #0
 8007bee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007bf0:	4b8e      	ldr	r3, [pc, #568]	; (8007e2c <HAL_DMA_IRQHandler+0x248>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a8e      	ldr	r2, [pc, #568]	; (8007e30 <HAL_DMA_IRQHandler+0x24c>)
 8007bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfa:	0a9b      	lsrs	r3, r3, #10
 8007bfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c0e:	2208      	movs	r2, #8
 8007c10:	409a      	lsls	r2, r3
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	4013      	ands	r3, r2
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d01a      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0304 	and.w	r3, r3, #4
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d013      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f022 0204 	bic.w	r2, r2, #4
 8007c36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	409a      	lsls	r2, r3
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c48:	f043 0201 	orr.w	r2, r3, #1
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c54:	2201      	movs	r2, #1
 8007c56:	409a      	lsls	r2, r3
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d012      	beq.n	8007c86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	695b      	ldr	r3, [r3, #20]
 8007c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00b      	beq.n	8007c86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c72:	2201      	movs	r2, #1
 8007c74:	409a      	lsls	r2, r3
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c7e:	f043 0202 	orr.w	r2, r3, #2
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c8a:	2204      	movs	r2, #4
 8007c8c:	409a      	lsls	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	4013      	ands	r3, r2
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d012      	beq.n	8007cbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0302 	and.w	r3, r3, #2
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00b      	beq.n	8007cbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca8:	2204      	movs	r2, #4
 8007caa:	409a      	lsls	r2, r3
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb4:	f043 0204 	orr.w	r2, r3, #4
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cc0:	2210      	movs	r2, #16
 8007cc2:	409a      	lsls	r2, r3
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d043      	beq.n	8007d54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 0308 	and.w	r3, r3, #8
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d03c      	beq.n	8007d54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cde:	2210      	movs	r2, #16
 8007ce0:	409a      	lsls	r2, r3
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d018      	beq.n	8007d26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d108      	bne.n	8007d14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d024      	beq.n	8007d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	4798      	blx	r3
 8007d12:	e01f      	b.n	8007d54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d01b      	beq.n	8007d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	4798      	blx	r3
 8007d24:	e016      	b.n	8007d54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d107      	bne.n	8007d44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f022 0208 	bic.w	r2, r2, #8
 8007d42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d003      	beq.n	8007d54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d58:	2220      	movs	r2, #32
 8007d5a:	409a      	lsls	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4013      	ands	r3, r2
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 808f 	beq.w	8007e84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f003 0310 	and.w	r3, r3, #16
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 8087 	beq.w	8007e84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d7a:	2220      	movs	r2, #32
 8007d7c:	409a      	lsls	r2, r3
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b05      	cmp	r3, #5
 8007d8c:	d136      	bne.n	8007dfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f022 0216 	bic.w	r2, r2, #22
 8007d9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	695a      	ldr	r2, [r3, #20]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007dac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d103      	bne.n	8007dbe <HAL_DMA_IRQHandler+0x1da>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d007      	beq.n	8007dce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0208 	bic.w	r2, r2, #8
 8007dcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dd2:	223f      	movs	r2, #63	; 0x3f
 8007dd4:	409a      	lsls	r2, r3
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d07e      	beq.n	8007ef0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	4798      	blx	r3
        }
        return;
 8007dfa:	e079      	b.n	8007ef0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d01d      	beq.n	8007e46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10d      	bne.n	8007e34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d031      	beq.n	8007e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	4798      	blx	r3
 8007e28:	e02c      	b.n	8007e84 <HAL_DMA_IRQHandler+0x2a0>
 8007e2a:	bf00      	nop
 8007e2c:	20000008 	.word	0x20000008
 8007e30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d023      	beq.n	8007e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	4798      	blx	r3
 8007e44:	e01e      	b.n	8007e84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d10f      	bne.n	8007e74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f022 0210 	bic.w	r2, r2, #16
 8007e62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d003      	beq.n	8007e84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d032      	beq.n	8007ef2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e90:	f003 0301 	and.w	r3, r3, #1
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d022      	beq.n	8007ede <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2205      	movs	r2, #5
 8007e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 0201 	bic.w	r2, r2, #1
 8007eae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	60bb      	str	r3, [r7, #8]
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d307      	bcc.n	8007ecc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1f2      	bne.n	8007eb0 <HAL_DMA_IRQHandler+0x2cc>
 8007eca:	e000      	b.n	8007ece <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007ecc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d005      	beq.n	8007ef2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	4798      	blx	r3
 8007eee:	e000      	b.n	8007ef2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007ef0:	bf00      	nop
    }
  }
}
 8007ef2:	3718      	adds	r7, #24
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b083      	sub	sp, #12
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f06:	b2db      	uxtb	r3, r3
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	3b10      	subs	r3, #16
 8007f24:	4a14      	ldr	r2, [pc, #80]	; (8007f78 <DMA_CalcBaseAndBitshift+0x64>)
 8007f26:	fba2 2303 	umull	r2, r3, r2, r3
 8007f2a:	091b      	lsrs	r3, r3, #4
 8007f2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007f2e:	4a13      	ldr	r2, [pc, #76]	; (8007f7c <DMA_CalcBaseAndBitshift+0x68>)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	d909      	bls.n	8007f56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f4a:	f023 0303 	bic.w	r3, r3, #3
 8007f4e:	1d1a      	adds	r2, r3, #4
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	659a      	str	r2, [r3, #88]	; 0x58
 8007f54:	e007      	b.n	8007f66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f5e:	f023 0303 	bic.w	r3, r3, #3
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	aaaaaaab 	.word	0xaaaaaaab
 8007f7c:	080130a0 	.word	0x080130a0

08007f80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b085      	sub	sp, #20
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d11f      	bne.n	8007fda <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	2b03      	cmp	r3, #3
 8007f9e:	d856      	bhi.n	800804e <DMA_CheckFifoParam+0xce>
 8007fa0:	a201      	add	r2, pc, #4	; (adr r2, 8007fa8 <DMA_CheckFifoParam+0x28>)
 8007fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa6:	bf00      	nop
 8007fa8:	08007fb9 	.word	0x08007fb9
 8007fac:	08007fcb 	.word	0x08007fcb
 8007fb0:	08007fb9 	.word	0x08007fb9
 8007fb4:	0800804f 	.word	0x0800804f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d046      	beq.n	8008052 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fc8:	e043      	b.n	8008052 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007fd2:	d140      	bne.n	8008056 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fd8:	e03d      	b.n	8008056 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	699b      	ldr	r3, [r3, #24]
 8007fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fe2:	d121      	bne.n	8008028 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	2b03      	cmp	r3, #3
 8007fe8:	d837      	bhi.n	800805a <DMA_CheckFifoParam+0xda>
 8007fea:	a201      	add	r2, pc, #4	; (adr r2, 8007ff0 <DMA_CheckFifoParam+0x70>)
 8007fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff0:	08008001 	.word	0x08008001
 8007ff4:	08008007 	.word	0x08008007
 8007ff8:	08008001 	.word	0x08008001
 8007ffc:	08008019 	.word	0x08008019
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	73fb      	strb	r3, [r7, #15]
      break;
 8008004:	e030      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800800e:	2b00      	cmp	r3, #0
 8008010:	d025      	beq.n	800805e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008016:	e022      	b.n	800805e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800801c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008020:	d11f      	bne.n	8008062 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008026:	e01c      	b.n	8008062 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2b02      	cmp	r3, #2
 800802c:	d903      	bls.n	8008036 <DMA_CheckFifoParam+0xb6>
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2b03      	cmp	r3, #3
 8008032:	d003      	beq.n	800803c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008034:	e018      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	73fb      	strb	r3, [r7, #15]
      break;
 800803a:	e015      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008040:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00e      	beq.n	8008066 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	73fb      	strb	r3, [r7, #15]
      break;
 800804c:	e00b      	b.n	8008066 <DMA_CheckFifoParam+0xe6>
      break;
 800804e:	bf00      	nop
 8008050:	e00a      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      break;
 8008052:	bf00      	nop
 8008054:	e008      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      break;
 8008056:	bf00      	nop
 8008058:	e006      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      break;
 800805a:	bf00      	nop
 800805c:	e004      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      break;
 800805e:	bf00      	nop
 8008060:	e002      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      break;   
 8008062:	bf00      	nop
 8008064:	e000      	b.n	8008068 <DMA_CheckFifoParam+0xe8>
      break;
 8008066:	bf00      	nop
    }
  } 
  
  return status; 
 8008068:	7bfb      	ldrb	r3, [r7, #15]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3714      	adds	r7, #20
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr
 8008076:	bf00      	nop

08008078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008078:	b480      	push	{r7}
 800807a:	b089      	sub	sp, #36	; 0x24
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008082:	2300      	movs	r3, #0
 8008084:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008086:	2300      	movs	r3, #0
 8008088:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800808a:	2300      	movs	r3, #0
 800808c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800808e:	2300      	movs	r3, #0
 8008090:	61fb      	str	r3, [r7, #28]
 8008092:	e16b      	b.n	800836c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008094:	2201      	movs	r2, #1
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	fa02 f303 	lsl.w	r3, r2, r3
 800809c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	4013      	ands	r3, r2
 80080a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80080a8:	693a      	ldr	r2, [r7, #16]
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	f040 815a 	bne.w	8008366 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	f003 0303 	and.w	r3, r3, #3
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d005      	beq.n	80080ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d130      	bne.n	800812c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	005b      	lsls	r3, r3, #1
 80080d4:	2203      	movs	r2, #3
 80080d6:	fa02 f303 	lsl.w	r3, r2, r3
 80080da:	43db      	mvns	r3, r3
 80080dc:	69ba      	ldr	r2, [r7, #24]
 80080de:	4013      	ands	r3, r2
 80080e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	68da      	ldr	r2, [r3, #12]
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	005b      	lsls	r3, r3, #1
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	69ba      	ldr	r2, [r7, #24]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	69ba      	ldr	r2, [r7, #24]
 80080f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008100:	2201      	movs	r2, #1
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	fa02 f303 	lsl.w	r3, r2, r3
 8008108:	43db      	mvns	r3, r3
 800810a:	69ba      	ldr	r2, [r7, #24]
 800810c:	4013      	ands	r3, r2
 800810e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	091b      	lsrs	r3, r3, #4
 8008116:	f003 0201 	and.w	r2, r3, #1
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	fa02 f303 	lsl.w	r3, r2, r3
 8008120:	69ba      	ldr	r2, [r7, #24]
 8008122:	4313      	orrs	r3, r2
 8008124:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	69ba      	ldr	r2, [r7, #24]
 800812a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f003 0303 	and.w	r3, r3, #3
 8008134:	2b03      	cmp	r3, #3
 8008136:	d017      	beq.n	8008168 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	005b      	lsls	r3, r3, #1
 8008142:	2203      	movs	r2, #3
 8008144:	fa02 f303 	lsl.w	r3, r2, r3
 8008148:	43db      	mvns	r3, r3
 800814a:	69ba      	ldr	r2, [r7, #24]
 800814c:	4013      	ands	r3, r2
 800814e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	005b      	lsls	r3, r3, #1
 8008158:	fa02 f303 	lsl.w	r3, r2, r3
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	4313      	orrs	r3, r2
 8008160:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	69ba      	ldr	r2, [r7, #24]
 8008166:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f003 0303 	and.w	r3, r3, #3
 8008170:	2b02      	cmp	r3, #2
 8008172:	d123      	bne.n	80081bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	08da      	lsrs	r2, r3, #3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	3208      	adds	r2, #8
 800817c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008180:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	f003 0307 	and.w	r3, r3, #7
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	220f      	movs	r2, #15
 800818c:	fa02 f303 	lsl.w	r3, r2, r3
 8008190:	43db      	mvns	r3, r3
 8008192:	69ba      	ldr	r2, [r7, #24]
 8008194:	4013      	ands	r3, r2
 8008196:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	691a      	ldr	r2, [r3, #16]
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	f003 0307 	and.w	r3, r3, #7
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	fa02 f303 	lsl.w	r3, r2, r3
 80081a8:	69ba      	ldr	r2, [r7, #24]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	08da      	lsrs	r2, r3, #3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	3208      	adds	r2, #8
 80081b6:	69b9      	ldr	r1, [r7, #24]
 80081b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	005b      	lsls	r3, r3, #1
 80081c6:	2203      	movs	r2, #3
 80081c8:	fa02 f303 	lsl.w	r3, r2, r3
 80081cc:	43db      	mvns	r3, r3
 80081ce:	69ba      	ldr	r2, [r7, #24]
 80081d0:	4013      	ands	r3, r2
 80081d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f003 0203 	and.w	r2, r3, #3
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	005b      	lsls	r3, r3, #1
 80081e0:	fa02 f303 	lsl.w	r3, r2, r3
 80081e4:	69ba      	ldr	r2, [r7, #24]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	69ba      	ldr	r2, [r7, #24]
 80081ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 80b4 	beq.w	8008366 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081fe:	2300      	movs	r3, #0
 8008200:	60fb      	str	r3, [r7, #12]
 8008202:	4b60      	ldr	r3, [pc, #384]	; (8008384 <HAL_GPIO_Init+0x30c>)
 8008204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008206:	4a5f      	ldr	r2, [pc, #380]	; (8008384 <HAL_GPIO_Init+0x30c>)
 8008208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800820c:	6453      	str	r3, [r2, #68]	; 0x44
 800820e:	4b5d      	ldr	r3, [pc, #372]	; (8008384 <HAL_GPIO_Init+0x30c>)
 8008210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008216:	60fb      	str	r3, [r7, #12]
 8008218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800821a:	4a5b      	ldr	r2, [pc, #364]	; (8008388 <HAL_GPIO_Init+0x310>)
 800821c:	69fb      	ldr	r3, [r7, #28]
 800821e:	089b      	lsrs	r3, r3, #2
 8008220:	3302      	adds	r3, #2
 8008222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	f003 0303 	and.w	r3, r3, #3
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	220f      	movs	r2, #15
 8008232:	fa02 f303 	lsl.w	r3, r2, r3
 8008236:	43db      	mvns	r3, r3
 8008238:	69ba      	ldr	r2, [r7, #24]
 800823a:	4013      	ands	r3, r2
 800823c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a52      	ldr	r2, [pc, #328]	; (800838c <HAL_GPIO_Init+0x314>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d02b      	beq.n	800829e <HAL_GPIO_Init+0x226>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a51      	ldr	r2, [pc, #324]	; (8008390 <HAL_GPIO_Init+0x318>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d025      	beq.n	800829a <HAL_GPIO_Init+0x222>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a50      	ldr	r2, [pc, #320]	; (8008394 <HAL_GPIO_Init+0x31c>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d01f      	beq.n	8008296 <HAL_GPIO_Init+0x21e>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a4f      	ldr	r2, [pc, #316]	; (8008398 <HAL_GPIO_Init+0x320>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d019      	beq.n	8008292 <HAL_GPIO_Init+0x21a>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a4e      	ldr	r2, [pc, #312]	; (800839c <HAL_GPIO_Init+0x324>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d013      	beq.n	800828e <HAL_GPIO_Init+0x216>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a4d      	ldr	r2, [pc, #308]	; (80083a0 <HAL_GPIO_Init+0x328>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d00d      	beq.n	800828a <HAL_GPIO_Init+0x212>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a4c      	ldr	r2, [pc, #304]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d007      	beq.n	8008286 <HAL_GPIO_Init+0x20e>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a4b      	ldr	r2, [pc, #300]	; (80083a8 <HAL_GPIO_Init+0x330>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d101      	bne.n	8008282 <HAL_GPIO_Init+0x20a>
 800827e:	2307      	movs	r3, #7
 8008280:	e00e      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 8008282:	2308      	movs	r3, #8
 8008284:	e00c      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 8008286:	2306      	movs	r3, #6
 8008288:	e00a      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 800828a:	2305      	movs	r3, #5
 800828c:	e008      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 800828e:	2304      	movs	r3, #4
 8008290:	e006      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 8008292:	2303      	movs	r3, #3
 8008294:	e004      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 8008296:	2302      	movs	r3, #2
 8008298:	e002      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 800829a:	2301      	movs	r3, #1
 800829c:	e000      	b.n	80082a0 <HAL_GPIO_Init+0x228>
 800829e:	2300      	movs	r3, #0
 80082a0:	69fa      	ldr	r2, [r7, #28]
 80082a2:	f002 0203 	and.w	r2, r2, #3
 80082a6:	0092      	lsls	r2, r2, #2
 80082a8:	4093      	lsls	r3, r2
 80082aa:	69ba      	ldr	r2, [r7, #24]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80082b0:	4935      	ldr	r1, [pc, #212]	; (8008388 <HAL_GPIO_Init+0x310>)
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	089b      	lsrs	r3, r3, #2
 80082b6:	3302      	adds	r3, #2
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80082be:	4b3b      	ldr	r3, [pc, #236]	; (80083ac <HAL_GPIO_Init+0x334>)
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	43db      	mvns	r3, r3
 80082c8:	69ba      	ldr	r2, [r7, #24]
 80082ca:	4013      	ands	r3, r2
 80082cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d003      	beq.n	80082e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80082da:	69ba      	ldr	r2, [r7, #24]
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	4313      	orrs	r3, r2
 80082e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80082e2:	4a32      	ldr	r2, [pc, #200]	; (80083ac <HAL_GPIO_Init+0x334>)
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80082e8:	4b30      	ldr	r3, [pc, #192]	; (80083ac <HAL_GPIO_Init+0x334>)
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	43db      	mvns	r3, r3
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	4013      	ands	r3, r2
 80082f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d003      	beq.n	800830c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008304:	69ba      	ldr	r2, [r7, #24]
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	4313      	orrs	r3, r2
 800830a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800830c:	4a27      	ldr	r2, [pc, #156]	; (80083ac <HAL_GPIO_Init+0x334>)
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008312:	4b26      	ldr	r3, [pc, #152]	; (80083ac <HAL_GPIO_Init+0x334>)
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	43db      	mvns	r3, r3
 800831c:	69ba      	ldr	r2, [r7, #24]
 800831e:	4013      	ands	r3, r2
 8008320:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800832a:	2b00      	cmp	r3, #0
 800832c:	d003      	beq.n	8008336 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800832e:	69ba      	ldr	r2, [r7, #24]
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	4313      	orrs	r3, r2
 8008334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008336:	4a1d      	ldr	r2, [pc, #116]	; (80083ac <HAL_GPIO_Init+0x334>)
 8008338:	69bb      	ldr	r3, [r7, #24]
 800833a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800833c:	4b1b      	ldr	r3, [pc, #108]	; (80083ac <HAL_GPIO_Init+0x334>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	43db      	mvns	r3, r3
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	4013      	ands	r3, r2
 800834a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008354:	2b00      	cmp	r3, #0
 8008356:	d003      	beq.n	8008360 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008358:	69ba      	ldr	r2, [r7, #24]
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	4313      	orrs	r3, r2
 800835e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008360:	4a12      	ldr	r2, [pc, #72]	; (80083ac <HAL_GPIO_Init+0x334>)
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	3301      	adds	r3, #1
 800836a:	61fb      	str	r3, [r7, #28]
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	2b0f      	cmp	r3, #15
 8008370:	f67f ae90 	bls.w	8008094 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop
 8008378:	3724      	adds	r7, #36	; 0x24
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr
 8008382:	bf00      	nop
 8008384:	40023800 	.word	0x40023800
 8008388:	40013800 	.word	0x40013800
 800838c:	40020000 	.word	0x40020000
 8008390:	40020400 	.word	0x40020400
 8008394:	40020800 	.word	0x40020800
 8008398:	40020c00 	.word	0x40020c00
 800839c:	40021000 	.word	0x40021000
 80083a0:	40021400 	.word	0x40021400
 80083a4:	40021800 	.word	0x40021800
 80083a8:	40021c00 	.word	0x40021c00
 80083ac:	40013c00 	.word	0x40013c00

080083b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	691a      	ldr	r2, [r3, #16]
 80083c0:	887b      	ldrh	r3, [r7, #2]
 80083c2:	4013      	ands	r3, r2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d002      	beq.n	80083ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083c8:	2301      	movs	r3, #1
 80083ca:	73fb      	strb	r3, [r7, #15]
 80083cc:	e001      	b.n	80083d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083ce:	2300      	movs	r3, #0
 80083d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	460b      	mov	r3, r1
 80083ea:	807b      	strh	r3, [r7, #2]
 80083ec:	4613      	mov	r3, r2
 80083ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083f0:	787b      	ldrb	r3, [r7, #1]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d003      	beq.n	80083fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083f6:	887a      	ldrh	r2, [r7, #2]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083fc:	e003      	b.n	8008406 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083fe:	887b      	ldrh	r3, [r7, #2]
 8008400:	041a      	lsls	r2, r3, #16
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	619a      	str	r2, [r3, #24]
}
 8008406:	bf00      	nop
 8008408:	370c      	adds	r7, #12
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr

08008412 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008412:	b480      	push	{r7}
 8008414:	b085      	sub	sp, #20
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
 800841a:	460b      	mov	r3, r1
 800841c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008424:	887a      	ldrh	r2, [r7, #2]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	4013      	ands	r3, r2
 800842a:	041a      	lsls	r2, r3, #16
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	43d9      	mvns	r1, r3
 8008430:	887b      	ldrh	r3, [r7, #2]
 8008432:	400b      	ands	r3, r1
 8008434:	431a      	orrs	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	619a      	str	r2, [r3, #24]
}
 800843a:	bf00      	nop
 800843c:	3714      	adds	r7, #20
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr
	...

08008448 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	4603      	mov	r3, r0
 8008450:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008452:	4b08      	ldr	r3, [pc, #32]	; (8008474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008454:	695a      	ldr	r2, [r3, #20]
 8008456:	88fb      	ldrh	r3, [r7, #6]
 8008458:	4013      	ands	r3, r2
 800845a:	2b00      	cmp	r3, #0
 800845c:	d006      	beq.n	800846c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800845e:	4a05      	ldr	r2, [pc, #20]	; (8008474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008460:	88fb      	ldrh	r3, [r7, #6]
 8008462:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008464:	88fb      	ldrh	r3, [r7, #6]
 8008466:	4618      	mov	r0, r3
 8008468:	f7f9 fa34 	bl	80018d4 <HAL_GPIO_EXTI_Callback>
  }
}
 800846c:	bf00      	nop
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	40013c00 	.word	0x40013c00

08008478 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d101      	bne.n	800848a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	e12b      	b.n	80086e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008490:	b2db      	uxtb	r3, r3
 8008492:	2b00      	cmp	r3, #0
 8008494:	d106      	bne.n	80084a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f7f9 faec 	bl	8001a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2224      	movs	r2, #36	; 0x24
 80084a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f022 0201 	bic.w	r2, r2, #1
 80084ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80084dc:	f002 fe30 	bl	800b140 <HAL_RCC_GetPCLK1Freq>
 80084e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	4a81      	ldr	r2, [pc, #516]	; (80086ec <HAL_I2C_Init+0x274>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d807      	bhi.n	80084fc <HAL_I2C_Init+0x84>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4a80      	ldr	r2, [pc, #512]	; (80086f0 <HAL_I2C_Init+0x278>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	bf94      	ite	ls
 80084f4:	2301      	movls	r3, #1
 80084f6:	2300      	movhi	r3, #0
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	e006      	b.n	800850a <HAL_I2C_Init+0x92>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4a7d      	ldr	r2, [pc, #500]	; (80086f4 <HAL_I2C_Init+0x27c>)
 8008500:	4293      	cmp	r3, r2
 8008502:	bf94      	ite	ls
 8008504:	2301      	movls	r3, #1
 8008506:	2300      	movhi	r3, #0
 8008508:	b2db      	uxtb	r3, r3
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	e0e7      	b.n	80086e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	4a78      	ldr	r2, [pc, #480]	; (80086f8 <HAL_I2C_Init+0x280>)
 8008516:	fba2 2303 	umull	r2, r3, r2, r3
 800851a:	0c9b      	lsrs	r3, r3, #18
 800851c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	430a      	orrs	r2, r1
 8008530:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	4a6a      	ldr	r2, [pc, #424]	; (80086ec <HAL_I2C_Init+0x274>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d802      	bhi.n	800854c <HAL_I2C_Init+0xd4>
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	3301      	adds	r3, #1
 800854a:	e009      	b.n	8008560 <HAL_I2C_Init+0xe8>
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008552:	fb02 f303 	mul.w	r3, r2, r3
 8008556:	4a69      	ldr	r2, [pc, #420]	; (80086fc <HAL_I2C_Init+0x284>)
 8008558:	fba2 2303 	umull	r2, r3, r2, r3
 800855c:	099b      	lsrs	r3, r3, #6
 800855e:	3301      	adds	r3, #1
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	6812      	ldr	r2, [r2, #0]
 8008564:	430b      	orrs	r3, r1
 8008566:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	69db      	ldr	r3, [r3, #28]
 800856e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008572:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	495c      	ldr	r1, [pc, #368]	; (80086ec <HAL_I2C_Init+0x274>)
 800857c:	428b      	cmp	r3, r1
 800857e:	d819      	bhi.n	80085b4 <HAL_I2C_Init+0x13c>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	1e59      	subs	r1, r3, #1
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	005b      	lsls	r3, r3, #1
 800858a:	fbb1 f3f3 	udiv	r3, r1, r3
 800858e:	1c59      	adds	r1, r3, #1
 8008590:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008594:	400b      	ands	r3, r1
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00a      	beq.n	80085b0 <HAL_I2C_Init+0x138>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	1e59      	subs	r1, r3, #1
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	005b      	lsls	r3, r3, #1
 80085a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80085a8:	3301      	adds	r3, #1
 80085aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085ae:	e051      	b.n	8008654 <HAL_I2C_Init+0x1dc>
 80085b0:	2304      	movs	r3, #4
 80085b2:	e04f      	b.n	8008654 <HAL_I2C_Init+0x1dc>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d111      	bne.n	80085e0 <HAL_I2C_Init+0x168>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	1e58      	subs	r0, r3, #1
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6859      	ldr	r1, [r3, #4]
 80085c4:	460b      	mov	r3, r1
 80085c6:	005b      	lsls	r3, r3, #1
 80085c8:	440b      	add	r3, r1
 80085ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80085ce:	3301      	adds	r3, #1
 80085d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	bf0c      	ite	eq
 80085d8:	2301      	moveq	r3, #1
 80085da:	2300      	movne	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	e012      	b.n	8008606 <HAL_I2C_Init+0x18e>
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	1e58      	subs	r0, r3, #1
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6859      	ldr	r1, [r3, #4]
 80085e8:	460b      	mov	r3, r1
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	440b      	add	r3, r1
 80085ee:	0099      	lsls	r1, r3, #2
 80085f0:	440b      	add	r3, r1
 80085f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80085f6:	3301      	adds	r3, #1
 80085f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	bf0c      	ite	eq
 8008600:	2301      	moveq	r3, #1
 8008602:	2300      	movne	r3, #0
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <HAL_I2C_Init+0x196>
 800860a:	2301      	movs	r3, #1
 800860c:	e022      	b.n	8008654 <HAL_I2C_Init+0x1dc>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10e      	bne.n	8008634 <HAL_I2C_Init+0x1bc>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	1e58      	subs	r0, r3, #1
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6859      	ldr	r1, [r3, #4]
 800861e:	460b      	mov	r3, r1
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	440b      	add	r3, r1
 8008624:	fbb0 f3f3 	udiv	r3, r0, r3
 8008628:	3301      	adds	r3, #1
 800862a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800862e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008632:	e00f      	b.n	8008654 <HAL_I2C_Init+0x1dc>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	1e58      	subs	r0, r3, #1
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6859      	ldr	r1, [r3, #4]
 800863c:	460b      	mov	r3, r1
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	440b      	add	r3, r1
 8008642:	0099      	lsls	r1, r3, #2
 8008644:	440b      	add	r3, r1
 8008646:	fbb0 f3f3 	udiv	r3, r0, r3
 800864a:	3301      	adds	r3, #1
 800864c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008654:	6879      	ldr	r1, [r7, #4]
 8008656:	6809      	ldr	r1, [r1, #0]
 8008658:	4313      	orrs	r3, r2
 800865a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	69da      	ldr	r2, [r3, #28]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6a1b      	ldr	r3, [r3, #32]
 800866e:	431a      	orrs	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	430a      	orrs	r2, r1
 8008676:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008682:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	6911      	ldr	r1, [r2, #16]
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	68d2      	ldr	r2, [r2, #12]
 800868e:	4311      	orrs	r1, r2
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	6812      	ldr	r2, [r2, #0]
 8008694:	430b      	orrs	r3, r1
 8008696:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	695a      	ldr	r2, [r3, #20]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	699b      	ldr	r3, [r3, #24]
 80086aa:	431a      	orrs	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	430a      	orrs	r2, r1
 80086b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f042 0201 	orr.w	r2, r2, #1
 80086c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2220      	movs	r2, #32
 80086ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80086e0:	2300      	movs	r3, #0
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3710      	adds	r7, #16
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	000186a0 	.word	0x000186a0
 80086f0:	001e847f 	.word	0x001e847f
 80086f4:	003d08ff 	.word	0x003d08ff
 80086f8:	431bde83 	.word	0x431bde83
 80086fc:	10624dd3 	.word	0x10624dd3

08008700 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b088      	sub	sp, #32
 8008704:	af02      	add	r7, sp, #8
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	4608      	mov	r0, r1
 800870a:	4611      	mov	r1, r2
 800870c:	461a      	mov	r2, r3
 800870e:	4603      	mov	r3, r0
 8008710:	817b      	strh	r3, [r7, #10]
 8008712:	460b      	mov	r3, r1
 8008714:	813b      	strh	r3, [r7, #8]
 8008716:	4613      	mov	r3, r2
 8008718:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800871a:	f7fe fbd3 	bl	8006ec4 <HAL_GetTick>
 800871e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008726:	b2db      	uxtb	r3, r3
 8008728:	2b20      	cmp	r3, #32
 800872a:	f040 80d9 	bne.w	80088e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	9300      	str	r3, [sp, #0]
 8008732:	2319      	movs	r3, #25
 8008734:	2201      	movs	r2, #1
 8008736:	496d      	ldr	r1, [pc, #436]	; (80088ec <HAL_I2C_Mem_Write+0x1ec>)
 8008738:	68f8      	ldr	r0, [r7, #12]
 800873a:	f001 febd 	bl	800a4b8 <I2C_WaitOnFlagUntilTimeout>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d001      	beq.n	8008748 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008744:	2302      	movs	r3, #2
 8008746:	e0cc      	b.n	80088e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800874e:	2b01      	cmp	r3, #1
 8008750:	d101      	bne.n	8008756 <HAL_I2C_Mem_Write+0x56>
 8008752:	2302      	movs	r3, #2
 8008754:	e0c5      	b.n	80088e2 <HAL_I2C_Mem_Write+0x1e2>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 0301 	and.w	r3, r3, #1
 8008768:	2b01      	cmp	r3, #1
 800876a:	d007      	beq.n	800877c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f042 0201 	orr.w	r2, r2, #1
 800877a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800878a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2221      	movs	r2, #33	; 0x21
 8008790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2240      	movs	r2, #64	; 0x40
 8008798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6a3a      	ldr	r2, [r7, #32]
 80087a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80087ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087b2:	b29a      	uxth	r2, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	4a4d      	ldr	r2, [pc, #308]	; (80088f0 <HAL_I2C_Mem_Write+0x1f0>)
 80087bc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80087be:	88f8      	ldrh	r0, [r7, #6]
 80087c0:	893a      	ldrh	r2, [r7, #8]
 80087c2:	8979      	ldrh	r1, [r7, #10]
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	9301      	str	r3, [sp, #4]
 80087c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ca:	9300      	str	r3, [sp, #0]
 80087cc:	4603      	mov	r3, r0
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f001 fd34 	bl	800a23c <I2C_RequestMemoryWrite>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d052      	beq.n	8008880 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e081      	b.n	80088e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087de:	697a      	ldr	r2, [r7, #20]
 80087e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f001 ff3e 	bl	800a664 <I2C_WaitOnTXEFlagUntilTimeout>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00d      	beq.n	800880a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	2b04      	cmp	r3, #4
 80087f4:	d107      	bne.n	8008806 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008804:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e06b      	b.n	80088e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	781a      	ldrb	r2, [r3, #0]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881a:	1c5a      	adds	r2, r3, #1
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008824:	3b01      	subs	r3, #1
 8008826:	b29a      	uxth	r2, r3
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008830:	b29b      	uxth	r3, r3
 8008832:	3b01      	subs	r3, #1
 8008834:	b29a      	uxth	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	695b      	ldr	r3, [r3, #20]
 8008840:	f003 0304 	and.w	r3, r3, #4
 8008844:	2b04      	cmp	r3, #4
 8008846:	d11b      	bne.n	8008880 <HAL_I2C_Mem_Write+0x180>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800884c:	2b00      	cmp	r3, #0
 800884e:	d017      	beq.n	8008880 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008854:	781a      	ldrb	r2, [r3, #0]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008860:	1c5a      	adds	r2, r3, #1
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800886a:	3b01      	subs	r3, #1
 800886c:	b29a      	uxth	r2, r3
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008876:	b29b      	uxth	r3, r3
 8008878:	3b01      	subs	r3, #1
 800887a:	b29a      	uxth	r2, r3
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1aa      	bne.n	80087de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008888:	697a      	ldr	r2, [r7, #20]
 800888a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f001 ff2a 	bl	800a6e6 <I2C_WaitOnBTFFlagUntilTimeout>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00d      	beq.n	80088b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889c:	2b04      	cmp	r3, #4
 800889e:	d107      	bne.n	80088b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80088b0:	2301      	movs	r3, #1
 80088b2:	e016      	b.n	80088e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2220      	movs	r2, #32
 80088c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80088dc:	2300      	movs	r3, #0
 80088de:	e000      	b.n	80088e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80088e0:	2302      	movs	r3, #2
  }
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3718      	adds	r7, #24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	00100002 	.word	0x00100002
 80088f0:	ffff0000 	.word	0xffff0000

080088f4 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b087      	sub	sp, #28
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	4608      	mov	r0, r1
 80088fe:	4611      	mov	r1, r2
 8008900:	461a      	mov	r2, r3
 8008902:	4603      	mov	r3, r0
 8008904:	817b      	strh	r3, [r7, #10]
 8008906:	460b      	mov	r3, r1
 8008908:	813b      	strh	r3, [r7, #8]
 800890a:	4613      	mov	r3, r2
 800890c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800890e:	2300      	movs	r3, #0
 8008910:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008918:	b2db      	uxtb	r3, r3
 800891a:	2b20      	cmp	r3, #32
 800891c:	f040 809a 	bne.w	8008a54 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8008920:	4b50      	ldr	r3, [pc, #320]	; (8008a64 <HAL_I2C_Mem_Read_IT+0x170>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	08db      	lsrs	r3, r3, #3
 8008926:	4a50      	ldr	r2, [pc, #320]	; (8008a68 <HAL_I2C_Mem_Read_IT+0x174>)
 8008928:	fba2 2303 	umull	r2, r3, r2, r3
 800892c:	0a1a      	lsrs	r2, r3, #8
 800892e:	4613      	mov	r3, r2
 8008930:	009b      	lsls	r3, r3, #2
 8008932:	4413      	add	r3, r2
 8008934:	009a      	lsls	r2, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	3b01      	subs	r3, #1
 800893e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d116      	bne.n	8008974 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2220      	movs	r2, #32
 8008950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008960:	f043 0220 	orr.w	r2, r3, #32
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	e070      	b.n	8008a56 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	699b      	ldr	r3, [r3, #24]
 800897a:	f003 0302 	and.w	r3, r3, #2
 800897e:	2b02      	cmp	r3, #2
 8008980:	d0db      	beq.n	800893a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008988:	2b01      	cmp	r3, #1
 800898a:	d101      	bne.n	8008990 <HAL_I2C_Mem_Read_IT+0x9c>
 800898c:	2302      	movs	r3, #2
 800898e:	e062      	b.n	8008a56 <HAL_I2C_Mem_Read_IT+0x162>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d007      	beq.n	80089b6 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f042 0201 	orr.w	r2, r2, #1
 80089b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80089c4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2222      	movs	r2, #34	; 0x22
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2240      	movs	r2, #64	; 0x40
 80089d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6a3a      	ldr	r2, [r7, #32]
 80089e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80089e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	4a1d      	ldr	r2, [pc, #116]	; (8008a6c <HAL_I2C_Mem_Read_IT+0x178>)
 80089f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80089f8:	897a      	ldrh	r2, [r7, #10]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80089fe:	893a      	ldrh	r2, [r7, #8]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8008a04:	88fa      	ldrh	r2, [r7, #6]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a1e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a2e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d007      	beq.n	8008a50 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685a      	ldr	r2, [r3, #4]
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8008a4e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8008a50:	2300      	movs	r3, #0
 8008a52:	e000      	b.n	8008a56 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8008a54:	2302      	movs	r3, #2
  }
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	371c      	adds	r7, #28
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	20000008 	.word	0x20000008
 8008a68:	14f8b589 	.word	0x14f8b589
 8008a6c:	ffff0000 	.word	0xffff0000

08008a70 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b088      	sub	sp, #32
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a88:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a90:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a98:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008a9a:	7bfb      	ldrb	r3, [r7, #15]
 8008a9c:	2b10      	cmp	r3, #16
 8008a9e:	d003      	beq.n	8008aa8 <HAL_I2C_EV_IRQHandler+0x38>
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
 8008aa2:	2b40      	cmp	r3, #64	; 0x40
 8008aa4:	f040 80c1 	bne.w	8008c2a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	699b      	ldr	r3, [r3, #24]
 8008aae:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	f003 0301 	and.w	r3, r3, #1
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d10d      	bne.n	8008ade <HAL_I2C_EV_IRQHandler+0x6e>
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008ac8:	d003      	beq.n	8008ad2 <HAL_I2C_EV_IRQHandler+0x62>
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008ad0:	d101      	bne.n	8008ad6 <HAL_I2C_EV_IRQHandler+0x66>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e000      	b.n	8008ad8 <HAL_I2C_EV_IRQHandler+0x68>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	f000 8132 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	f003 0301 	and.w	r3, r3, #1
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00c      	beq.n	8008b02 <HAL_I2C_EV_IRQHandler+0x92>
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	0a5b      	lsrs	r3, r3, #9
 8008aec:	f003 0301 	and.w	r3, r3, #1
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d006      	beq.n	8008b02 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f001 fe98 	bl	800a82a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fd83 	bl	8009606 <I2C_Master_SB>
 8008b00:	e092      	b.n	8008c28 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	08db      	lsrs	r3, r3, #3
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d009      	beq.n	8008b22 <HAL_I2C_EV_IRQHandler+0xb2>
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	0a5b      	lsrs	r3, r3, #9
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 fdf9 	bl	8009712 <I2C_Master_ADD10>
 8008b20:	e082      	b.n	8008c28 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	085b      	lsrs	r3, r3, #1
 8008b26:	f003 0301 	and.w	r3, r3, #1
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d009      	beq.n	8008b42 <HAL_I2C_EV_IRQHandler+0xd2>
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	0a5b      	lsrs	r3, r3, #9
 8008b32:	f003 0301 	and.w	r3, r3, #1
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d003      	beq.n	8008b42 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 fe13 	bl	8009766 <I2C_Master_ADDR>
 8008b40:	e072      	b.n	8008c28 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	089b      	lsrs	r3, r3, #2
 8008b46:	f003 0301 	and.w	r3, r3, #1
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d03b      	beq.n	8008bc6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b5c:	f000 80f3 	beq.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	09db      	lsrs	r3, r3, #7
 8008b64:	f003 0301 	and.w	r3, r3, #1
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00f      	beq.n	8008b8c <HAL_I2C_EV_IRQHandler+0x11c>
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	0a9b      	lsrs	r3, r3, #10
 8008b70:	f003 0301 	and.w	r3, r3, #1
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d009      	beq.n	8008b8c <HAL_I2C_EV_IRQHandler+0x11c>
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	089b      	lsrs	r3, r3, #2
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d103      	bne.n	8008b8c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 f9f3 	bl	8008f70 <I2C_MasterTransmit_TXE>
 8008b8a:	e04d      	b.n	8008c28 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	089b      	lsrs	r3, r3, #2
 8008b90:	f003 0301 	and.w	r3, r3, #1
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f000 80d6 	beq.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	0a5b      	lsrs	r3, r3, #9
 8008b9e:	f003 0301 	and.w	r3, r3, #1
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f000 80cf 	beq.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
 8008baa:	2b21      	cmp	r3, #33	; 0x21
 8008bac:	d103      	bne.n	8008bb6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 fa7a 	bl	80090a8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008bb4:	e0c7      	b.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8008bb6:	7bfb      	ldrb	r3, [r7, #15]
 8008bb8:	2b40      	cmp	r3, #64	; 0x40
 8008bba:	f040 80c4 	bne.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fae8 	bl	8009194 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008bc4:	e0bf      	b.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bd4:	f000 80b7 	beq.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	099b      	lsrs	r3, r3, #6
 8008bdc:	f003 0301 	and.w	r3, r3, #1
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00f      	beq.n	8008c04 <HAL_I2C_EV_IRQHandler+0x194>
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	0a9b      	lsrs	r3, r3, #10
 8008be8:	f003 0301 	and.w	r3, r3, #1
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d009      	beq.n	8008c04 <HAL_I2C_EV_IRQHandler+0x194>
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	089b      	lsrs	r3, r3, #2
 8008bf4:	f003 0301 	and.w	r3, r3, #1
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d103      	bne.n	8008c04 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 fb5d 	bl	80092bc <I2C_MasterReceive_RXNE>
 8008c02:	e011      	b.n	8008c28 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	089b      	lsrs	r3, r3, #2
 8008c08:	f003 0301 	and.w	r3, r3, #1
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 809a 	beq.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	0a5b      	lsrs	r3, r3, #9
 8008c16:	f003 0301 	and.w	r3, r3, #1
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f000 8093 	beq.w	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 fc06 	bl	8009432 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c26:	e08e      	b.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008c28:	e08d      	b.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d004      	beq.n	8008c3c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	695b      	ldr	r3, [r3, #20]
 8008c38:	61fb      	str	r3, [r7, #28]
 8008c3a:	e007      	b.n	8008c4c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	085b      	lsrs	r3, r3, #1
 8008c50:	f003 0301 	and.w	r3, r3, #1
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d012      	beq.n	8008c7e <HAL_I2C_EV_IRQHandler+0x20e>
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	0a5b      	lsrs	r3, r3, #9
 8008c5c:	f003 0301 	and.w	r3, r3, #1
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d00c      	beq.n	8008c7e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d003      	beq.n	8008c74 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	699b      	ldr	r3, [r3, #24]
 8008c72:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008c74:	69b9      	ldr	r1, [r7, #24]
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 ffc4 	bl	8009c04 <I2C_Slave_ADDR>
 8008c7c:	e066      	b.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	091b      	lsrs	r3, r3, #4
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d009      	beq.n	8008c9e <HAL_I2C_EV_IRQHandler+0x22e>
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	0a5b      	lsrs	r3, r3, #9
 8008c8e:	f003 0301 	and.w	r3, r3, #1
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d003      	beq.n	8008c9e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 fffe 	bl	8009c98 <I2C_Slave_STOPF>
 8008c9c:	e056      	b.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008c9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ca0:	2b21      	cmp	r3, #33	; 0x21
 8008ca2:	d002      	beq.n	8008caa <HAL_I2C_EV_IRQHandler+0x23a>
 8008ca4:	7bbb      	ldrb	r3, [r7, #14]
 8008ca6:	2b29      	cmp	r3, #41	; 0x29
 8008ca8:	d125      	bne.n	8008cf6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	09db      	lsrs	r3, r3, #7
 8008cae:	f003 0301 	and.w	r3, r3, #1
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d00f      	beq.n	8008cd6 <HAL_I2C_EV_IRQHandler+0x266>
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	0a9b      	lsrs	r3, r3, #10
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d009      	beq.n	8008cd6 <HAL_I2C_EV_IRQHandler+0x266>
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	089b      	lsrs	r3, r3, #2
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d103      	bne.n	8008cd6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 feda 	bl	8009a88 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008cd4:	e039      	b.n	8008d4a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	089b      	lsrs	r3, r3, #2
 8008cda:	f003 0301 	and.w	r3, r3, #1
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d033      	beq.n	8008d4a <HAL_I2C_EV_IRQHandler+0x2da>
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	0a5b      	lsrs	r3, r3, #9
 8008ce6:	f003 0301 	and.w	r3, r3, #1
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d02d      	beq.n	8008d4a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 ff07 	bl	8009b02 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008cf4:	e029      	b.n	8008d4a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	099b      	lsrs	r3, r3, #6
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d00f      	beq.n	8008d22 <HAL_I2C_EV_IRQHandler+0x2b2>
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	0a9b      	lsrs	r3, r3, #10
 8008d06:	f003 0301 	and.w	r3, r3, #1
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d009      	beq.n	8008d22 <HAL_I2C_EV_IRQHandler+0x2b2>
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	089b      	lsrs	r3, r3, #2
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d103      	bne.n	8008d22 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 ff12 	bl	8009b44 <I2C_SlaveReceive_RXNE>
 8008d20:	e014      	b.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	089b      	lsrs	r3, r3, #2
 8008d26:	f003 0301 	and.w	r3, r3, #1
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d00e      	beq.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	0a5b      	lsrs	r3, r3, #9
 8008d32:	f003 0301 	and.w	r3, r3, #1
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d008      	beq.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 ff40 	bl	8009bc0 <I2C_SlaveReceive_BTF>
 8008d40:	e004      	b.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8008d42:	bf00      	nop
 8008d44:	e002      	b.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008d46:	bf00      	nop
 8008d48:	e000      	b.n	8008d4c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008d4a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008d4c:	3720      	adds	r7, #32
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b08a      	sub	sp, #40	; 0x28
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	695b      	ldr	r3, [r3, #20]
 8008d60:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d74:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008d76:	6a3b      	ldr	r3, [r7, #32]
 8008d78:	0a1b      	lsrs	r3, r3, #8
 8008d7a:	f003 0301 	and.w	r3, r3, #1
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00e      	beq.n	8008da0 <HAL_I2C_ER_IRQHandler+0x4e>
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	0a1b      	lsrs	r3, r3, #8
 8008d86:	f003 0301 	and.w	r3, r3, #1
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d008      	beq.n	8008da0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d90:	f043 0301 	orr.w	r3, r3, #1
 8008d94:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d9e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008da0:	6a3b      	ldr	r3, [r7, #32]
 8008da2:	0a5b      	lsrs	r3, r3, #9
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00e      	beq.n	8008dca <HAL_I2C_ER_IRQHandler+0x78>
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	0a1b      	lsrs	r3, r3, #8
 8008db0:	f003 0301 	and.w	r3, r3, #1
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d008      	beq.n	8008dca <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dba:	f043 0302 	orr.w	r3, r3, #2
 8008dbe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8008dc8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008dca:	6a3b      	ldr	r3, [r7, #32]
 8008dcc:	0a9b      	lsrs	r3, r3, #10
 8008dce:	f003 0301 	and.w	r3, r3, #1
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d03f      	beq.n	8008e56 <HAL_I2C_ER_IRQHandler+0x104>
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	0a1b      	lsrs	r3, r3, #8
 8008dda:	f003 0301 	and.w	r3, r3, #1
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d039      	beq.n	8008e56 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8008de2:	7efb      	ldrb	r3, [r7, #27]
 8008de4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008df4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dfa:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008dfc:	7ebb      	ldrb	r3, [r7, #26]
 8008dfe:	2b20      	cmp	r3, #32
 8008e00:	d112      	bne.n	8008e28 <HAL_I2C_ER_IRQHandler+0xd6>
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d10f      	bne.n	8008e28 <HAL_I2C_ER_IRQHandler+0xd6>
 8008e08:	7cfb      	ldrb	r3, [r7, #19]
 8008e0a:	2b21      	cmp	r3, #33	; 0x21
 8008e0c:	d008      	beq.n	8008e20 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008e0e:	7cfb      	ldrb	r3, [r7, #19]
 8008e10:	2b29      	cmp	r3, #41	; 0x29
 8008e12:	d005      	beq.n	8008e20 <HAL_I2C_ER_IRQHandler+0xce>
 8008e14:	7cfb      	ldrb	r3, [r7, #19]
 8008e16:	2b28      	cmp	r3, #40	; 0x28
 8008e18:	d106      	bne.n	8008e28 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2b21      	cmp	r3, #33	; 0x21
 8008e1e:	d103      	bne.n	8008e28 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f001 f869 	bl	8009ef8 <I2C_Slave_AF>
 8008e26:	e016      	b.n	8008e56 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e30:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8008e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e34:	f043 0304 	orr.w	r3, r3, #4
 8008e38:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008e3a:	7efb      	ldrb	r3, [r7, #27]
 8008e3c:	2b10      	cmp	r3, #16
 8008e3e:	d002      	beq.n	8008e46 <HAL_I2C_ER_IRQHandler+0xf4>
 8008e40:	7efb      	ldrb	r3, [r7, #27]
 8008e42:	2b40      	cmp	r3, #64	; 0x40
 8008e44:	d107      	bne.n	8008e56 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e54:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008e56:	6a3b      	ldr	r3, [r7, #32]
 8008e58:	0adb      	lsrs	r3, r3, #11
 8008e5a:	f003 0301 	and.w	r3, r3, #1
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d00e      	beq.n	8008e80 <HAL_I2C_ER_IRQHandler+0x12e>
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	0a1b      	lsrs	r3, r3, #8
 8008e66:	f003 0301 	and.w	r3, r3, #1
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d008      	beq.n	8008e80 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e70:	f043 0308 	orr.w	r3, r3, #8
 8008e74:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8008e7e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d008      	beq.n	8008e98 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8c:	431a      	orrs	r2, r3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f001 f8a0 	bl	8009fd8 <I2C_ITError>
  }
}
 8008e98:	bf00      	nop
 8008e9a:	3728      	adds	r7, #40	; 0x28
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008ea8:	bf00      	nop
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008ebc:	bf00      	nop
 8008ebe:	370c      	adds	r7, #12
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b083      	sub	sp, #12
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008ed0:	bf00      	nop
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008ee4:	bf00      	nop
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	460b      	mov	r3, r1
 8008efa:	70fb      	strb	r3, [r7, #3]
 8008efc:	4613      	mov	r3, r2
 8008efe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008f00:	bf00      	nop
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr

08008f0c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008f14:	bf00      	nop
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008f28:	bf00      	nop
 8008f2a:	370c      	adds	r7, #12
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f7e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f86:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f8c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d150      	bne.n	8009038 <I2C_MasterTransmit_TXE+0xc8>
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
 8008f98:	2b21      	cmp	r3, #33	; 0x21
 8008f9a:	d14d      	bne.n	8009038 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	2b08      	cmp	r3, #8
 8008fa0:	d01d      	beq.n	8008fde <I2C_MasterTransmit_TXE+0x6e>
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	d01a      	beq.n	8008fde <I2C_MasterTransmit_TXE+0x6e>
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008fae:	d016      	beq.n	8008fde <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	685a      	ldr	r2, [r3, #4]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008fbe:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2211      	movs	r2, #17
 8008fc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2220      	movs	r2, #32
 8008fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f7ff ff62 	bl	8008ea0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008fdc:	e060      	b.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	685a      	ldr	r2, [r3, #4]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008fec:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ffc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2220      	movs	r2, #32
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b40      	cmp	r3, #64	; 0x40
 8009016:	d107      	bne.n	8009028 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f7ff ff7d 	bl	8008f20 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8009026:	e03b      	b.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f7ff ff35 	bl	8008ea0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8009036:	e033      	b.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8009038:	7bfb      	ldrb	r3, [r7, #15]
 800903a:	2b21      	cmp	r3, #33	; 0x21
 800903c:	d005      	beq.n	800904a <I2C_MasterTransmit_TXE+0xda>
 800903e:	7bbb      	ldrb	r3, [r7, #14]
 8009040:	2b40      	cmp	r3, #64	; 0x40
 8009042:	d12d      	bne.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8009044:	7bfb      	ldrb	r3, [r7, #15]
 8009046:	2b22      	cmp	r3, #34	; 0x22
 8009048:	d12a      	bne.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800904e:	b29b      	uxth	r3, r3
 8009050:	2b00      	cmp	r3, #0
 8009052:	d108      	bne.n	8009066 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009062:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8009064:	e01c      	b.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b40      	cmp	r3, #64	; 0x40
 8009070:	d103      	bne.n	800907a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f88e 	bl	8009194 <I2C_MemoryTransmit_TXE_BTF>
}
 8009078:	e012      	b.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907e:	781a      	ldrb	r2, [r3, #0]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	1c5a      	adds	r2, r3, #1
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009094:	b29b      	uxth	r3, r3
 8009096:	3b01      	subs	r3, #1
 8009098:	b29a      	uxth	r2, r3
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800909e:	e7ff      	b.n	80090a0 <I2C_MasterTransmit_TXE+0x130>
 80090a0:	bf00      	nop
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	2b21      	cmp	r3, #33	; 0x21
 80090c0:	d164      	bne.n	800918c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d012      	beq.n	80090f2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d0:	781a      	ldrb	r2, [r3, #0]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090dc:	1c5a      	adds	r2, r3, #1
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	3b01      	subs	r3, #1
 80090ea:	b29a      	uxth	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80090f0:	e04c      	b.n	800918c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2b08      	cmp	r3, #8
 80090f6:	d01d      	beq.n	8009134 <I2C_MasterTransmit_BTF+0x8c>
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2b20      	cmp	r3, #32
 80090fc:	d01a      	beq.n	8009134 <I2C_MasterTransmit_BTF+0x8c>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009104:	d016      	beq.n	8009134 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	685a      	ldr	r2, [r3, #4]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009114:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2211      	movs	r2, #17
 800911a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2220      	movs	r2, #32
 8009128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f7ff feb7 	bl	8008ea0 <HAL_I2C_MasterTxCpltCallback>
}
 8009132:	e02b      	b.n	800918c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	685a      	ldr	r2, [r3, #4]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009142:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009152:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2220      	movs	r2, #32
 800915e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009168:	b2db      	uxtb	r3, r3
 800916a:	2b40      	cmp	r3, #64	; 0x40
 800916c:	d107      	bne.n	800917e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f7ff fed2 	bl	8008f20 <HAL_I2C_MemTxCpltCallback>
}
 800917c:	e006      	b.n	800918c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f7ff fe8a 	bl	8008ea0 <HAL_I2C_MasterTxCpltCallback>
}
 800918c:	bf00      	nop
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091a2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d11d      	bne.n	80091e8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d10b      	bne.n	80091cc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091b8:	b2da      	uxtb	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091c4:	1c9a      	adds	r2, r3, #2
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80091ca:	e073      	b.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	121b      	asrs	r3, r3, #8
 80091d4:	b2da      	uxtb	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091e0:	1c5a      	adds	r2, r3, #1
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80091e6:	e065      	b.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d10b      	bne.n	8009208 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091f4:	b2da      	uxtb	r2, r3
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009200:	1c5a      	adds	r2, r3, #1
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009206:	e055      	b.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800920c:	2b02      	cmp	r3, #2
 800920e:	d151      	bne.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8009210:	7bfb      	ldrb	r3, [r7, #15]
 8009212:	2b22      	cmp	r3, #34	; 0x22
 8009214:	d10d      	bne.n	8009232 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009224:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800922a:	1c5a      	adds	r2, r3, #1
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009230:	e040      	b.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009236:	b29b      	uxth	r3, r3
 8009238:	2b00      	cmp	r3, #0
 800923a:	d015      	beq.n	8009268 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800923c:	7bfb      	ldrb	r3, [r7, #15]
 800923e:	2b21      	cmp	r3, #33	; 0x21
 8009240:	d112      	bne.n	8009268 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009246:	781a      	ldrb	r2, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009252:	1c5a      	adds	r2, r3, #1
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800925c:	b29b      	uxth	r3, r3
 800925e:	3b01      	subs	r3, #1
 8009260:	b29a      	uxth	r2, r3
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8009266:	e025      	b.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800926c:	b29b      	uxth	r3, r3
 800926e:	2b00      	cmp	r3, #0
 8009270:	d120      	bne.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8009272:	7bfb      	ldrb	r3, [r7, #15]
 8009274:	2b21      	cmp	r3, #33	; 0x21
 8009276:	d11d      	bne.n	80092b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	685a      	ldr	r2, [r3, #4]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009286:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009296:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2220      	movs	r2, #32
 80092a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7ff fe36 	bl	8008f20 <HAL_I2C_MemTxCpltCallback>
}
 80092b4:	bf00      	nop
 80092b6:	3710      	adds	r7, #16
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	2b22      	cmp	r3, #34	; 0x22
 80092ce:	f040 80ac 	bne.w	800942a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	2b03      	cmp	r3, #3
 80092de:	d921      	bls.n	8009324 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	691a      	ldr	r2, [r3, #16]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ea:	b2d2      	uxtb	r2, r2
 80092ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f2:	1c5a      	adds	r2, r3, #1
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	b29a      	uxth	r2, r3
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800930a:	b29b      	uxth	r3, r3
 800930c:	2b03      	cmp	r3, #3
 800930e:	f040 808c 	bne.w	800942a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009320:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8009322:	e082      	b.n	800942a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009328:	2b02      	cmp	r3, #2
 800932a:	d075      	beq.n	8009418 <I2C_MasterReceive_RXNE+0x15c>
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2b01      	cmp	r3, #1
 8009330:	d002      	beq.n	8009338 <I2C_MasterReceive_RXNE+0x7c>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d16f      	bne.n	8009418 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f001 fa15 	bl	800a768 <I2C_WaitOnSTOPRequestThroughIT>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d142      	bne.n	80093ca <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009352:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009362:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	691a      	ldr	r2, [r3, #16]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936e:	b2d2      	uxtb	r2, r2
 8009370:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009376:	1c5a      	adds	r2, r3, #1
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009380:	b29b      	uxth	r3, r3
 8009382:	3b01      	subs	r3, #1
 8009384:	b29a      	uxth	r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2220      	movs	r2, #32
 800938e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b40      	cmp	r3, #64	; 0x40
 800939c:	d10a      	bne.n	80093b4 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f7ff fdc1 	bl	8008f34 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80093b2:	e03a      	b.n	800942a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2212      	movs	r2, #18
 80093c0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7ff fd76 	bl	8008eb4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80093c8:	e02f      	b.n	800942a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	685a      	ldr	r2, [r3, #4]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80093d8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	691a      	ldr	r2, [r3, #16]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e4:	b2d2      	uxtb	r2, r2
 80093e6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ec:	1c5a      	adds	r2, r3, #1
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	3b01      	subs	r3, #1
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2220      	movs	r2, #32
 8009404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f7ff fd99 	bl	8008f48 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009416:	e008      	b.n	800942a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685a      	ldr	r2, [r3, #4]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009426:	605a      	str	r2, [r3, #4]
}
 8009428:	e7ff      	b.n	800942a <I2C_MasterReceive_RXNE+0x16e>
 800942a:	bf00      	nop
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b084      	sub	sp, #16
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009444:	b29b      	uxth	r3, r3
 8009446:	2b04      	cmp	r3, #4
 8009448:	d11b      	bne.n	8009482 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	685a      	ldr	r2, [r3, #4]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009458:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	691a      	ldr	r2, [r3, #16]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009464:	b2d2      	uxtb	r2, r2
 8009466:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800946c:	1c5a      	adds	r2, r3, #1
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009476:	b29b      	uxth	r3, r3
 8009478:	3b01      	subs	r3, #1
 800947a:	b29a      	uxth	r2, r3
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8009480:	e0bd      	b.n	80095fe <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009486:	b29b      	uxth	r3, r3
 8009488:	2b03      	cmp	r3, #3
 800948a:	d129      	bne.n	80094e0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	685a      	ldr	r2, [r3, #4]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800949a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2b04      	cmp	r3, #4
 80094a0:	d00a      	beq.n	80094b8 <I2C_MasterReceive_BTF+0x86>
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2b02      	cmp	r3, #2
 80094a6:	d007      	beq.n	80094b8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094b6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	691a      	ldr	r2, [r3, #16]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094c2:	b2d2      	uxtb	r2, r2
 80094c4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ca:	1c5a      	adds	r2, r3, #1
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	3b01      	subs	r3, #1
 80094d8:	b29a      	uxth	r2, r3
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80094de:	e08e      	b.n	80095fe <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	d176      	bne.n	80095d8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d002      	beq.n	80094f6 <I2C_MasterReceive_BTF+0xc4>
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2b10      	cmp	r3, #16
 80094f4:	d108      	bne.n	8009508 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009504:	601a      	str	r2, [r3, #0]
 8009506:	e019      	b.n	800953c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b04      	cmp	r3, #4
 800950c:	d002      	beq.n	8009514 <I2C_MasterReceive_BTF+0xe2>
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2b02      	cmp	r3, #2
 8009512:	d108      	bne.n	8009526 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009522:	601a      	str	r2, [r3, #0]
 8009524:	e00a      	b.n	800953c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2b10      	cmp	r3, #16
 800952a:	d007      	beq.n	800953c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800953a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	691a      	ldr	r2, [r3, #16]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009546:	b2d2      	uxtb	r2, r2
 8009548:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954e:	1c5a      	adds	r2, r3, #1
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009558:	b29b      	uxth	r3, r3
 800955a:	3b01      	subs	r3, #1
 800955c:	b29a      	uxth	r2, r3
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	691a      	ldr	r2, [r3, #16]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956c:	b2d2      	uxtb	r2, r2
 800956e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009574:	1c5a      	adds	r2, r3, #1
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800957e:	b29b      	uxth	r3, r3
 8009580:	3b01      	subs	r3, #1
 8009582:	b29a      	uxth	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	685a      	ldr	r2, [r3, #4]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009596:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2220      	movs	r2, #32
 800959c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	2b40      	cmp	r3, #64	; 0x40
 80095aa:	d10a      	bne.n	80095c2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f7ff fcba 	bl	8008f34 <HAL_I2C_MemRxCpltCallback>
}
 80095c0:	e01d      	b.n	80095fe <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2212      	movs	r2, #18
 80095ce:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7ff fc6f 	bl	8008eb4 <HAL_I2C_MasterRxCpltCallback>
}
 80095d6:	e012      	b.n	80095fe <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	691a      	ldr	r2, [r3, #16]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e2:	b2d2      	uxtb	r2, r2
 80095e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ea:	1c5a      	adds	r2, r3, #1
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095f4:	b29b      	uxth	r3, r3
 80095f6:	3b01      	subs	r3, #1
 80095f8:	b29a      	uxth	r2, r3
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80095fe:	bf00      	nop
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8009606:	b480      	push	{r7}
 8009608:	b083      	sub	sp, #12
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b40      	cmp	r3, #64	; 0x40
 8009618:	d117      	bne.n	800964a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800961e:	2b00      	cmp	r3, #0
 8009620:	d109      	bne.n	8009636 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009626:	b2db      	uxtb	r3, r3
 8009628:	461a      	mov	r2, r3
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009632:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8009634:	e067      	b.n	8009706 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800963a:	b2db      	uxtb	r3, r3
 800963c:	f043 0301 	orr.w	r3, r3, #1
 8009640:	b2da      	uxtb	r2, r3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	611a      	str	r2, [r3, #16]
}
 8009648:	e05d      	b.n	8009706 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009652:	d133      	bne.n	80096bc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800965a:	b2db      	uxtb	r3, r3
 800965c:	2b21      	cmp	r3, #33	; 0x21
 800965e:	d109      	bne.n	8009674 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009664:	b2db      	uxtb	r3, r3
 8009666:	461a      	mov	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009670:	611a      	str	r2, [r3, #16]
 8009672:	e008      	b.n	8009686 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009678:	b2db      	uxtb	r3, r3
 800967a:	f043 0301 	orr.w	r3, r3, #1
 800967e:	b2da      	uxtb	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800968a:	2b00      	cmp	r3, #0
 800968c:	d004      	beq.n	8009698 <I2C_Master_SB+0x92>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009694:	2b00      	cmp	r3, #0
 8009696:	d108      	bne.n	80096aa <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800969c:	2b00      	cmp	r3, #0
 800969e:	d032      	beq.n	8009706 <I2C_Master_SB+0x100>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d02d      	beq.n	8009706 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	685a      	ldr	r2, [r3, #4]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096b8:	605a      	str	r2, [r3, #4]
}
 80096ba:	e024      	b.n	8009706 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10e      	bne.n	80096e2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096c8:	b29b      	uxth	r3, r3
 80096ca:	11db      	asrs	r3, r3, #7
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	f003 0306 	and.w	r3, r3, #6
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	f063 030f 	orn	r3, r3, #15
 80096d8:	b2da      	uxtb	r2, r3
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	611a      	str	r2, [r3, #16]
}
 80096e0:	e011      	b.n	8009706 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d10d      	bne.n	8009706 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	11db      	asrs	r3, r3, #7
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	f003 0306 	and.w	r3, r3, #6
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	f063 030e 	orn	r3, r3, #14
 80096fe:	b2da      	uxtb	r2, r3
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	611a      	str	r2, [r3, #16]
}
 8009706:	bf00      	nop
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr

08009712 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8009712:	b480      	push	{r7}
 8009714:	b083      	sub	sp, #12
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800971e:	b2da      	uxtb	r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800972a:	2b00      	cmp	r3, #0
 800972c:	d004      	beq.n	8009738 <I2C_Master_ADD10+0x26>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009734:	2b00      	cmp	r3, #0
 8009736:	d108      	bne.n	800974a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800973c:	2b00      	cmp	r3, #0
 800973e:	d00c      	beq.n	800975a <I2C_Master_ADD10+0x48>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009746:	2b00      	cmp	r3, #0
 8009748:	d007      	beq.n	800975a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	685a      	ldr	r2, [r3, #4]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009758:	605a      	str	r2, [r3, #4]
  }
}
 800975a:	bf00      	nop
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr

08009766 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8009766:	b480      	push	{r7}
 8009768:	b091      	sub	sp, #68	; 0x44
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009774:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800977c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009782:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b22      	cmp	r3, #34	; 0x22
 800978e:	f040 8169 	bne.w	8009a64 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10f      	bne.n	80097ba <I2C_Master_ADDR+0x54>
 800979a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800979e:	2b40      	cmp	r3, #64	; 0x40
 80097a0:	d10b      	bne.n	80097ba <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097a2:	2300      	movs	r3, #0
 80097a4:	633b      	str	r3, [r7, #48]	; 0x30
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	695b      	ldr	r3, [r3, #20]
 80097ac:	633b      	str	r3, [r7, #48]	; 0x30
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	699b      	ldr	r3, [r3, #24]
 80097b4:	633b      	str	r3, [r7, #48]	; 0x30
 80097b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b8:	e160      	b.n	8009a7c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d11d      	bne.n	80097fe <I2C_Master_ADDR+0x98>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80097ca:	d118      	bne.n	80097fe <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097cc:	2300      	movs	r3, #0
 80097ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097f0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097f6:	1c5a      	adds	r2, r3, #1
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	651a      	str	r2, [r3, #80]	; 0x50
 80097fc:	e13e      	b.n	8009a7c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009802:	b29b      	uxth	r3, r3
 8009804:	2b00      	cmp	r3, #0
 8009806:	d113      	bne.n	8009830 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009808:	2300      	movs	r3, #0
 800980a:	62bb      	str	r3, [r7, #40]	; 0x28
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	695b      	ldr	r3, [r3, #20]
 8009812:	62bb      	str	r3, [r7, #40]	; 0x28
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	699b      	ldr	r3, [r3, #24]
 800981a:	62bb      	str	r3, [r7, #40]	; 0x28
 800981c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800982c:	601a      	str	r2, [r3, #0]
 800982e:	e115      	b.n	8009a5c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009834:	b29b      	uxth	r3, r3
 8009836:	2b01      	cmp	r3, #1
 8009838:	f040 808a 	bne.w	8009950 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800983c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009842:	d137      	bne.n	80098b4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009852:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800985e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009862:	d113      	bne.n	800988c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009872:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009874:	2300      	movs	r3, #0
 8009876:	627b      	str	r3, [r7, #36]	; 0x24
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	695b      	ldr	r3, [r3, #20]
 800987e:	627b      	str	r3, [r7, #36]	; 0x24
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	627b      	str	r3, [r7, #36]	; 0x24
 8009888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800988a:	e0e7      	b.n	8009a5c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800988c:	2300      	movs	r3, #0
 800988e:	623b      	str	r3, [r7, #32]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	695b      	ldr	r3, [r3, #20]
 8009896:	623b      	str	r3, [r7, #32]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	699b      	ldr	r3, [r3, #24]
 800989e:	623b      	str	r3, [r7, #32]
 80098a0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098b0:	601a      	str	r2, [r3, #0]
 80098b2:	e0d3      	b.n	8009a5c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80098b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b6:	2b08      	cmp	r3, #8
 80098b8:	d02e      	beq.n	8009918 <I2C_Master_ADDR+0x1b2>
 80098ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098bc:	2b20      	cmp	r3, #32
 80098be:	d02b      	beq.n	8009918 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80098c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098c2:	2b12      	cmp	r3, #18
 80098c4:	d102      	bne.n	80098cc <I2C_Master_ADDR+0x166>
 80098c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d125      	bne.n	8009918 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80098cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ce:	2b04      	cmp	r3, #4
 80098d0:	d00e      	beq.n	80098f0 <I2C_Master_ADDR+0x18a>
 80098d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d4:	2b02      	cmp	r3, #2
 80098d6:	d00b      	beq.n	80098f0 <I2C_Master_ADDR+0x18a>
 80098d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098da:	2b10      	cmp	r3, #16
 80098dc:	d008      	beq.n	80098f0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098ec:	601a      	str	r2, [r3, #0]
 80098ee:	e007      	b.n	8009900 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	681a      	ldr	r2, [r3, #0]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80098fe:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009900:	2300      	movs	r3, #0
 8009902:	61fb      	str	r3, [r7, #28]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	695b      	ldr	r3, [r3, #20]
 800990a:	61fb      	str	r3, [r7, #28]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	61fb      	str	r3, [r7, #28]
 8009914:	69fb      	ldr	r3, [r7, #28]
 8009916:	e0a1      	b.n	8009a5c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681a      	ldr	r2, [r3, #0]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009926:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009928:	2300      	movs	r3, #0
 800992a:	61bb      	str	r3, [r7, #24]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	695b      	ldr	r3, [r3, #20]
 8009932:	61bb      	str	r3, [r7, #24]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	699b      	ldr	r3, [r3, #24]
 800993a:	61bb      	str	r3, [r7, #24]
 800993c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800994c:	601a      	str	r2, [r3, #0]
 800994e:	e085      	b.n	8009a5c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009954:	b29b      	uxth	r3, r3
 8009956:	2b02      	cmp	r3, #2
 8009958:	d14d      	bne.n	80099f6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800995a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995c:	2b04      	cmp	r3, #4
 800995e:	d016      	beq.n	800998e <I2C_Master_ADDR+0x228>
 8009960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009962:	2b02      	cmp	r3, #2
 8009964:	d013      	beq.n	800998e <I2C_Master_ADDR+0x228>
 8009966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009968:	2b10      	cmp	r3, #16
 800996a:	d010      	beq.n	800998e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	681a      	ldr	r2, [r3, #0]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800997a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800998a:	601a      	str	r2, [r3, #0]
 800998c:	e007      	b.n	800999e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800999c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80099a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099ac:	d117      	bne.n	80099de <I2C_Master_ADDR+0x278>
 80099ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099b4:	d00b      	beq.n	80099ce <I2C_Master_ADDR+0x268>
 80099b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d008      	beq.n	80099ce <I2C_Master_ADDR+0x268>
 80099bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099be:	2b08      	cmp	r3, #8
 80099c0:	d005      	beq.n	80099ce <I2C_Master_ADDR+0x268>
 80099c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c4:	2b10      	cmp	r3, #16
 80099c6:	d002      	beq.n	80099ce <I2C_Master_ADDR+0x268>
 80099c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ca:	2b20      	cmp	r3, #32
 80099cc:	d107      	bne.n	80099de <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	685a      	ldr	r2, [r3, #4]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80099dc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80099de:	2300      	movs	r3, #0
 80099e0:	617b      	str	r3, [r7, #20]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	617b      	str	r3, [r7, #20]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	699b      	ldr	r3, [r3, #24]
 80099f0:	617b      	str	r3, [r7, #20]
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	e032      	b.n	8009a5c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009a04:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a14:	d117      	bne.n	8009a46 <I2C_Master_ADDR+0x2e0>
 8009a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a18:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009a1c:	d00b      	beq.n	8009a36 <I2C_Master_ADDR+0x2d0>
 8009a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d008      	beq.n	8009a36 <I2C_Master_ADDR+0x2d0>
 8009a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a26:	2b08      	cmp	r3, #8
 8009a28:	d005      	beq.n	8009a36 <I2C_Master_ADDR+0x2d0>
 8009a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a2c:	2b10      	cmp	r3, #16
 8009a2e:	d002      	beq.n	8009a36 <I2C_Master_ADDR+0x2d0>
 8009a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a32:	2b20      	cmp	r3, #32
 8009a34:	d107      	bne.n	8009a46 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a44:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a46:	2300      	movs	r3, #0
 8009a48:	613b      	str	r3, [r7, #16]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	695b      	ldr	r3, [r3, #20]
 8009a50:	613b      	str	r3, [r7, #16]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	613b      	str	r3, [r7, #16]
 8009a5a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8009a62:	e00b      	b.n	8009a7c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a64:	2300      	movs	r3, #0
 8009a66:	60fb      	str	r3, [r7, #12]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	695b      	ldr	r3, [r3, #20]
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	699b      	ldr	r3, [r3, #24]
 8009a76:	60fb      	str	r3, [r7, #12]
 8009a78:	68fb      	ldr	r3, [r7, #12]
}
 8009a7a:	e7ff      	b.n	8009a7c <I2C_Master_ADDR+0x316>
 8009a7c:	bf00      	nop
 8009a7e:	3744      	adds	r7, #68	; 0x44
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr

08009a88 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a96:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d02b      	beq.n	8009afa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa6:	781a      	ldrb	r2, [r3, #0]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab2:	1c5a      	adds	r2, r3, #1
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	b29a      	uxth	r2, r3
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d114      	bne.n	8009afa <I2C_SlaveTransmit_TXE+0x72>
 8009ad0:	7bfb      	ldrb	r3, [r7, #15]
 8009ad2:	2b29      	cmp	r3, #41	; 0x29
 8009ad4:	d111      	bne.n	8009afa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	685a      	ldr	r2, [r3, #4]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ae4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2221      	movs	r2, #33	; 0x21
 8009aea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2228      	movs	r2, #40	; 0x28
 8009af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f7ff f9e7 	bl	8008ec8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009afa:	bf00      	nop
 8009afc:	3710      	adds	r7, #16
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8009b02:	b480      	push	{r7}
 8009b04:	b083      	sub	sp, #12
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d011      	beq.n	8009b38 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b18:	781a      	ldrb	r2, [r3, #0]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b24:	1c5a      	adds	r2, r3, #1
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	3b01      	subs	r3, #1
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8009b38:	bf00      	nop
 8009b3a:	370c      	adds	r7, #12
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr

08009b44 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b52:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d02c      	beq.n	8009bb8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	691a      	ldr	r2, [r3, #16]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b68:	b2d2      	uxtb	r2, r2
 8009b6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b70:	1c5a      	adds	r2, r3, #1
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b7a:	b29b      	uxth	r3, r3
 8009b7c:	3b01      	subs	r3, #1
 8009b7e:	b29a      	uxth	r2, r3
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d114      	bne.n	8009bb8 <I2C_SlaveReceive_RXNE+0x74>
 8009b8e:	7bfb      	ldrb	r3, [r7, #15]
 8009b90:	2b2a      	cmp	r3, #42	; 0x2a
 8009b92:	d111      	bne.n	8009bb8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	685a      	ldr	r2, [r3, #4]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ba2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2222      	movs	r2, #34	; 0x22
 8009ba8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2228      	movs	r2, #40	; 0x28
 8009bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f7ff f992 	bl	8008edc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009bb8:	bf00      	nop
 8009bba:	3710      	adds	r7, #16
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b083      	sub	sp, #12
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d012      	beq.n	8009bf8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	691a      	ldr	r2, [r3, #16]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bdc:	b2d2      	uxtb	r2, r2
 8009bde:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be4:	1c5a      	adds	r2, r3, #1
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	b29a      	uxth	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8009bf8:	bf00      	nop
 8009bfa:	370c      	adds	r7, #12
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c1e:	2b28      	cmp	r3, #40	; 0x28
 8009c20:	d127      	bne.n	8009c72 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	685a      	ldr	r2, [r3, #4]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c30:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	089b      	lsrs	r3, r3, #2
 8009c36:	f003 0301 	and.w	r3, r3, #1
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d101      	bne.n	8009c42 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	09db      	lsrs	r3, r3, #7
 8009c46:	f003 0301 	and.w	r3, r3, #1
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d103      	bne.n	8009c56 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	81bb      	strh	r3, [r7, #12]
 8009c54:	e002      	b.n	8009c5c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	699b      	ldr	r3, [r3, #24]
 8009c5a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009c64:	89ba      	ldrh	r2, [r7, #12]
 8009c66:	7bfb      	ldrb	r3, [r7, #15]
 8009c68:	4619      	mov	r1, r3
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f7ff f940 	bl	8008ef0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009c70:	e00e      	b.n	8009c90 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c72:	2300      	movs	r3, #0
 8009c74:	60bb      	str	r3, [r7, #8]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	695b      	ldr	r3, [r3, #20]
 8009c7c:	60bb      	str	r3, [r7, #8]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	60bb      	str	r3, [r7, #8]
 8009c86:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8009c90:	bf00      	nop
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ca6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	685a      	ldr	r2, [r3, #4]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009cb6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8009cb8:	2300      	movs	r3, #0
 8009cba:	60bb      	str	r3, [r7, #8]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	695b      	ldr	r3, [r3, #20]
 8009cc2:	60bb      	str	r3, [r7, #8]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	681a      	ldr	r2, [r3, #0]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f042 0201 	orr.w	r2, r2, #1
 8009cd2:	601a      	str	r2, [r3, #0]
 8009cd4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ce4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	685b      	ldr	r3, [r3, #4]
 8009cec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cf4:	d172      	bne.n	8009ddc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009cf6:	7bfb      	ldrb	r3, [r7, #15]
 8009cf8:	2b22      	cmp	r3, #34	; 0x22
 8009cfa:	d002      	beq.n	8009d02 <I2C_Slave_STOPF+0x6a>
 8009cfc:	7bfb      	ldrb	r3, [r7, #15]
 8009cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8009d00:	d135      	bne.n	8009d6e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	b29a      	uxth	r2, r3
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d005      	beq.n	8009d26 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1e:	f043 0204 	orr.w	r2, r3, #4
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	685a      	ldr	r2, [r3, #4]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009d34:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fe f8dc 	bl	8007ef8 <HAL_DMA_GetState>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d049      	beq.n	8009dda <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d4a:	4a69      	ldr	r2, [pc, #420]	; (8009ef0 <I2C_Slave_STOPF+0x258>)
 8009d4c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d52:	4618      	mov	r0, r3
 8009d54:	f7fd ff24 	bl	8007ba0 <HAL_DMA_Abort_IT>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d03d      	beq.n	8009dda <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009d68:	4610      	mov	r0, r2
 8009d6a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009d6c:	e035      	b.n	8009dda <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	b29a      	uxth	r2, r3
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d005      	beq.n	8009d92 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d8a:	f043 0204 	orr.w	r2, r3, #4
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	685a      	ldr	r2, [r3, #4]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009da0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7fe f8a6 	bl	8007ef8 <HAL_DMA_GetState>
 8009dac:	4603      	mov	r3, r0
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d014      	beq.n	8009ddc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009db6:	4a4e      	ldr	r2, [pc, #312]	; (8009ef0 <I2C_Slave_STOPF+0x258>)
 8009db8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7fd feee 	bl	8007ba0 <HAL_DMA_Abort_IT>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d008      	beq.n	8009ddc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009dd0:	687a      	ldr	r2, [r7, #4]
 8009dd2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	4798      	blx	r3
 8009dd8:	e000      	b.n	8009ddc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009dda:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d03e      	beq.n	8009e64 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	695b      	ldr	r3, [r3, #20]
 8009dec:	f003 0304 	and.w	r3, r3, #4
 8009df0:	2b04      	cmp	r3, #4
 8009df2:	d112      	bne.n	8009e1a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	691a      	ldr	r2, [r3, #16]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfe:	b2d2      	uxtb	r2, r2
 8009e00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e06:	1c5a      	adds	r2, r3, #1
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e10:	b29b      	uxth	r3, r3
 8009e12:	3b01      	subs	r3, #1
 8009e14:	b29a      	uxth	r2, r3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	695b      	ldr	r3, [r3, #20]
 8009e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e24:	2b40      	cmp	r3, #64	; 0x40
 8009e26:	d112      	bne.n	8009e4e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	691a      	ldr	r2, [r3, #16]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e32:	b2d2      	uxtb	r2, r2
 8009e34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	3b01      	subs	r3, #1
 8009e48:	b29a      	uxth	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e52:	b29b      	uxth	r3, r3
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d005      	beq.n	8009e64 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e5c:	f043 0204 	orr.w	r2, r3, #4
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d003      	beq.n	8009e74 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f000 f8b3 	bl	8009fd8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009e72:	e039      	b.n	8009ee8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009e74:	7bfb      	ldrb	r3, [r7, #15]
 8009e76:	2b2a      	cmp	r3, #42	; 0x2a
 8009e78:	d109      	bne.n	8009e8e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2228      	movs	r2, #40	; 0x28
 8009e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f7ff f827 	bl	8008edc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	2b28      	cmp	r3, #40	; 0x28
 8009e98:	d111      	bne.n	8009ebe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a15      	ldr	r2, [pc, #84]	; (8009ef4 <I2C_Slave_STOPF+0x25c>)
 8009e9e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2220      	movs	r2, #32
 8009eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f7ff f828 	bl	8008f0c <HAL_I2C_ListenCpltCallback>
}
 8009ebc:	e014      	b.n	8009ee8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ec2:	2b22      	cmp	r3, #34	; 0x22
 8009ec4:	d002      	beq.n	8009ecc <I2C_Slave_STOPF+0x234>
 8009ec6:	7bfb      	ldrb	r3, [r7, #15]
 8009ec8:	2b22      	cmp	r3, #34	; 0x22
 8009eca:	d10d      	bne.n	8009ee8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2220      	movs	r2, #32
 8009ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2200      	movs	r2, #0
 8009ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f7fe fffa 	bl	8008edc <HAL_I2C_SlaveRxCpltCallback>
}
 8009ee8:	bf00      	nop
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}
 8009ef0:	0800a369 	.word	0x0800a369
 8009ef4:	ffff0000 	.word	0xffff0000

08009ef8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f06:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f0c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	2b08      	cmp	r3, #8
 8009f12:	d002      	beq.n	8009f1a <I2C_Slave_AF+0x22>
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	2b20      	cmp	r3, #32
 8009f18:	d129      	bne.n	8009f6e <I2C_Slave_AF+0x76>
 8009f1a:	7bfb      	ldrb	r3, [r7, #15]
 8009f1c:	2b28      	cmp	r3, #40	; 0x28
 8009f1e:	d126      	bne.n	8009f6e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	4a2c      	ldr	r2, [pc, #176]	; (8009fd4 <I2C_Slave_AF+0xdc>)
 8009f24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	685a      	ldr	r2, [r3, #4]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009f34:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f3e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f4e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2220      	movs	r2, #32
 8009f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f7fe ffd0 	bl	8008f0c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009f6c:	e02e      	b.n	8009fcc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009f6e:	7bfb      	ldrb	r3, [r7, #15]
 8009f70:	2b21      	cmp	r3, #33	; 0x21
 8009f72:	d126      	bne.n	8009fc2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	4a17      	ldr	r2, [pc, #92]	; (8009fd4 <I2C_Slave_AF+0xdc>)
 8009f78:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2221      	movs	r2, #33	; 0x21
 8009f7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2220      	movs	r2, #32
 8009f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	685a      	ldr	r2, [r3, #4]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009f9e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fa8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fb8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f7fe ff84 	bl	8008ec8 <HAL_I2C_SlaveTxCpltCallback>
}
 8009fc0:	e004      	b.n	8009fcc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fca:	615a      	str	r2, [r3, #20]
}
 8009fcc:	bf00      	nop
 8009fce:	3710      	adds	r7, #16
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	ffff0000 	.word	0xffff0000

08009fd8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b084      	sub	sp, #16
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fe6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009fee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009ff0:	7bbb      	ldrb	r3, [r7, #14]
 8009ff2:	2b10      	cmp	r3, #16
 8009ff4:	d002      	beq.n	8009ffc <I2C_ITError+0x24>
 8009ff6:	7bbb      	ldrb	r3, [r7, #14]
 8009ff8:	2b40      	cmp	r3, #64	; 0x40
 8009ffa:	d10a      	bne.n	800a012 <I2C_ITError+0x3a>
 8009ffc:	7bfb      	ldrb	r3, [r7, #15]
 8009ffe:	2b22      	cmp	r3, #34	; 0x22
 800a000:	d107      	bne.n	800a012 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	681a      	ldr	r2, [r3, #0]
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a010:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a012:	7bfb      	ldrb	r3, [r7, #15]
 800a014:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a018:	2b28      	cmp	r3, #40	; 0x28
 800a01a:	d107      	bne.n	800a02c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2228      	movs	r2, #40	; 0x28
 800a026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a02a:	e015      	b.n	800a058 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a036:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a03a:	d00a      	beq.n	800a052 <I2C_ITError+0x7a>
 800a03c:	7bfb      	ldrb	r3, [r7, #15]
 800a03e:	2b60      	cmp	r3, #96	; 0x60
 800a040:	d007      	beq.n	800a052 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2220      	movs	r2, #32
 800a046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a062:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a066:	d162      	bne.n	800a12e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	685a      	ldr	r2, [r3, #4]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a076:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a07c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a080:	b2db      	uxtb	r3, r3
 800a082:	2b01      	cmp	r3, #1
 800a084:	d020      	beq.n	800a0c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a08a:	4a6a      	ldr	r2, [pc, #424]	; (800a234 <I2C_ITError+0x25c>)
 800a08c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a092:	4618      	mov	r0, r3
 800a094:	f7fd fd84 	bl	8007ba0 <HAL_DMA_Abort_IT>
 800a098:	4603      	mov	r3, r0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f000 8089 	beq.w	800a1b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f022 0201 	bic.w	r2, r2, #1
 800a0ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2220      	movs	r2, #32
 800a0b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	4798      	blx	r3
 800a0c6:	e074      	b.n	800a1b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0cc:	4a59      	ldr	r2, [pc, #356]	; (800a234 <I2C_ITError+0x25c>)
 800a0ce:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7fd fd63 	bl	8007ba0 <HAL_DMA_Abort_IT>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d068      	beq.n	800a1b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	695b      	ldr	r3, [r3, #20]
 800a0e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ea:	2b40      	cmp	r3, #64	; 0x40
 800a0ec:	d10b      	bne.n	800a106 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	691a      	ldr	r2, [r3, #16]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0f8:	b2d2      	uxtb	r2, r2
 800a0fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a100:	1c5a      	adds	r2, r3, #1
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	681a      	ldr	r2, [r3, #0]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f022 0201 	bic.w	r2, r2, #1
 800a114:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2220      	movs	r2, #32
 800a11a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a124:	687a      	ldr	r2, [r7, #4]
 800a126:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a128:	4610      	mov	r0, r2
 800a12a:	4798      	blx	r3
 800a12c:	e041      	b.n	800a1b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a134:	b2db      	uxtb	r3, r3
 800a136:	2b60      	cmp	r3, #96	; 0x60
 800a138:	d125      	bne.n	800a186 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2220      	movs	r2, #32
 800a13e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	695b      	ldr	r3, [r3, #20]
 800a14e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a152:	2b40      	cmp	r3, #64	; 0x40
 800a154:	d10b      	bne.n	800a16e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	691a      	ldr	r2, [r3, #16]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a160:	b2d2      	uxtb	r2, r2
 800a162:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a168:	1c5a      	adds	r2, r3, #1
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	681a      	ldr	r2, [r3, #0]
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f022 0201 	bic.w	r2, r2, #1
 800a17c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7fe feec 	bl	8008f5c <HAL_I2C_AbortCpltCallback>
 800a184:	e015      	b.n	800a1b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	695b      	ldr	r3, [r3, #20]
 800a18c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a190:	2b40      	cmp	r3, #64	; 0x40
 800a192:	d10b      	bne.n	800a1ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	691a      	ldr	r2, [r3, #16]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19e:	b2d2      	uxtb	r2, r2
 800a1a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a6:	1c5a      	adds	r2, r3, #1
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f7fe fecb 	bl	8008f48 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	f003 0301 	and.w	r3, r3, #1
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d10e      	bne.n	800a1e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d109      	bne.n	800a1e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d104      	bne.n	800a1e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d007      	beq.n	800a1f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	685a      	ldr	r2, [r3, #4]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a1ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1fc:	f003 0304 	and.w	r3, r3, #4
 800a200:	2b04      	cmp	r3, #4
 800a202:	d113      	bne.n	800a22c <I2C_ITError+0x254>
 800a204:	7bfb      	ldrb	r3, [r7, #15]
 800a206:	2b28      	cmp	r3, #40	; 0x28
 800a208:	d110      	bne.n	800a22c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4a0a      	ldr	r2, [pc, #40]	; (800a238 <I2C_ITError+0x260>)
 800a20e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2220      	movs	r2, #32
 800a21a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f7fe fe70 	bl	8008f0c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a22c:	bf00      	nop
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	0800a369 	.word	0x0800a369
 800a238:	ffff0000 	.word	0xffff0000

0800a23c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b088      	sub	sp, #32
 800a240:	af02      	add	r7, sp, #8
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	4608      	mov	r0, r1
 800a246:	4611      	mov	r1, r2
 800a248:	461a      	mov	r2, r3
 800a24a:	4603      	mov	r3, r0
 800a24c:	817b      	strh	r3, [r7, #10]
 800a24e:	460b      	mov	r3, r1
 800a250:	813b      	strh	r3, [r7, #8]
 800a252:	4613      	mov	r3, r2
 800a254:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	681a      	ldr	r2, [r3, #0]
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a264:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a268:	9300      	str	r3, [sp, #0]
 800a26a:	6a3b      	ldr	r3, [r7, #32]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a272:	68f8      	ldr	r0, [r7, #12]
 800a274:	f000 f920 	bl	800a4b8 <I2C_WaitOnFlagUntilTimeout>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d00d      	beq.n	800a29a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a288:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a28c:	d103      	bne.n	800a296 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a294:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a296:	2303      	movs	r3, #3
 800a298:	e05f      	b.n	800a35a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a29a:	897b      	ldrh	r3, [r7, #10]
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	461a      	mov	r2, r3
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a2a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ac:	6a3a      	ldr	r2, [r7, #32]
 800a2ae:	492d      	ldr	r1, [pc, #180]	; (800a364 <I2C_RequestMemoryWrite+0x128>)
 800a2b0:	68f8      	ldr	r0, [r7, #12]
 800a2b2:	f000 f958 	bl	800a566 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d001      	beq.n	800a2c0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e04c      	b.n	800a35a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	617b      	str	r3, [r7, #20]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	695b      	ldr	r3, [r3, #20]
 800a2ca:	617b      	str	r3, [r7, #20]
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	699b      	ldr	r3, [r3, #24]
 800a2d2:	617b      	str	r3, [r7, #20]
 800a2d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2d8:	6a39      	ldr	r1, [r7, #32]
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f000 f9c2 	bl	800a664 <I2C_WaitOnTXEFlagUntilTimeout>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d00d      	beq.n	800a302 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ea:	2b04      	cmp	r3, #4
 800a2ec:	d107      	bne.n	800a2fe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a2fe:	2301      	movs	r3, #1
 800a300:	e02b      	b.n	800a35a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a302:	88fb      	ldrh	r3, [r7, #6]
 800a304:	2b01      	cmp	r3, #1
 800a306:	d105      	bne.n	800a314 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a308:	893b      	ldrh	r3, [r7, #8]
 800a30a:	b2da      	uxtb	r2, r3
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	611a      	str	r2, [r3, #16]
 800a312:	e021      	b.n	800a358 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a314:	893b      	ldrh	r3, [r7, #8]
 800a316:	0a1b      	lsrs	r3, r3, #8
 800a318:	b29b      	uxth	r3, r3
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a322:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a324:	6a39      	ldr	r1, [r7, #32]
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f000 f99c 	bl	800a664 <I2C_WaitOnTXEFlagUntilTimeout>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d00d      	beq.n	800a34e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a336:	2b04      	cmp	r3, #4
 800a338:	d107      	bne.n	800a34a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a348:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	e005      	b.n	800a35a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a34e:	893b      	ldrh	r3, [r7, #8]
 800a350:	b2da      	uxtb	r2, r3
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800a358:	2300      	movs	r3, #0
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3718      	adds	r7, #24
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	00010002 	.word	0x00010002

0800a368 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b086      	sub	sp, #24
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a370:	2300      	movs	r3, #0
 800a372:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a378:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a380:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800a382:	4b4b      	ldr	r3, [pc, #300]	; (800a4b0 <I2C_DMAAbort+0x148>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	08db      	lsrs	r3, r3, #3
 800a388:	4a4a      	ldr	r2, [pc, #296]	; (800a4b4 <I2C_DMAAbort+0x14c>)
 800a38a:	fba2 2303 	umull	r2, r3, r2, r3
 800a38e:	0a1a      	lsrs	r2, r3, #8
 800a390:	4613      	mov	r3, r2
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	4413      	add	r3, r2
 800a396:	00da      	lsls	r2, r3, #3
 800a398:	1ad3      	subs	r3, r2, r3
 800a39a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d106      	bne.n	800a3b0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3a6:	f043 0220 	orr.w	r2, r3, #32
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800a3ae:	e00a      	b.n	800a3c6 <I2C_DMAAbort+0x5e>
    }
    count--;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a3c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c4:	d0ea      	beq.n	800a39c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d003      	beq.n	800a3d6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d003      	beq.n	800a3e6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	681a      	ldr	r2, [r3, #0]
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a3f4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a400:	2b00      	cmp	r3, #0
 800a402:	d003      	beq.n	800a40c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a408:	2200      	movs	r2, #0
 800a40a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a410:	2b00      	cmp	r3, #0
 800a412:	d003      	beq.n	800a41c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a418:	2200      	movs	r2, #0
 800a41a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f022 0201 	bic.w	r2, r2, #1
 800a42a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a432:	b2db      	uxtb	r3, r3
 800a434:	2b60      	cmp	r3, #96	; 0x60
 800a436:	d10e      	bne.n	800a456 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	2220      	movs	r2, #32
 800a43c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	2200      	movs	r2, #0
 800a444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	2200      	movs	r2, #0
 800a44c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a44e:	6978      	ldr	r0, [r7, #20]
 800a450:	f7fe fd84 	bl	8008f5c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a454:	e027      	b.n	800a4a6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a456:	7cfb      	ldrb	r3, [r7, #19]
 800a458:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a45c:	2b28      	cmp	r3, #40	; 0x28
 800a45e:	d117      	bne.n	800a490 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f042 0201 	orr.w	r2, r2, #1
 800a46e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a47e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	2200      	movs	r2, #0
 800a484:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	2228      	movs	r2, #40	; 0x28
 800a48a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a48e:	e007      	b.n	800a4a0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	2220      	movs	r2, #32
 800a494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	2200      	movs	r2, #0
 800a49c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800a4a0:	6978      	ldr	r0, [r7, #20]
 800a4a2:	f7fe fd51 	bl	8008f48 <HAL_I2C_ErrorCallback>
}
 800a4a6:	bf00      	nop
 800a4a8:	3718      	adds	r7, #24
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	20000008 	.word	0x20000008
 800a4b4:	14f8b589 	.word	0x14f8b589

0800a4b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	603b      	str	r3, [r7, #0]
 800a4c4:	4613      	mov	r3, r2
 800a4c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a4c8:	e025      	b.n	800a516 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4d0:	d021      	beq.n	800a516 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4d2:	f7fc fcf7 	bl	8006ec4 <HAL_GetTick>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	1ad3      	subs	r3, r2, r3
 800a4dc:	683a      	ldr	r2, [r7, #0]
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d302      	bcc.n	800a4e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d116      	bne.n	800a516 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2220      	movs	r2, #32
 800a4f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a502:	f043 0220 	orr.w	r2, r3, #32
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2200      	movs	r2, #0
 800a50e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a512:	2301      	movs	r3, #1
 800a514:	e023      	b.n	800a55e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	0c1b      	lsrs	r3, r3, #16
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	d10d      	bne.n	800a53c <I2C_WaitOnFlagUntilTimeout+0x84>
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	695b      	ldr	r3, [r3, #20]
 800a526:	43da      	mvns	r2, r3
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	4013      	ands	r3, r2
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	2b00      	cmp	r3, #0
 800a530:	bf0c      	ite	eq
 800a532:	2301      	moveq	r3, #1
 800a534:	2300      	movne	r3, #0
 800a536:	b2db      	uxtb	r3, r3
 800a538:	461a      	mov	r2, r3
 800a53a:	e00c      	b.n	800a556 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	699b      	ldr	r3, [r3, #24]
 800a542:	43da      	mvns	r2, r3
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	4013      	ands	r3, r2
 800a548:	b29b      	uxth	r3, r3
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	bf0c      	ite	eq
 800a54e:	2301      	moveq	r3, #1
 800a550:	2300      	movne	r3, #0
 800a552:	b2db      	uxtb	r3, r3
 800a554:	461a      	mov	r2, r3
 800a556:	79fb      	ldrb	r3, [r7, #7]
 800a558:	429a      	cmp	r2, r3
 800a55a:	d0b6      	beq.n	800a4ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a55c:	2300      	movs	r3, #0
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3710      	adds	r7, #16
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}

0800a566 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a566:	b580      	push	{r7, lr}
 800a568:	b084      	sub	sp, #16
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	60f8      	str	r0, [r7, #12]
 800a56e:	60b9      	str	r1, [r7, #8]
 800a570:	607a      	str	r2, [r7, #4]
 800a572:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a574:	e051      	b.n	800a61a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	695b      	ldr	r3, [r3, #20]
 800a57c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a584:	d123      	bne.n	800a5ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a594:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a59e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2220      	movs	r2, #32
 800a5aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ba:	f043 0204 	orr.w	r2, r3, #4
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	e046      	b.n	800a65c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d4:	d021      	beq.n	800a61a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5d6:	f7fc fc75 	bl	8006ec4 <HAL_GetTick>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	1ad3      	subs	r3, r2, r3
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d302      	bcc.n	800a5ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d116      	bne.n	800a61a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2220      	movs	r2, #32
 800a5f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a606:	f043 0220 	orr.w	r2, r3, #32
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a616:	2301      	movs	r3, #1
 800a618:	e020      	b.n	800a65c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	0c1b      	lsrs	r3, r3, #16
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	2b01      	cmp	r3, #1
 800a622:	d10c      	bne.n	800a63e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	695b      	ldr	r3, [r3, #20]
 800a62a:	43da      	mvns	r2, r3
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	4013      	ands	r3, r2
 800a630:	b29b      	uxth	r3, r3
 800a632:	2b00      	cmp	r3, #0
 800a634:	bf14      	ite	ne
 800a636:	2301      	movne	r3, #1
 800a638:	2300      	moveq	r3, #0
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	e00b      	b.n	800a656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	699b      	ldr	r3, [r3, #24]
 800a644:	43da      	mvns	r2, r3
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	4013      	ands	r3, r2
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	bf14      	ite	ne
 800a650:	2301      	movne	r3, #1
 800a652:	2300      	moveq	r3, #0
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b00      	cmp	r3, #0
 800a658:	d18d      	bne.n	800a576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a65a:	2300      	movs	r3, #0
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3710      	adds	r7, #16
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}

0800a664 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b084      	sub	sp, #16
 800a668:	af00      	add	r7, sp, #0
 800a66a:	60f8      	str	r0, [r7, #12]
 800a66c:	60b9      	str	r1, [r7, #8]
 800a66e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a670:	e02d      	b.n	800a6ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a672:	68f8      	ldr	r0, [r7, #12]
 800a674:	f000 f8aa 	bl	800a7cc <I2C_IsAcknowledgeFailed>
 800a678:	4603      	mov	r3, r0
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d001      	beq.n	800a682 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a67e:	2301      	movs	r3, #1
 800a680:	e02d      	b.n	800a6de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a688:	d021      	beq.n	800a6ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a68a:	f7fc fc1b 	bl	8006ec4 <HAL_GetTick>
 800a68e:	4602      	mov	r2, r0
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	1ad3      	subs	r3, r2, r3
 800a694:	68ba      	ldr	r2, [r7, #8]
 800a696:	429a      	cmp	r2, r3
 800a698:	d302      	bcc.n	800a6a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d116      	bne.n	800a6ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2220      	movs	r2, #32
 800a6aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ba:	f043 0220 	orr.w	r2, r3, #32
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e007      	b.n	800a6de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	695b      	ldr	r3, [r3, #20]
 800a6d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6d8:	2b80      	cmp	r3, #128	; 0x80
 800a6da:	d1ca      	bne.n	800a672 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a6dc:	2300      	movs	r3, #0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3710      	adds	r7, #16
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b084      	sub	sp, #16
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	60f8      	str	r0, [r7, #12]
 800a6ee:	60b9      	str	r1, [r7, #8]
 800a6f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a6f2:	e02d      	b.n	800a750 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a6f4:	68f8      	ldr	r0, [r7, #12]
 800a6f6:	f000 f869 	bl	800a7cc <I2C_IsAcknowledgeFailed>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d001      	beq.n	800a704 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a700:	2301      	movs	r3, #1
 800a702:	e02d      	b.n	800a760 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a70a:	d021      	beq.n	800a750 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a70c:	f7fc fbda 	bl	8006ec4 <HAL_GetTick>
 800a710:	4602      	mov	r2, r0
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	1ad3      	subs	r3, r2, r3
 800a716:	68ba      	ldr	r2, [r7, #8]
 800a718:	429a      	cmp	r2, r3
 800a71a:	d302      	bcc.n	800a722 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d116      	bne.n	800a750 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	2220      	movs	r2, #32
 800a72c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a73c:	f043 0220 	orr.w	r2, r3, #32
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2200      	movs	r2, #0
 800a748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a74c:	2301      	movs	r3, #1
 800a74e:	e007      	b.n	800a760 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	695b      	ldr	r3, [r3, #20]
 800a756:	f003 0304 	and.w	r3, r3, #4
 800a75a:	2b04      	cmp	r3, #4
 800a75c:	d1ca      	bne.n	800a6f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	4618      	mov	r0, r3
 800a762:	3710      	adds	r7, #16
 800a764:	46bd      	mov	sp, r7
 800a766:	bd80      	pop	{r7, pc}

0800a768 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800a768:	b480      	push	{r7}
 800a76a:	b085      	sub	sp, #20
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a770:	2300      	movs	r3, #0
 800a772:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800a774:	4b13      	ldr	r3, [pc, #76]	; (800a7c4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	08db      	lsrs	r3, r3, #3
 800a77a:	4a13      	ldr	r2, [pc, #76]	; (800a7c8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800a77c:	fba2 2303 	umull	r2, r3, r2, r3
 800a780:	0a1a      	lsrs	r2, r3, #8
 800a782:	4613      	mov	r3, r2
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	4413      	add	r3, r2
 800a788:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	3b01      	subs	r3, #1
 800a78e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d107      	bne.n	800a7a6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a79a:	f043 0220 	orr.w	r2, r3, #32
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	e008      	b.n	800a7b8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a7b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7b4:	d0e9      	beq.n	800a78a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800a7b6:	2300      	movs	r3, #0
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3714      	adds	r7, #20
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr
 800a7c4:	20000008 	.word	0x20000008
 800a7c8:	14f8b589 	.word	0x14f8b589

0800a7cc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	695b      	ldr	r3, [r3, #20]
 800a7da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7e2:	d11b      	bne.n	800a81c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a7ec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2220      	movs	r2, #32
 800a7f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a808:	f043 0204 	orr.w	r2, r3, #4
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	e000      	b.n	800a81e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a81c:	2300      	movs	r3, #0
}
 800a81e:	4618      	mov	r0, r3
 800a820:	370c      	adds	r7, #12
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr

0800a82a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a82a:	b480      	push	{r7}
 800a82c:	b083      	sub	sp, #12
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a836:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800a83a:	d103      	bne.n	800a844 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a842:	e007      	b.n	800a854 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a848:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800a84c:	d102      	bne.n	800a854 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2208      	movs	r2, #8
 800a852:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b086      	sub	sp, #24
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d101      	bne.n	800a872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a86e:	2301      	movs	r3, #1
 800a870:	e267      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f003 0301 	and.w	r3, r3, #1
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d075      	beq.n	800a96a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a87e:	4b88      	ldr	r3, [pc, #544]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a880:	689b      	ldr	r3, [r3, #8]
 800a882:	f003 030c 	and.w	r3, r3, #12
 800a886:	2b04      	cmp	r3, #4
 800a888:	d00c      	beq.n	800a8a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a88a:	4b85      	ldr	r3, [pc, #532]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a892:	2b08      	cmp	r3, #8
 800a894:	d112      	bne.n	800a8bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a896:	4b82      	ldr	r3, [pc, #520]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a89e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8a2:	d10b      	bne.n	800a8bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8a4:	4b7e      	ldr	r3, [pc, #504]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d05b      	beq.n	800a968 <HAL_RCC_OscConfig+0x108>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d157      	bne.n	800a968 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	e242      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8c4:	d106      	bne.n	800a8d4 <HAL_RCC_OscConfig+0x74>
 800a8c6:	4b76      	ldr	r3, [pc, #472]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a75      	ldr	r2, [pc, #468]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8d0:	6013      	str	r3, [r2, #0]
 800a8d2:	e01d      	b.n	800a910 <HAL_RCC_OscConfig+0xb0>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8dc:	d10c      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x98>
 800a8de:	4b70      	ldr	r3, [pc, #448]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a6f      	ldr	r2, [pc, #444]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8e8:	6013      	str	r3, [r2, #0]
 800a8ea:	4b6d      	ldr	r3, [pc, #436]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4a6c      	ldr	r2, [pc, #432]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8f4:	6013      	str	r3, [r2, #0]
 800a8f6:	e00b      	b.n	800a910 <HAL_RCC_OscConfig+0xb0>
 800a8f8:	4b69      	ldr	r3, [pc, #420]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a68      	ldr	r2, [pc, #416]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a8fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a902:	6013      	str	r3, [r2, #0]
 800a904:	4b66      	ldr	r3, [pc, #408]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	4a65      	ldr	r2, [pc, #404]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a90a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a90e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d013      	beq.n	800a940 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a918:	f7fc fad4 	bl	8006ec4 <HAL_GetTick>
 800a91c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a91e:	e008      	b.n	800a932 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a920:	f7fc fad0 	bl	8006ec4 <HAL_GetTick>
 800a924:	4602      	mov	r2, r0
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	1ad3      	subs	r3, r2, r3
 800a92a:	2b64      	cmp	r3, #100	; 0x64
 800a92c:	d901      	bls.n	800a932 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	e207      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a932:	4b5b      	ldr	r3, [pc, #364]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d0f0      	beq.n	800a920 <HAL_RCC_OscConfig+0xc0>
 800a93e:	e014      	b.n	800a96a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a940:	f7fc fac0 	bl	8006ec4 <HAL_GetTick>
 800a944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a946:	e008      	b.n	800a95a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a948:	f7fc fabc 	bl	8006ec4 <HAL_GetTick>
 800a94c:	4602      	mov	r2, r0
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	1ad3      	subs	r3, r2, r3
 800a952:	2b64      	cmp	r3, #100	; 0x64
 800a954:	d901      	bls.n	800a95a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a956:	2303      	movs	r3, #3
 800a958:	e1f3      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a95a:	4b51      	ldr	r3, [pc, #324]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a962:	2b00      	cmp	r3, #0
 800a964:	d1f0      	bne.n	800a948 <HAL_RCC_OscConfig+0xe8>
 800a966:	e000      	b.n	800a96a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f003 0302 	and.w	r3, r3, #2
 800a972:	2b00      	cmp	r3, #0
 800a974:	d063      	beq.n	800aa3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a976:	4b4a      	ldr	r3, [pc, #296]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a978:	689b      	ldr	r3, [r3, #8]
 800a97a:	f003 030c 	and.w	r3, r3, #12
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d00b      	beq.n	800a99a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a982:	4b47      	ldr	r3, [pc, #284]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a98a:	2b08      	cmp	r3, #8
 800a98c:	d11c      	bne.n	800a9c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a98e:	4b44      	ldr	r3, [pc, #272]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a996:	2b00      	cmp	r3, #0
 800a998:	d116      	bne.n	800a9c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a99a:	4b41      	ldr	r3, [pc, #260]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f003 0302 	and.w	r3, r3, #2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d005      	beq.n	800a9b2 <HAL_RCC_OscConfig+0x152>
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	d001      	beq.n	800a9b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	e1c7      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9b2:	4b3b      	ldr	r3, [pc, #236]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	691b      	ldr	r3, [r3, #16]
 800a9be:	00db      	lsls	r3, r3, #3
 800a9c0:	4937      	ldr	r1, [pc, #220]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9c6:	e03a      	b.n	800aa3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d020      	beq.n	800aa12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a9d0:	4b34      	ldr	r3, [pc, #208]	; (800aaa4 <HAL_RCC_OscConfig+0x244>)
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9d6:	f7fc fa75 	bl	8006ec4 <HAL_GetTick>
 800a9da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9dc:	e008      	b.n	800a9f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a9de:	f7fc fa71 	bl	8006ec4 <HAL_GetTick>
 800a9e2:	4602      	mov	r2, r0
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	1ad3      	subs	r3, r2, r3
 800a9e8:	2b02      	cmp	r3, #2
 800a9ea:	d901      	bls.n	800a9f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	e1a8      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9f0:	4b2b      	ldr	r3, [pc, #172]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 0302 	and.w	r3, r3, #2
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d0f0      	beq.n	800a9de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9fc:	4b28      	ldr	r3, [pc, #160]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	691b      	ldr	r3, [r3, #16]
 800aa08:	00db      	lsls	r3, r3, #3
 800aa0a:	4925      	ldr	r1, [pc, #148]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	600b      	str	r3, [r1, #0]
 800aa10:	e015      	b.n	800aa3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa12:	4b24      	ldr	r3, [pc, #144]	; (800aaa4 <HAL_RCC_OscConfig+0x244>)
 800aa14:	2200      	movs	r2, #0
 800aa16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa18:	f7fc fa54 	bl	8006ec4 <HAL_GetTick>
 800aa1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa1e:	e008      	b.n	800aa32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa20:	f7fc fa50 	bl	8006ec4 <HAL_GetTick>
 800aa24:	4602      	mov	r2, r0
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	1ad3      	subs	r3, r2, r3
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d901      	bls.n	800aa32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	e187      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa32:	4b1b      	ldr	r3, [pc, #108]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 0302 	and.w	r3, r3, #2
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d1f0      	bne.n	800aa20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f003 0308 	and.w	r3, r3, #8
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d036      	beq.n	800aab8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	695b      	ldr	r3, [r3, #20]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d016      	beq.n	800aa80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aa52:	4b15      	ldr	r3, [pc, #84]	; (800aaa8 <HAL_RCC_OscConfig+0x248>)
 800aa54:	2201      	movs	r2, #1
 800aa56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa58:	f7fc fa34 	bl	8006ec4 <HAL_GetTick>
 800aa5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa5e:	e008      	b.n	800aa72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa60:	f7fc fa30 	bl	8006ec4 <HAL_GetTick>
 800aa64:	4602      	mov	r2, r0
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	1ad3      	subs	r3, r2, r3
 800aa6a:	2b02      	cmp	r3, #2
 800aa6c:	d901      	bls.n	800aa72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800aa6e:	2303      	movs	r3, #3
 800aa70:	e167      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa72:	4b0b      	ldr	r3, [pc, #44]	; (800aaa0 <HAL_RCC_OscConfig+0x240>)
 800aa74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa76:	f003 0302 	and.w	r3, r3, #2
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d0f0      	beq.n	800aa60 <HAL_RCC_OscConfig+0x200>
 800aa7e:	e01b      	b.n	800aab8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa80:	4b09      	ldr	r3, [pc, #36]	; (800aaa8 <HAL_RCC_OscConfig+0x248>)
 800aa82:	2200      	movs	r2, #0
 800aa84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aa86:	f7fc fa1d 	bl	8006ec4 <HAL_GetTick>
 800aa8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aa8c:	e00e      	b.n	800aaac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa8e:	f7fc fa19 	bl	8006ec4 <HAL_GetTick>
 800aa92:	4602      	mov	r2, r0
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	1ad3      	subs	r3, r2, r3
 800aa98:	2b02      	cmp	r3, #2
 800aa9a:	d907      	bls.n	800aaac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	e150      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
 800aaa0:	40023800 	.word	0x40023800
 800aaa4:	42470000 	.word	0x42470000
 800aaa8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aaac:	4b88      	ldr	r3, [pc, #544]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800aaae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aab0:	f003 0302 	and.w	r3, r3, #2
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d1ea      	bne.n	800aa8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f003 0304 	and.w	r3, r3, #4
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	f000 8097 	beq.w	800abf4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aac6:	2300      	movs	r3, #0
 800aac8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aaca:	4b81      	ldr	r3, [pc, #516]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800aacc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d10f      	bne.n	800aaf6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aad6:	2300      	movs	r3, #0
 800aad8:	60bb      	str	r3, [r7, #8]
 800aada:	4b7d      	ldr	r3, [pc, #500]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800aadc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aade:	4a7c      	ldr	r2, [pc, #496]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800aae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aae4:	6413      	str	r3, [r2, #64]	; 0x40
 800aae6:	4b7a      	ldr	r3, [pc, #488]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800aae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aaee:	60bb      	str	r3, [r7, #8]
 800aaf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aaf6:	4b77      	ldr	r3, [pc, #476]	; (800acd4 <HAL_RCC_OscConfig+0x474>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d118      	bne.n	800ab34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ab02:	4b74      	ldr	r3, [pc, #464]	; (800acd4 <HAL_RCC_OscConfig+0x474>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4a73      	ldr	r2, [pc, #460]	; (800acd4 <HAL_RCC_OscConfig+0x474>)
 800ab08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab0e:	f7fc f9d9 	bl	8006ec4 <HAL_GetTick>
 800ab12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab14:	e008      	b.n	800ab28 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab16:	f7fc f9d5 	bl	8006ec4 <HAL_GetTick>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	1ad3      	subs	r3, r2, r3
 800ab20:	2b02      	cmp	r3, #2
 800ab22:	d901      	bls.n	800ab28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800ab24:	2303      	movs	r3, #3
 800ab26:	e10c      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab28:	4b6a      	ldr	r3, [pc, #424]	; (800acd4 <HAL_RCC_OscConfig+0x474>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d0f0      	beq.n	800ab16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d106      	bne.n	800ab4a <HAL_RCC_OscConfig+0x2ea>
 800ab3c:	4b64      	ldr	r3, [pc, #400]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab40:	4a63      	ldr	r2, [pc, #396]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab42:	f043 0301 	orr.w	r3, r3, #1
 800ab46:	6713      	str	r3, [r2, #112]	; 0x70
 800ab48:	e01c      	b.n	800ab84 <HAL_RCC_OscConfig+0x324>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	2b05      	cmp	r3, #5
 800ab50:	d10c      	bne.n	800ab6c <HAL_RCC_OscConfig+0x30c>
 800ab52:	4b5f      	ldr	r3, [pc, #380]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab56:	4a5e      	ldr	r2, [pc, #376]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab58:	f043 0304 	orr.w	r3, r3, #4
 800ab5c:	6713      	str	r3, [r2, #112]	; 0x70
 800ab5e:	4b5c      	ldr	r3, [pc, #368]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab62:	4a5b      	ldr	r2, [pc, #364]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab64:	f043 0301 	orr.w	r3, r3, #1
 800ab68:	6713      	str	r3, [r2, #112]	; 0x70
 800ab6a:	e00b      	b.n	800ab84 <HAL_RCC_OscConfig+0x324>
 800ab6c:	4b58      	ldr	r3, [pc, #352]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab70:	4a57      	ldr	r2, [pc, #348]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab72:	f023 0301 	bic.w	r3, r3, #1
 800ab76:	6713      	str	r3, [r2, #112]	; 0x70
 800ab78:	4b55      	ldr	r3, [pc, #340]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab7c:	4a54      	ldr	r2, [pc, #336]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ab7e:	f023 0304 	bic.w	r3, r3, #4
 800ab82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d015      	beq.n	800abb8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab8c:	f7fc f99a 	bl	8006ec4 <HAL_GetTick>
 800ab90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ab92:	e00a      	b.n	800abaa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ab94:	f7fc f996 	bl	8006ec4 <HAL_GetTick>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	1ad3      	subs	r3, r2, r3
 800ab9e:	f241 3288 	movw	r2, #5000	; 0x1388
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d901      	bls.n	800abaa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e0cb      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800abaa:	4b49      	ldr	r3, [pc, #292]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800abac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abae:	f003 0302 	and.w	r3, r3, #2
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d0ee      	beq.n	800ab94 <HAL_RCC_OscConfig+0x334>
 800abb6:	e014      	b.n	800abe2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800abb8:	f7fc f984 	bl	8006ec4 <HAL_GetTick>
 800abbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abbe:	e00a      	b.n	800abd6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abc0:	f7fc f980 	bl	8006ec4 <HAL_GetTick>
 800abc4:	4602      	mov	r2, r0
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	1ad3      	subs	r3, r2, r3
 800abca:	f241 3288 	movw	r2, #5000	; 0x1388
 800abce:	4293      	cmp	r3, r2
 800abd0:	d901      	bls.n	800abd6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800abd2:	2303      	movs	r3, #3
 800abd4:	e0b5      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abd6:	4b3e      	ldr	r3, [pc, #248]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800abd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abda:	f003 0302 	and.w	r3, r3, #2
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1ee      	bne.n	800abc0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800abe2:	7dfb      	ldrb	r3, [r7, #23]
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d105      	bne.n	800abf4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800abe8:	4b39      	ldr	r3, [pc, #228]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800abea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abec:	4a38      	ldr	r2, [pc, #224]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800abee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800abf2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	f000 80a1 	beq.w	800ad40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800abfe:	4b34      	ldr	r3, [pc, #208]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	f003 030c 	and.w	r3, r3, #12
 800ac06:	2b08      	cmp	r3, #8
 800ac08:	d05c      	beq.n	800acc4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	699b      	ldr	r3, [r3, #24]
 800ac0e:	2b02      	cmp	r3, #2
 800ac10:	d141      	bne.n	800ac96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac12:	4b31      	ldr	r3, [pc, #196]	; (800acd8 <HAL_RCC_OscConfig+0x478>)
 800ac14:	2200      	movs	r2, #0
 800ac16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac18:	f7fc f954 	bl	8006ec4 <HAL_GetTick>
 800ac1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac1e:	e008      	b.n	800ac32 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac20:	f7fc f950 	bl	8006ec4 <HAL_GetTick>
 800ac24:	4602      	mov	r2, r0
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	d901      	bls.n	800ac32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800ac2e:	2303      	movs	r3, #3
 800ac30:	e087      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac32:	4b27      	ldr	r3, [pc, #156]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1f0      	bne.n	800ac20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	69da      	ldr	r2, [r3, #28]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a1b      	ldr	r3, [r3, #32]
 800ac46:	431a      	orrs	r2, r3
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac4c:	019b      	lsls	r3, r3, #6
 800ac4e:	431a      	orrs	r2, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac54:	085b      	lsrs	r3, r3, #1
 800ac56:	3b01      	subs	r3, #1
 800ac58:	041b      	lsls	r3, r3, #16
 800ac5a:	431a      	orrs	r2, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac60:	061b      	lsls	r3, r3, #24
 800ac62:	491b      	ldr	r1, [pc, #108]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ac64:	4313      	orrs	r3, r2
 800ac66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac68:	4b1b      	ldr	r3, [pc, #108]	; (800acd8 <HAL_RCC_OscConfig+0x478>)
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac6e:	f7fc f929 	bl	8006ec4 <HAL_GetTick>
 800ac72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac74:	e008      	b.n	800ac88 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac76:	f7fc f925 	bl	8006ec4 <HAL_GetTick>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	1ad3      	subs	r3, r2, r3
 800ac80:	2b02      	cmp	r3, #2
 800ac82:	d901      	bls.n	800ac88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ac84:	2303      	movs	r3, #3
 800ac86:	e05c      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac88:	4b11      	ldr	r3, [pc, #68]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d0f0      	beq.n	800ac76 <HAL_RCC_OscConfig+0x416>
 800ac94:	e054      	b.n	800ad40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac96:	4b10      	ldr	r3, [pc, #64]	; (800acd8 <HAL_RCC_OscConfig+0x478>)
 800ac98:	2200      	movs	r2, #0
 800ac9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac9c:	f7fc f912 	bl	8006ec4 <HAL_GetTick>
 800aca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aca2:	e008      	b.n	800acb6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aca4:	f7fc f90e 	bl	8006ec4 <HAL_GetTick>
 800aca8:	4602      	mov	r2, r0
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	1ad3      	subs	r3, r2, r3
 800acae:	2b02      	cmp	r3, #2
 800acb0:	d901      	bls.n	800acb6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800acb2:	2303      	movs	r3, #3
 800acb4:	e045      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acb6:	4b06      	ldr	r3, [pc, #24]	; (800acd0 <HAL_RCC_OscConfig+0x470>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d1f0      	bne.n	800aca4 <HAL_RCC_OscConfig+0x444>
 800acc2:	e03d      	b.n	800ad40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	699b      	ldr	r3, [r3, #24]
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d107      	bne.n	800acdc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	e038      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
 800acd0:	40023800 	.word	0x40023800
 800acd4:	40007000 	.word	0x40007000
 800acd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800acdc:	4b1b      	ldr	r3, [pc, #108]	; (800ad4c <HAL_RCC_OscConfig+0x4ec>)
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	699b      	ldr	r3, [r3, #24]
 800ace6:	2b01      	cmp	r3, #1
 800ace8:	d028      	beq.n	800ad3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d121      	bne.n	800ad3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d11a      	bne.n	800ad3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad06:	68fa      	ldr	r2, [r7, #12]
 800ad08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ad12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d111      	bne.n	800ad3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad22:	085b      	lsrs	r3, r3, #1
 800ad24:	3b01      	subs	r3, #1
 800ad26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d107      	bne.n	800ad3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d001      	beq.n	800ad40 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e000      	b.n	800ad42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ad40:	2300      	movs	r3, #0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3718      	adds	r7, #24
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	40023800 	.word	0x40023800

0800ad50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b084      	sub	sp, #16
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d101      	bne.n	800ad64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ad60:	2301      	movs	r3, #1
 800ad62:	e0cc      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ad64:	4b68      	ldr	r3, [pc, #416]	; (800af08 <HAL_RCC_ClockConfig+0x1b8>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 0307 	and.w	r3, r3, #7
 800ad6c:	683a      	ldr	r2, [r7, #0]
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d90c      	bls.n	800ad8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad72:	4b65      	ldr	r3, [pc, #404]	; (800af08 <HAL_RCC_ClockConfig+0x1b8>)
 800ad74:	683a      	ldr	r2, [r7, #0]
 800ad76:	b2d2      	uxtb	r2, r2
 800ad78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad7a:	4b63      	ldr	r3, [pc, #396]	; (800af08 <HAL_RCC_ClockConfig+0x1b8>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f003 0307 	and.w	r3, r3, #7
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d001      	beq.n	800ad8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e0b8      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f003 0302 	and.w	r3, r3, #2
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d020      	beq.n	800adda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 0304 	and.w	r3, r3, #4
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d005      	beq.n	800adb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ada4:	4b59      	ldr	r3, [pc, #356]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800ada6:	689b      	ldr	r3, [r3, #8]
 800ada8:	4a58      	ldr	r2, [pc, #352]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800adaa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800adae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f003 0308 	and.w	r3, r3, #8
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d005      	beq.n	800adc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800adbc:	4b53      	ldr	r3, [pc, #332]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	4a52      	ldr	r2, [pc, #328]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800adc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800adc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adc8:	4b50      	ldr	r3, [pc, #320]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800adca:	689b      	ldr	r3, [r3, #8]
 800adcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	494d      	ldr	r1, [pc, #308]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800add6:	4313      	orrs	r3, r2
 800add8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f003 0301 	and.w	r3, r3, #1
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d044      	beq.n	800ae70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	2b01      	cmp	r3, #1
 800adec:	d107      	bne.n	800adfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800adee:	4b47      	ldr	r3, [pc, #284]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d119      	bne.n	800ae2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800adfa:	2301      	movs	r3, #1
 800adfc:	e07f      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	2b02      	cmp	r3, #2
 800ae04:	d003      	beq.n	800ae0e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae0a:	2b03      	cmp	r3, #3
 800ae0c:	d107      	bne.n	800ae1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae0e:	4b3f      	ldr	r3, [pc, #252]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d109      	bne.n	800ae2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e06f      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae1e:	4b3b      	ldr	r3, [pc, #236]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f003 0302 	and.w	r3, r3, #2
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d101      	bne.n	800ae2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	e067      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ae2e:	4b37      	ldr	r3, [pc, #220]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	f023 0203 	bic.w	r2, r3, #3
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	4934      	ldr	r1, [pc, #208]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ae40:	f7fc f840 	bl	8006ec4 <HAL_GetTick>
 800ae44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae46:	e00a      	b.n	800ae5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae48:	f7fc f83c 	bl	8006ec4 <HAL_GetTick>
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	1ad3      	subs	r3, r2, r3
 800ae52:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d901      	bls.n	800ae5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	e04f      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae5e:	4b2b      	ldr	r3, [pc, #172]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800ae60:	689b      	ldr	r3, [r3, #8]
 800ae62:	f003 020c 	and.w	r2, r3, #12
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d1eb      	bne.n	800ae48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ae70:	4b25      	ldr	r3, [pc, #148]	; (800af08 <HAL_RCC_ClockConfig+0x1b8>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f003 0307 	and.w	r3, r3, #7
 800ae78:	683a      	ldr	r2, [r7, #0]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d20c      	bcs.n	800ae98 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae7e:	4b22      	ldr	r3, [pc, #136]	; (800af08 <HAL_RCC_ClockConfig+0x1b8>)
 800ae80:	683a      	ldr	r2, [r7, #0]
 800ae82:	b2d2      	uxtb	r2, r2
 800ae84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae86:	4b20      	ldr	r3, [pc, #128]	; (800af08 <HAL_RCC_ClockConfig+0x1b8>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	f003 0307 	and.w	r3, r3, #7
 800ae8e:	683a      	ldr	r2, [r7, #0]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d001      	beq.n	800ae98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	e032      	b.n	800aefe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f003 0304 	and.w	r3, r3, #4
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d008      	beq.n	800aeb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aea4:	4b19      	ldr	r3, [pc, #100]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	68db      	ldr	r3, [r3, #12]
 800aeb0:	4916      	ldr	r1, [pc, #88]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f003 0308 	and.w	r3, r3, #8
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d009      	beq.n	800aed6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aec2:	4b12      	ldr	r3, [pc, #72]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800aec4:	689b      	ldr	r3, [r3, #8]
 800aec6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	691b      	ldr	r3, [r3, #16]
 800aece:	00db      	lsls	r3, r3, #3
 800aed0:	490e      	ldr	r1, [pc, #56]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800aed2:	4313      	orrs	r3, r2
 800aed4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800aed6:	f000 f821 	bl	800af1c <HAL_RCC_GetSysClockFreq>
 800aeda:	4602      	mov	r2, r0
 800aedc:	4b0b      	ldr	r3, [pc, #44]	; (800af0c <HAL_RCC_ClockConfig+0x1bc>)
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	091b      	lsrs	r3, r3, #4
 800aee2:	f003 030f 	and.w	r3, r3, #15
 800aee6:	490a      	ldr	r1, [pc, #40]	; (800af10 <HAL_RCC_ClockConfig+0x1c0>)
 800aee8:	5ccb      	ldrb	r3, [r1, r3]
 800aeea:	fa22 f303 	lsr.w	r3, r2, r3
 800aeee:	4a09      	ldr	r2, [pc, #36]	; (800af14 <HAL_RCC_ClockConfig+0x1c4>)
 800aef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800aef2:	4b09      	ldr	r3, [pc, #36]	; (800af18 <HAL_RCC_ClockConfig+0x1c8>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4618      	mov	r0, r3
 800aef8:	f7f7 fdca 	bl	8002a90 <HAL_InitTick>

  return HAL_OK;
 800aefc:	2300      	movs	r3, #0
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3710      	adds	r7, #16
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	40023c00 	.word	0x40023c00
 800af0c:	40023800 	.word	0x40023800
 800af10:	08013088 	.word	0x08013088
 800af14:	20000008 	.word	0x20000008
 800af18:	2000000c 	.word	0x2000000c

0800af1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af20:	b094      	sub	sp, #80	; 0x50
 800af22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800af24:	2300      	movs	r3, #0
 800af26:	647b      	str	r3, [r7, #68]	; 0x44
 800af28:	2300      	movs	r3, #0
 800af2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af2c:	2300      	movs	r3, #0
 800af2e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800af30:	2300      	movs	r3, #0
 800af32:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af34:	4b79      	ldr	r3, [pc, #484]	; (800b11c <HAL_RCC_GetSysClockFreq+0x200>)
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	f003 030c 	and.w	r3, r3, #12
 800af3c:	2b08      	cmp	r3, #8
 800af3e:	d00d      	beq.n	800af5c <HAL_RCC_GetSysClockFreq+0x40>
 800af40:	2b08      	cmp	r3, #8
 800af42:	f200 80e1 	bhi.w	800b108 <HAL_RCC_GetSysClockFreq+0x1ec>
 800af46:	2b00      	cmp	r3, #0
 800af48:	d002      	beq.n	800af50 <HAL_RCC_GetSysClockFreq+0x34>
 800af4a:	2b04      	cmp	r3, #4
 800af4c:	d003      	beq.n	800af56 <HAL_RCC_GetSysClockFreq+0x3a>
 800af4e:	e0db      	b.n	800b108 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800af50:	4b73      	ldr	r3, [pc, #460]	; (800b120 <HAL_RCC_GetSysClockFreq+0x204>)
 800af52:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800af54:	e0db      	b.n	800b10e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800af56:	4b73      	ldr	r3, [pc, #460]	; (800b124 <HAL_RCC_GetSysClockFreq+0x208>)
 800af58:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800af5a:	e0d8      	b.n	800b10e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800af5c:	4b6f      	ldr	r3, [pc, #444]	; (800b11c <HAL_RCC_GetSysClockFreq+0x200>)
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800af64:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800af66:	4b6d      	ldr	r3, [pc, #436]	; (800b11c <HAL_RCC_GetSysClockFreq+0x200>)
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d063      	beq.n	800b03a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800af72:	4b6a      	ldr	r3, [pc, #424]	; (800b11c <HAL_RCC_GetSysClockFreq+0x200>)
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	099b      	lsrs	r3, r3, #6
 800af78:	2200      	movs	r2, #0
 800af7a:	63bb      	str	r3, [r7, #56]	; 0x38
 800af7c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800af7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af84:	633b      	str	r3, [r7, #48]	; 0x30
 800af86:	2300      	movs	r3, #0
 800af88:	637b      	str	r3, [r7, #52]	; 0x34
 800af8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800af8e:	4622      	mov	r2, r4
 800af90:	462b      	mov	r3, r5
 800af92:	f04f 0000 	mov.w	r0, #0
 800af96:	f04f 0100 	mov.w	r1, #0
 800af9a:	0159      	lsls	r1, r3, #5
 800af9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800afa0:	0150      	lsls	r0, r2, #5
 800afa2:	4602      	mov	r2, r0
 800afa4:	460b      	mov	r3, r1
 800afa6:	4621      	mov	r1, r4
 800afa8:	1a51      	subs	r1, r2, r1
 800afaa:	6139      	str	r1, [r7, #16]
 800afac:	4629      	mov	r1, r5
 800afae:	eb63 0301 	sbc.w	r3, r3, r1
 800afb2:	617b      	str	r3, [r7, #20]
 800afb4:	f04f 0200 	mov.w	r2, #0
 800afb8:	f04f 0300 	mov.w	r3, #0
 800afbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800afc0:	4659      	mov	r1, fp
 800afc2:	018b      	lsls	r3, r1, #6
 800afc4:	4651      	mov	r1, sl
 800afc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800afca:	4651      	mov	r1, sl
 800afcc:	018a      	lsls	r2, r1, #6
 800afce:	4651      	mov	r1, sl
 800afd0:	ebb2 0801 	subs.w	r8, r2, r1
 800afd4:	4659      	mov	r1, fp
 800afd6:	eb63 0901 	sbc.w	r9, r3, r1
 800afda:	f04f 0200 	mov.w	r2, #0
 800afde:	f04f 0300 	mov.w	r3, #0
 800afe2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800afe6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800afea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800afee:	4690      	mov	r8, r2
 800aff0:	4699      	mov	r9, r3
 800aff2:	4623      	mov	r3, r4
 800aff4:	eb18 0303 	adds.w	r3, r8, r3
 800aff8:	60bb      	str	r3, [r7, #8]
 800affa:	462b      	mov	r3, r5
 800affc:	eb49 0303 	adc.w	r3, r9, r3
 800b000:	60fb      	str	r3, [r7, #12]
 800b002:	f04f 0200 	mov.w	r2, #0
 800b006:	f04f 0300 	mov.w	r3, #0
 800b00a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800b00e:	4629      	mov	r1, r5
 800b010:	024b      	lsls	r3, r1, #9
 800b012:	4621      	mov	r1, r4
 800b014:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800b018:	4621      	mov	r1, r4
 800b01a:	024a      	lsls	r2, r1, #9
 800b01c:	4610      	mov	r0, r2
 800b01e:	4619      	mov	r1, r3
 800b020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b022:	2200      	movs	r2, #0
 800b024:	62bb      	str	r3, [r7, #40]	; 0x28
 800b026:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b028:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b02c:	f7f5 fe2c 	bl	8000c88 <__aeabi_uldivmod>
 800b030:	4602      	mov	r2, r0
 800b032:	460b      	mov	r3, r1
 800b034:	4613      	mov	r3, r2
 800b036:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b038:	e058      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b03a:	4b38      	ldr	r3, [pc, #224]	; (800b11c <HAL_RCC_GetSysClockFreq+0x200>)
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	099b      	lsrs	r3, r3, #6
 800b040:	2200      	movs	r2, #0
 800b042:	4618      	mov	r0, r3
 800b044:	4611      	mov	r1, r2
 800b046:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800b04a:	623b      	str	r3, [r7, #32]
 800b04c:	2300      	movs	r3, #0
 800b04e:	627b      	str	r3, [r7, #36]	; 0x24
 800b050:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800b054:	4642      	mov	r2, r8
 800b056:	464b      	mov	r3, r9
 800b058:	f04f 0000 	mov.w	r0, #0
 800b05c:	f04f 0100 	mov.w	r1, #0
 800b060:	0159      	lsls	r1, r3, #5
 800b062:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b066:	0150      	lsls	r0, r2, #5
 800b068:	4602      	mov	r2, r0
 800b06a:	460b      	mov	r3, r1
 800b06c:	4641      	mov	r1, r8
 800b06e:	ebb2 0a01 	subs.w	sl, r2, r1
 800b072:	4649      	mov	r1, r9
 800b074:	eb63 0b01 	sbc.w	fp, r3, r1
 800b078:	f04f 0200 	mov.w	r2, #0
 800b07c:	f04f 0300 	mov.w	r3, #0
 800b080:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b084:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b088:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b08c:	ebb2 040a 	subs.w	r4, r2, sl
 800b090:	eb63 050b 	sbc.w	r5, r3, fp
 800b094:	f04f 0200 	mov.w	r2, #0
 800b098:	f04f 0300 	mov.w	r3, #0
 800b09c:	00eb      	lsls	r3, r5, #3
 800b09e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b0a2:	00e2      	lsls	r2, r4, #3
 800b0a4:	4614      	mov	r4, r2
 800b0a6:	461d      	mov	r5, r3
 800b0a8:	4643      	mov	r3, r8
 800b0aa:	18e3      	adds	r3, r4, r3
 800b0ac:	603b      	str	r3, [r7, #0]
 800b0ae:	464b      	mov	r3, r9
 800b0b0:	eb45 0303 	adc.w	r3, r5, r3
 800b0b4:	607b      	str	r3, [r7, #4]
 800b0b6:	f04f 0200 	mov.w	r2, #0
 800b0ba:	f04f 0300 	mov.w	r3, #0
 800b0be:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b0c2:	4629      	mov	r1, r5
 800b0c4:	028b      	lsls	r3, r1, #10
 800b0c6:	4621      	mov	r1, r4
 800b0c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b0cc:	4621      	mov	r1, r4
 800b0ce:	028a      	lsls	r2, r1, #10
 800b0d0:	4610      	mov	r0, r2
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	61bb      	str	r3, [r7, #24]
 800b0da:	61fa      	str	r2, [r7, #28]
 800b0dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b0e0:	f7f5 fdd2 	bl	8000c88 <__aeabi_uldivmod>
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	460b      	mov	r3, r1
 800b0e8:	4613      	mov	r3, r2
 800b0ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b0ec:	4b0b      	ldr	r3, [pc, #44]	; (800b11c <HAL_RCC_GetSysClockFreq+0x200>)
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	0c1b      	lsrs	r3, r3, #16
 800b0f2:	f003 0303 	and.w	r3, r3, #3
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	005b      	lsls	r3, r3, #1
 800b0fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800b0fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b0fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b100:	fbb2 f3f3 	udiv	r3, r2, r3
 800b104:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b106:	e002      	b.n	800b10e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b108:	4b05      	ldr	r3, [pc, #20]	; (800b120 <HAL_RCC_GetSysClockFreq+0x204>)
 800b10a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b10c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b10e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800b110:	4618      	mov	r0, r3
 800b112:	3750      	adds	r7, #80	; 0x50
 800b114:	46bd      	mov	sp, r7
 800b116:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b11a:	bf00      	nop
 800b11c:	40023800 	.word	0x40023800
 800b120:	00f42400 	.word	0x00f42400
 800b124:	007a1200 	.word	0x007a1200

0800b128 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b128:	b480      	push	{r7}
 800b12a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b12c:	4b03      	ldr	r3, [pc, #12]	; (800b13c <HAL_RCC_GetHCLKFreq+0x14>)
 800b12e:	681b      	ldr	r3, [r3, #0]
}
 800b130:	4618      	mov	r0, r3
 800b132:	46bd      	mov	sp, r7
 800b134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b138:	4770      	bx	lr
 800b13a:	bf00      	nop
 800b13c:	20000008 	.word	0x20000008

0800b140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b144:	f7ff fff0 	bl	800b128 <HAL_RCC_GetHCLKFreq>
 800b148:	4602      	mov	r2, r0
 800b14a:	4b05      	ldr	r3, [pc, #20]	; (800b160 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	0a9b      	lsrs	r3, r3, #10
 800b150:	f003 0307 	and.w	r3, r3, #7
 800b154:	4903      	ldr	r1, [pc, #12]	; (800b164 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b156:	5ccb      	ldrb	r3, [r1, r3]
 800b158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	bd80      	pop	{r7, pc}
 800b160:	40023800 	.word	0x40023800
 800b164:	08013098 	.word	0x08013098

0800b168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b16c:	f7ff ffdc 	bl	800b128 <HAL_RCC_GetHCLKFreq>
 800b170:	4602      	mov	r2, r0
 800b172:	4b05      	ldr	r3, [pc, #20]	; (800b188 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b174:	689b      	ldr	r3, [r3, #8]
 800b176:	0b5b      	lsrs	r3, r3, #13
 800b178:	f003 0307 	and.w	r3, r3, #7
 800b17c:	4903      	ldr	r1, [pc, #12]	; (800b18c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b17e:	5ccb      	ldrb	r3, [r1, r3]
 800b180:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b184:	4618      	mov	r0, r3
 800b186:	bd80      	pop	{r7, pc}
 800b188:	40023800 	.word	0x40023800
 800b18c:	08013098 	.word	0x08013098

0800b190 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b190:	b480      	push	{r7}
 800b192:	b083      	sub	sp, #12
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	220f      	movs	r2, #15
 800b19e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b1a0:	4b12      	ldr	r3, [pc, #72]	; (800b1ec <HAL_RCC_GetClockConfig+0x5c>)
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	f003 0203 	and.w	r2, r3, #3
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b1ac:	4b0f      	ldr	r3, [pc, #60]	; (800b1ec <HAL_RCC_GetClockConfig+0x5c>)
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b1b8:	4b0c      	ldr	r3, [pc, #48]	; (800b1ec <HAL_RCC_GetClockConfig+0x5c>)
 800b1ba:	689b      	ldr	r3, [r3, #8]
 800b1bc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800b1c4:	4b09      	ldr	r3, [pc, #36]	; (800b1ec <HAL_RCC_GetClockConfig+0x5c>)
 800b1c6:	689b      	ldr	r3, [r3, #8]
 800b1c8:	08db      	lsrs	r3, r3, #3
 800b1ca:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b1d2:	4b07      	ldr	r3, [pc, #28]	; (800b1f0 <HAL_RCC_GetClockConfig+0x60>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f003 0207 	and.w	r2, r3, #7
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	601a      	str	r2, [r3, #0]
}
 800b1de:	bf00      	nop
 800b1e0:	370c      	adds	r7, #12
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr
 800b1ea:	bf00      	nop
 800b1ec:	40023800 	.word	0x40023800
 800b1f0:	40023c00 	.word	0x40023c00

0800b1f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d101      	bne.n	800b206 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b202:	2301      	movs	r3, #1
 800b204:	e041      	b.n	800b28a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b20c:	b2db      	uxtb	r3, r3
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d106      	bne.n	800b220 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2200      	movs	r2, #0
 800b216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f7f8 f97a 	bl	8003514 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2202      	movs	r2, #2
 800b224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681a      	ldr	r2, [r3, #0]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	3304      	adds	r3, #4
 800b230:	4619      	mov	r1, r3
 800b232:	4610      	mov	r0, r2
 800b234:	f000 fb6a 	bl	800b90c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2201      	movs	r2, #1
 800b23c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2201      	movs	r2, #1
 800b244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2201      	movs	r2, #1
 800b24c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2201      	movs	r2, #1
 800b254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2201      	movs	r2, #1
 800b25c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2201      	movs	r2, #1
 800b264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2201      	movs	r2, #1
 800b26c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2201      	movs	r2, #1
 800b274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2201      	movs	r2, #1
 800b27c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2201      	movs	r2, #1
 800b284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3708      	adds	r7, #8
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
	...

0800b294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b2a2:	b2db      	uxtb	r3, r3
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d001      	beq.n	800b2ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	e04e      	b.n	800b34a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2202      	movs	r2, #2
 800b2b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	68da      	ldr	r2, [r3, #12]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f042 0201 	orr.w	r2, r2, #1
 800b2c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a23      	ldr	r2, [pc, #140]	; (800b358 <HAL_TIM_Base_Start_IT+0xc4>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d022      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2d6:	d01d      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a1f      	ldr	r2, [pc, #124]	; (800b35c <HAL_TIM_Base_Start_IT+0xc8>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d018      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	4a1e      	ldr	r2, [pc, #120]	; (800b360 <HAL_TIM_Base_Start_IT+0xcc>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d013      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a1c      	ldr	r2, [pc, #112]	; (800b364 <HAL_TIM_Base_Start_IT+0xd0>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d00e      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4a1b      	ldr	r2, [pc, #108]	; (800b368 <HAL_TIM_Base_Start_IT+0xd4>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d009      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a19      	ldr	r2, [pc, #100]	; (800b36c <HAL_TIM_Base_Start_IT+0xd8>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d004      	beq.n	800b314 <HAL_TIM_Base_Start_IT+0x80>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	4a18      	ldr	r2, [pc, #96]	; (800b370 <HAL_TIM_Base_Start_IT+0xdc>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d111      	bne.n	800b338 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	689b      	ldr	r3, [r3, #8]
 800b31a:	f003 0307 	and.w	r3, r3, #7
 800b31e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2b06      	cmp	r3, #6
 800b324:	d010      	beq.n	800b348 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	681a      	ldr	r2, [r3, #0]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f042 0201 	orr.w	r2, r2, #1
 800b334:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b336:	e007      	b.n	800b348 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f042 0201 	orr.w	r2, r2, #1
 800b346:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b348:	2300      	movs	r3, #0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3714      	adds	r7, #20
 800b34e:	46bd      	mov	sp, r7
 800b350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b354:	4770      	bx	lr
 800b356:	bf00      	nop
 800b358:	40010000 	.word	0x40010000
 800b35c:	40000400 	.word	0x40000400
 800b360:	40000800 	.word	0x40000800
 800b364:	40000c00 	.word	0x40000c00
 800b368:	40010400 	.word	0x40010400
 800b36c:	40014000 	.word	0x40014000
 800b370:	40001800 	.word	0x40001800

0800b374 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b374:	b480      	push	{r7}
 800b376:	b083      	sub	sp, #12
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	68da      	ldr	r2, [r3, #12]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f022 0201 	bic.w	r2, r2, #1
 800b38a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	6a1a      	ldr	r2, [r3, #32]
 800b392:	f241 1311 	movw	r3, #4369	; 0x1111
 800b396:	4013      	ands	r3, r2
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d10f      	bne.n	800b3bc <HAL_TIM_Base_Stop_IT+0x48>
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6a1a      	ldr	r2, [r3, #32]
 800b3a2:	f240 4344 	movw	r3, #1092	; 0x444
 800b3a6:	4013      	ands	r3, r2
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d107      	bne.n	800b3bc <HAL_TIM_Base_Stop_IT+0x48>
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f022 0201 	bic.w	r2, r2, #1
 800b3ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2201      	movs	r2, #1
 800b3c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b3c4:	2300      	movs	r3, #0
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	370c      	adds	r7, #12
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d0:	4770      	bx	lr

0800b3d2 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b3d2:	b580      	push	{r7, lr}
 800b3d4:	b086      	sub	sp, #24
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	6078      	str	r0, [r7, #4]
 800b3da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d101      	bne.n	800b3e6 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e097      	b.n	800b516 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d106      	bne.n	800b400 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f7f7 ffca 	bl	8003394 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2202      	movs	r2, #2
 800b404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	689b      	ldr	r3, [r3, #8]
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	6812      	ldr	r2, [r2, #0]
 800b412:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b416:	f023 0307 	bic.w	r3, r3, #7
 800b41a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681a      	ldr	r2, [r3, #0]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	3304      	adds	r3, #4
 800b424:	4619      	mov	r1, r3
 800b426:	4610      	mov	r0, r2
 800b428:	f000 fa70 	bl	800b90c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	699b      	ldr	r3, [r3, #24]
 800b43a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	697a      	ldr	r2, [r7, #20]
 800b44a:	4313      	orrs	r3, r2
 800b44c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b454:	f023 0303 	bic.w	r3, r3, #3
 800b458:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	689a      	ldr	r2, [r3, #8]
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	699b      	ldr	r3, [r3, #24]
 800b462:	021b      	lsls	r3, r3, #8
 800b464:	4313      	orrs	r3, r2
 800b466:	693a      	ldr	r2, [r7, #16]
 800b468:	4313      	orrs	r3, r2
 800b46a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b472:	f023 030c 	bic.w	r3, r3, #12
 800b476:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b47e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	69db      	ldr	r3, [r3, #28]
 800b48c:	021b      	lsls	r3, r3, #8
 800b48e:	4313      	orrs	r3, r2
 800b490:	693a      	ldr	r2, [r7, #16]
 800b492:	4313      	orrs	r3, r2
 800b494:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	691b      	ldr	r3, [r3, #16]
 800b49a:	011a      	lsls	r2, r3, #4
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	6a1b      	ldr	r3, [r3, #32]
 800b4a0:	031b      	lsls	r3, r3, #12
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	693a      	ldr	r2, [r7, #16]
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b4b0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b4b8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	685a      	ldr	r2, [r3, #4]
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	695b      	ldr	r3, [r3, #20]
 800b4c2:	011b      	lsls	r3, r3, #4
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	68fa      	ldr	r2, [r7, #12]
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	697a      	ldr	r2, [r7, #20]
 800b4d2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	693a      	ldr	r2, [r7, #16]
 800b4da:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	68fa      	ldr	r2, [r7, #12]
 800b4e2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2201      	movs	r2, #1
 800b500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2201      	movs	r2, #1
 800b508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3718      	adds	r7, #24
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}

0800b51e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b51e:	b580      	push	{r7, lr}
 800b520:	b082      	sub	sp, #8
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	691b      	ldr	r3, [r3, #16]
 800b52c:	f003 0302 	and.w	r3, r3, #2
 800b530:	2b02      	cmp	r3, #2
 800b532:	d122      	bne.n	800b57a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68db      	ldr	r3, [r3, #12]
 800b53a:	f003 0302 	and.w	r3, r3, #2
 800b53e:	2b02      	cmp	r3, #2
 800b540:	d11b      	bne.n	800b57a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f06f 0202 	mvn.w	r2, #2
 800b54a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2201      	movs	r2, #1
 800b550:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	699b      	ldr	r3, [r3, #24]
 800b558:	f003 0303 	and.w	r3, r3, #3
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d003      	beq.n	800b568 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 f9b5 	bl	800b8d0 <HAL_TIM_IC_CaptureCallback>
 800b566:	e005      	b.n	800b574 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 f9a7 	bl	800b8bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f000 f9b8 	bl	800b8e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	691b      	ldr	r3, [r3, #16]
 800b580:	f003 0304 	and.w	r3, r3, #4
 800b584:	2b04      	cmp	r3, #4
 800b586:	d122      	bne.n	800b5ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	68db      	ldr	r3, [r3, #12]
 800b58e:	f003 0304 	and.w	r3, r3, #4
 800b592:	2b04      	cmp	r3, #4
 800b594:	d11b      	bne.n	800b5ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f06f 0204 	mvn.w	r2, #4
 800b59e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2202      	movs	r2, #2
 800b5a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	699b      	ldr	r3, [r3, #24]
 800b5ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d003      	beq.n	800b5bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 f98b 	bl	800b8d0 <HAL_TIM_IC_CaptureCallback>
 800b5ba:	e005      	b.n	800b5c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f000 f97d 	bl	800b8bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 f98e 	bl	800b8e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	691b      	ldr	r3, [r3, #16]
 800b5d4:	f003 0308 	and.w	r3, r3, #8
 800b5d8:	2b08      	cmp	r3, #8
 800b5da:	d122      	bne.n	800b622 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	68db      	ldr	r3, [r3, #12]
 800b5e2:	f003 0308 	and.w	r3, r3, #8
 800b5e6:	2b08      	cmp	r3, #8
 800b5e8:	d11b      	bne.n	800b622 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f06f 0208 	mvn.w	r2, #8
 800b5f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2204      	movs	r2, #4
 800b5f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	69db      	ldr	r3, [r3, #28]
 800b600:	f003 0303 	and.w	r3, r3, #3
 800b604:	2b00      	cmp	r3, #0
 800b606:	d003      	beq.n	800b610 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f000 f961 	bl	800b8d0 <HAL_TIM_IC_CaptureCallback>
 800b60e:	e005      	b.n	800b61c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f953 	bl	800b8bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f000 f964 	bl	800b8e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	691b      	ldr	r3, [r3, #16]
 800b628:	f003 0310 	and.w	r3, r3, #16
 800b62c:	2b10      	cmp	r3, #16
 800b62e:	d122      	bne.n	800b676 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	68db      	ldr	r3, [r3, #12]
 800b636:	f003 0310 	and.w	r3, r3, #16
 800b63a:	2b10      	cmp	r3, #16
 800b63c:	d11b      	bne.n	800b676 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f06f 0210 	mvn.w	r2, #16
 800b646:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2208      	movs	r2, #8
 800b64c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	69db      	ldr	r3, [r3, #28]
 800b654:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d003      	beq.n	800b664 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f000 f937 	bl	800b8d0 <HAL_TIM_IC_CaptureCallback>
 800b662:	e005      	b.n	800b670 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f000 f929 	bl	800b8bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f000 f93a 	bl	800b8e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2200      	movs	r2, #0
 800b674:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	691b      	ldr	r3, [r3, #16]
 800b67c:	f003 0301 	and.w	r3, r3, #1
 800b680:	2b01      	cmp	r3, #1
 800b682:	d10e      	bne.n	800b6a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	68db      	ldr	r3, [r3, #12]
 800b68a:	f003 0301 	and.w	r3, r3, #1
 800b68e:	2b01      	cmp	r3, #1
 800b690:	d107      	bne.n	800b6a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f06f 0201 	mvn.w	r2, #1
 800b69a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f7f6 fb31 	bl	8001d04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	691b      	ldr	r3, [r3, #16]
 800b6a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6ac:	2b80      	cmp	r3, #128	; 0x80
 800b6ae:	d10e      	bne.n	800b6ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	68db      	ldr	r3, [r3, #12]
 800b6b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6ba:	2b80      	cmp	r3, #128	; 0x80
 800b6bc:	d107      	bne.n	800b6ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b6c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 fadf 	bl	800bc8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	691b      	ldr	r3, [r3, #16]
 800b6d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d8:	2b40      	cmp	r3, #64	; 0x40
 800b6da:	d10e      	bne.n	800b6fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6e6:	2b40      	cmp	r3, #64	; 0x40
 800b6e8:	d107      	bne.n	800b6fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b6f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f000 f8ff 	bl	800b8f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	691b      	ldr	r3, [r3, #16]
 800b700:	f003 0320 	and.w	r3, r3, #32
 800b704:	2b20      	cmp	r3, #32
 800b706:	d10e      	bne.n	800b726 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	68db      	ldr	r3, [r3, #12]
 800b70e:	f003 0320 	and.w	r3, r3, #32
 800b712:	2b20      	cmp	r3, #32
 800b714:	d107      	bne.n	800b726 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f06f 0220 	mvn.w	r2, #32
 800b71e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f000 faa9 	bl	800bc78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b726:	bf00      	nop
 800b728:	3708      	adds	r7, #8
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}

0800b72e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b72e:	b580      	push	{r7, lr}
 800b730:	b084      	sub	sp, #16
 800b732:	af00      	add	r7, sp, #0
 800b734:	6078      	str	r0, [r7, #4]
 800b736:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b738:	2300      	movs	r3, #0
 800b73a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b742:	2b01      	cmp	r3, #1
 800b744:	d101      	bne.n	800b74a <HAL_TIM_ConfigClockSource+0x1c>
 800b746:	2302      	movs	r3, #2
 800b748:	e0b4      	b.n	800b8b4 <HAL_TIM_ConfigClockSource+0x186>
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2201      	movs	r2, #1
 800b74e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2202      	movs	r2, #2
 800b756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	689b      	ldr	r3, [r3, #8]
 800b760:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b768:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b770:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	68ba      	ldr	r2, [r7, #8]
 800b778:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b782:	d03e      	beq.n	800b802 <HAL_TIM_ConfigClockSource+0xd4>
 800b784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b788:	f200 8087 	bhi.w	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b78c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b790:	f000 8086 	beq.w	800b8a0 <HAL_TIM_ConfigClockSource+0x172>
 800b794:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b798:	d87f      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b79a:	2b70      	cmp	r3, #112	; 0x70
 800b79c:	d01a      	beq.n	800b7d4 <HAL_TIM_ConfigClockSource+0xa6>
 800b79e:	2b70      	cmp	r3, #112	; 0x70
 800b7a0:	d87b      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b7a2:	2b60      	cmp	r3, #96	; 0x60
 800b7a4:	d050      	beq.n	800b848 <HAL_TIM_ConfigClockSource+0x11a>
 800b7a6:	2b60      	cmp	r3, #96	; 0x60
 800b7a8:	d877      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b7aa:	2b50      	cmp	r3, #80	; 0x50
 800b7ac:	d03c      	beq.n	800b828 <HAL_TIM_ConfigClockSource+0xfa>
 800b7ae:	2b50      	cmp	r3, #80	; 0x50
 800b7b0:	d873      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b7b2:	2b40      	cmp	r3, #64	; 0x40
 800b7b4:	d058      	beq.n	800b868 <HAL_TIM_ConfigClockSource+0x13a>
 800b7b6:	2b40      	cmp	r3, #64	; 0x40
 800b7b8:	d86f      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b7ba:	2b30      	cmp	r3, #48	; 0x30
 800b7bc:	d064      	beq.n	800b888 <HAL_TIM_ConfigClockSource+0x15a>
 800b7be:	2b30      	cmp	r3, #48	; 0x30
 800b7c0:	d86b      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b7c2:	2b20      	cmp	r3, #32
 800b7c4:	d060      	beq.n	800b888 <HAL_TIM_ConfigClockSource+0x15a>
 800b7c6:	2b20      	cmp	r3, #32
 800b7c8:	d867      	bhi.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d05c      	beq.n	800b888 <HAL_TIM_ConfigClockSource+0x15a>
 800b7ce:	2b10      	cmp	r3, #16
 800b7d0:	d05a      	beq.n	800b888 <HAL_TIM_ConfigClockSource+0x15a>
 800b7d2:	e062      	b.n	800b89a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6818      	ldr	r0, [r3, #0]
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	6899      	ldr	r1, [r3, #8]
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	685a      	ldr	r2, [r3, #4]
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	68db      	ldr	r3, [r3, #12]
 800b7e4:	f000 f9ac 	bl	800bb40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	689b      	ldr	r3, [r3, #8]
 800b7ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b7f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	68ba      	ldr	r2, [r7, #8]
 800b7fe:	609a      	str	r2, [r3, #8]
      break;
 800b800:	e04f      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6818      	ldr	r0, [r3, #0]
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	6899      	ldr	r1, [r3, #8]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	685a      	ldr	r2, [r3, #4]
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	f000 f995 	bl	800bb40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	689a      	ldr	r2, [r3, #8]
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b824:	609a      	str	r2, [r3, #8]
      break;
 800b826:	e03c      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6818      	ldr	r0, [r3, #0]
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	6859      	ldr	r1, [r3, #4]
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	68db      	ldr	r3, [r3, #12]
 800b834:	461a      	mov	r2, r3
 800b836:	f000 f909 	bl	800ba4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	2150      	movs	r1, #80	; 0x50
 800b840:	4618      	mov	r0, r3
 800b842:	f000 f962 	bl	800bb0a <TIM_ITRx_SetConfig>
      break;
 800b846:	e02c      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6818      	ldr	r0, [r3, #0]
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	6859      	ldr	r1, [r3, #4]
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	461a      	mov	r2, r3
 800b856:	f000 f928 	bl	800baaa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	2160      	movs	r1, #96	; 0x60
 800b860:	4618      	mov	r0, r3
 800b862:	f000 f952 	bl	800bb0a <TIM_ITRx_SetConfig>
      break;
 800b866:	e01c      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6818      	ldr	r0, [r3, #0]
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	6859      	ldr	r1, [r3, #4]
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	68db      	ldr	r3, [r3, #12]
 800b874:	461a      	mov	r2, r3
 800b876:	f000 f8e9 	bl	800ba4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	2140      	movs	r1, #64	; 0x40
 800b880:	4618      	mov	r0, r3
 800b882:	f000 f942 	bl	800bb0a <TIM_ITRx_SetConfig>
      break;
 800b886:	e00c      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681a      	ldr	r2, [r3, #0]
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4619      	mov	r1, r3
 800b892:	4610      	mov	r0, r2
 800b894:	f000 f939 	bl	800bb0a <TIM_ITRx_SetConfig>
      break;
 800b898:	e003      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b89a:	2301      	movs	r3, #1
 800b89c:	73fb      	strb	r3, [r7, #15]
      break;
 800b89e:	e000      	b.n	800b8a2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b8a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3710      	adds	r7, #16
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b8d8:	bf00      	nop
 800b8da:	370c      	adds	r7, #12
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b8ec:	bf00      	nop
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b900:	bf00      	nop
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b085      	sub	sp, #20
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	4a40      	ldr	r2, [pc, #256]	; (800ba20 <TIM_Base_SetConfig+0x114>)
 800b920:	4293      	cmp	r3, r2
 800b922:	d013      	beq.n	800b94c <TIM_Base_SetConfig+0x40>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b92a:	d00f      	beq.n	800b94c <TIM_Base_SetConfig+0x40>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	4a3d      	ldr	r2, [pc, #244]	; (800ba24 <TIM_Base_SetConfig+0x118>)
 800b930:	4293      	cmp	r3, r2
 800b932:	d00b      	beq.n	800b94c <TIM_Base_SetConfig+0x40>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	4a3c      	ldr	r2, [pc, #240]	; (800ba28 <TIM_Base_SetConfig+0x11c>)
 800b938:	4293      	cmp	r3, r2
 800b93a:	d007      	beq.n	800b94c <TIM_Base_SetConfig+0x40>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	4a3b      	ldr	r2, [pc, #236]	; (800ba2c <TIM_Base_SetConfig+0x120>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d003      	beq.n	800b94c <TIM_Base_SetConfig+0x40>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	4a3a      	ldr	r2, [pc, #232]	; (800ba30 <TIM_Base_SetConfig+0x124>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d108      	bne.n	800b95e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b952:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	68fa      	ldr	r2, [r7, #12]
 800b95a:	4313      	orrs	r3, r2
 800b95c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	4a2f      	ldr	r2, [pc, #188]	; (800ba20 <TIM_Base_SetConfig+0x114>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d02b      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b96c:	d027      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	4a2c      	ldr	r2, [pc, #176]	; (800ba24 <TIM_Base_SetConfig+0x118>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d023      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	4a2b      	ldr	r2, [pc, #172]	; (800ba28 <TIM_Base_SetConfig+0x11c>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d01f      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	4a2a      	ldr	r2, [pc, #168]	; (800ba2c <TIM_Base_SetConfig+0x120>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d01b      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	4a29      	ldr	r2, [pc, #164]	; (800ba30 <TIM_Base_SetConfig+0x124>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d017      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	4a28      	ldr	r2, [pc, #160]	; (800ba34 <TIM_Base_SetConfig+0x128>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d013      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	4a27      	ldr	r2, [pc, #156]	; (800ba38 <TIM_Base_SetConfig+0x12c>)
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d00f      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4a26      	ldr	r2, [pc, #152]	; (800ba3c <TIM_Base_SetConfig+0x130>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d00b      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	4a25      	ldr	r2, [pc, #148]	; (800ba40 <TIM_Base_SetConfig+0x134>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d007      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	4a24      	ldr	r2, [pc, #144]	; (800ba44 <TIM_Base_SetConfig+0x138>)
 800b9b2:	4293      	cmp	r3, r2
 800b9b4:	d003      	beq.n	800b9be <TIM_Base_SetConfig+0xb2>
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	4a23      	ldr	r2, [pc, #140]	; (800ba48 <TIM_Base_SetConfig+0x13c>)
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d108      	bne.n	800b9d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	68db      	ldr	r3, [r3, #12]
 800b9ca:	68fa      	ldr	r2, [r7, #12]
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	695b      	ldr	r3, [r3, #20]
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	68fa      	ldr	r2, [r7, #12]
 800b9e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	689a      	ldr	r2, [r3, #8]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	681a      	ldr	r2, [r3, #0]
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a0a      	ldr	r2, [pc, #40]	; (800ba20 <TIM_Base_SetConfig+0x114>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d003      	beq.n	800ba04 <TIM_Base_SetConfig+0xf8>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	4a0c      	ldr	r2, [pc, #48]	; (800ba30 <TIM_Base_SetConfig+0x124>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d103      	bne.n	800ba0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	691a      	ldr	r2, [r3, #16]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	615a      	str	r2, [r3, #20]
}
 800ba12:	bf00      	nop
 800ba14:	3714      	adds	r7, #20
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	40010000 	.word	0x40010000
 800ba24:	40000400 	.word	0x40000400
 800ba28:	40000800 	.word	0x40000800
 800ba2c:	40000c00 	.word	0x40000c00
 800ba30:	40010400 	.word	0x40010400
 800ba34:	40014000 	.word	0x40014000
 800ba38:	40014400 	.word	0x40014400
 800ba3c:	40014800 	.word	0x40014800
 800ba40:	40001800 	.word	0x40001800
 800ba44:	40001c00 	.word	0x40001c00
 800ba48:	40002000 	.word	0x40002000

0800ba4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b087      	sub	sp, #28
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	60b9      	str	r1, [r7, #8]
 800ba56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	6a1b      	ldr	r3, [r3, #32]
 800ba5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	6a1b      	ldr	r3, [r3, #32]
 800ba62:	f023 0201 	bic.w	r2, r3, #1
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	699b      	ldr	r3, [r3, #24]
 800ba6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ba76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	011b      	lsls	r3, r3, #4
 800ba7c:	693a      	ldr	r2, [r7, #16]
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	f023 030a 	bic.w	r3, r3, #10
 800ba88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ba8a:	697a      	ldr	r2, [r7, #20]
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	693a      	ldr	r2, [r7, #16]
 800ba96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	697a      	ldr	r2, [r7, #20]
 800ba9c:	621a      	str	r2, [r3, #32]
}
 800ba9e:	bf00      	nop
 800baa0:	371c      	adds	r7, #28
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr

0800baaa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800baaa:	b480      	push	{r7}
 800baac:	b087      	sub	sp, #28
 800baae:	af00      	add	r7, sp, #0
 800bab0:	60f8      	str	r0, [r7, #12]
 800bab2:	60b9      	str	r1, [r7, #8]
 800bab4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	6a1b      	ldr	r3, [r3, #32]
 800baba:	f023 0210 	bic.w	r2, r3, #16
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	699b      	ldr	r3, [r3, #24]
 800bac6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	6a1b      	ldr	r3, [r3, #32]
 800bacc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bad4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	031b      	lsls	r3, r3, #12
 800bada:	697a      	ldr	r2, [r7, #20]
 800badc:	4313      	orrs	r3, r2
 800bade:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bae6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	011b      	lsls	r3, r3, #4
 800baec:	693a      	ldr	r2, [r7, #16]
 800baee:	4313      	orrs	r3, r2
 800baf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	697a      	ldr	r2, [r7, #20]
 800baf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	693a      	ldr	r2, [r7, #16]
 800bafc:	621a      	str	r2, [r3, #32]
}
 800bafe:	bf00      	nop
 800bb00:	371c      	adds	r7, #28
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr

0800bb0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bb0a:	b480      	push	{r7}
 800bb0c:	b085      	sub	sp, #20
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	6078      	str	r0, [r7, #4]
 800bb12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bb22:	683a      	ldr	r2, [r7, #0]
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	4313      	orrs	r3, r2
 800bb28:	f043 0307 	orr.w	r3, r3, #7
 800bb2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	68fa      	ldr	r2, [r7, #12]
 800bb32:	609a      	str	r2, [r3, #8]
}
 800bb34:	bf00      	nop
 800bb36:	3714      	adds	r7, #20
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b087      	sub	sp, #28
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	60f8      	str	r0, [r7, #12]
 800bb48:	60b9      	str	r1, [r7, #8]
 800bb4a:	607a      	str	r2, [r7, #4]
 800bb4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	689b      	ldr	r3, [r3, #8]
 800bb52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb54:	697b      	ldr	r3, [r7, #20]
 800bb56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	021a      	lsls	r2, r3, #8
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	431a      	orrs	r2, r3
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	4313      	orrs	r3, r2
 800bb68:	697a      	ldr	r2, [r7, #20]
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	697a      	ldr	r2, [r7, #20]
 800bb72:	609a      	str	r2, [r3, #8]
}
 800bb74:	bf00      	nop
 800bb76:	371c      	adds	r7, #28
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b085      	sub	sp, #20
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d101      	bne.n	800bb98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bb94:	2302      	movs	r3, #2
 800bb96:	e05a      	b.n	800bc4e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2202      	movs	r2, #2
 800bba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	689b      	ldr	r3, [r3, #8]
 800bbb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bbbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	68fa      	ldr	r2, [r7, #12]
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	68fa      	ldr	r2, [r7, #12]
 800bbd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a21      	ldr	r2, [pc, #132]	; (800bc5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d022      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbe4:	d01d      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a1d      	ldr	r2, [pc, #116]	; (800bc60 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d018      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a1b      	ldr	r2, [pc, #108]	; (800bc64 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d013      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a1a      	ldr	r2, [pc, #104]	; (800bc68 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d00e      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a18      	ldr	r2, [pc, #96]	; (800bc6c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d009      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a17      	ldr	r2, [pc, #92]	; (800bc70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d004      	beq.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4a15      	ldr	r2, [pc, #84]	; (800bc74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d10c      	bne.n	800bc3c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	685b      	ldr	r3, [r3, #4]
 800bc2e:	68ba      	ldr	r2, [r7, #8]
 800bc30:	4313      	orrs	r3, r2
 800bc32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	68ba      	ldr	r2, [r7, #8]
 800bc3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2201      	movs	r2, #1
 800bc40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2200      	movs	r2, #0
 800bc48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc4c:	2300      	movs	r3, #0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3714      	adds	r7, #20
 800bc52:	46bd      	mov	sp, r7
 800bc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc58:	4770      	bx	lr
 800bc5a:	bf00      	nop
 800bc5c:	40010000 	.word	0x40010000
 800bc60:	40000400 	.word	0x40000400
 800bc64:	40000800 	.word	0x40000800
 800bc68:	40000c00 	.word	0x40000c00
 800bc6c:	40010400 	.word	0x40010400
 800bc70:	40014000 	.word	0x40014000
 800bc74:	40001800 	.word	0x40001800

0800bc78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bc78:	b480      	push	{r7}
 800bc7a:	b083      	sub	sp, #12
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bc80:	bf00      	nop
 800bc82:	370c      	adds	r7, #12
 800bc84:	46bd      	mov	sp, r7
 800bc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8a:	4770      	bx	lr

0800bc8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b083      	sub	sp, #12
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bc94:	bf00      	nop
 800bc96:	370c      	adds	r7, #12
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9e:	4770      	bx	lr

0800bca0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	e03f      	b.n	800bd32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bcb8:	b2db      	uxtb	r3, r3
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d106      	bne.n	800bccc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f7f7 fdcc 	bl	8003864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2224      	movs	r2, #36	; 0x24
 800bcd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	68da      	ldr	r2, [r3, #12]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bce2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f000 fe23 	bl	800c930 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	691a      	ldr	r2, [r3, #16]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bcf8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	695a      	ldr	r2, [r3, #20]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bd08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	68da      	ldr	r2, [r3, #12]
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bd18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2220      	movs	r2, #32
 800bd24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2220      	movs	r2, #32
 800bd2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800bd30:	2300      	movs	r3, #0
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3708      	adds	r7, #8
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}

0800bd3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd3a:	b580      	push	{r7, lr}
 800bd3c:	b08a      	sub	sp, #40	; 0x28
 800bd3e:	af02      	add	r7, sp, #8
 800bd40:	60f8      	str	r0, [r7, #12]
 800bd42:	60b9      	str	r1, [r7, #8]
 800bd44:	603b      	str	r3, [r7, #0]
 800bd46:	4613      	mov	r3, r2
 800bd48:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	2b20      	cmp	r3, #32
 800bd58:	d17c      	bne.n	800be54 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d002      	beq.n	800bd66 <HAL_UART_Transmit+0x2c>
 800bd60:	88fb      	ldrh	r3, [r7, #6]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d101      	bne.n	800bd6a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800bd66:	2301      	movs	r3, #1
 800bd68:	e075      	b.n	800be56 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d101      	bne.n	800bd78 <HAL_UART_Transmit+0x3e>
 800bd74:	2302      	movs	r3, #2
 800bd76:	e06e      	b.n	800be56 <HAL_UART_Transmit+0x11c>
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2221      	movs	r2, #33	; 0x21
 800bd8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bd8e:	f7fb f899 	bl	8006ec4 <HAL_GetTick>
 800bd92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	88fa      	ldrh	r2, [r7, #6]
 800bd98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	88fa      	ldrh	r2, [r7, #6]
 800bd9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	689b      	ldr	r3, [r3, #8]
 800bda4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bda8:	d108      	bne.n	800bdbc <HAL_UART_Transmit+0x82>
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	691b      	ldr	r3, [r3, #16]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d104      	bne.n	800bdbc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	61bb      	str	r3, [r7, #24]
 800bdba:	e003      	b.n	800bdc4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800bdcc:	e02a      	b.n	800be24 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	9300      	str	r3, [sp, #0]
 800bdd2:	697b      	ldr	r3, [r7, #20]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	2180      	movs	r1, #128	; 0x80
 800bdd8:	68f8      	ldr	r0, [r7, #12]
 800bdda:	f000 fb63 	bl	800c4a4 <UART_WaitOnFlagUntilTimeout>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d001      	beq.n	800bde8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800bde4:	2303      	movs	r3, #3
 800bde6:	e036      	b.n	800be56 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800bde8:	69fb      	ldr	r3, [r7, #28]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d10b      	bne.n	800be06 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bdee:	69bb      	ldr	r3, [r7, #24]
 800bdf0:	881b      	ldrh	r3, [r3, #0]
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bdfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800bdfe:	69bb      	ldr	r3, [r7, #24]
 800be00:	3302      	adds	r3, #2
 800be02:	61bb      	str	r3, [r7, #24]
 800be04:	e007      	b.n	800be16 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800be06:	69fb      	ldr	r3, [r7, #28]
 800be08:	781a      	ldrb	r2, [r3, #0]
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	3301      	adds	r3, #1
 800be14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800be1a:	b29b      	uxth	r3, r3
 800be1c:	3b01      	subs	r3, #1
 800be1e:	b29a      	uxth	r2, r3
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800be28:	b29b      	uxth	r3, r3
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d1cf      	bne.n	800bdce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	2200      	movs	r2, #0
 800be36:	2140      	movs	r1, #64	; 0x40
 800be38:	68f8      	ldr	r0, [r7, #12]
 800be3a:	f000 fb33 	bl	800c4a4 <UART_WaitOnFlagUntilTimeout>
 800be3e:	4603      	mov	r3, r0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d001      	beq.n	800be48 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800be44:	2303      	movs	r3, #3
 800be46:	e006      	b.n	800be56 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	2220      	movs	r2, #32
 800be4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800be50:	2300      	movs	r3, #0
 800be52:	e000      	b.n	800be56 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800be54:	2302      	movs	r3, #2
  }
}
 800be56:	4618      	mov	r0, r3
 800be58:	3720      	adds	r7, #32
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}

0800be5e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800be5e:	b480      	push	{r7}
 800be60:	b085      	sub	sp, #20
 800be62:	af00      	add	r7, sp, #0
 800be64:	60f8      	str	r0, [r7, #12]
 800be66:	60b9      	str	r1, [r7, #8]
 800be68:	4613      	mov	r3, r2
 800be6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be72:	b2db      	uxtb	r3, r3
 800be74:	2b20      	cmp	r3, #32
 800be76:	d130      	bne.n	800beda <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d002      	beq.n	800be84 <HAL_UART_Transmit_IT+0x26>
 800be7e:	88fb      	ldrh	r3, [r7, #6]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d101      	bne.n	800be88 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800be84:	2301      	movs	r3, #1
 800be86:	e029      	b.n	800bedc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be8e:	2b01      	cmp	r3, #1
 800be90:	d101      	bne.n	800be96 <HAL_UART_Transmit_IT+0x38>
 800be92:	2302      	movs	r3, #2
 800be94:	e022      	b.n	800bedc <HAL_UART_Transmit_IT+0x7e>
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	2201      	movs	r2, #1
 800be9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	68ba      	ldr	r2, [r7, #8]
 800bea2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	88fa      	ldrh	r2, [r7, #6]
 800bea8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	88fa      	ldrh	r2, [r7, #6]
 800beae:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2200      	movs	r2, #0
 800beb4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2221      	movs	r2, #33	; 0x21
 800beba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2200      	movs	r2, #0
 800bec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	68da      	ldr	r2, [r3, #12]
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bed4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800bed6:	2300      	movs	r3, #0
 800bed8:	e000      	b.n	800bedc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800beda:	2302      	movs	r3, #2
  }
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3714      	adds	r7, #20
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr

0800bee8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b084      	sub	sp, #16
 800beec:	af00      	add	r7, sp, #0
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	4613      	mov	r3, r2
 800bef4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800befc:	b2db      	uxtb	r3, r3
 800befe:	2b20      	cmp	r3, #32
 800bf00:	d11d      	bne.n	800bf3e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d002      	beq.n	800bf0e <HAL_UART_Receive_IT+0x26>
 800bf08:	88fb      	ldrh	r3, [r7, #6]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d101      	bne.n	800bf12 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e016      	b.n	800bf40 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf18:	2b01      	cmp	r3, #1
 800bf1a:	d101      	bne.n	800bf20 <HAL_UART_Receive_IT+0x38>
 800bf1c:	2302      	movs	r3, #2
 800bf1e:	e00f      	b.n	800bf40 <HAL_UART_Receive_IT+0x58>
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2201      	movs	r2, #1
 800bf24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bf2e:	88fb      	ldrh	r3, [r7, #6]
 800bf30:	461a      	mov	r2, r3
 800bf32:	68b9      	ldr	r1, [r7, #8]
 800bf34:	68f8      	ldr	r0, [r7, #12]
 800bf36:	f000 fb23 	bl	800c580 <UART_Start_Receive_IT>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	e000      	b.n	800bf40 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800bf3e:	2302      	movs	r3, #2
  }
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3710      	adds	r7, #16
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}

0800bf48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b0ba      	sub	sp, #232	; 0xe8
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	695b      	ldr	r3, [r3, #20]
 800bf6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800bf74:	2300      	movs	r3, #0
 800bf76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bf7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf7e:	f003 030f 	and.w	r3, r3, #15
 800bf82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800bf86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d10f      	bne.n	800bfae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bf8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf92:	f003 0320 	and.w	r3, r3, #32
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d009      	beq.n	800bfae <HAL_UART_IRQHandler+0x66>
 800bf9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf9e:	f003 0320 	and.w	r3, r3, #32
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d003      	beq.n	800bfae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 fc07 	bl	800c7ba <UART_Receive_IT>
      return;
 800bfac:	e256      	b.n	800c45c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bfae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	f000 80de 	beq.w	800c174 <HAL_UART_IRQHandler+0x22c>
 800bfb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bfbc:	f003 0301 	and.w	r3, r3, #1
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d106      	bne.n	800bfd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bfc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bfc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	f000 80d1 	beq.w	800c174 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bfd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bfd6:	f003 0301 	and.w	r3, r3, #1
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00b      	beq.n	800bff6 <HAL_UART_IRQHandler+0xae>
 800bfde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bfe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d005      	beq.n	800bff6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfee:	f043 0201 	orr.w	r2, r3, #1
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bffa:	f003 0304 	and.w	r3, r3, #4
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00b      	beq.n	800c01a <HAL_UART_IRQHandler+0xd2>
 800c002:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c006:	f003 0301 	and.w	r3, r3, #1
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d005      	beq.n	800c01a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c012:	f043 0202 	orr.w	r2, r3, #2
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c01a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c01e:	f003 0302 	and.w	r3, r3, #2
 800c022:	2b00      	cmp	r3, #0
 800c024:	d00b      	beq.n	800c03e <HAL_UART_IRQHandler+0xf6>
 800c026:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c02a:	f003 0301 	and.w	r3, r3, #1
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d005      	beq.n	800c03e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c036:	f043 0204 	orr.w	r2, r3, #4
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c03e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c042:	f003 0308 	and.w	r3, r3, #8
 800c046:	2b00      	cmp	r3, #0
 800c048:	d011      	beq.n	800c06e <HAL_UART_IRQHandler+0x126>
 800c04a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c04e:	f003 0320 	and.w	r3, r3, #32
 800c052:	2b00      	cmp	r3, #0
 800c054:	d105      	bne.n	800c062 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c05a:	f003 0301 	and.w	r3, r3, #1
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d005      	beq.n	800c06e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c066:	f043 0208 	orr.w	r2, r3, #8
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c072:	2b00      	cmp	r3, #0
 800c074:	f000 81ed 	beq.w	800c452 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c07c:	f003 0320 	and.w	r3, r3, #32
 800c080:	2b00      	cmp	r3, #0
 800c082:	d008      	beq.n	800c096 <HAL_UART_IRQHandler+0x14e>
 800c084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c088:	f003 0320 	and.w	r3, r3, #32
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d002      	beq.n	800c096 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 fb92 	bl	800c7ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	695b      	ldr	r3, [r3, #20]
 800c09c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0a0:	2b40      	cmp	r3, #64	; 0x40
 800c0a2:	bf0c      	ite	eq
 800c0a4:	2301      	moveq	r3, #1
 800c0a6:	2300      	movne	r3, #0
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0b2:	f003 0308 	and.w	r3, r3, #8
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d103      	bne.n	800c0c2 <HAL_UART_IRQHandler+0x17a>
 800c0ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d04f      	beq.n	800c162 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c0c2:	6878      	ldr	r0, [r7, #4]
 800c0c4:	f000 fa9a 	bl	800c5fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	695b      	ldr	r3, [r3, #20]
 800c0ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0d2:	2b40      	cmp	r3, #64	; 0x40
 800c0d4:	d141      	bne.n	800c15a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	3314      	adds	r3, #20
 800c0dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c0e4:	e853 3f00 	ldrex	r3, [r3]
 800c0e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c0ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c0f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	3314      	adds	r3, #20
 800c0fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c102:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c106:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c10a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c10e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c112:	e841 2300 	strex	r3, r2, [r1]
 800c116:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c11a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d1d9      	bne.n	800c0d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c126:	2b00      	cmp	r3, #0
 800c128:	d013      	beq.n	800c152 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c12e:	4a7d      	ldr	r2, [pc, #500]	; (800c324 <HAL_UART_IRQHandler+0x3dc>)
 800c130:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c136:	4618      	mov	r0, r3
 800c138:	f7fb fd32 	bl	8007ba0 <HAL_DMA_Abort_IT>
 800c13c:	4603      	mov	r3, r0
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d016      	beq.n	800c170 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c146:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c148:	687a      	ldr	r2, [r7, #4]
 800c14a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c14c:	4610      	mov	r0, r2
 800c14e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c150:	e00e      	b.n	800c170 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 f990 	bl	800c478 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c158:	e00a      	b.n	800c170 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 f98c 	bl	800c478 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c160:	e006      	b.n	800c170 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	f000 f988 	bl	800c478 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2200      	movs	r2, #0
 800c16c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800c16e:	e170      	b.n	800c452 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c170:	bf00      	nop
    return;
 800c172:	e16e      	b.n	800c452 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c178:	2b01      	cmp	r3, #1
 800c17a:	f040 814a 	bne.w	800c412 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c182:	f003 0310 	and.w	r3, r3, #16
 800c186:	2b00      	cmp	r3, #0
 800c188:	f000 8143 	beq.w	800c412 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800c18c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c190:	f003 0310 	and.w	r3, r3, #16
 800c194:	2b00      	cmp	r3, #0
 800c196:	f000 813c 	beq.w	800c412 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c19a:	2300      	movs	r3, #0
 800c19c:	60bb      	str	r3, [r7, #8]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	60bb      	str	r3, [r7, #8]
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	60bb      	str	r3, [r7, #8]
 800c1ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	695b      	ldr	r3, [r3, #20]
 800c1b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ba:	2b40      	cmp	r3, #64	; 0x40
 800c1bc:	f040 80b4 	bne.w	800c328 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c1cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	f000 8140 	beq.w	800c456 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c1da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	f080 8139 	bcs.w	800c456 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c1ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1f0:	69db      	ldr	r3, [r3, #28]
 800c1f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1f6:	f000 8088 	beq.w	800c30a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	330c      	adds	r3, #12
 800c200:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c204:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c208:	e853 3f00 	ldrex	r3, [r3]
 800c20c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c210:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c214:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c218:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	330c      	adds	r3, #12
 800c222:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800c226:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c22a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c22e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c232:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c236:	e841 2300 	strex	r3, r2, [r1]
 800c23a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c23e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c242:	2b00      	cmp	r3, #0
 800c244:	d1d9      	bne.n	800c1fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	3314      	adds	r3, #20
 800c24c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c24e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c250:	e853 3f00 	ldrex	r3, [r3]
 800c254:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c256:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c258:	f023 0301 	bic.w	r3, r3, #1
 800c25c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	3314      	adds	r3, #20
 800c266:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c26a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c26e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c270:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c272:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c276:	e841 2300 	strex	r3, r2, [r1]
 800c27a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c27c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d1e1      	bne.n	800c246 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	3314      	adds	r3, #20
 800c288:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c28a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c28c:	e853 3f00 	ldrex	r3, [r3]
 800c290:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c292:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c294:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c298:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	3314      	adds	r3, #20
 800c2a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c2a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c2a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c2ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c2ae:	e841 2300 	strex	r3, r2, [r1]
 800c2b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c2b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d1e3      	bne.n	800c282 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2220      	movs	r2, #32
 800c2be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	330c      	adds	r3, #12
 800c2ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2d2:	e853 3f00 	ldrex	r3, [r3]
 800c2d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c2d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c2da:	f023 0310 	bic.w	r3, r3, #16
 800c2de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	330c      	adds	r3, #12
 800c2e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c2ec:	65ba      	str	r2, [r7, #88]	; 0x58
 800c2ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c2f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c2f4:	e841 2300 	strex	r3, r2, [r1]
 800c2f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c2fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d1e3      	bne.n	800c2c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c304:	4618      	mov	r0, r3
 800c306:	f7fb fbdb 	bl	8007ac0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c312:	b29b      	uxth	r3, r3
 800c314:	1ad3      	subs	r3, r2, r3
 800c316:	b29b      	uxth	r3, r3
 800c318:	4619      	mov	r1, r3
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 f8b6 	bl	800c48c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c320:	e099      	b.n	800c456 <HAL_UART_IRQHandler+0x50e>
 800c322:	bf00      	nop
 800c324:	0800c6c3 	.word	0x0800c6c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c330:	b29b      	uxth	r3, r3
 800c332:	1ad3      	subs	r3, r2, r3
 800c334:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c33c:	b29b      	uxth	r3, r3
 800c33e:	2b00      	cmp	r3, #0
 800c340:	f000 808b 	beq.w	800c45a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800c344:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c348:	2b00      	cmp	r3, #0
 800c34a:	f000 8086 	beq.w	800c45a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	330c      	adds	r3, #12
 800c354:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c358:	e853 3f00 	ldrex	r3, [r3]
 800c35c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c35e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c360:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c364:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	330c      	adds	r3, #12
 800c36e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800c372:	647a      	str	r2, [r7, #68]	; 0x44
 800c374:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c376:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c378:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c37a:	e841 2300 	strex	r3, r2, [r1]
 800c37e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c382:	2b00      	cmp	r3, #0
 800c384:	d1e3      	bne.n	800c34e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	3314      	adds	r3, #20
 800c38c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c390:	e853 3f00 	ldrex	r3, [r3]
 800c394:	623b      	str	r3, [r7, #32]
   return(result);
 800c396:	6a3b      	ldr	r3, [r7, #32]
 800c398:	f023 0301 	bic.w	r3, r3, #1
 800c39c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	3314      	adds	r3, #20
 800c3a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c3aa:	633a      	str	r2, [r7, #48]	; 0x30
 800c3ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c3b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3b2:	e841 2300 	strex	r3, r2, [r1]
 800c3b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c3b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d1e3      	bne.n	800c386 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2220      	movs	r2, #32
 800c3c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	330c      	adds	r3, #12
 800c3d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	e853 3f00 	ldrex	r3, [r3]
 800c3da:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	f023 0310 	bic.w	r3, r3, #16
 800c3e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	330c      	adds	r3, #12
 800c3ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800c3f0:	61fa      	str	r2, [r7, #28]
 800c3f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f4:	69b9      	ldr	r1, [r7, #24]
 800c3f6:	69fa      	ldr	r2, [r7, #28]
 800c3f8:	e841 2300 	strex	r3, r2, [r1]
 800c3fc:	617b      	str	r3, [r7, #20]
   return(result);
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d1e3      	bne.n	800c3cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c404:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c408:	4619      	mov	r1, r3
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f000 f83e 	bl	800c48c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c410:	e023      	b.n	800c45a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d009      	beq.n	800c432 <HAL_UART_IRQHandler+0x4ea>
 800c41e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c426:	2b00      	cmp	r3, #0
 800c428:	d003      	beq.n	800c432 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 f95d 	bl	800c6ea <UART_Transmit_IT>
    return;
 800c430:	e014      	b.n	800c45c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d00e      	beq.n	800c45c <HAL_UART_IRQHandler+0x514>
 800c43e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c446:	2b00      	cmp	r3, #0
 800c448:	d008      	beq.n	800c45c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 f99d 	bl	800c78a <UART_EndTransmit_IT>
    return;
 800c450:	e004      	b.n	800c45c <HAL_UART_IRQHandler+0x514>
    return;
 800c452:	bf00      	nop
 800c454:	e002      	b.n	800c45c <HAL_UART_IRQHandler+0x514>
      return;
 800c456:	bf00      	nop
 800c458:	e000      	b.n	800c45c <HAL_UART_IRQHandler+0x514>
      return;
 800c45a:	bf00      	nop
  }
}
 800c45c:	37e8      	adds	r7, #232	; 0xe8
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}
 800c462:	bf00      	nop

0800c464 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c464:	b480      	push	{r7}
 800c466:	b083      	sub	sp, #12
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c46c:	bf00      	nop
 800c46e:	370c      	adds	r7, #12
 800c470:	46bd      	mov	sp, r7
 800c472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c476:	4770      	bx	lr

0800c478 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c478:	b480      	push	{r7}
 800c47a:	b083      	sub	sp, #12
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c480:	bf00      	nop
 800c482:	370c      	adds	r7, #12
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr

0800c48c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
 800c494:	460b      	mov	r3, r1
 800c496:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c498:	bf00      	nop
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr

0800c4a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b090      	sub	sp, #64	; 0x40
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	60f8      	str	r0, [r7, #12]
 800c4ac:	60b9      	str	r1, [r7, #8]
 800c4ae:	603b      	str	r3, [r7, #0]
 800c4b0:	4613      	mov	r3, r2
 800c4b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4b4:	e050      	b.n	800c558 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c4b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4bc:	d04c      	beq.n	800c558 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c4be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d007      	beq.n	800c4d4 <UART_WaitOnFlagUntilTimeout+0x30>
 800c4c4:	f7fa fcfe 	bl	8006ec4 <HAL_GetTick>
 800c4c8:	4602      	mov	r2, r0
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	1ad3      	subs	r3, r2, r3
 800c4ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d241      	bcs.n	800c558 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	330c      	adds	r3, #12
 800c4da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4de:	e853 3f00 	ldrex	r3, [r3]
 800c4e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c4ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	330c      	adds	r3, #12
 800c4f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c4f4:	637a      	str	r2, [r7, #52]	; 0x34
 800c4f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c4fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4fc:	e841 2300 	strex	r3, r2, [r1]
 800c500:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c504:	2b00      	cmp	r3, #0
 800c506:	d1e5      	bne.n	800c4d4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	3314      	adds	r3, #20
 800c50e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	e853 3f00 	ldrex	r3, [r3]
 800c516:	613b      	str	r3, [r7, #16]
   return(result);
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	f023 0301 	bic.w	r3, r3, #1
 800c51e:	63bb      	str	r3, [r7, #56]	; 0x38
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	3314      	adds	r3, #20
 800c526:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c528:	623a      	str	r2, [r7, #32]
 800c52a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c52c:	69f9      	ldr	r1, [r7, #28]
 800c52e:	6a3a      	ldr	r2, [r7, #32]
 800c530:	e841 2300 	strex	r3, r2, [r1]
 800c534:	61bb      	str	r3, [r7, #24]
   return(result);
 800c536:	69bb      	ldr	r3, [r7, #24]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d1e5      	bne.n	800c508 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2220      	movs	r2, #32
 800c540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2220      	movs	r2, #32
 800c548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	2200      	movs	r2, #0
 800c550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800c554:	2303      	movs	r3, #3
 800c556:	e00f      	b.n	800c578 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	681a      	ldr	r2, [r3, #0]
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	4013      	ands	r3, r2
 800c562:	68ba      	ldr	r2, [r7, #8]
 800c564:	429a      	cmp	r2, r3
 800c566:	bf0c      	ite	eq
 800c568:	2301      	moveq	r3, #1
 800c56a:	2300      	movne	r3, #0
 800c56c:	b2db      	uxtb	r3, r3
 800c56e:	461a      	mov	r2, r3
 800c570:	79fb      	ldrb	r3, [r7, #7]
 800c572:	429a      	cmp	r2, r3
 800c574:	d09f      	beq.n	800c4b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c576:	2300      	movs	r3, #0
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3740      	adds	r7, #64	; 0x40
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}

0800c580 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c580:	b480      	push	{r7}
 800c582:	b085      	sub	sp, #20
 800c584:	af00      	add	r7, sp, #0
 800c586:	60f8      	str	r0, [r7, #12]
 800c588:	60b9      	str	r1, [r7, #8]
 800c58a:	4613      	mov	r3, r2
 800c58c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	68ba      	ldr	r2, [r7, #8]
 800c592:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	88fa      	ldrh	r2, [r7, #6]
 800c598:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	88fa      	ldrh	r2, [r7, #6]
 800c59e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	2222      	movs	r2, #34	; 0x22
 800c5aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	691b      	ldr	r3, [r3, #16]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d007      	beq.n	800c5ce <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	68da      	ldr	r2, [r3, #12]
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c5cc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	695a      	ldr	r2, [r3, #20]
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f042 0201 	orr.w	r2, r2, #1
 800c5dc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	68da      	ldr	r2, [r3, #12]
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f042 0220 	orr.w	r2, r2, #32
 800c5ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c5ee:	2300      	movs	r3, #0
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	3714      	adds	r7, #20
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr

0800c5fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	b095      	sub	sp, #84	; 0x54
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	330c      	adds	r3, #12
 800c60a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c60c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c60e:	e853 3f00 	ldrex	r3, [r3]
 800c612:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c616:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c61a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	330c      	adds	r3, #12
 800c622:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c624:	643a      	str	r2, [r7, #64]	; 0x40
 800c626:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c628:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c62a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c62c:	e841 2300 	strex	r3, r2, [r1]
 800c630:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c634:	2b00      	cmp	r3, #0
 800c636:	d1e5      	bne.n	800c604 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	3314      	adds	r3, #20
 800c63e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c640:	6a3b      	ldr	r3, [r7, #32]
 800c642:	e853 3f00 	ldrex	r3, [r3]
 800c646:	61fb      	str	r3, [r7, #28]
   return(result);
 800c648:	69fb      	ldr	r3, [r7, #28]
 800c64a:	f023 0301 	bic.w	r3, r3, #1
 800c64e:	64bb      	str	r3, [r7, #72]	; 0x48
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	3314      	adds	r3, #20
 800c656:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c658:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c65a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c65c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c65e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c660:	e841 2300 	strex	r3, r2, [r1]
 800c664:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d1e5      	bne.n	800c638 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c670:	2b01      	cmp	r3, #1
 800c672:	d119      	bne.n	800c6a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	330c      	adds	r3, #12
 800c67a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	e853 3f00 	ldrex	r3, [r3]
 800c682:	60bb      	str	r3, [r7, #8]
   return(result);
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	f023 0310 	bic.w	r3, r3, #16
 800c68a:	647b      	str	r3, [r7, #68]	; 0x44
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	330c      	adds	r3, #12
 800c692:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c694:	61ba      	str	r2, [r7, #24]
 800c696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c698:	6979      	ldr	r1, [r7, #20]
 800c69a:	69ba      	ldr	r2, [r7, #24]
 800c69c:	e841 2300 	strex	r3, r2, [r1]
 800c6a0:	613b      	str	r3, [r7, #16]
   return(result);
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d1e5      	bne.n	800c674 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2220      	movs	r2, #32
 800c6ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c6b6:	bf00      	nop
 800c6b8:	3754      	adds	r7, #84	; 0x54
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c0:	4770      	bx	lr

0800c6c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b084      	sub	sp, #16
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c6dc:	68f8      	ldr	r0, [r7, #12]
 800c6de:	f7ff fecb 	bl	800c478 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6e2:	bf00      	nop
 800c6e4:	3710      	adds	r7, #16
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}

0800c6ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c6ea:	b480      	push	{r7}
 800c6ec:	b085      	sub	sp, #20
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	2b21      	cmp	r3, #33	; 0x21
 800c6fc:	d13e      	bne.n	800c77c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	689b      	ldr	r3, [r3, #8]
 800c702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c706:	d114      	bne.n	800c732 <UART_Transmit_IT+0x48>
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	691b      	ldr	r3, [r3, #16]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d110      	bne.n	800c732 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6a1b      	ldr	r3, [r3, #32]
 800c714:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	881b      	ldrh	r3, [r3, #0]
 800c71a:	461a      	mov	r2, r3
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c724:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6a1b      	ldr	r3, [r3, #32]
 800c72a:	1c9a      	adds	r2, r3, #2
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	621a      	str	r2, [r3, #32]
 800c730:	e008      	b.n	800c744 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6a1b      	ldr	r3, [r3, #32]
 800c736:	1c59      	adds	r1, r3, #1
 800c738:	687a      	ldr	r2, [r7, #4]
 800c73a:	6211      	str	r1, [r2, #32]
 800c73c:	781a      	ldrb	r2, [r3, #0]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c748:	b29b      	uxth	r3, r3
 800c74a:	3b01      	subs	r3, #1
 800c74c:	b29b      	uxth	r3, r3
 800c74e:	687a      	ldr	r2, [r7, #4]
 800c750:	4619      	mov	r1, r3
 800c752:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c754:	2b00      	cmp	r3, #0
 800c756:	d10f      	bne.n	800c778 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	68da      	ldr	r2, [r3, #12]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c766:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	68da      	ldr	r2, [r3, #12]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c776:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c778:	2300      	movs	r3, #0
 800c77a:	e000      	b.n	800c77e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c77c:	2302      	movs	r3, #2
  }
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3714      	adds	r7, #20
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr

0800c78a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b082      	sub	sp, #8
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	68da      	ldr	r2, [r3, #12]
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	2220      	movs	r2, #32
 800c7a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f7ff fe5a 	bl	800c464 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c7b0:	2300      	movs	r3, #0
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3708      	adds	r7, #8
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b08c      	sub	sp, #48	; 0x30
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	2b22      	cmp	r3, #34	; 0x22
 800c7cc:	f040 80ab 	bne.w	800c926 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	689b      	ldr	r3, [r3, #8]
 800c7d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7d8:	d117      	bne.n	800c80a <UART_Receive_IT+0x50>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	691b      	ldr	r3, [r3, #16]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d113      	bne.n	800c80a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7ea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7f8:	b29a      	uxth	r2, r3
 800c7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c802:	1c9a      	adds	r2, r3, #2
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	629a      	str	r2, [r3, #40]	; 0x28
 800c808:	e026      	b.n	800c858 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c80e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c810:	2300      	movs	r3, #0
 800c812:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c81c:	d007      	beq.n	800c82e <UART_Receive_IT+0x74>
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	689b      	ldr	r3, [r3, #8]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d10a      	bne.n	800c83c <UART_Receive_IT+0x82>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	691b      	ldr	r3, [r3, #16]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d106      	bne.n	800c83c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	b2da      	uxtb	r2, r3
 800c836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c838:	701a      	strb	r2, [r3, #0]
 800c83a:	e008      	b.n	800c84e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	685b      	ldr	r3, [r3, #4]
 800c842:	b2db      	uxtb	r3, r3
 800c844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c848:	b2da      	uxtb	r2, r3
 800c84a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c84c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c852:	1c5a      	adds	r2, r3, #1
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	3b01      	subs	r3, #1
 800c860:	b29b      	uxth	r3, r3
 800c862:	687a      	ldr	r2, [r7, #4]
 800c864:	4619      	mov	r1, r3
 800c866:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d15a      	bne.n	800c922 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	68da      	ldr	r2, [r3, #12]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f022 0220 	bic.w	r2, r2, #32
 800c87a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	68da      	ldr	r2, [r3, #12]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c88a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	695a      	ldr	r2, [r3, #20]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f022 0201 	bic.w	r2, r2, #1
 800c89a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2220      	movs	r2, #32
 800c8a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8a8:	2b01      	cmp	r3, #1
 800c8aa:	d135      	bne.n	800c918 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	330c      	adds	r3, #12
 800c8b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	e853 3f00 	ldrex	r3, [r3]
 800c8c0:	613b      	str	r3, [r7, #16]
   return(result);
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	f023 0310 	bic.w	r3, r3, #16
 800c8c8:	627b      	str	r3, [r7, #36]	; 0x24
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	330c      	adds	r3, #12
 800c8d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8d2:	623a      	str	r2, [r7, #32]
 800c8d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8d6:	69f9      	ldr	r1, [r7, #28]
 800c8d8:	6a3a      	ldr	r2, [r7, #32]
 800c8da:	e841 2300 	strex	r3, r2, [r1]
 800c8de:	61bb      	str	r3, [r7, #24]
   return(result);
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d1e5      	bne.n	800c8b2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f003 0310 	and.w	r3, r3, #16
 800c8f0:	2b10      	cmp	r3, #16
 800c8f2:	d10a      	bne.n	800c90a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	60fb      	str	r3, [r7, #12]
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	60fb      	str	r3, [r7, #12]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	60fb      	str	r3, [r7, #12]
 800c908:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c90e:	4619      	mov	r1, r3
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f7ff fdbb 	bl	800c48c <HAL_UARTEx_RxEventCallback>
 800c916:	e002      	b.n	800c91e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f7f7 f8b5 	bl	8003a88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c91e:	2300      	movs	r3, #0
 800c920:	e002      	b.n	800c928 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c922:	2300      	movs	r3, #0
 800c924:	e000      	b.n	800c928 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c926:	2302      	movs	r3, #2
  }
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3730      	adds	r7, #48	; 0x30
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}

0800c930 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c934:	b0c0      	sub	sp, #256	; 0x100
 800c936:	af00      	add	r7, sp, #0
 800c938:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c93c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c94c:	68d9      	ldr	r1, [r3, #12]
 800c94e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c952:	681a      	ldr	r2, [r3, #0]
 800c954:	ea40 0301 	orr.w	r3, r0, r1
 800c958:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c95a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c95e:	689a      	ldr	r2, [r3, #8]
 800c960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c964:	691b      	ldr	r3, [r3, #16]
 800c966:	431a      	orrs	r2, r3
 800c968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c96c:	695b      	ldr	r3, [r3, #20]
 800c96e:	431a      	orrs	r2, r3
 800c970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c974:	69db      	ldr	r3, [r3, #28]
 800c976:	4313      	orrs	r3, r2
 800c978:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c97c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	68db      	ldr	r3, [r3, #12]
 800c984:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c988:	f021 010c 	bic.w	r1, r1, #12
 800c98c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c996:	430b      	orrs	r3, r1
 800c998:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c99a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	695b      	ldr	r3, [r3, #20]
 800c9a2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c9a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9aa:	6999      	ldr	r1, [r3, #24]
 800c9ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	ea40 0301 	orr.w	r3, r0, r1
 800c9b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c9b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9bc:	681a      	ldr	r2, [r3, #0]
 800c9be:	4b8f      	ldr	r3, [pc, #572]	; (800cbfc <UART_SetConfig+0x2cc>)
 800c9c0:	429a      	cmp	r2, r3
 800c9c2:	d005      	beq.n	800c9d0 <UART_SetConfig+0xa0>
 800c9c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9c8:	681a      	ldr	r2, [r3, #0]
 800c9ca:	4b8d      	ldr	r3, [pc, #564]	; (800cc00 <UART_SetConfig+0x2d0>)
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d104      	bne.n	800c9da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c9d0:	f7fe fbca 	bl	800b168 <HAL_RCC_GetPCLK2Freq>
 800c9d4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c9d8:	e003      	b.n	800c9e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c9da:	f7fe fbb1 	bl	800b140 <HAL_RCC_GetPCLK1Freq>
 800c9de:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c9e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9e6:	69db      	ldr	r3, [r3, #28]
 800c9e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9ec:	f040 810c 	bne.w	800cc08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c9f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c9fa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c9fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ca02:	4622      	mov	r2, r4
 800ca04:	462b      	mov	r3, r5
 800ca06:	1891      	adds	r1, r2, r2
 800ca08:	65b9      	str	r1, [r7, #88]	; 0x58
 800ca0a:	415b      	adcs	r3, r3
 800ca0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ca0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ca12:	4621      	mov	r1, r4
 800ca14:	eb12 0801 	adds.w	r8, r2, r1
 800ca18:	4629      	mov	r1, r5
 800ca1a:	eb43 0901 	adc.w	r9, r3, r1
 800ca1e:	f04f 0200 	mov.w	r2, #0
 800ca22:	f04f 0300 	mov.w	r3, #0
 800ca26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca32:	4690      	mov	r8, r2
 800ca34:	4699      	mov	r9, r3
 800ca36:	4623      	mov	r3, r4
 800ca38:	eb18 0303 	adds.w	r3, r8, r3
 800ca3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ca40:	462b      	mov	r3, r5
 800ca42:	eb49 0303 	adc.w	r3, r9, r3
 800ca46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ca4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca4e:	685b      	ldr	r3, [r3, #4]
 800ca50:	2200      	movs	r2, #0
 800ca52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ca56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ca5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ca5e:	460b      	mov	r3, r1
 800ca60:	18db      	adds	r3, r3, r3
 800ca62:	653b      	str	r3, [r7, #80]	; 0x50
 800ca64:	4613      	mov	r3, r2
 800ca66:	eb42 0303 	adc.w	r3, r2, r3
 800ca6a:	657b      	str	r3, [r7, #84]	; 0x54
 800ca6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ca70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ca74:	f7f4 f908 	bl	8000c88 <__aeabi_uldivmod>
 800ca78:	4602      	mov	r2, r0
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4b61      	ldr	r3, [pc, #388]	; (800cc04 <UART_SetConfig+0x2d4>)
 800ca7e:	fba3 2302 	umull	r2, r3, r3, r2
 800ca82:	095b      	lsrs	r3, r3, #5
 800ca84:	011c      	lsls	r4, r3, #4
 800ca86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ca90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ca94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ca98:	4642      	mov	r2, r8
 800ca9a:	464b      	mov	r3, r9
 800ca9c:	1891      	adds	r1, r2, r2
 800ca9e:	64b9      	str	r1, [r7, #72]	; 0x48
 800caa0:	415b      	adcs	r3, r3
 800caa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800caa4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800caa8:	4641      	mov	r1, r8
 800caaa:	eb12 0a01 	adds.w	sl, r2, r1
 800caae:	4649      	mov	r1, r9
 800cab0:	eb43 0b01 	adc.w	fp, r3, r1
 800cab4:	f04f 0200 	mov.w	r2, #0
 800cab8:	f04f 0300 	mov.w	r3, #0
 800cabc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cac0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cac4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cac8:	4692      	mov	sl, r2
 800caca:	469b      	mov	fp, r3
 800cacc:	4643      	mov	r3, r8
 800cace:	eb1a 0303 	adds.w	r3, sl, r3
 800cad2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cad6:	464b      	mov	r3, r9
 800cad8:	eb4b 0303 	adc.w	r3, fp, r3
 800cadc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cae4:	685b      	ldr	r3, [r3, #4]
 800cae6:	2200      	movs	r2, #0
 800cae8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800caec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800caf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800caf4:	460b      	mov	r3, r1
 800caf6:	18db      	adds	r3, r3, r3
 800caf8:	643b      	str	r3, [r7, #64]	; 0x40
 800cafa:	4613      	mov	r3, r2
 800cafc:	eb42 0303 	adc.w	r3, r2, r3
 800cb00:	647b      	str	r3, [r7, #68]	; 0x44
 800cb02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800cb06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800cb0a:	f7f4 f8bd 	bl	8000c88 <__aeabi_uldivmod>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	4611      	mov	r1, r2
 800cb14:	4b3b      	ldr	r3, [pc, #236]	; (800cc04 <UART_SetConfig+0x2d4>)
 800cb16:	fba3 2301 	umull	r2, r3, r3, r1
 800cb1a:	095b      	lsrs	r3, r3, #5
 800cb1c:	2264      	movs	r2, #100	; 0x64
 800cb1e:	fb02 f303 	mul.w	r3, r2, r3
 800cb22:	1acb      	subs	r3, r1, r3
 800cb24:	00db      	lsls	r3, r3, #3
 800cb26:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800cb2a:	4b36      	ldr	r3, [pc, #216]	; (800cc04 <UART_SetConfig+0x2d4>)
 800cb2c:	fba3 2302 	umull	r2, r3, r3, r2
 800cb30:	095b      	lsrs	r3, r3, #5
 800cb32:	005b      	lsls	r3, r3, #1
 800cb34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cb38:	441c      	add	r4, r3
 800cb3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb3e:	2200      	movs	r2, #0
 800cb40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cb44:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800cb48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800cb4c:	4642      	mov	r2, r8
 800cb4e:	464b      	mov	r3, r9
 800cb50:	1891      	adds	r1, r2, r2
 800cb52:	63b9      	str	r1, [r7, #56]	; 0x38
 800cb54:	415b      	adcs	r3, r3
 800cb56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cb5c:	4641      	mov	r1, r8
 800cb5e:	1851      	adds	r1, r2, r1
 800cb60:	6339      	str	r1, [r7, #48]	; 0x30
 800cb62:	4649      	mov	r1, r9
 800cb64:	414b      	adcs	r3, r1
 800cb66:	637b      	str	r3, [r7, #52]	; 0x34
 800cb68:	f04f 0200 	mov.w	r2, #0
 800cb6c:	f04f 0300 	mov.w	r3, #0
 800cb70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800cb74:	4659      	mov	r1, fp
 800cb76:	00cb      	lsls	r3, r1, #3
 800cb78:	4651      	mov	r1, sl
 800cb7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cb7e:	4651      	mov	r1, sl
 800cb80:	00ca      	lsls	r2, r1, #3
 800cb82:	4610      	mov	r0, r2
 800cb84:	4619      	mov	r1, r3
 800cb86:	4603      	mov	r3, r0
 800cb88:	4642      	mov	r2, r8
 800cb8a:	189b      	adds	r3, r3, r2
 800cb8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cb90:	464b      	mov	r3, r9
 800cb92:	460a      	mov	r2, r1
 800cb94:	eb42 0303 	adc.w	r3, r2, r3
 800cb98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cb9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cba0:	685b      	ldr	r3, [r3, #4]
 800cba2:	2200      	movs	r2, #0
 800cba4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800cba8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800cbac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800cbb0:	460b      	mov	r3, r1
 800cbb2:	18db      	adds	r3, r3, r3
 800cbb4:	62bb      	str	r3, [r7, #40]	; 0x28
 800cbb6:	4613      	mov	r3, r2
 800cbb8:	eb42 0303 	adc.w	r3, r2, r3
 800cbbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cbbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cbc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800cbc6:	f7f4 f85f 	bl	8000c88 <__aeabi_uldivmod>
 800cbca:	4602      	mov	r2, r0
 800cbcc:	460b      	mov	r3, r1
 800cbce:	4b0d      	ldr	r3, [pc, #52]	; (800cc04 <UART_SetConfig+0x2d4>)
 800cbd0:	fba3 1302 	umull	r1, r3, r3, r2
 800cbd4:	095b      	lsrs	r3, r3, #5
 800cbd6:	2164      	movs	r1, #100	; 0x64
 800cbd8:	fb01 f303 	mul.w	r3, r1, r3
 800cbdc:	1ad3      	subs	r3, r2, r3
 800cbde:	00db      	lsls	r3, r3, #3
 800cbe0:	3332      	adds	r3, #50	; 0x32
 800cbe2:	4a08      	ldr	r2, [pc, #32]	; (800cc04 <UART_SetConfig+0x2d4>)
 800cbe4:	fba2 2303 	umull	r2, r3, r2, r3
 800cbe8:	095b      	lsrs	r3, r3, #5
 800cbea:	f003 0207 	and.w	r2, r3, #7
 800cbee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4422      	add	r2, r4
 800cbf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800cbf8:	e105      	b.n	800ce06 <UART_SetConfig+0x4d6>
 800cbfa:	bf00      	nop
 800cbfc:	40011000 	.word	0x40011000
 800cc00:	40011400 	.word	0x40011400
 800cc04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cc08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800cc12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800cc16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800cc1a:	4642      	mov	r2, r8
 800cc1c:	464b      	mov	r3, r9
 800cc1e:	1891      	adds	r1, r2, r2
 800cc20:	6239      	str	r1, [r7, #32]
 800cc22:	415b      	adcs	r3, r3
 800cc24:	627b      	str	r3, [r7, #36]	; 0x24
 800cc26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cc2a:	4641      	mov	r1, r8
 800cc2c:	1854      	adds	r4, r2, r1
 800cc2e:	4649      	mov	r1, r9
 800cc30:	eb43 0501 	adc.w	r5, r3, r1
 800cc34:	f04f 0200 	mov.w	r2, #0
 800cc38:	f04f 0300 	mov.w	r3, #0
 800cc3c:	00eb      	lsls	r3, r5, #3
 800cc3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cc42:	00e2      	lsls	r2, r4, #3
 800cc44:	4614      	mov	r4, r2
 800cc46:	461d      	mov	r5, r3
 800cc48:	4643      	mov	r3, r8
 800cc4a:	18e3      	adds	r3, r4, r3
 800cc4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800cc50:	464b      	mov	r3, r9
 800cc52:	eb45 0303 	adc.w	r3, r5, r3
 800cc56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800cc5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	2200      	movs	r2, #0
 800cc62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800cc66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cc6a:	f04f 0200 	mov.w	r2, #0
 800cc6e:	f04f 0300 	mov.w	r3, #0
 800cc72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800cc76:	4629      	mov	r1, r5
 800cc78:	008b      	lsls	r3, r1, #2
 800cc7a:	4621      	mov	r1, r4
 800cc7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cc80:	4621      	mov	r1, r4
 800cc82:	008a      	lsls	r2, r1, #2
 800cc84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800cc88:	f7f3 fffe 	bl	8000c88 <__aeabi_uldivmod>
 800cc8c:	4602      	mov	r2, r0
 800cc8e:	460b      	mov	r3, r1
 800cc90:	4b60      	ldr	r3, [pc, #384]	; (800ce14 <UART_SetConfig+0x4e4>)
 800cc92:	fba3 2302 	umull	r2, r3, r3, r2
 800cc96:	095b      	lsrs	r3, r3, #5
 800cc98:	011c      	lsls	r4, r3, #4
 800cc9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cc9e:	2200      	movs	r2, #0
 800cca0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800cca4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800cca8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ccac:	4642      	mov	r2, r8
 800ccae:	464b      	mov	r3, r9
 800ccb0:	1891      	adds	r1, r2, r2
 800ccb2:	61b9      	str	r1, [r7, #24]
 800ccb4:	415b      	adcs	r3, r3
 800ccb6:	61fb      	str	r3, [r7, #28]
 800ccb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ccbc:	4641      	mov	r1, r8
 800ccbe:	1851      	adds	r1, r2, r1
 800ccc0:	6139      	str	r1, [r7, #16]
 800ccc2:	4649      	mov	r1, r9
 800ccc4:	414b      	adcs	r3, r1
 800ccc6:	617b      	str	r3, [r7, #20]
 800ccc8:	f04f 0200 	mov.w	r2, #0
 800cccc:	f04f 0300 	mov.w	r3, #0
 800ccd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ccd4:	4659      	mov	r1, fp
 800ccd6:	00cb      	lsls	r3, r1, #3
 800ccd8:	4651      	mov	r1, sl
 800ccda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ccde:	4651      	mov	r1, sl
 800cce0:	00ca      	lsls	r2, r1, #3
 800cce2:	4610      	mov	r0, r2
 800cce4:	4619      	mov	r1, r3
 800cce6:	4603      	mov	r3, r0
 800cce8:	4642      	mov	r2, r8
 800ccea:	189b      	adds	r3, r3, r2
 800ccec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ccf0:	464b      	mov	r3, r9
 800ccf2:	460a      	mov	r2, r1
 800ccf4:	eb42 0303 	adc.w	r3, r2, r3
 800ccf8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ccfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cd00:	685b      	ldr	r3, [r3, #4]
 800cd02:	2200      	movs	r2, #0
 800cd04:	67bb      	str	r3, [r7, #120]	; 0x78
 800cd06:	67fa      	str	r2, [r7, #124]	; 0x7c
 800cd08:	f04f 0200 	mov.w	r2, #0
 800cd0c:	f04f 0300 	mov.w	r3, #0
 800cd10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800cd14:	4649      	mov	r1, r9
 800cd16:	008b      	lsls	r3, r1, #2
 800cd18:	4641      	mov	r1, r8
 800cd1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cd1e:	4641      	mov	r1, r8
 800cd20:	008a      	lsls	r2, r1, #2
 800cd22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800cd26:	f7f3 ffaf 	bl	8000c88 <__aeabi_uldivmod>
 800cd2a:	4602      	mov	r2, r0
 800cd2c:	460b      	mov	r3, r1
 800cd2e:	4b39      	ldr	r3, [pc, #228]	; (800ce14 <UART_SetConfig+0x4e4>)
 800cd30:	fba3 1302 	umull	r1, r3, r3, r2
 800cd34:	095b      	lsrs	r3, r3, #5
 800cd36:	2164      	movs	r1, #100	; 0x64
 800cd38:	fb01 f303 	mul.w	r3, r1, r3
 800cd3c:	1ad3      	subs	r3, r2, r3
 800cd3e:	011b      	lsls	r3, r3, #4
 800cd40:	3332      	adds	r3, #50	; 0x32
 800cd42:	4a34      	ldr	r2, [pc, #208]	; (800ce14 <UART_SetConfig+0x4e4>)
 800cd44:	fba2 2303 	umull	r2, r3, r2, r3
 800cd48:	095b      	lsrs	r3, r3, #5
 800cd4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cd4e:	441c      	add	r4, r3
 800cd50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cd54:	2200      	movs	r2, #0
 800cd56:	673b      	str	r3, [r7, #112]	; 0x70
 800cd58:	677a      	str	r2, [r7, #116]	; 0x74
 800cd5a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800cd5e:	4642      	mov	r2, r8
 800cd60:	464b      	mov	r3, r9
 800cd62:	1891      	adds	r1, r2, r2
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	415b      	adcs	r3, r3
 800cd68:	60fb      	str	r3, [r7, #12]
 800cd6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cd6e:	4641      	mov	r1, r8
 800cd70:	1851      	adds	r1, r2, r1
 800cd72:	6039      	str	r1, [r7, #0]
 800cd74:	4649      	mov	r1, r9
 800cd76:	414b      	adcs	r3, r1
 800cd78:	607b      	str	r3, [r7, #4]
 800cd7a:	f04f 0200 	mov.w	r2, #0
 800cd7e:	f04f 0300 	mov.w	r3, #0
 800cd82:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cd86:	4659      	mov	r1, fp
 800cd88:	00cb      	lsls	r3, r1, #3
 800cd8a:	4651      	mov	r1, sl
 800cd8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cd90:	4651      	mov	r1, sl
 800cd92:	00ca      	lsls	r2, r1, #3
 800cd94:	4610      	mov	r0, r2
 800cd96:	4619      	mov	r1, r3
 800cd98:	4603      	mov	r3, r0
 800cd9a:	4642      	mov	r2, r8
 800cd9c:	189b      	adds	r3, r3, r2
 800cd9e:	66bb      	str	r3, [r7, #104]	; 0x68
 800cda0:	464b      	mov	r3, r9
 800cda2:	460a      	mov	r2, r1
 800cda4:	eb42 0303 	adc.w	r3, r2, r3
 800cda8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cdaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cdae:	685b      	ldr	r3, [r3, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	663b      	str	r3, [r7, #96]	; 0x60
 800cdb4:	667a      	str	r2, [r7, #100]	; 0x64
 800cdb6:	f04f 0200 	mov.w	r2, #0
 800cdba:	f04f 0300 	mov.w	r3, #0
 800cdbe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800cdc2:	4649      	mov	r1, r9
 800cdc4:	008b      	lsls	r3, r1, #2
 800cdc6:	4641      	mov	r1, r8
 800cdc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cdcc:	4641      	mov	r1, r8
 800cdce:	008a      	lsls	r2, r1, #2
 800cdd0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800cdd4:	f7f3 ff58 	bl	8000c88 <__aeabi_uldivmod>
 800cdd8:	4602      	mov	r2, r0
 800cdda:	460b      	mov	r3, r1
 800cddc:	4b0d      	ldr	r3, [pc, #52]	; (800ce14 <UART_SetConfig+0x4e4>)
 800cdde:	fba3 1302 	umull	r1, r3, r3, r2
 800cde2:	095b      	lsrs	r3, r3, #5
 800cde4:	2164      	movs	r1, #100	; 0x64
 800cde6:	fb01 f303 	mul.w	r3, r1, r3
 800cdea:	1ad3      	subs	r3, r2, r3
 800cdec:	011b      	lsls	r3, r3, #4
 800cdee:	3332      	adds	r3, #50	; 0x32
 800cdf0:	4a08      	ldr	r2, [pc, #32]	; (800ce14 <UART_SetConfig+0x4e4>)
 800cdf2:	fba2 2303 	umull	r2, r3, r2, r3
 800cdf6:	095b      	lsrs	r3, r3, #5
 800cdf8:	f003 020f 	and.w	r2, r3, #15
 800cdfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4422      	add	r2, r4
 800ce04:	609a      	str	r2, [r3, #8]
}
 800ce06:	bf00      	nop
 800ce08:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ce12:	bf00      	nop
 800ce14:	51eb851f 	.word	0x51eb851f

0800ce18 <__NVIC_SetPriority>:
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	4603      	mov	r3, r0
 800ce20:	6039      	str	r1, [r7, #0]
 800ce22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	db0a      	blt.n	800ce42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	b2da      	uxtb	r2, r3
 800ce30:	490c      	ldr	r1, [pc, #48]	; (800ce64 <__NVIC_SetPriority+0x4c>)
 800ce32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce36:	0112      	lsls	r2, r2, #4
 800ce38:	b2d2      	uxtb	r2, r2
 800ce3a:	440b      	add	r3, r1
 800ce3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ce40:	e00a      	b.n	800ce58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	b2da      	uxtb	r2, r3
 800ce46:	4908      	ldr	r1, [pc, #32]	; (800ce68 <__NVIC_SetPriority+0x50>)
 800ce48:	79fb      	ldrb	r3, [r7, #7]
 800ce4a:	f003 030f 	and.w	r3, r3, #15
 800ce4e:	3b04      	subs	r3, #4
 800ce50:	0112      	lsls	r2, r2, #4
 800ce52:	b2d2      	uxtb	r2, r2
 800ce54:	440b      	add	r3, r1
 800ce56:	761a      	strb	r2, [r3, #24]
}
 800ce58:	bf00      	nop
 800ce5a:	370c      	adds	r7, #12
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce62:	4770      	bx	lr
 800ce64:	e000e100 	.word	0xe000e100
 800ce68:	e000ed00 	.word	0xe000ed00

0800ce6c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ce70:	4b05      	ldr	r3, [pc, #20]	; (800ce88 <SysTick_Handler+0x1c>)
 800ce72:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ce74:	f001 fd28 	bl	800e8c8 <xTaskGetSchedulerState>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d001      	beq.n	800ce82 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ce7e:	f002 fb13 	bl	800f4a8 <xPortSysTickHandler>
  }
}
 800ce82:	bf00      	nop
 800ce84:	bd80      	pop	{r7, pc}
 800ce86:	bf00      	nop
 800ce88:	e000e010 	.word	0xe000e010

0800ce8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ce90:	2100      	movs	r1, #0
 800ce92:	f06f 0004 	mvn.w	r0, #4
 800ce96:	f7ff ffbf 	bl	800ce18 <__NVIC_SetPriority>
#endif
}
 800ce9a:	bf00      	nop
 800ce9c:	bd80      	pop	{r7, pc}
	...

0800cea0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800cea0:	b480      	push	{r7}
 800cea2:	b083      	sub	sp, #12
 800cea4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cea6:	f3ef 8305 	mrs	r3, IPSR
 800ceaa:	603b      	str	r3, [r7, #0]
  return(result);
 800ceac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d003      	beq.n	800ceba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ceb2:	f06f 0305 	mvn.w	r3, #5
 800ceb6:	607b      	str	r3, [r7, #4]
 800ceb8:	e00c      	b.n	800ced4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ceba:	4b0a      	ldr	r3, [pc, #40]	; (800cee4 <osKernelInitialize+0x44>)
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d105      	bne.n	800cece <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cec2:	4b08      	ldr	r3, [pc, #32]	; (800cee4 <osKernelInitialize+0x44>)
 800cec4:	2201      	movs	r2, #1
 800cec6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800cec8:	2300      	movs	r3, #0
 800ceca:	607b      	str	r3, [r7, #4]
 800cecc:	e002      	b.n	800ced4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800cece:	f04f 33ff 	mov.w	r3, #4294967295
 800ced2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ced4:	687b      	ldr	r3, [r7, #4]
}
 800ced6:	4618      	mov	r0, r3
 800ced8:	370c      	adds	r7, #12
 800ceda:	46bd      	mov	sp, r7
 800cedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee0:	4770      	bx	lr
 800cee2:	bf00      	nop
 800cee4:	20000cec 	.word	0x20000cec

0800cee8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b082      	sub	sp, #8
 800ceec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ceee:	f3ef 8305 	mrs	r3, IPSR
 800cef2:	603b      	str	r3, [r7, #0]
  return(result);
 800cef4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d003      	beq.n	800cf02 <osKernelStart+0x1a>
    stat = osErrorISR;
 800cefa:	f06f 0305 	mvn.w	r3, #5
 800cefe:	607b      	str	r3, [r7, #4]
 800cf00:	e010      	b.n	800cf24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800cf02:	4b0b      	ldr	r3, [pc, #44]	; (800cf30 <osKernelStart+0x48>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	2b01      	cmp	r3, #1
 800cf08:	d109      	bne.n	800cf1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800cf0a:	f7ff ffbf 	bl	800ce8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800cf0e:	4b08      	ldr	r3, [pc, #32]	; (800cf30 <osKernelStart+0x48>)
 800cf10:	2202      	movs	r2, #2
 800cf12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800cf14:	f001 f87c 	bl	800e010 <vTaskStartScheduler>
      stat = osOK;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	607b      	str	r3, [r7, #4]
 800cf1c:	e002      	b.n	800cf24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cf1e:	f04f 33ff 	mov.w	r3, #4294967295
 800cf22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cf24:	687b      	ldr	r3, [r7, #4]
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3708      	adds	r7, #8
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	20000cec 	.word	0x20000cec

0800cf34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b08e      	sub	sp, #56	; 0x38
 800cf38:	af04      	add	r7, sp, #16
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cf40:	2300      	movs	r3, #0
 800cf42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf44:	f3ef 8305 	mrs	r3, IPSR
 800cf48:	617b      	str	r3, [r7, #20]
  return(result);
 800cf4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d17e      	bne.n	800d04e <osThreadNew+0x11a>
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d07b      	beq.n	800d04e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cf56:	2380      	movs	r3, #128	; 0x80
 800cf58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cf5a:	2318      	movs	r3, #24
 800cf5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800cf62:	f04f 33ff 	mov.w	r3, #4294967295
 800cf66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d045      	beq.n	800cffa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d002      	beq.n	800cf7c <osThreadNew+0x48>
        name = attr->name;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	699b      	ldr	r3, [r3, #24]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d002      	beq.n	800cf8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	699b      	ldr	r3, [r3, #24]
 800cf88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cf8a:	69fb      	ldr	r3, [r7, #28]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d008      	beq.n	800cfa2 <osThreadNew+0x6e>
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	2b38      	cmp	r3, #56	; 0x38
 800cf94:	d805      	bhi.n	800cfa2 <osThreadNew+0x6e>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	685b      	ldr	r3, [r3, #4]
 800cf9a:	f003 0301 	and.w	r3, r3, #1
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d001      	beq.n	800cfa6 <osThreadNew+0x72>
        return (NULL);
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	e054      	b.n	800d050 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	695b      	ldr	r3, [r3, #20]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d003      	beq.n	800cfb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	695b      	ldr	r3, [r3, #20]
 800cfb2:	089b      	lsrs	r3, r3, #2
 800cfb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	689b      	ldr	r3, [r3, #8]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d00e      	beq.n	800cfdc <osThreadNew+0xa8>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	68db      	ldr	r3, [r3, #12]
 800cfc2:	2bbb      	cmp	r3, #187	; 0xbb
 800cfc4:	d90a      	bls.n	800cfdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d006      	beq.n	800cfdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	695b      	ldr	r3, [r3, #20]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d002      	beq.n	800cfdc <osThreadNew+0xa8>
        mem = 1;
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	61bb      	str	r3, [r7, #24]
 800cfda:	e010      	b.n	800cffe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	689b      	ldr	r3, [r3, #8]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d10c      	bne.n	800cffe <osThreadNew+0xca>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	68db      	ldr	r3, [r3, #12]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d108      	bne.n	800cffe <osThreadNew+0xca>
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	691b      	ldr	r3, [r3, #16]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d104      	bne.n	800cffe <osThreadNew+0xca>
          mem = 0;
 800cff4:	2300      	movs	r3, #0
 800cff6:	61bb      	str	r3, [r7, #24]
 800cff8:	e001      	b.n	800cffe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cffa:	2300      	movs	r3, #0
 800cffc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cffe:	69bb      	ldr	r3, [r7, #24]
 800d000:	2b01      	cmp	r3, #1
 800d002:	d110      	bne.n	800d026 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d008:	687a      	ldr	r2, [r7, #4]
 800d00a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d00c:	9202      	str	r2, [sp, #8]
 800d00e:	9301      	str	r3, [sp, #4]
 800d010:	69fb      	ldr	r3, [r7, #28]
 800d012:	9300      	str	r3, [sp, #0]
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	6a3a      	ldr	r2, [r7, #32]
 800d018:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f000 fe0c 	bl	800dc38 <xTaskCreateStatic>
 800d020:	4603      	mov	r3, r0
 800d022:	613b      	str	r3, [r7, #16]
 800d024:	e013      	b.n	800d04e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d026:	69bb      	ldr	r3, [r7, #24]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d110      	bne.n	800d04e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d02c:	6a3b      	ldr	r3, [r7, #32]
 800d02e:	b29a      	uxth	r2, r3
 800d030:	f107 0310 	add.w	r3, r7, #16
 800d034:	9301      	str	r3, [sp, #4]
 800d036:	69fb      	ldr	r3, [r7, #28]
 800d038:	9300      	str	r3, [sp, #0]
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d03e:	68f8      	ldr	r0, [r7, #12]
 800d040:	f000 fe57 	bl	800dcf2 <xTaskCreate>
 800d044:	4603      	mov	r3, r0
 800d046:	2b01      	cmp	r3, #1
 800d048:	d001      	beq.n	800d04e <osThreadNew+0x11a>
            hTask = NULL;
 800d04a:	2300      	movs	r3, #0
 800d04c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d04e:	693b      	ldr	r3, [r7, #16]
}
 800d050:	4618      	mov	r0, r3
 800d052:	3728      	adds	r7, #40	; 0x28
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d060:	f3ef 8305 	mrs	r3, IPSR
 800d064:	60bb      	str	r3, [r7, #8]
  return(result);
 800d066:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d003      	beq.n	800d074 <osDelay+0x1c>
    stat = osErrorISR;
 800d06c:	f06f 0305 	mvn.w	r3, #5
 800d070:	60fb      	str	r3, [r7, #12]
 800d072:	e007      	b.n	800d084 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d074:	2300      	movs	r3, #0
 800d076:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d002      	beq.n	800d084 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 ff92 	bl	800dfa8 <vTaskDelay>
    }
  }

  return (stat);
 800d084:	68fb      	ldr	r3, [r7, #12]
}
 800d086:	4618      	mov	r0, r3
 800d088:	3710      	adds	r7, #16
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
	...

0800d090 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d090:	b480      	push	{r7}
 800d092:	b085      	sub	sp, #20
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	4a07      	ldr	r2, [pc, #28]	; (800d0bc <vApplicationGetIdleTaskMemory+0x2c>)
 800d0a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d0a2:	68bb      	ldr	r3, [r7, #8]
 800d0a4:	4a06      	ldr	r2, [pc, #24]	; (800d0c0 <vApplicationGetIdleTaskMemory+0x30>)
 800d0a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2280      	movs	r2, #128	; 0x80
 800d0ac:	601a      	str	r2, [r3, #0]
}
 800d0ae:	bf00      	nop
 800d0b0:	3714      	adds	r7, #20
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b8:	4770      	bx	lr
 800d0ba:	bf00      	nop
 800d0bc:	20000cf0 	.word	0x20000cf0
 800d0c0:	20000dac 	.word	0x20000dac

0800d0c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d0c4:	b480      	push	{r7}
 800d0c6:	b085      	sub	sp, #20
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	60f8      	str	r0, [r7, #12]
 800d0cc:	60b9      	str	r1, [r7, #8]
 800d0ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	4a07      	ldr	r2, [pc, #28]	; (800d0f0 <vApplicationGetTimerTaskMemory+0x2c>)
 800d0d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d0d6:	68bb      	ldr	r3, [r7, #8]
 800d0d8:	4a06      	ldr	r2, [pc, #24]	; (800d0f4 <vApplicationGetTimerTaskMemory+0x30>)
 800d0da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d0e2:	601a      	str	r2, [r3, #0]
}
 800d0e4:	bf00      	nop
 800d0e6:	3714      	adds	r7, #20
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ee:	4770      	bx	lr
 800d0f0:	20000fac 	.word	0x20000fac
 800d0f4:	20001068 	.word	0x20001068

0800d0f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d0f8:	b480      	push	{r7}
 800d0fa:	b083      	sub	sp, #12
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f103 0208 	add.w	r2, r3, #8
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f04f 32ff 	mov.w	r2, #4294967295
 800d110:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f103 0208 	add.w	r2, r3, #8
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f103 0208 	add.w	r2, r3, #8
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2200      	movs	r2, #0
 800d12a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d12c:	bf00      	nop
 800d12e:	370c      	adds	r7, #12
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr

0800d138 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d138:	b480      	push	{r7}
 800d13a:	b083      	sub	sp, #12
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2200      	movs	r2, #0
 800d144:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d146:	bf00      	nop
 800d148:	370c      	adds	r7, #12
 800d14a:	46bd      	mov	sp, r7
 800d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d150:	4770      	bx	lr

0800d152 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d152:	b480      	push	{r7}
 800d154:	b085      	sub	sp, #20
 800d156:	af00      	add	r7, sp, #0
 800d158:	6078      	str	r0, [r7, #4]
 800d15a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	68fa      	ldr	r2, [r7, #12]
 800d166:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	689a      	ldr	r2, [r3, #8]
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	689b      	ldr	r3, [r3, #8]
 800d174:	683a      	ldr	r2, [r7, #0]
 800d176:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	683a      	ldr	r2, [r7, #0]
 800d17c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	1c5a      	adds	r2, r3, #1
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	601a      	str	r2, [r3, #0]
}
 800d18e:	bf00      	nop
 800d190:	3714      	adds	r7, #20
 800d192:	46bd      	mov	sp, r7
 800d194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d198:	4770      	bx	lr

0800d19a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d19a:	b480      	push	{r7}
 800d19c:	b085      	sub	sp, #20
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	6078      	str	r0, [r7, #4]
 800d1a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1b0:	d103      	bne.n	800d1ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	691b      	ldr	r3, [r3, #16]
 800d1b6:	60fb      	str	r3, [r7, #12]
 800d1b8:	e00c      	b.n	800d1d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	3308      	adds	r3, #8
 800d1be:	60fb      	str	r3, [r7, #12]
 800d1c0:	e002      	b.n	800d1c8 <vListInsert+0x2e>
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	60fb      	str	r3, [r7, #12]
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	68ba      	ldr	r2, [r7, #8]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d2f6      	bcs.n	800d1c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	685a      	ldr	r2, [r3, #4]
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	685b      	ldr	r3, [r3, #4]
 800d1e0:	683a      	ldr	r2, [r7, #0]
 800d1e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	68fa      	ldr	r2, [r7, #12]
 800d1e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	683a      	ldr	r2, [r7, #0]
 800d1ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	687a      	ldr	r2, [r7, #4]
 800d1f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	1c5a      	adds	r2, r3, #1
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	601a      	str	r2, [r3, #0]
}
 800d200:	bf00      	nop
 800d202:	3714      	adds	r7, #20
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr

0800d20c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d20c:	b480      	push	{r7}
 800d20e:	b085      	sub	sp, #20
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	691b      	ldr	r3, [r3, #16]
 800d218:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	685b      	ldr	r3, [r3, #4]
 800d21e:	687a      	ldr	r2, [r7, #4]
 800d220:	6892      	ldr	r2, [r2, #8]
 800d222:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	6852      	ldr	r2, [r2, #4]
 800d22c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	687a      	ldr	r2, [r7, #4]
 800d234:	429a      	cmp	r2, r3
 800d236:	d103      	bne.n	800d240 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	689a      	ldr	r2, [r3, #8]
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2200      	movs	r2, #0
 800d244:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	1e5a      	subs	r2, r3, #1
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	681b      	ldr	r3, [r3, #0]
}
 800d254:	4618      	mov	r0, r3
 800d256:	3714      	adds	r7, #20
 800d258:	46bd      	mov	sp, r7
 800d25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25e:	4770      	bx	lr

0800d260 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
 800d268:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d10a      	bne.n	800d28a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d278:	f383 8811 	msr	BASEPRI, r3
 800d27c:	f3bf 8f6f 	isb	sy
 800d280:	f3bf 8f4f 	dsb	sy
 800d284:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d286:	bf00      	nop
 800d288:	e7fe      	b.n	800d288 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d28a:	f002 f87b 	bl	800f384 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681a      	ldr	r2, [r3, #0]
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d296:	68f9      	ldr	r1, [r7, #12]
 800d298:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d29a:	fb01 f303 	mul.w	r3, r1, r3
 800d29e:	441a      	add	r2, r3
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	681a      	ldr	r2, [r3, #0]
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2ba:	3b01      	subs	r3, #1
 800d2bc:	68f9      	ldr	r1, [r7, #12]
 800d2be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d2c0:	fb01 f303 	mul.w	r3, r1, r3
 800d2c4:	441a      	add	r2, r3
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	22ff      	movs	r2, #255	; 0xff
 800d2ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	22ff      	movs	r2, #255	; 0xff
 800d2d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d114      	bne.n	800d30a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	691b      	ldr	r3, [r3, #16]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d01a      	beq.n	800d31e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	3310      	adds	r3, #16
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	f001 f929 	bl	800e544 <xTaskRemoveFromEventList>
 800d2f2:	4603      	mov	r3, r0
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d012      	beq.n	800d31e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d2f8:	4b0c      	ldr	r3, [pc, #48]	; (800d32c <xQueueGenericReset+0xcc>)
 800d2fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2fe:	601a      	str	r2, [r3, #0]
 800d300:	f3bf 8f4f 	dsb	sy
 800d304:	f3bf 8f6f 	isb	sy
 800d308:	e009      	b.n	800d31e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	3310      	adds	r3, #16
 800d30e:	4618      	mov	r0, r3
 800d310:	f7ff fef2 	bl	800d0f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	3324      	adds	r3, #36	; 0x24
 800d318:	4618      	mov	r0, r3
 800d31a:	f7ff feed 	bl	800d0f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d31e:	f002 f861 	bl	800f3e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d322:	2301      	movs	r3, #1
}
 800d324:	4618      	mov	r0, r3
 800d326:	3710      	adds	r7, #16
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}
 800d32c:	e000ed04 	.word	0xe000ed04

0800d330 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d330:	b580      	push	{r7, lr}
 800d332:	b08e      	sub	sp, #56	; 0x38
 800d334:	af02      	add	r7, sp, #8
 800d336:	60f8      	str	r0, [r7, #12]
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	607a      	str	r2, [r7, #4]
 800d33c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d10a      	bne.n	800d35a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d348:	f383 8811 	msr	BASEPRI, r3
 800d34c:	f3bf 8f6f 	isb	sy
 800d350:	f3bf 8f4f 	dsb	sy
 800d354:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d356:	bf00      	nop
 800d358:	e7fe      	b.n	800d358 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d10a      	bne.n	800d376 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d360:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d364:	f383 8811 	msr	BASEPRI, r3
 800d368:	f3bf 8f6f 	isb	sy
 800d36c:	f3bf 8f4f 	dsb	sy
 800d370:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d372:	bf00      	nop
 800d374:	e7fe      	b.n	800d374 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d002      	beq.n	800d382 <xQueueGenericCreateStatic+0x52>
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d001      	beq.n	800d386 <xQueueGenericCreateStatic+0x56>
 800d382:	2301      	movs	r3, #1
 800d384:	e000      	b.n	800d388 <xQueueGenericCreateStatic+0x58>
 800d386:	2300      	movs	r3, #0
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d10a      	bne.n	800d3a2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d390:	f383 8811 	msr	BASEPRI, r3
 800d394:	f3bf 8f6f 	isb	sy
 800d398:	f3bf 8f4f 	dsb	sy
 800d39c:	623b      	str	r3, [r7, #32]
}
 800d39e:	bf00      	nop
 800d3a0:	e7fe      	b.n	800d3a0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d102      	bne.n	800d3ae <xQueueGenericCreateStatic+0x7e>
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d101      	bne.n	800d3b2 <xQueueGenericCreateStatic+0x82>
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	e000      	b.n	800d3b4 <xQueueGenericCreateStatic+0x84>
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d10a      	bne.n	800d3ce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3bc:	f383 8811 	msr	BASEPRI, r3
 800d3c0:	f3bf 8f6f 	isb	sy
 800d3c4:	f3bf 8f4f 	dsb	sy
 800d3c8:	61fb      	str	r3, [r7, #28]
}
 800d3ca:	bf00      	nop
 800d3cc:	e7fe      	b.n	800d3cc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d3ce:	2350      	movs	r3, #80	; 0x50
 800d3d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	2b50      	cmp	r3, #80	; 0x50
 800d3d6:	d00a      	beq.n	800d3ee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3dc:	f383 8811 	msr	BASEPRI, r3
 800d3e0:	f3bf 8f6f 	isb	sy
 800d3e4:	f3bf 8f4f 	dsb	sy
 800d3e8:	61bb      	str	r3, [r7, #24]
}
 800d3ea:	bf00      	nop
 800d3ec:	e7fe      	b.n	800d3ec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d3ee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d3f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d00d      	beq.n	800d416 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d402:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d408:	9300      	str	r3, [sp, #0]
 800d40a:	4613      	mov	r3, r2
 800d40c:	687a      	ldr	r2, [r7, #4]
 800d40e:	68b9      	ldr	r1, [r7, #8]
 800d410:	68f8      	ldr	r0, [r7, #12]
 800d412:	f000 f805 	bl	800d420 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d418:	4618      	mov	r0, r3
 800d41a:	3730      	adds	r7, #48	; 0x30
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b084      	sub	sp, #16
 800d424:	af00      	add	r7, sp, #0
 800d426:	60f8      	str	r0, [r7, #12]
 800d428:	60b9      	str	r1, [r7, #8]
 800d42a:	607a      	str	r2, [r7, #4]
 800d42c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d42e:	68bb      	ldr	r3, [r7, #8]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d103      	bne.n	800d43c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d434:	69bb      	ldr	r3, [r7, #24]
 800d436:	69ba      	ldr	r2, [r7, #24]
 800d438:	601a      	str	r2, [r3, #0]
 800d43a:	e002      	b.n	800d442 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d43c:	69bb      	ldr	r3, [r7, #24]
 800d43e:	687a      	ldr	r2, [r7, #4]
 800d440:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d442:	69bb      	ldr	r3, [r7, #24]
 800d444:	68fa      	ldr	r2, [r7, #12]
 800d446:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d448:	69bb      	ldr	r3, [r7, #24]
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d44e:	2101      	movs	r1, #1
 800d450:	69b8      	ldr	r0, [r7, #24]
 800d452:	f7ff ff05 	bl	800d260 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d456:	69bb      	ldr	r3, [r7, #24]
 800d458:	78fa      	ldrb	r2, [r7, #3]
 800d45a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d45e:	bf00      	nop
 800d460:	3710      	adds	r7, #16
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
	...

0800d468 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b08e      	sub	sp, #56	; 0x38
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	60f8      	str	r0, [r7, #12]
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	607a      	str	r2, [r7, #4]
 800d474:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d476:	2300      	movs	r3, #0
 800d478:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d480:	2b00      	cmp	r3, #0
 800d482:	d10a      	bne.n	800d49a <xQueueGenericSend+0x32>
	__asm volatile
 800d484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d488:	f383 8811 	msr	BASEPRI, r3
 800d48c:	f3bf 8f6f 	isb	sy
 800d490:	f3bf 8f4f 	dsb	sy
 800d494:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d496:	bf00      	nop
 800d498:	e7fe      	b.n	800d498 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d103      	bne.n	800d4a8 <xQueueGenericSend+0x40>
 800d4a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d101      	bne.n	800d4ac <xQueueGenericSend+0x44>
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	e000      	b.n	800d4ae <xQueueGenericSend+0x46>
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d10a      	bne.n	800d4c8 <xQueueGenericSend+0x60>
	__asm volatile
 800d4b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b6:	f383 8811 	msr	BASEPRI, r3
 800d4ba:	f3bf 8f6f 	isb	sy
 800d4be:	f3bf 8f4f 	dsb	sy
 800d4c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d4c4:	bf00      	nop
 800d4c6:	e7fe      	b.n	800d4c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	2b02      	cmp	r3, #2
 800d4cc:	d103      	bne.n	800d4d6 <xQueueGenericSend+0x6e>
 800d4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4d2:	2b01      	cmp	r3, #1
 800d4d4:	d101      	bne.n	800d4da <xQueueGenericSend+0x72>
 800d4d6:	2301      	movs	r3, #1
 800d4d8:	e000      	b.n	800d4dc <xQueueGenericSend+0x74>
 800d4da:	2300      	movs	r3, #0
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d10a      	bne.n	800d4f6 <xQueueGenericSend+0x8e>
	__asm volatile
 800d4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e4:	f383 8811 	msr	BASEPRI, r3
 800d4e8:	f3bf 8f6f 	isb	sy
 800d4ec:	f3bf 8f4f 	dsb	sy
 800d4f0:	623b      	str	r3, [r7, #32]
}
 800d4f2:	bf00      	nop
 800d4f4:	e7fe      	b.n	800d4f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d4f6:	f001 f9e7 	bl	800e8c8 <xTaskGetSchedulerState>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d102      	bne.n	800d506 <xQueueGenericSend+0x9e>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d101      	bne.n	800d50a <xQueueGenericSend+0xa2>
 800d506:	2301      	movs	r3, #1
 800d508:	e000      	b.n	800d50c <xQueueGenericSend+0xa4>
 800d50a:	2300      	movs	r3, #0
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d10a      	bne.n	800d526 <xQueueGenericSend+0xbe>
	__asm volatile
 800d510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d514:	f383 8811 	msr	BASEPRI, r3
 800d518:	f3bf 8f6f 	isb	sy
 800d51c:	f3bf 8f4f 	dsb	sy
 800d520:	61fb      	str	r3, [r7, #28]
}
 800d522:	bf00      	nop
 800d524:	e7fe      	b.n	800d524 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d526:	f001 ff2d 	bl	800f384 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d52c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d532:	429a      	cmp	r2, r3
 800d534:	d302      	bcc.n	800d53c <xQueueGenericSend+0xd4>
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b02      	cmp	r3, #2
 800d53a:	d129      	bne.n	800d590 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d53c:	683a      	ldr	r2, [r7, #0]
 800d53e:	68b9      	ldr	r1, [r7, #8]
 800d540:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d542:	f000 fa0b 	bl	800d95c <prvCopyDataToQueue>
 800d546:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d54a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d010      	beq.n	800d572 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d552:	3324      	adds	r3, #36	; 0x24
 800d554:	4618      	mov	r0, r3
 800d556:	f000 fff5 	bl	800e544 <xTaskRemoveFromEventList>
 800d55a:	4603      	mov	r3, r0
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d013      	beq.n	800d588 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d560:	4b3f      	ldr	r3, [pc, #252]	; (800d660 <xQueueGenericSend+0x1f8>)
 800d562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d566:	601a      	str	r2, [r3, #0]
 800d568:	f3bf 8f4f 	dsb	sy
 800d56c:	f3bf 8f6f 	isb	sy
 800d570:	e00a      	b.n	800d588 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d574:	2b00      	cmp	r3, #0
 800d576:	d007      	beq.n	800d588 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d578:	4b39      	ldr	r3, [pc, #228]	; (800d660 <xQueueGenericSend+0x1f8>)
 800d57a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d57e:	601a      	str	r2, [r3, #0]
 800d580:	f3bf 8f4f 	dsb	sy
 800d584:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d588:	f001 ff2c 	bl	800f3e4 <vPortExitCritical>
				return pdPASS;
 800d58c:	2301      	movs	r3, #1
 800d58e:	e063      	b.n	800d658 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d103      	bne.n	800d59e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d596:	f001 ff25 	bl	800f3e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d59a:	2300      	movs	r3, #0
 800d59c:	e05c      	b.n	800d658 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d59e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d106      	bne.n	800d5b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d5a4:	f107 0314 	add.w	r3, r7, #20
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f001 f82f 	bl	800e60c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d5b2:	f001 ff17 	bl	800f3e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d5b6:	f000 fd9b 	bl	800e0f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d5ba:	f001 fee3 	bl	800f384 <vPortEnterCritical>
 800d5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d5c4:	b25b      	sxtb	r3, r3
 800d5c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5ca:	d103      	bne.n	800d5d4 <xQueueGenericSend+0x16c>
 800d5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d5da:	b25b      	sxtb	r3, r3
 800d5dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5e0:	d103      	bne.n	800d5ea <xQueueGenericSend+0x182>
 800d5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d5ea:	f001 fefb 	bl	800f3e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d5ee:	1d3a      	adds	r2, r7, #4
 800d5f0:	f107 0314 	add.w	r3, r7, #20
 800d5f4:	4611      	mov	r1, r2
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f001 f81e 	bl	800e638 <xTaskCheckForTimeOut>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d124      	bne.n	800d64c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d602:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d604:	f000 faa2 	bl	800db4c <prvIsQueueFull>
 800d608:	4603      	mov	r3, r0
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d018      	beq.n	800d640 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d610:	3310      	adds	r3, #16
 800d612:	687a      	ldr	r2, [r7, #4]
 800d614:	4611      	mov	r1, r2
 800d616:	4618      	mov	r0, r3
 800d618:	f000 ff44 	bl	800e4a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d61c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d61e:	f000 fa2d 	bl	800da7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d622:	f000 fd73 	bl	800e10c <xTaskResumeAll>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	f47f af7c 	bne.w	800d526 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d62e:	4b0c      	ldr	r3, [pc, #48]	; (800d660 <xQueueGenericSend+0x1f8>)
 800d630:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d634:	601a      	str	r2, [r3, #0]
 800d636:	f3bf 8f4f 	dsb	sy
 800d63a:	f3bf 8f6f 	isb	sy
 800d63e:	e772      	b.n	800d526 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d640:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d642:	f000 fa1b 	bl	800da7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d646:	f000 fd61 	bl	800e10c <xTaskResumeAll>
 800d64a:	e76c      	b.n	800d526 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d64c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d64e:	f000 fa15 	bl	800da7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d652:	f000 fd5b 	bl	800e10c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d656:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3738      	adds	r7, #56	; 0x38
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	e000ed04 	.word	0xe000ed04

0800d664 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b090      	sub	sp, #64	; 0x40
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60f8      	str	r0, [r7, #12]
 800d66c:	60b9      	str	r1, [r7, #8]
 800d66e:	607a      	str	r2, [r7, #4]
 800d670:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d10a      	bne.n	800d692 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d680:	f383 8811 	msr	BASEPRI, r3
 800d684:	f3bf 8f6f 	isb	sy
 800d688:	f3bf 8f4f 	dsb	sy
 800d68c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d68e:	bf00      	nop
 800d690:	e7fe      	b.n	800d690 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d103      	bne.n	800d6a0 <xQueueGenericSendFromISR+0x3c>
 800d698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d101      	bne.n	800d6a4 <xQueueGenericSendFromISR+0x40>
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e000      	b.n	800d6a6 <xQueueGenericSendFromISR+0x42>
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d10a      	bne.n	800d6c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ae:	f383 8811 	msr	BASEPRI, r3
 800d6b2:	f3bf 8f6f 	isb	sy
 800d6b6:	f3bf 8f4f 	dsb	sy
 800d6ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d6bc:	bf00      	nop
 800d6be:	e7fe      	b.n	800d6be <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	2b02      	cmp	r3, #2
 800d6c4:	d103      	bne.n	800d6ce <xQueueGenericSendFromISR+0x6a>
 800d6c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	d101      	bne.n	800d6d2 <xQueueGenericSendFromISR+0x6e>
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	e000      	b.n	800d6d4 <xQueueGenericSendFromISR+0x70>
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d10a      	bne.n	800d6ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6dc:	f383 8811 	msr	BASEPRI, r3
 800d6e0:	f3bf 8f6f 	isb	sy
 800d6e4:	f3bf 8f4f 	dsb	sy
 800d6e8:	623b      	str	r3, [r7, #32]
}
 800d6ea:	bf00      	nop
 800d6ec:	e7fe      	b.n	800d6ec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d6ee:	f001 ff2b 	bl	800f548 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d6f2:	f3ef 8211 	mrs	r2, BASEPRI
 800d6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6fa:	f383 8811 	msr	BASEPRI, r3
 800d6fe:	f3bf 8f6f 	isb	sy
 800d702:	f3bf 8f4f 	dsb	sy
 800d706:	61fa      	str	r2, [r7, #28]
 800d708:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d70a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d70c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d70e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d710:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d716:	429a      	cmp	r2, r3
 800d718:	d302      	bcc.n	800d720 <xQueueGenericSendFromISR+0xbc>
 800d71a:	683b      	ldr	r3, [r7, #0]
 800d71c:	2b02      	cmp	r3, #2
 800d71e:	d12f      	bne.n	800d780 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d726:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d72e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d730:	683a      	ldr	r2, [r7, #0]
 800d732:	68b9      	ldr	r1, [r7, #8]
 800d734:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d736:	f000 f911 	bl	800d95c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d73a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d742:	d112      	bne.n	800d76a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d016      	beq.n	800d77a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d74c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d74e:	3324      	adds	r3, #36	; 0x24
 800d750:	4618      	mov	r0, r3
 800d752:	f000 fef7 	bl	800e544 <xTaskRemoveFromEventList>
 800d756:	4603      	mov	r3, r0
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00e      	beq.n	800d77a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d00b      	beq.n	800d77a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2201      	movs	r2, #1
 800d766:	601a      	str	r2, [r3, #0]
 800d768:	e007      	b.n	800d77a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d76a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d76e:	3301      	adds	r3, #1
 800d770:	b2db      	uxtb	r3, r3
 800d772:	b25a      	sxtb	r2, r3
 800d774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d776:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d77a:	2301      	movs	r3, #1
 800d77c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d77e:	e001      	b.n	800d784 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d780:	2300      	movs	r3, #0
 800d782:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d786:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d788:	697b      	ldr	r3, [r7, #20]
 800d78a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d78e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d792:	4618      	mov	r0, r3
 800d794:	3740      	adds	r7, #64	; 0x40
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}
	...

0800d79c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b08c      	sub	sp, #48	; 0x30
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	60f8      	str	r0, [r7, #12]
 800d7a4:	60b9      	str	r1, [r7, #8]
 800d7a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d7b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d10a      	bne.n	800d7cc <xQueueReceive+0x30>
	__asm volatile
 800d7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7ba:	f383 8811 	msr	BASEPRI, r3
 800d7be:	f3bf 8f6f 	isb	sy
 800d7c2:	f3bf 8f4f 	dsb	sy
 800d7c6:	623b      	str	r3, [r7, #32]
}
 800d7c8:	bf00      	nop
 800d7ca:	e7fe      	b.n	800d7ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d103      	bne.n	800d7da <xQueueReceive+0x3e>
 800d7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d101      	bne.n	800d7de <xQueueReceive+0x42>
 800d7da:	2301      	movs	r3, #1
 800d7dc:	e000      	b.n	800d7e0 <xQueueReceive+0x44>
 800d7de:	2300      	movs	r3, #0
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d10a      	bne.n	800d7fa <xQueueReceive+0x5e>
	__asm volatile
 800d7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7e8:	f383 8811 	msr	BASEPRI, r3
 800d7ec:	f3bf 8f6f 	isb	sy
 800d7f0:	f3bf 8f4f 	dsb	sy
 800d7f4:	61fb      	str	r3, [r7, #28]
}
 800d7f6:	bf00      	nop
 800d7f8:	e7fe      	b.n	800d7f8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d7fa:	f001 f865 	bl	800e8c8 <xTaskGetSchedulerState>
 800d7fe:	4603      	mov	r3, r0
 800d800:	2b00      	cmp	r3, #0
 800d802:	d102      	bne.n	800d80a <xQueueReceive+0x6e>
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d101      	bne.n	800d80e <xQueueReceive+0x72>
 800d80a:	2301      	movs	r3, #1
 800d80c:	e000      	b.n	800d810 <xQueueReceive+0x74>
 800d80e:	2300      	movs	r3, #0
 800d810:	2b00      	cmp	r3, #0
 800d812:	d10a      	bne.n	800d82a <xQueueReceive+0x8e>
	__asm volatile
 800d814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d818:	f383 8811 	msr	BASEPRI, r3
 800d81c:	f3bf 8f6f 	isb	sy
 800d820:	f3bf 8f4f 	dsb	sy
 800d824:	61bb      	str	r3, [r7, #24]
}
 800d826:	bf00      	nop
 800d828:	e7fe      	b.n	800d828 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d82a:	f001 fdab 	bl	800f384 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d832:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d836:	2b00      	cmp	r3, #0
 800d838:	d01f      	beq.n	800d87a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d83a:	68b9      	ldr	r1, [r7, #8]
 800d83c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d83e:	f000 f8f7 	bl	800da30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d844:	1e5a      	subs	r2, r3, #1
 800d846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d848:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d84a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d84c:	691b      	ldr	r3, [r3, #16]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d00f      	beq.n	800d872 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d854:	3310      	adds	r3, #16
 800d856:	4618      	mov	r0, r3
 800d858:	f000 fe74 	bl	800e544 <xTaskRemoveFromEventList>
 800d85c:	4603      	mov	r3, r0
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d007      	beq.n	800d872 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d862:	4b3d      	ldr	r3, [pc, #244]	; (800d958 <xQueueReceive+0x1bc>)
 800d864:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d868:	601a      	str	r2, [r3, #0]
 800d86a:	f3bf 8f4f 	dsb	sy
 800d86e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d872:	f001 fdb7 	bl	800f3e4 <vPortExitCritical>
				return pdPASS;
 800d876:	2301      	movs	r3, #1
 800d878:	e069      	b.n	800d94e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d103      	bne.n	800d888 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d880:	f001 fdb0 	bl	800f3e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d884:	2300      	movs	r3, #0
 800d886:	e062      	b.n	800d94e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d106      	bne.n	800d89c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d88e:	f107 0310 	add.w	r3, r7, #16
 800d892:	4618      	mov	r0, r3
 800d894:	f000 feba 	bl	800e60c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d898:	2301      	movs	r3, #1
 800d89a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d89c:	f001 fda2 	bl	800f3e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d8a0:	f000 fc26 	bl	800e0f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d8a4:	f001 fd6e 	bl	800f384 <vPortEnterCritical>
 800d8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d8ae:	b25b      	sxtb	r3, r3
 800d8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8b4:	d103      	bne.n	800d8be <xQueueReceive+0x122>
 800d8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d8c4:	b25b      	sxtb	r3, r3
 800d8c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8ca:	d103      	bne.n	800d8d4 <xQueueReceive+0x138>
 800d8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d8d4:	f001 fd86 	bl	800f3e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d8d8:	1d3a      	adds	r2, r7, #4
 800d8da:	f107 0310 	add.w	r3, r7, #16
 800d8de:	4611      	mov	r1, r2
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f000 fea9 	bl	800e638 <xTaskCheckForTimeOut>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d123      	bne.n	800d934 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d8ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8ee:	f000 f917 	bl	800db20 <prvIsQueueEmpty>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d017      	beq.n	800d928 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8fa:	3324      	adds	r3, #36	; 0x24
 800d8fc:	687a      	ldr	r2, [r7, #4]
 800d8fe:	4611      	mov	r1, r2
 800d900:	4618      	mov	r0, r3
 800d902:	f000 fdcf 	bl	800e4a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d906:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d908:	f000 f8b8 	bl	800da7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d90c:	f000 fbfe 	bl	800e10c <xTaskResumeAll>
 800d910:	4603      	mov	r3, r0
 800d912:	2b00      	cmp	r3, #0
 800d914:	d189      	bne.n	800d82a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d916:	4b10      	ldr	r3, [pc, #64]	; (800d958 <xQueueReceive+0x1bc>)
 800d918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d91c:	601a      	str	r2, [r3, #0]
 800d91e:	f3bf 8f4f 	dsb	sy
 800d922:	f3bf 8f6f 	isb	sy
 800d926:	e780      	b.n	800d82a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d928:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d92a:	f000 f8a7 	bl	800da7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d92e:	f000 fbed 	bl	800e10c <xTaskResumeAll>
 800d932:	e77a      	b.n	800d82a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d934:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d936:	f000 f8a1 	bl	800da7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d93a:	f000 fbe7 	bl	800e10c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d93e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d940:	f000 f8ee 	bl	800db20 <prvIsQueueEmpty>
 800d944:	4603      	mov	r3, r0
 800d946:	2b00      	cmp	r3, #0
 800d948:	f43f af6f 	beq.w	800d82a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d94c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3730      	adds	r7, #48	; 0x30
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}
 800d956:	bf00      	nop
 800d958:	e000ed04 	.word	0xe000ed04

0800d95c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	b086      	sub	sp, #24
 800d960:	af00      	add	r7, sp, #0
 800d962:	60f8      	str	r0, [r7, #12]
 800d964:	60b9      	str	r1, [r7, #8]
 800d966:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d968:	2300      	movs	r3, #0
 800d96a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d970:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d976:	2b00      	cmp	r3, #0
 800d978:	d10d      	bne.n	800d996 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d14d      	bne.n	800da1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	689b      	ldr	r3, [r3, #8]
 800d986:	4618      	mov	r0, r3
 800d988:	f000 ffbc 	bl	800e904 <xTaskPriorityDisinherit>
 800d98c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2200      	movs	r2, #0
 800d992:	609a      	str	r2, [r3, #8]
 800d994:	e043      	b.n	800da1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d119      	bne.n	800d9d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	6858      	ldr	r0, [r3, #4]
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9a4:	461a      	mov	r2, r3
 800d9a6:	68b9      	ldr	r1, [r7, #8]
 800d9a8:	f002 f91b 	bl	800fbe2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	685a      	ldr	r2, [r3, #4]
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9b4:	441a      	add	r2, r3
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	685a      	ldr	r2, [r3, #4]
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	689b      	ldr	r3, [r3, #8]
 800d9c2:	429a      	cmp	r2, r3
 800d9c4:	d32b      	bcc.n	800da1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	681a      	ldr	r2, [r3, #0]
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	605a      	str	r2, [r3, #4]
 800d9ce:	e026      	b.n	800da1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	68d8      	ldr	r0, [r3, #12]
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9d8:	461a      	mov	r2, r3
 800d9da:	68b9      	ldr	r1, [r7, #8]
 800d9dc:	f002 f901 	bl	800fbe2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	68da      	ldr	r2, [r3, #12]
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9e8:	425b      	negs	r3, r3
 800d9ea:	441a      	add	r2, r3
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	68da      	ldr	r2, [r3, #12]
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	429a      	cmp	r2, r3
 800d9fa:	d207      	bcs.n	800da0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	689a      	ldr	r2, [r3, #8]
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da04:	425b      	negs	r3, r3
 800da06:	441a      	add	r2, r3
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b02      	cmp	r3, #2
 800da10:	d105      	bne.n	800da1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da12:	693b      	ldr	r3, [r7, #16]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d002      	beq.n	800da1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800da18:	693b      	ldr	r3, [r7, #16]
 800da1a:	3b01      	subs	r3, #1
 800da1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	1c5a      	adds	r2, r3, #1
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800da26:	697b      	ldr	r3, [r7, #20]
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3718      	adds	r7, #24
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b082      	sub	sp, #8
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
 800da38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d018      	beq.n	800da74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	68da      	ldr	r2, [r3, #12]
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da4a:	441a      	add	r2, r3
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	68da      	ldr	r2, [r3, #12]
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	689b      	ldr	r3, [r3, #8]
 800da58:	429a      	cmp	r2, r3
 800da5a:	d303      	bcc.n	800da64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681a      	ldr	r2, [r3, #0]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	68d9      	ldr	r1, [r3, #12]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da6c:	461a      	mov	r2, r3
 800da6e:	6838      	ldr	r0, [r7, #0]
 800da70:	f002 f8b7 	bl	800fbe2 <memcpy>
	}
}
 800da74:	bf00      	nop
 800da76:	3708      	adds	r7, #8
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b084      	sub	sp, #16
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800da84:	f001 fc7e 	bl	800f384 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800da90:	e011      	b.n	800dab6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da96:	2b00      	cmp	r3, #0
 800da98:	d012      	beq.n	800dac0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	3324      	adds	r3, #36	; 0x24
 800da9e:	4618      	mov	r0, r3
 800daa0:	f000 fd50 	bl	800e544 <xTaskRemoveFromEventList>
 800daa4:	4603      	mov	r3, r0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d001      	beq.n	800daae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800daaa:	f000 fe27 	bl	800e6fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800daae:	7bfb      	ldrb	r3, [r7, #15]
 800dab0:	3b01      	subs	r3, #1
 800dab2:	b2db      	uxtb	r3, r3
 800dab4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	dce9      	bgt.n	800da92 <prvUnlockQueue+0x16>
 800dabe:	e000      	b.n	800dac2 <prvUnlockQueue+0x46>
					break;
 800dac0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	22ff      	movs	r2, #255	; 0xff
 800dac6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800daca:	f001 fc8b 	bl	800f3e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dace:	f001 fc59 	bl	800f384 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dad8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dada:	e011      	b.n	800db00 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	691b      	ldr	r3, [r3, #16]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d012      	beq.n	800db0a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	3310      	adds	r3, #16
 800dae8:	4618      	mov	r0, r3
 800daea:	f000 fd2b 	bl	800e544 <xTaskRemoveFromEventList>
 800daee:	4603      	mov	r3, r0
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d001      	beq.n	800daf8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800daf4:	f000 fe02 	bl	800e6fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800daf8:	7bbb      	ldrb	r3, [r7, #14]
 800dafa:	3b01      	subs	r3, #1
 800dafc:	b2db      	uxtb	r3, r3
 800dafe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800db00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db04:	2b00      	cmp	r3, #0
 800db06:	dce9      	bgt.n	800dadc <prvUnlockQueue+0x60>
 800db08:	e000      	b.n	800db0c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800db0a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	22ff      	movs	r2, #255	; 0xff
 800db10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800db14:	f001 fc66 	bl	800f3e4 <vPortExitCritical>
}
 800db18:	bf00      	nop
 800db1a:	3710      	adds	r7, #16
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd80      	pop	{r7, pc}

0800db20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b084      	sub	sp, #16
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800db28:	f001 fc2c 	bl	800f384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db30:	2b00      	cmp	r3, #0
 800db32:	d102      	bne.n	800db3a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800db34:	2301      	movs	r3, #1
 800db36:	60fb      	str	r3, [r7, #12]
 800db38:	e001      	b.n	800db3e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800db3a:	2300      	movs	r3, #0
 800db3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800db3e:	f001 fc51 	bl	800f3e4 <vPortExitCritical>

	return xReturn;
 800db42:	68fb      	ldr	r3, [r7, #12]
}
 800db44:	4618      	mov	r0, r3
 800db46:	3710      	adds	r7, #16
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}

0800db4c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b084      	sub	sp, #16
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800db54:	f001 fc16 	bl	800f384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db60:	429a      	cmp	r2, r3
 800db62:	d102      	bne.n	800db6a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800db64:	2301      	movs	r3, #1
 800db66:	60fb      	str	r3, [r7, #12]
 800db68:	e001      	b.n	800db6e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800db6a:	2300      	movs	r3, #0
 800db6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800db6e:	f001 fc39 	bl	800f3e4 <vPortExitCritical>

	return xReturn;
 800db72:	68fb      	ldr	r3, [r7, #12]
}
 800db74:	4618      	mov	r0, r3
 800db76:	3710      	adds	r7, #16
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800db7c:	b480      	push	{r7}
 800db7e:	b085      	sub	sp, #20
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
 800db84:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800db86:	2300      	movs	r3, #0
 800db88:	60fb      	str	r3, [r7, #12]
 800db8a:	e014      	b.n	800dbb6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800db8c:	4a0f      	ldr	r2, [pc, #60]	; (800dbcc <vQueueAddToRegistry+0x50>)
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d10b      	bne.n	800dbb0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800db98:	490c      	ldr	r1, [pc, #48]	; (800dbcc <vQueueAddToRegistry+0x50>)
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	683a      	ldr	r2, [r7, #0]
 800db9e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800dba2:	4a0a      	ldr	r2, [pc, #40]	; (800dbcc <vQueueAddToRegistry+0x50>)
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	00db      	lsls	r3, r3, #3
 800dba8:	4413      	add	r3, r2
 800dbaa:	687a      	ldr	r2, [r7, #4]
 800dbac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800dbae:	e006      	b.n	800dbbe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	60fb      	str	r3, [r7, #12]
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	2b07      	cmp	r3, #7
 800dbba:	d9e7      	bls.n	800db8c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dbbc:	bf00      	nop
 800dbbe:	bf00      	nop
 800dbc0:	3714      	adds	r7, #20
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc8:	4770      	bx	lr
 800dbca:	bf00      	nop
 800dbcc:	20001468 	.word	0x20001468

0800dbd0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b086      	sub	sp, #24
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	60f8      	str	r0, [r7, #12]
 800dbd8:	60b9      	str	r1, [r7, #8]
 800dbda:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dbe0:	f001 fbd0 	bl	800f384 <vPortEnterCritical>
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dbea:	b25b      	sxtb	r3, r3
 800dbec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbf0:	d103      	bne.n	800dbfa <vQueueWaitForMessageRestricted+0x2a>
 800dbf2:	697b      	ldr	r3, [r7, #20]
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dbfa:	697b      	ldr	r3, [r7, #20]
 800dbfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dc00:	b25b      	sxtb	r3, r3
 800dc02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc06:	d103      	bne.n	800dc10 <vQueueWaitForMessageRestricted+0x40>
 800dc08:	697b      	ldr	r3, [r7, #20]
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dc10:	f001 fbe8 	bl	800f3e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d106      	bne.n	800dc2a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	3324      	adds	r3, #36	; 0x24
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	68b9      	ldr	r1, [r7, #8]
 800dc24:	4618      	mov	r0, r3
 800dc26:	f000 fc61 	bl	800e4ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800dc2a:	6978      	ldr	r0, [r7, #20]
 800dc2c:	f7ff ff26 	bl	800da7c <prvUnlockQueue>
	}
 800dc30:	bf00      	nop
 800dc32:	3718      	adds	r7, #24
 800dc34:	46bd      	mov	sp, r7
 800dc36:	bd80      	pop	{r7, pc}

0800dc38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	b08e      	sub	sp, #56	; 0x38
 800dc3c:	af04      	add	r7, sp, #16
 800dc3e:	60f8      	str	r0, [r7, #12]
 800dc40:	60b9      	str	r1, [r7, #8]
 800dc42:	607a      	str	r2, [r7, #4]
 800dc44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dc46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d10a      	bne.n	800dc62 <xTaskCreateStatic+0x2a>
	__asm volatile
 800dc4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc50:	f383 8811 	msr	BASEPRI, r3
 800dc54:	f3bf 8f6f 	isb	sy
 800dc58:	f3bf 8f4f 	dsb	sy
 800dc5c:	623b      	str	r3, [r7, #32]
}
 800dc5e:	bf00      	nop
 800dc60:	e7fe      	b.n	800dc60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d10a      	bne.n	800dc7e <xTaskCreateStatic+0x46>
	__asm volatile
 800dc68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc6c:	f383 8811 	msr	BASEPRI, r3
 800dc70:	f3bf 8f6f 	isb	sy
 800dc74:	f3bf 8f4f 	dsb	sy
 800dc78:	61fb      	str	r3, [r7, #28]
}
 800dc7a:	bf00      	nop
 800dc7c:	e7fe      	b.n	800dc7c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dc7e:	23bc      	movs	r3, #188	; 0xbc
 800dc80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	2bbc      	cmp	r3, #188	; 0xbc
 800dc86:	d00a      	beq.n	800dc9e <xTaskCreateStatic+0x66>
	__asm volatile
 800dc88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc8c:	f383 8811 	msr	BASEPRI, r3
 800dc90:	f3bf 8f6f 	isb	sy
 800dc94:	f3bf 8f4f 	dsb	sy
 800dc98:	61bb      	str	r3, [r7, #24]
}
 800dc9a:	bf00      	nop
 800dc9c:	e7fe      	b.n	800dc9c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dc9e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d01e      	beq.n	800dce4 <xTaskCreateStatic+0xac>
 800dca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d01b      	beq.n	800dce4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dcac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dcb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dcb4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dcb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb8:	2202      	movs	r2, #2
 800dcba:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	9303      	str	r3, [sp, #12]
 800dcc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc4:	9302      	str	r3, [sp, #8]
 800dcc6:	f107 0314 	add.w	r3, r7, #20
 800dcca:	9301      	str	r3, [sp, #4]
 800dccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcce:	9300      	str	r3, [sp, #0]
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	687a      	ldr	r2, [r7, #4]
 800dcd4:	68b9      	ldr	r1, [r7, #8]
 800dcd6:	68f8      	ldr	r0, [r7, #12]
 800dcd8:	f000 f850 	bl	800dd7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dcdc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcde:	f000 f8f3 	bl	800dec8 <prvAddNewTaskToReadyList>
 800dce2:	e001      	b.n	800dce8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800dce4:	2300      	movs	r3, #0
 800dce6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800dce8:	697b      	ldr	r3, [r7, #20]
	}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3728      	adds	r7, #40	; 0x28
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}

0800dcf2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dcf2:	b580      	push	{r7, lr}
 800dcf4:	b08c      	sub	sp, #48	; 0x30
 800dcf6:	af04      	add	r7, sp, #16
 800dcf8:	60f8      	str	r0, [r7, #12]
 800dcfa:	60b9      	str	r1, [r7, #8]
 800dcfc:	603b      	str	r3, [r7, #0]
 800dcfe:	4613      	mov	r3, r2
 800dd00:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800dd02:	88fb      	ldrh	r3, [r7, #6]
 800dd04:	009b      	lsls	r3, r3, #2
 800dd06:	4618      	mov	r0, r3
 800dd08:	f001 fc5e 	bl	800f5c8 <pvPortMalloc>
 800dd0c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d00e      	beq.n	800dd32 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dd14:	20bc      	movs	r0, #188	; 0xbc
 800dd16:	f001 fc57 	bl	800f5c8 <pvPortMalloc>
 800dd1a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dd1c:	69fb      	ldr	r3, [r7, #28]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d003      	beq.n	800dd2a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dd22:	69fb      	ldr	r3, [r7, #28]
 800dd24:	697a      	ldr	r2, [r7, #20]
 800dd26:	631a      	str	r2, [r3, #48]	; 0x30
 800dd28:	e005      	b.n	800dd36 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dd2a:	6978      	ldr	r0, [r7, #20]
 800dd2c:	f001 fd18 	bl	800f760 <vPortFree>
 800dd30:	e001      	b.n	800dd36 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dd32:	2300      	movs	r3, #0
 800dd34:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dd36:	69fb      	ldr	r3, [r7, #28]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d017      	beq.n	800dd6c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dd3c:	69fb      	ldr	r3, [r7, #28]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dd44:	88fa      	ldrh	r2, [r7, #6]
 800dd46:	2300      	movs	r3, #0
 800dd48:	9303      	str	r3, [sp, #12]
 800dd4a:	69fb      	ldr	r3, [r7, #28]
 800dd4c:	9302      	str	r3, [sp, #8]
 800dd4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd50:	9301      	str	r3, [sp, #4]
 800dd52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd54:	9300      	str	r3, [sp, #0]
 800dd56:	683b      	ldr	r3, [r7, #0]
 800dd58:	68b9      	ldr	r1, [r7, #8]
 800dd5a:	68f8      	ldr	r0, [r7, #12]
 800dd5c:	f000 f80e 	bl	800dd7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dd60:	69f8      	ldr	r0, [r7, #28]
 800dd62:	f000 f8b1 	bl	800dec8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dd66:	2301      	movs	r3, #1
 800dd68:	61bb      	str	r3, [r7, #24]
 800dd6a:	e002      	b.n	800dd72 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dd6c:	f04f 33ff 	mov.w	r3, #4294967295
 800dd70:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dd72:	69bb      	ldr	r3, [r7, #24]
	}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3720      	adds	r7, #32
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	bd80      	pop	{r7, pc}

0800dd7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b088      	sub	sp, #32
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	60f8      	str	r0, [r7, #12]
 800dd84:	60b9      	str	r1, [r7, #8]
 800dd86:	607a      	str	r2, [r7, #4]
 800dd88:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dd8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd8c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	009b      	lsls	r3, r3, #2
 800dd92:	461a      	mov	r2, r3
 800dd94:	21a5      	movs	r1, #165	; 0xa5
 800dd96:	f001 ff32 	bl	800fbfe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dda4:	3b01      	subs	r3, #1
 800dda6:	009b      	lsls	r3, r3, #2
 800dda8:	4413      	add	r3, r2
 800ddaa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ddac:	69bb      	ldr	r3, [r7, #24]
 800ddae:	f023 0307 	bic.w	r3, r3, #7
 800ddb2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ddb4:	69bb      	ldr	r3, [r7, #24]
 800ddb6:	f003 0307 	and.w	r3, r3, #7
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d00a      	beq.n	800ddd4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ddbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddc2:	f383 8811 	msr	BASEPRI, r3
 800ddc6:	f3bf 8f6f 	isb	sy
 800ddca:	f3bf 8f4f 	dsb	sy
 800ddce:	617b      	str	r3, [r7, #20]
}
 800ddd0:	bf00      	nop
 800ddd2:	e7fe      	b.n	800ddd2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d01f      	beq.n	800de1a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ddda:	2300      	movs	r3, #0
 800dddc:	61fb      	str	r3, [r7, #28]
 800ddde:	e012      	b.n	800de06 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dde0:	68ba      	ldr	r2, [r7, #8]
 800dde2:	69fb      	ldr	r3, [r7, #28]
 800dde4:	4413      	add	r3, r2
 800dde6:	7819      	ldrb	r1, [r3, #0]
 800dde8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddea:	69fb      	ldr	r3, [r7, #28]
 800ddec:	4413      	add	r3, r2
 800ddee:	3334      	adds	r3, #52	; 0x34
 800ddf0:	460a      	mov	r2, r1
 800ddf2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ddf4:	68ba      	ldr	r2, [r7, #8]
 800ddf6:	69fb      	ldr	r3, [r7, #28]
 800ddf8:	4413      	add	r3, r2
 800ddfa:	781b      	ldrb	r3, [r3, #0]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d006      	beq.n	800de0e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800de00:	69fb      	ldr	r3, [r7, #28]
 800de02:	3301      	adds	r3, #1
 800de04:	61fb      	str	r3, [r7, #28]
 800de06:	69fb      	ldr	r3, [r7, #28]
 800de08:	2b0f      	cmp	r3, #15
 800de0a:	d9e9      	bls.n	800dde0 <prvInitialiseNewTask+0x64>
 800de0c:	e000      	b.n	800de10 <prvInitialiseNewTask+0x94>
			{
				break;
 800de0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800de10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de12:	2200      	movs	r2, #0
 800de14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800de18:	e003      	b.n	800de22 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800de1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de1c:	2200      	movs	r2, #0
 800de1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800de22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de24:	2b37      	cmp	r3, #55	; 0x37
 800de26:	d901      	bls.n	800de2c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800de28:	2337      	movs	r3, #55	; 0x37
 800de2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800de2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800de32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800de38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de3a:	2200      	movs	r2, #0
 800de3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800de3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de40:	3304      	adds	r3, #4
 800de42:	4618      	mov	r0, r3
 800de44:	f7ff f978 	bl	800d138 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800de48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de4a:	3318      	adds	r3, #24
 800de4c:	4618      	mov	r0, r3
 800de4e:	f7ff f973 	bl	800d138 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800de52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800de5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800de62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800de68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6a:	2200      	movs	r2, #0
 800de6c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800de70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de72:	2200      	movs	r2, #0
 800de74:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800de78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de7a:	3354      	adds	r3, #84	; 0x54
 800de7c:	2260      	movs	r2, #96	; 0x60
 800de7e:	2100      	movs	r1, #0
 800de80:	4618      	mov	r0, r3
 800de82:	f001 febc 	bl	800fbfe <memset>
 800de86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de88:	4a0c      	ldr	r2, [pc, #48]	; (800debc <prvInitialiseNewTask+0x140>)
 800de8a:	659a      	str	r2, [r3, #88]	; 0x58
 800de8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de8e:	4a0c      	ldr	r2, [pc, #48]	; (800dec0 <prvInitialiseNewTask+0x144>)
 800de90:	65da      	str	r2, [r3, #92]	; 0x5c
 800de92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de94:	4a0b      	ldr	r2, [pc, #44]	; (800dec4 <prvInitialiseNewTask+0x148>)
 800de96:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800de98:	683a      	ldr	r2, [r7, #0]
 800de9a:	68f9      	ldr	r1, [r7, #12]
 800de9c:	69b8      	ldr	r0, [r7, #24]
 800de9e:	f001 f941 	bl	800f124 <pxPortInitialiseStack>
 800dea2:	4602      	mov	r2, r0
 800dea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d002      	beq.n	800deb4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800deae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800deb2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800deb4:	bf00      	nop
 800deb6:	3720      	adds	r7, #32
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}
 800debc:	080130c8 	.word	0x080130c8
 800dec0:	080130e8 	.word	0x080130e8
 800dec4:	080130a8 	.word	0x080130a8

0800dec8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b082      	sub	sp, #8
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ded0:	f001 fa58 	bl	800f384 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ded4:	4b2d      	ldr	r3, [pc, #180]	; (800df8c <prvAddNewTaskToReadyList+0xc4>)
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	3301      	adds	r3, #1
 800deda:	4a2c      	ldr	r2, [pc, #176]	; (800df8c <prvAddNewTaskToReadyList+0xc4>)
 800dedc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800dede:	4b2c      	ldr	r3, [pc, #176]	; (800df90 <prvAddNewTaskToReadyList+0xc8>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d109      	bne.n	800defa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dee6:	4a2a      	ldr	r2, [pc, #168]	; (800df90 <prvAddNewTaskToReadyList+0xc8>)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800deec:	4b27      	ldr	r3, [pc, #156]	; (800df8c <prvAddNewTaskToReadyList+0xc4>)
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	2b01      	cmp	r3, #1
 800def2:	d110      	bne.n	800df16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800def4:	f000 fc26 	bl	800e744 <prvInitialiseTaskLists>
 800def8:	e00d      	b.n	800df16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800defa:	4b26      	ldr	r3, [pc, #152]	; (800df94 <prvAddNewTaskToReadyList+0xcc>)
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d109      	bne.n	800df16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800df02:	4b23      	ldr	r3, [pc, #140]	; (800df90 <prvAddNewTaskToReadyList+0xc8>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df0c:	429a      	cmp	r2, r3
 800df0e:	d802      	bhi.n	800df16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800df10:	4a1f      	ldr	r2, [pc, #124]	; (800df90 <prvAddNewTaskToReadyList+0xc8>)
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800df16:	4b20      	ldr	r3, [pc, #128]	; (800df98 <prvAddNewTaskToReadyList+0xd0>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	3301      	adds	r3, #1
 800df1c:	4a1e      	ldr	r2, [pc, #120]	; (800df98 <prvAddNewTaskToReadyList+0xd0>)
 800df1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800df20:	4b1d      	ldr	r3, [pc, #116]	; (800df98 <prvAddNewTaskToReadyList+0xd0>)
 800df22:	681a      	ldr	r2, [r3, #0]
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df2c:	4b1b      	ldr	r3, [pc, #108]	; (800df9c <prvAddNewTaskToReadyList+0xd4>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	429a      	cmp	r2, r3
 800df32:	d903      	bls.n	800df3c <prvAddNewTaskToReadyList+0x74>
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df38:	4a18      	ldr	r2, [pc, #96]	; (800df9c <prvAddNewTaskToReadyList+0xd4>)
 800df3a:	6013      	str	r3, [r2, #0]
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df40:	4613      	mov	r3, r2
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4413      	add	r3, r2
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	4a15      	ldr	r2, [pc, #84]	; (800dfa0 <prvAddNewTaskToReadyList+0xd8>)
 800df4a:	441a      	add	r2, r3
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	3304      	adds	r3, #4
 800df50:	4619      	mov	r1, r3
 800df52:	4610      	mov	r0, r2
 800df54:	f7ff f8fd 	bl	800d152 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800df58:	f001 fa44 	bl	800f3e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800df5c:	4b0d      	ldr	r3, [pc, #52]	; (800df94 <prvAddNewTaskToReadyList+0xcc>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d00e      	beq.n	800df82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800df64:	4b0a      	ldr	r3, [pc, #40]	; (800df90 <prvAddNewTaskToReadyList+0xc8>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df6e:	429a      	cmp	r2, r3
 800df70:	d207      	bcs.n	800df82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800df72:	4b0c      	ldr	r3, [pc, #48]	; (800dfa4 <prvAddNewTaskToReadyList+0xdc>)
 800df74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df78:	601a      	str	r2, [r3, #0]
 800df7a:	f3bf 8f4f 	dsb	sy
 800df7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df82:	bf00      	nop
 800df84:	3708      	adds	r7, #8
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
 800df8a:	bf00      	nop
 800df8c:	2000197c 	.word	0x2000197c
 800df90:	200014a8 	.word	0x200014a8
 800df94:	20001988 	.word	0x20001988
 800df98:	20001998 	.word	0x20001998
 800df9c:	20001984 	.word	0x20001984
 800dfa0:	200014ac 	.word	0x200014ac
 800dfa4:	e000ed04 	.word	0xe000ed04

0800dfa8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d017      	beq.n	800dfea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dfba:	4b13      	ldr	r3, [pc, #76]	; (800e008 <vTaskDelay+0x60>)
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d00a      	beq.n	800dfd8 <vTaskDelay+0x30>
	__asm volatile
 800dfc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfc6:	f383 8811 	msr	BASEPRI, r3
 800dfca:	f3bf 8f6f 	isb	sy
 800dfce:	f3bf 8f4f 	dsb	sy
 800dfd2:	60bb      	str	r3, [r7, #8]
}
 800dfd4:	bf00      	nop
 800dfd6:	e7fe      	b.n	800dfd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dfd8:	f000 f88a 	bl	800e0f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dfdc:	2100      	movs	r1, #0
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f000 fcfe 	bl	800e9e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dfe4:	f000 f892 	bl	800e10c <xTaskResumeAll>
 800dfe8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d107      	bne.n	800e000 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800dff0:	4b06      	ldr	r3, [pc, #24]	; (800e00c <vTaskDelay+0x64>)
 800dff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dff6:	601a      	str	r2, [r3, #0]
 800dff8:	f3bf 8f4f 	dsb	sy
 800dffc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e000:	bf00      	nop
 800e002:	3710      	adds	r7, #16
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}
 800e008:	200019a4 	.word	0x200019a4
 800e00c:	e000ed04 	.word	0xe000ed04

0800e010 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b08a      	sub	sp, #40	; 0x28
 800e014:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e016:	2300      	movs	r3, #0
 800e018:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e01a:	2300      	movs	r3, #0
 800e01c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e01e:	463a      	mov	r2, r7
 800e020:	1d39      	adds	r1, r7, #4
 800e022:	f107 0308 	add.w	r3, r7, #8
 800e026:	4618      	mov	r0, r3
 800e028:	f7ff f832 	bl	800d090 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e02c:	6839      	ldr	r1, [r7, #0]
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	68ba      	ldr	r2, [r7, #8]
 800e032:	9202      	str	r2, [sp, #8]
 800e034:	9301      	str	r3, [sp, #4]
 800e036:	2300      	movs	r3, #0
 800e038:	9300      	str	r3, [sp, #0]
 800e03a:	2300      	movs	r3, #0
 800e03c:	460a      	mov	r2, r1
 800e03e:	4924      	ldr	r1, [pc, #144]	; (800e0d0 <vTaskStartScheduler+0xc0>)
 800e040:	4824      	ldr	r0, [pc, #144]	; (800e0d4 <vTaskStartScheduler+0xc4>)
 800e042:	f7ff fdf9 	bl	800dc38 <xTaskCreateStatic>
 800e046:	4603      	mov	r3, r0
 800e048:	4a23      	ldr	r2, [pc, #140]	; (800e0d8 <vTaskStartScheduler+0xc8>)
 800e04a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e04c:	4b22      	ldr	r3, [pc, #136]	; (800e0d8 <vTaskStartScheduler+0xc8>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d002      	beq.n	800e05a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e054:	2301      	movs	r3, #1
 800e056:	617b      	str	r3, [r7, #20]
 800e058:	e001      	b.n	800e05e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e05a:	2300      	movs	r3, #0
 800e05c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	2b01      	cmp	r3, #1
 800e062:	d102      	bne.n	800e06a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e064:	f000 fd10 	bl	800ea88 <xTimerCreateTimerTask>
 800e068:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e06a:	697b      	ldr	r3, [r7, #20]
 800e06c:	2b01      	cmp	r3, #1
 800e06e:	d11b      	bne.n	800e0a8 <vTaskStartScheduler+0x98>
	__asm volatile
 800e070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e074:	f383 8811 	msr	BASEPRI, r3
 800e078:	f3bf 8f6f 	isb	sy
 800e07c:	f3bf 8f4f 	dsb	sy
 800e080:	613b      	str	r3, [r7, #16]
}
 800e082:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e084:	4b15      	ldr	r3, [pc, #84]	; (800e0dc <vTaskStartScheduler+0xcc>)
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	3354      	adds	r3, #84	; 0x54
 800e08a:	4a15      	ldr	r2, [pc, #84]	; (800e0e0 <vTaskStartScheduler+0xd0>)
 800e08c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e08e:	4b15      	ldr	r3, [pc, #84]	; (800e0e4 <vTaskStartScheduler+0xd4>)
 800e090:	f04f 32ff 	mov.w	r2, #4294967295
 800e094:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e096:	4b14      	ldr	r3, [pc, #80]	; (800e0e8 <vTaskStartScheduler+0xd8>)
 800e098:	2201      	movs	r2, #1
 800e09a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e09c:	4b13      	ldr	r3, [pc, #76]	; (800e0ec <vTaskStartScheduler+0xdc>)
 800e09e:	2200      	movs	r2, #0
 800e0a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e0a2:	f001 f8cd 	bl	800f240 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e0a6:	e00e      	b.n	800e0c6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e0a8:	697b      	ldr	r3, [r7, #20]
 800e0aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0ae:	d10a      	bne.n	800e0c6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800e0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0b4:	f383 8811 	msr	BASEPRI, r3
 800e0b8:	f3bf 8f6f 	isb	sy
 800e0bc:	f3bf 8f4f 	dsb	sy
 800e0c0:	60fb      	str	r3, [r7, #12]
}
 800e0c2:	bf00      	nop
 800e0c4:	e7fe      	b.n	800e0c4 <vTaskStartScheduler+0xb4>
}
 800e0c6:	bf00      	nop
 800e0c8:	3718      	adds	r7, #24
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	bf00      	nop
 800e0d0:	08012fe0 	.word	0x08012fe0
 800e0d4:	0800e715 	.word	0x0800e715
 800e0d8:	200019a0 	.word	0x200019a0
 800e0dc:	200014a8 	.word	0x200014a8
 800e0e0:	20000018 	.word	0x20000018
 800e0e4:	2000199c 	.word	0x2000199c
 800e0e8:	20001988 	.word	0x20001988
 800e0ec:	20001980 	.word	0x20001980

0800e0f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e0f0:	b480      	push	{r7}
 800e0f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e0f4:	4b04      	ldr	r3, [pc, #16]	; (800e108 <vTaskSuspendAll+0x18>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	3301      	adds	r3, #1
 800e0fa:	4a03      	ldr	r2, [pc, #12]	; (800e108 <vTaskSuspendAll+0x18>)
 800e0fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e0fe:	bf00      	nop
 800e100:	46bd      	mov	sp, r7
 800e102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e106:	4770      	bx	lr
 800e108:	200019a4 	.word	0x200019a4

0800e10c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e10c:	b580      	push	{r7, lr}
 800e10e:	b084      	sub	sp, #16
 800e110:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e112:	2300      	movs	r3, #0
 800e114:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e116:	2300      	movs	r3, #0
 800e118:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e11a:	4b42      	ldr	r3, [pc, #264]	; (800e224 <xTaskResumeAll+0x118>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d10a      	bne.n	800e138 <xTaskResumeAll+0x2c>
	__asm volatile
 800e122:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e126:	f383 8811 	msr	BASEPRI, r3
 800e12a:	f3bf 8f6f 	isb	sy
 800e12e:	f3bf 8f4f 	dsb	sy
 800e132:	603b      	str	r3, [r7, #0]
}
 800e134:	bf00      	nop
 800e136:	e7fe      	b.n	800e136 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e138:	f001 f924 	bl	800f384 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e13c:	4b39      	ldr	r3, [pc, #228]	; (800e224 <xTaskResumeAll+0x118>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	3b01      	subs	r3, #1
 800e142:	4a38      	ldr	r2, [pc, #224]	; (800e224 <xTaskResumeAll+0x118>)
 800e144:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e146:	4b37      	ldr	r3, [pc, #220]	; (800e224 <xTaskResumeAll+0x118>)
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d162      	bne.n	800e214 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e14e:	4b36      	ldr	r3, [pc, #216]	; (800e228 <xTaskResumeAll+0x11c>)
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d05e      	beq.n	800e214 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e156:	e02f      	b.n	800e1b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e158:	4b34      	ldr	r3, [pc, #208]	; (800e22c <xTaskResumeAll+0x120>)
 800e15a:	68db      	ldr	r3, [r3, #12]
 800e15c:	68db      	ldr	r3, [r3, #12]
 800e15e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	3318      	adds	r3, #24
 800e164:	4618      	mov	r0, r3
 800e166:	f7ff f851 	bl	800d20c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	3304      	adds	r3, #4
 800e16e:	4618      	mov	r0, r3
 800e170:	f7ff f84c 	bl	800d20c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e178:	4b2d      	ldr	r3, [pc, #180]	; (800e230 <xTaskResumeAll+0x124>)
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	429a      	cmp	r2, r3
 800e17e:	d903      	bls.n	800e188 <xTaskResumeAll+0x7c>
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e184:	4a2a      	ldr	r2, [pc, #168]	; (800e230 <xTaskResumeAll+0x124>)
 800e186:	6013      	str	r3, [r2, #0]
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e18c:	4613      	mov	r3, r2
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	4413      	add	r3, r2
 800e192:	009b      	lsls	r3, r3, #2
 800e194:	4a27      	ldr	r2, [pc, #156]	; (800e234 <xTaskResumeAll+0x128>)
 800e196:	441a      	add	r2, r3
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	3304      	adds	r3, #4
 800e19c:	4619      	mov	r1, r3
 800e19e:	4610      	mov	r0, r2
 800e1a0:	f7fe ffd7 	bl	800d152 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1a8:	4b23      	ldr	r3, [pc, #140]	; (800e238 <xTaskResumeAll+0x12c>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d302      	bcc.n	800e1b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e1b2:	4b22      	ldr	r3, [pc, #136]	; (800e23c <xTaskResumeAll+0x130>)
 800e1b4:	2201      	movs	r2, #1
 800e1b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e1b8:	4b1c      	ldr	r3, [pc, #112]	; (800e22c <xTaskResumeAll+0x120>)
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d1cb      	bne.n	800e158 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d001      	beq.n	800e1ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e1c6:	f000 fb5f 	bl	800e888 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e1ca:	4b1d      	ldr	r3, [pc, #116]	; (800e240 <xTaskResumeAll+0x134>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d010      	beq.n	800e1f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e1d6:	f000 f847 	bl	800e268 <xTaskIncrementTick>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d002      	beq.n	800e1e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e1e0:	4b16      	ldr	r3, [pc, #88]	; (800e23c <xTaskResumeAll+0x130>)
 800e1e2:	2201      	movs	r2, #1
 800e1e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	3b01      	subs	r3, #1
 800e1ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d1f1      	bne.n	800e1d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e1f2:	4b13      	ldr	r3, [pc, #76]	; (800e240 <xTaskResumeAll+0x134>)
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e1f8:	4b10      	ldr	r3, [pc, #64]	; (800e23c <xTaskResumeAll+0x130>)
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d009      	beq.n	800e214 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e200:	2301      	movs	r3, #1
 800e202:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e204:	4b0f      	ldr	r3, [pc, #60]	; (800e244 <xTaskResumeAll+0x138>)
 800e206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e20a:	601a      	str	r2, [r3, #0]
 800e20c:	f3bf 8f4f 	dsb	sy
 800e210:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e214:	f001 f8e6 	bl	800f3e4 <vPortExitCritical>

	return xAlreadyYielded;
 800e218:	68bb      	ldr	r3, [r7, #8]
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3710      	adds	r7, #16
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}
 800e222:	bf00      	nop
 800e224:	200019a4 	.word	0x200019a4
 800e228:	2000197c 	.word	0x2000197c
 800e22c:	2000193c 	.word	0x2000193c
 800e230:	20001984 	.word	0x20001984
 800e234:	200014ac 	.word	0x200014ac
 800e238:	200014a8 	.word	0x200014a8
 800e23c:	20001990 	.word	0x20001990
 800e240:	2000198c 	.word	0x2000198c
 800e244:	e000ed04 	.word	0xe000ed04

0800e248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e248:	b480      	push	{r7}
 800e24a:	b083      	sub	sp, #12
 800e24c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e24e:	4b05      	ldr	r3, [pc, #20]	; (800e264 <xTaskGetTickCount+0x1c>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e254:	687b      	ldr	r3, [r7, #4]
}
 800e256:	4618      	mov	r0, r3
 800e258:	370c      	adds	r7, #12
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr
 800e262:	bf00      	nop
 800e264:	20001980 	.word	0x20001980

0800e268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b086      	sub	sp, #24
 800e26c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e26e:	2300      	movs	r3, #0
 800e270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e272:	4b4f      	ldr	r3, [pc, #316]	; (800e3b0 <xTaskIncrementTick+0x148>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	2b00      	cmp	r3, #0
 800e278:	f040 808f 	bne.w	800e39a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e27c:	4b4d      	ldr	r3, [pc, #308]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	3301      	adds	r3, #1
 800e282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e284:	4a4b      	ldr	r2, [pc, #300]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d120      	bne.n	800e2d2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e290:	4b49      	ldr	r3, [pc, #292]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d00a      	beq.n	800e2b0 <xTaskIncrementTick+0x48>
	__asm volatile
 800e29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e29e:	f383 8811 	msr	BASEPRI, r3
 800e2a2:	f3bf 8f6f 	isb	sy
 800e2a6:	f3bf 8f4f 	dsb	sy
 800e2aa:	603b      	str	r3, [r7, #0]
}
 800e2ac:	bf00      	nop
 800e2ae:	e7fe      	b.n	800e2ae <xTaskIncrementTick+0x46>
 800e2b0:	4b41      	ldr	r3, [pc, #260]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	60fb      	str	r3, [r7, #12]
 800e2b6:	4b41      	ldr	r3, [pc, #260]	; (800e3bc <xTaskIncrementTick+0x154>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	4a3f      	ldr	r2, [pc, #252]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e2bc:	6013      	str	r3, [r2, #0]
 800e2be:	4a3f      	ldr	r2, [pc, #252]	; (800e3bc <xTaskIncrementTick+0x154>)
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	6013      	str	r3, [r2, #0]
 800e2c4:	4b3e      	ldr	r3, [pc, #248]	; (800e3c0 <xTaskIncrementTick+0x158>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	4a3d      	ldr	r2, [pc, #244]	; (800e3c0 <xTaskIncrementTick+0x158>)
 800e2cc:	6013      	str	r3, [r2, #0]
 800e2ce:	f000 fadb 	bl	800e888 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e2d2:	4b3c      	ldr	r3, [pc, #240]	; (800e3c4 <xTaskIncrementTick+0x15c>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	693a      	ldr	r2, [r7, #16]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d349      	bcc.n	800e370 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e2dc:	4b36      	ldr	r3, [pc, #216]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d104      	bne.n	800e2f0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2e6:	4b37      	ldr	r3, [pc, #220]	; (800e3c4 <xTaskIncrementTick+0x15c>)
 800e2e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e2ec:	601a      	str	r2, [r3, #0]
					break;
 800e2ee:	e03f      	b.n	800e370 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2f0:	4b31      	ldr	r3, [pc, #196]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	68db      	ldr	r3, [r3, #12]
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	685b      	ldr	r3, [r3, #4]
 800e2fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e300:	693a      	ldr	r2, [r7, #16]
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	429a      	cmp	r2, r3
 800e306:	d203      	bcs.n	800e310 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e308:	4a2e      	ldr	r2, [pc, #184]	; (800e3c4 <xTaskIncrementTick+0x15c>)
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e30e:	e02f      	b.n	800e370 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	3304      	adds	r3, #4
 800e314:	4618      	mov	r0, r3
 800e316:	f7fe ff79 	bl	800d20c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e31a:	68bb      	ldr	r3, [r7, #8]
 800e31c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d004      	beq.n	800e32c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e322:	68bb      	ldr	r3, [r7, #8]
 800e324:	3318      	adds	r3, #24
 800e326:	4618      	mov	r0, r3
 800e328:	f7fe ff70 	bl	800d20c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e330:	4b25      	ldr	r3, [pc, #148]	; (800e3c8 <xTaskIncrementTick+0x160>)
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	429a      	cmp	r2, r3
 800e336:	d903      	bls.n	800e340 <xTaskIncrementTick+0xd8>
 800e338:	68bb      	ldr	r3, [r7, #8]
 800e33a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e33c:	4a22      	ldr	r2, [pc, #136]	; (800e3c8 <xTaskIncrementTick+0x160>)
 800e33e:	6013      	str	r3, [r2, #0]
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e344:	4613      	mov	r3, r2
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	4413      	add	r3, r2
 800e34a:	009b      	lsls	r3, r3, #2
 800e34c:	4a1f      	ldr	r2, [pc, #124]	; (800e3cc <xTaskIncrementTick+0x164>)
 800e34e:	441a      	add	r2, r3
 800e350:	68bb      	ldr	r3, [r7, #8]
 800e352:	3304      	adds	r3, #4
 800e354:	4619      	mov	r1, r3
 800e356:	4610      	mov	r0, r2
 800e358:	f7fe fefb 	bl	800d152 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e35c:	68bb      	ldr	r3, [r7, #8]
 800e35e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e360:	4b1b      	ldr	r3, [pc, #108]	; (800e3d0 <xTaskIncrementTick+0x168>)
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e366:	429a      	cmp	r2, r3
 800e368:	d3b8      	bcc.n	800e2dc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e36a:	2301      	movs	r3, #1
 800e36c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e36e:	e7b5      	b.n	800e2dc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e370:	4b17      	ldr	r3, [pc, #92]	; (800e3d0 <xTaskIncrementTick+0x168>)
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e376:	4915      	ldr	r1, [pc, #84]	; (800e3cc <xTaskIncrementTick+0x164>)
 800e378:	4613      	mov	r3, r2
 800e37a:	009b      	lsls	r3, r3, #2
 800e37c:	4413      	add	r3, r2
 800e37e:	009b      	lsls	r3, r3, #2
 800e380:	440b      	add	r3, r1
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	2b01      	cmp	r3, #1
 800e386:	d901      	bls.n	800e38c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e388:	2301      	movs	r3, #1
 800e38a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e38c:	4b11      	ldr	r3, [pc, #68]	; (800e3d4 <xTaskIncrementTick+0x16c>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d007      	beq.n	800e3a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e394:	2301      	movs	r3, #1
 800e396:	617b      	str	r3, [r7, #20]
 800e398:	e004      	b.n	800e3a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e39a:	4b0f      	ldr	r3, [pc, #60]	; (800e3d8 <xTaskIncrementTick+0x170>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	3301      	adds	r3, #1
 800e3a0:	4a0d      	ldr	r2, [pc, #52]	; (800e3d8 <xTaskIncrementTick+0x170>)
 800e3a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e3a4:	697b      	ldr	r3, [r7, #20]
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3718      	adds	r7, #24
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}
 800e3ae:	bf00      	nop
 800e3b0:	200019a4 	.word	0x200019a4
 800e3b4:	20001980 	.word	0x20001980
 800e3b8:	20001934 	.word	0x20001934
 800e3bc:	20001938 	.word	0x20001938
 800e3c0:	20001994 	.word	0x20001994
 800e3c4:	2000199c 	.word	0x2000199c
 800e3c8:	20001984 	.word	0x20001984
 800e3cc:	200014ac 	.word	0x200014ac
 800e3d0:	200014a8 	.word	0x200014a8
 800e3d4:	20001990 	.word	0x20001990
 800e3d8:	2000198c 	.word	0x2000198c

0800e3dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b085      	sub	sp, #20
 800e3e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e3e2:	4b2a      	ldr	r3, [pc, #168]	; (800e48c <vTaskSwitchContext+0xb0>)
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d003      	beq.n	800e3f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e3ea:	4b29      	ldr	r3, [pc, #164]	; (800e490 <vTaskSwitchContext+0xb4>)
 800e3ec:	2201      	movs	r2, #1
 800e3ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e3f0:	e046      	b.n	800e480 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e3f2:	4b27      	ldr	r3, [pc, #156]	; (800e490 <vTaskSwitchContext+0xb4>)
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3f8:	4b26      	ldr	r3, [pc, #152]	; (800e494 <vTaskSwitchContext+0xb8>)
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	60fb      	str	r3, [r7, #12]
 800e3fe:	e010      	b.n	800e422 <vTaskSwitchContext+0x46>
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d10a      	bne.n	800e41c <vTaskSwitchContext+0x40>
	__asm volatile
 800e406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e40a:	f383 8811 	msr	BASEPRI, r3
 800e40e:	f3bf 8f6f 	isb	sy
 800e412:	f3bf 8f4f 	dsb	sy
 800e416:	607b      	str	r3, [r7, #4]
}
 800e418:	bf00      	nop
 800e41a:	e7fe      	b.n	800e41a <vTaskSwitchContext+0x3e>
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	3b01      	subs	r3, #1
 800e420:	60fb      	str	r3, [r7, #12]
 800e422:	491d      	ldr	r1, [pc, #116]	; (800e498 <vTaskSwitchContext+0xbc>)
 800e424:	68fa      	ldr	r2, [r7, #12]
 800e426:	4613      	mov	r3, r2
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	4413      	add	r3, r2
 800e42c:	009b      	lsls	r3, r3, #2
 800e42e:	440b      	add	r3, r1
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d0e4      	beq.n	800e400 <vTaskSwitchContext+0x24>
 800e436:	68fa      	ldr	r2, [r7, #12]
 800e438:	4613      	mov	r3, r2
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	4413      	add	r3, r2
 800e43e:	009b      	lsls	r3, r3, #2
 800e440:	4a15      	ldr	r2, [pc, #84]	; (800e498 <vTaskSwitchContext+0xbc>)
 800e442:	4413      	add	r3, r2
 800e444:	60bb      	str	r3, [r7, #8]
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	685b      	ldr	r3, [r3, #4]
 800e44a:	685a      	ldr	r2, [r3, #4]
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	605a      	str	r2, [r3, #4]
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	685a      	ldr	r2, [r3, #4]
 800e454:	68bb      	ldr	r3, [r7, #8]
 800e456:	3308      	adds	r3, #8
 800e458:	429a      	cmp	r2, r3
 800e45a:	d104      	bne.n	800e466 <vTaskSwitchContext+0x8a>
 800e45c:	68bb      	ldr	r3, [r7, #8]
 800e45e:	685b      	ldr	r3, [r3, #4]
 800e460:	685a      	ldr	r2, [r3, #4]
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	605a      	str	r2, [r3, #4]
 800e466:	68bb      	ldr	r3, [r7, #8]
 800e468:	685b      	ldr	r3, [r3, #4]
 800e46a:	68db      	ldr	r3, [r3, #12]
 800e46c:	4a0b      	ldr	r2, [pc, #44]	; (800e49c <vTaskSwitchContext+0xc0>)
 800e46e:	6013      	str	r3, [r2, #0]
 800e470:	4a08      	ldr	r2, [pc, #32]	; (800e494 <vTaskSwitchContext+0xb8>)
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e476:	4b09      	ldr	r3, [pc, #36]	; (800e49c <vTaskSwitchContext+0xc0>)
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	3354      	adds	r3, #84	; 0x54
 800e47c:	4a08      	ldr	r2, [pc, #32]	; (800e4a0 <vTaskSwitchContext+0xc4>)
 800e47e:	6013      	str	r3, [r2, #0]
}
 800e480:	bf00      	nop
 800e482:	3714      	adds	r7, #20
 800e484:	46bd      	mov	sp, r7
 800e486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48a:	4770      	bx	lr
 800e48c:	200019a4 	.word	0x200019a4
 800e490:	20001990 	.word	0x20001990
 800e494:	20001984 	.word	0x20001984
 800e498:	200014ac 	.word	0x200014ac
 800e49c:	200014a8 	.word	0x200014a8
 800e4a0:	20000018 	.word	0x20000018

0800e4a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b084      	sub	sp, #16
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
 800e4ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d10a      	bne.n	800e4ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e4b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b8:	f383 8811 	msr	BASEPRI, r3
 800e4bc:	f3bf 8f6f 	isb	sy
 800e4c0:	f3bf 8f4f 	dsb	sy
 800e4c4:	60fb      	str	r3, [r7, #12]
}
 800e4c6:	bf00      	nop
 800e4c8:	e7fe      	b.n	800e4c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e4ca:	4b07      	ldr	r3, [pc, #28]	; (800e4e8 <vTaskPlaceOnEventList+0x44>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	3318      	adds	r3, #24
 800e4d0:	4619      	mov	r1, r3
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	f7fe fe61 	bl	800d19a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e4d8:	2101      	movs	r1, #1
 800e4da:	6838      	ldr	r0, [r7, #0]
 800e4dc:	f000 fa80 	bl	800e9e0 <prvAddCurrentTaskToDelayedList>
}
 800e4e0:	bf00      	nop
 800e4e2:	3710      	adds	r7, #16
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	bd80      	pop	{r7, pc}
 800e4e8:	200014a8 	.word	0x200014a8

0800e4ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b086      	sub	sp, #24
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	60f8      	str	r0, [r7, #12]
 800e4f4:	60b9      	str	r1, [r7, #8]
 800e4f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d10a      	bne.n	800e514 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e502:	f383 8811 	msr	BASEPRI, r3
 800e506:	f3bf 8f6f 	isb	sy
 800e50a:	f3bf 8f4f 	dsb	sy
 800e50e:	617b      	str	r3, [r7, #20]
}
 800e510:	bf00      	nop
 800e512:	e7fe      	b.n	800e512 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e514:	4b0a      	ldr	r3, [pc, #40]	; (800e540 <vTaskPlaceOnEventListRestricted+0x54>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	3318      	adds	r3, #24
 800e51a:	4619      	mov	r1, r3
 800e51c:	68f8      	ldr	r0, [r7, #12]
 800e51e:	f7fe fe18 	bl	800d152 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d002      	beq.n	800e52e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e528:	f04f 33ff 	mov.w	r3, #4294967295
 800e52c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e52e:	6879      	ldr	r1, [r7, #4]
 800e530:	68b8      	ldr	r0, [r7, #8]
 800e532:	f000 fa55 	bl	800e9e0 <prvAddCurrentTaskToDelayedList>
	}
 800e536:	bf00      	nop
 800e538:	3718      	adds	r7, #24
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	200014a8 	.word	0x200014a8

0800e544 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b086      	sub	sp, #24
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	68db      	ldr	r3, [r3, #12]
 800e550:	68db      	ldr	r3, [r3, #12]
 800e552:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d10a      	bne.n	800e570 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e55a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e55e:	f383 8811 	msr	BASEPRI, r3
 800e562:	f3bf 8f6f 	isb	sy
 800e566:	f3bf 8f4f 	dsb	sy
 800e56a:	60fb      	str	r3, [r7, #12]
}
 800e56c:	bf00      	nop
 800e56e:	e7fe      	b.n	800e56e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e570:	693b      	ldr	r3, [r7, #16]
 800e572:	3318      	adds	r3, #24
 800e574:	4618      	mov	r0, r3
 800e576:	f7fe fe49 	bl	800d20c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e57a:	4b1e      	ldr	r3, [pc, #120]	; (800e5f4 <xTaskRemoveFromEventList+0xb0>)
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d11d      	bne.n	800e5be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e582:	693b      	ldr	r3, [r7, #16]
 800e584:	3304      	adds	r3, #4
 800e586:	4618      	mov	r0, r3
 800e588:	f7fe fe40 	bl	800d20c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e58c:	693b      	ldr	r3, [r7, #16]
 800e58e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e590:	4b19      	ldr	r3, [pc, #100]	; (800e5f8 <xTaskRemoveFromEventList+0xb4>)
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	429a      	cmp	r2, r3
 800e596:	d903      	bls.n	800e5a0 <xTaskRemoveFromEventList+0x5c>
 800e598:	693b      	ldr	r3, [r7, #16]
 800e59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e59c:	4a16      	ldr	r2, [pc, #88]	; (800e5f8 <xTaskRemoveFromEventList+0xb4>)
 800e59e:	6013      	str	r3, [r2, #0]
 800e5a0:	693b      	ldr	r3, [r7, #16]
 800e5a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5a4:	4613      	mov	r3, r2
 800e5a6:	009b      	lsls	r3, r3, #2
 800e5a8:	4413      	add	r3, r2
 800e5aa:	009b      	lsls	r3, r3, #2
 800e5ac:	4a13      	ldr	r2, [pc, #76]	; (800e5fc <xTaskRemoveFromEventList+0xb8>)
 800e5ae:	441a      	add	r2, r3
 800e5b0:	693b      	ldr	r3, [r7, #16]
 800e5b2:	3304      	adds	r3, #4
 800e5b4:	4619      	mov	r1, r3
 800e5b6:	4610      	mov	r0, r2
 800e5b8:	f7fe fdcb 	bl	800d152 <vListInsertEnd>
 800e5bc:	e005      	b.n	800e5ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e5be:	693b      	ldr	r3, [r7, #16]
 800e5c0:	3318      	adds	r3, #24
 800e5c2:	4619      	mov	r1, r3
 800e5c4:	480e      	ldr	r0, [pc, #56]	; (800e600 <xTaskRemoveFromEventList+0xbc>)
 800e5c6:	f7fe fdc4 	bl	800d152 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e5ca:	693b      	ldr	r3, [r7, #16]
 800e5cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5ce:	4b0d      	ldr	r3, [pc, #52]	; (800e604 <xTaskRemoveFromEventList+0xc0>)
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5d4:	429a      	cmp	r2, r3
 800e5d6:	d905      	bls.n	800e5e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e5d8:	2301      	movs	r3, #1
 800e5da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e5dc:	4b0a      	ldr	r3, [pc, #40]	; (800e608 <xTaskRemoveFromEventList+0xc4>)
 800e5de:	2201      	movs	r2, #1
 800e5e0:	601a      	str	r2, [r3, #0]
 800e5e2:	e001      	b.n	800e5e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e5e8:	697b      	ldr	r3, [r7, #20]
}
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	3718      	adds	r7, #24
 800e5ee:	46bd      	mov	sp, r7
 800e5f0:	bd80      	pop	{r7, pc}
 800e5f2:	bf00      	nop
 800e5f4:	200019a4 	.word	0x200019a4
 800e5f8:	20001984 	.word	0x20001984
 800e5fc:	200014ac 	.word	0x200014ac
 800e600:	2000193c 	.word	0x2000193c
 800e604:	200014a8 	.word	0x200014a8
 800e608:	20001990 	.word	0x20001990

0800e60c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e60c:	b480      	push	{r7}
 800e60e:	b083      	sub	sp, #12
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e614:	4b06      	ldr	r3, [pc, #24]	; (800e630 <vTaskInternalSetTimeOutState+0x24>)
 800e616:	681a      	ldr	r2, [r3, #0]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e61c:	4b05      	ldr	r3, [pc, #20]	; (800e634 <vTaskInternalSetTimeOutState+0x28>)
 800e61e:	681a      	ldr	r2, [r3, #0]
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	605a      	str	r2, [r3, #4]
}
 800e624:	bf00      	nop
 800e626:	370c      	adds	r7, #12
 800e628:	46bd      	mov	sp, r7
 800e62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62e:	4770      	bx	lr
 800e630:	20001994 	.word	0x20001994
 800e634:	20001980 	.word	0x20001980

0800e638 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e638:	b580      	push	{r7, lr}
 800e63a:	b088      	sub	sp, #32
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
 800e640:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d10a      	bne.n	800e65e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e64c:	f383 8811 	msr	BASEPRI, r3
 800e650:	f3bf 8f6f 	isb	sy
 800e654:	f3bf 8f4f 	dsb	sy
 800e658:	613b      	str	r3, [r7, #16]
}
 800e65a:	bf00      	nop
 800e65c:	e7fe      	b.n	800e65c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d10a      	bne.n	800e67a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e668:	f383 8811 	msr	BASEPRI, r3
 800e66c:	f3bf 8f6f 	isb	sy
 800e670:	f3bf 8f4f 	dsb	sy
 800e674:	60fb      	str	r3, [r7, #12]
}
 800e676:	bf00      	nop
 800e678:	e7fe      	b.n	800e678 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e67a:	f000 fe83 	bl	800f384 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e67e:	4b1d      	ldr	r3, [pc, #116]	; (800e6f4 <xTaskCheckForTimeOut+0xbc>)
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	685b      	ldr	r3, [r3, #4]
 800e688:	69ba      	ldr	r2, [r7, #24]
 800e68a:	1ad3      	subs	r3, r2, r3
 800e68c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e696:	d102      	bne.n	800e69e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e698:	2300      	movs	r3, #0
 800e69a:	61fb      	str	r3, [r7, #28]
 800e69c:	e023      	b.n	800e6e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681a      	ldr	r2, [r3, #0]
 800e6a2:	4b15      	ldr	r3, [pc, #84]	; (800e6f8 <xTaskCheckForTimeOut+0xc0>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	429a      	cmp	r2, r3
 800e6a8:	d007      	beq.n	800e6ba <xTaskCheckForTimeOut+0x82>
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	685b      	ldr	r3, [r3, #4]
 800e6ae:	69ba      	ldr	r2, [r7, #24]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d302      	bcc.n	800e6ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	61fb      	str	r3, [r7, #28]
 800e6b8:	e015      	b.n	800e6e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	697a      	ldr	r2, [r7, #20]
 800e6c0:	429a      	cmp	r2, r3
 800e6c2:	d20b      	bcs.n	800e6dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e6c4:	683b      	ldr	r3, [r7, #0]
 800e6c6:	681a      	ldr	r2, [r3, #0]
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	1ad2      	subs	r2, r2, r3
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e6d0:	6878      	ldr	r0, [r7, #4]
 800e6d2:	f7ff ff9b 	bl	800e60c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	61fb      	str	r3, [r7, #28]
 800e6da:	e004      	b.n	800e6e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	2200      	movs	r2, #0
 800e6e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e6e6:	f000 fe7d 	bl	800f3e4 <vPortExitCritical>

	return xReturn;
 800e6ea:	69fb      	ldr	r3, [r7, #28]
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	3720      	adds	r7, #32
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}
 800e6f4:	20001980 	.word	0x20001980
 800e6f8:	20001994 	.word	0x20001994

0800e6fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e6fc:	b480      	push	{r7}
 800e6fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e700:	4b03      	ldr	r3, [pc, #12]	; (800e710 <vTaskMissedYield+0x14>)
 800e702:	2201      	movs	r2, #1
 800e704:	601a      	str	r2, [r3, #0]
}
 800e706:	bf00      	nop
 800e708:	46bd      	mov	sp, r7
 800e70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70e:	4770      	bx	lr
 800e710:	20001990 	.word	0x20001990

0800e714 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b082      	sub	sp, #8
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e71c:	f000 f852 	bl	800e7c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e720:	4b06      	ldr	r3, [pc, #24]	; (800e73c <prvIdleTask+0x28>)
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	2b01      	cmp	r3, #1
 800e726:	d9f9      	bls.n	800e71c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e728:	4b05      	ldr	r3, [pc, #20]	; (800e740 <prvIdleTask+0x2c>)
 800e72a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e72e:	601a      	str	r2, [r3, #0]
 800e730:	f3bf 8f4f 	dsb	sy
 800e734:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e738:	e7f0      	b.n	800e71c <prvIdleTask+0x8>
 800e73a:	bf00      	nop
 800e73c:	200014ac 	.word	0x200014ac
 800e740:	e000ed04 	.word	0xe000ed04

0800e744 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b082      	sub	sp, #8
 800e748:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e74a:	2300      	movs	r3, #0
 800e74c:	607b      	str	r3, [r7, #4]
 800e74e:	e00c      	b.n	800e76a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e750:	687a      	ldr	r2, [r7, #4]
 800e752:	4613      	mov	r3, r2
 800e754:	009b      	lsls	r3, r3, #2
 800e756:	4413      	add	r3, r2
 800e758:	009b      	lsls	r3, r3, #2
 800e75a:	4a12      	ldr	r2, [pc, #72]	; (800e7a4 <prvInitialiseTaskLists+0x60>)
 800e75c:	4413      	add	r3, r2
 800e75e:	4618      	mov	r0, r3
 800e760:	f7fe fcca 	bl	800d0f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	3301      	adds	r3, #1
 800e768:	607b      	str	r3, [r7, #4]
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2b37      	cmp	r3, #55	; 0x37
 800e76e:	d9ef      	bls.n	800e750 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e770:	480d      	ldr	r0, [pc, #52]	; (800e7a8 <prvInitialiseTaskLists+0x64>)
 800e772:	f7fe fcc1 	bl	800d0f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e776:	480d      	ldr	r0, [pc, #52]	; (800e7ac <prvInitialiseTaskLists+0x68>)
 800e778:	f7fe fcbe 	bl	800d0f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e77c:	480c      	ldr	r0, [pc, #48]	; (800e7b0 <prvInitialiseTaskLists+0x6c>)
 800e77e:	f7fe fcbb 	bl	800d0f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e782:	480c      	ldr	r0, [pc, #48]	; (800e7b4 <prvInitialiseTaskLists+0x70>)
 800e784:	f7fe fcb8 	bl	800d0f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e788:	480b      	ldr	r0, [pc, #44]	; (800e7b8 <prvInitialiseTaskLists+0x74>)
 800e78a:	f7fe fcb5 	bl	800d0f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e78e:	4b0b      	ldr	r3, [pc, #44]	; (800e7bc <prvInitialiseTaskLists+0x78>)
 800e790:	4a05      	ldr	r2, [pc, #20]	; (800e7a8 <prvInitialiseTaskLists+0x64>)
 800e792:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e794:	4b0a      	ldr	r3, [pc, #40]	; (800e7c0 <prvInitialiseTaskLists+0x7c>)
 800e796:	4a05      	ldr	r2, [pc, #20]	; (800e7ac <prvInitialiseTaskLists+0x68>)
 800e798:	601a      	str	r2, [r3, #0]
}
 800e79a:	bf00      	nop
 800e79c:	3708      	adds	r7, #8
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	bd80      	pop	{r7, pc}
 800e7a2:	bf00      	nop
 800e7a4:	200014ac 	.word	0x200014ac
 800e7a8:	2000190c 	.word	0x2000190c
 800e7ac:	20001920 	.word	0x20001920
 800e7b0:	2000193c 	.word	0x2000193c
 800e7b4:	20001950 	.word	0x20001950
 800e7b8:	20001968 	.word	0x20001968
 800e7bc:	20001934 	.word	0x20001934
 800e7c0:	20001938 	.word	0x20001938

0800e7c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b082      	sub	sp, #8
 800e7c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e7ca:	e019      	b.n	800e800 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e7cc:	f000 fdda 	bl	800f384 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7d0:	4b10      	ldr	r3, [pc, #64]	; (800e814 <prvCheckTasksWaitingTermination+0x50>)
 800e7d2:	68db      	ldr	r3, [r3, #12]
 800e7d4:	68db      	ldr	r3, [r3, #12]
 800e7d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	3304      	adds	r3, #4
 800e7dc:	4618      	mov	r0, r3
 800e7de:	f7fe fd15 	bl	800d20c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e7e2:	4b0d      	ldr	r3, [pc, #52]	; (800e818 <prvCheckTasksWaitingTermination+0x54>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	3b01      	subs	r3, #1
 800e7e8:	4a0b      	ldr	r2, [pc, #44]	; (800e818 <prvCheckTasksWaitingTermination+0x54>)
 800e7ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e7ec:	4b0b      	ldr	r3, [pc, #44]	; (800e81c <prvCheckTasksWaitingTermination+0x58>)
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	3b01      	subs	r3, #1
 800e7f2:	4a0a      	ldr	r2, [pc, #40]	; (800e81c <prvCheckTasksWaitingTermination+0x58>)
 800e7f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e7f6:	f000 fdf5 	bl	800f3e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e7fa:	6878      	ldr	r0, [r7, #4]
 800e7fc:	f000 f810 	bl	800e820 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e800:	4b06      	ldr	r3, [pc, #24]	; (800e81c <prvCheckTasksWaitingTermination+0x58>)
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d1e1      	bne.n	800e7cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e808:	bf00      	nop
 800e80a:	bf00      	nop
 800e80c:	3708      	adds	r7, #8
 800e80e:	46bd      	mov	sp, r7
 800e810:	bd80      	pop	{r7, pc}
 800e812:	bf00      	nop
 800e814:	20001950 	.word	0x20001950
 800e818:	2000197c 	.word	0x2000197c
 800e81c:	20001964 	.word	0x20001964

0800e820 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e820:	b580      	push	{r7, lr}
 800e822:	b084      	sub	sp, #16
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	3354      	adds	r3, #84	; 0x54
 800e82c:	4618      	mov	r0, r3
 800e82e:	f001 ff89 	bl	8010744 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d108      	bne.n	800e84e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e840:	4618      	mov	r0, r3
 800e842:	f000 ff8d 	bl	800f760 <vPortFree>
				vPortFree( pxTCB );
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f000 ff8a 	bl	800f760 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e84c:	e018      	b.n	800e880 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e854:	2b01      	cmp	r3, #1
 800e856:	d103      	bne.n	800e860 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	f000 ff81 	bl	800f760 <vPortFree>
	}
 800e85e:	e00f      	b.n	800e880 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e866:	2b02      	cmp	r3, #2
 800e868:	d00a      	beq.n	800e880 <prvDeleteTCB+0x60>
	__asm volatile
 800e86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e86e:	f383 8811 	msr	BASEPRI, r3
 800e872:	f3bf 8f6f 	isb	sy
 800e876:	f3bf 8f4f 	dsb	sy
 800e87a:	60fb      	str	r3, [r7, #12]
}
 800e87c:	bf00      	nop
 800e87e:	e7fe      	b.n	800e87e <prvDeleteTCB+0x5e>
	}
 800e880:	bf00      	nop
 800e882:	3710      	adds	r7, #16
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e888:	b480      	push	{r7}
 800e88a:	b083      	sub	sp, #12
 800e88c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e88e:	4b0c      	ldr	r3, [pc, #48]	; (800e8c0 <prvResetNextTaskUnblockTime+0x38>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d104      	bne.n	800e8a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e898:	4b0a      	ldr	r3, [pc, #40]	; (800e8c4 <prvResetNextTaskUnblockTime+0x3c>)
 800e89a:	f04f 32ff 	mov.w	r2, #4294967295
 800e89e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e8a0:	e008      	b.n	800e8b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8a2:	4b07      	ldr	r3, [pc, #28]	; (800e8c0 <prvResetNextTaskUnblockTime+0x38>)
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	68db      	ldr	r3, [r3, #12]
 800e8aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	685b      	ldr	r3, [r3, #4]
 800e8b0:	4a04      	ldr	r2, [pc, #16]	; (800e8c4 <prvResetNextTaskUnblockTime+0x3c>)
 800e8b2:	6013      	str	r3, [r2, #0]
}
 800e8b4:	bf00      	nop
 800e8b6:	370c      	adds	r7, #12
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr
 800e8c0:	20001934 	.word	0x20001934
 800e8c4:	2000199c 	.word	0x2000199c

0800e8c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b083      	sub	sp, #12
 800e8cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e8ce:	4b0b      	ldr	r3, [pc, #44]	; (800e8fc <xTaskGetSchedulerState+0x34>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d102      	bne.n	800e8dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e8d6:	2301      	movs	r3, #1
 800e8d8:	607b      	str	r3, [r7, #4]
 800e8da:	e008      	b.n	800e8ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8dc:	4b08      	ldr	r3, [pc, #32]	; (800e900 <xTaskGetSchedulerState+0x38>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d102      	bne.n	800e8ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e8e4:	2302      	movs	r3, #2
 800e8e6:	607b      	str	r3, [r7, #4]
 800e8e8:	e001      	b.n	800e8ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e8ee:	687b      	ldr	r3, [r7, #4]
	}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	370c      	adds	r7, #12
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8fa:	4770      	bx	lr
 800e8fc:	20001988 	.word	0x20001988
 800e900:	200019a4 	.word	0x200019a4

0800e904 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e904:	b580      	push	{r7, lr}
 800e906:	b086      	sub	sp, #24
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e910:	2300      	movs	r3, #0
 800e912:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d056      	beq.n	800e9c8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e91a:	4b2e      	ldr	r3, [pc, #184]	; (800e9d4 <xTaskPriorityDisinherit+0xd0>)
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	693a      	ldr	r2, [r7, #16]
 800e920:	429a      	cmp	r2, r3
 800e922:	d00a      	beq.n	800e93a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e928:	f383 8811 	msr	BASEPRI, r3
 800e92c:	f3bf 8f6f 	isb	sy
 800e930:	f3bf 8f4f 	dsb	sy
 800e934:	60fb      	str	r3, [r7, #12]
}
 800e936:	bf00      	nop
 800e938:	e7fe      	b.n	800e938 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e93a:	693b      	ldr	r3, [r7, #16]
 800e93c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d10a      	bne.n	800e958 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e946:	f383 8811 	msr	BASEPRI, r3
 800e94a:	f3bf 8f6f 	isb	sy
 800e94e:	f3bf 8f4f 	dsb	sy
 800e952:	60bb      	str	r3, [r7, #8]
}
 800e954:	bf00      	nop
 800e956:	e7fe      	b.n	800e956 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e95c:	1e5a      	subs	r2, r3, #1
 800e95e:	693b      	ldr	r3, [r7, #16]
 800e960:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e962:	693b      	ldr	r3, [r7, #16]
 800e964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e966:	693b      	ldr	r3, [r7, #16]
 800e968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d02c      	beq.n	800e9c8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e96e:	693b      	ldr	r3, [r7, #16]
 800e970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e972:	2b00      	cmp	r3, #0
 800e974:	d128      	bne.n	800e9c8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e976:	693b      	ldr	r3, [r7, #16]
 800e978:	3304      	adds	r3, #4
 800e97a:	4618      	mov	r0, r3
 800e97c:	f7fe fc46 	bl	800d20c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e988:	693b      	ldr	r3, [r7, #16]
 800e98a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e98c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e990:	693b      	ldr	r3, [r7, #16]
 800e992:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e994:	693b      	ldr	r3, [r7, #16]
 800e996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e998:	4b0f      	ldr	r3, [pc, #60]	; (800e9d8 <xTaskPriorityDisinherit+0xd4>)
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d903      	bls.n	800e9a8 <xTaskPriorityDisinherit+0xa4>
 800e9a0:	693b      	ldr	r3, [r7, #16]
 800e9a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9a4:	4a0c      	ldr	r2, [pc, #48]	; (800e9d8 <xTaskPriorityDisinherit+0xd4>)
 800e9a6:	6013      	str	r3, [r2, #0]
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9ac:	4613      	mov	r3, r2
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	4413      	add	r3, r2
 800e9b2:	009b      	lsls	r3, r3, #2
 800e9b4:	4a09      	ldr	r2, [pc, #36]	; (800e9dc <xTaskPriorityDisinherit+0xd8>)
 800e9b6:	441a      	add	r2, r3
 800e9b8:	693b      	ldr	r3, [r7, #16]
 800e9ba:	3304      	adds	r3, #4
 800e9bc:	4619      	mov	r1, r3
 800e9be:	4610      	mov	r0, r2
 800e9c0:	f7fe fbc7 	bl	800d152 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e9c8:	697b      	ldr	r3, [r7, #20]
	}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3718      	adds	r7, #24
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}
 800e9d2:	bf00      	nop
 800e9d4:	200014a8 	.word	0x200014a8
 800e9d8:	20001984 	.word	0x20001984
 800e9dc:	200014ac 	.word	0x200014ac

0800e9e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b084      	sub	sp, #16
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
 800e9e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e9ea:	4b21      	ldr	r3, [pc, #132]	; (800ea70 <prvAddCurrentTaskToDelayedList+0x90>)
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e9f0:	4b20      	ldr	r3, [pc, #128]	; (800ea74 <prvAddCurrentTaskToDelayedList+0x94>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	3304      	adds	r3, #4
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	f7fe fc08 	bl	800d20c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea02:	d10a      	bne.n	800ea1a <prvAddCurrentTaskToDelayedList+0x3a>
 800ea04:	683b      	ldr	r3, [r7, #0]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d007      	beq.n	800ea1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea0a:	4b1a      	ldr	r3, [pc, #104]	; (800ea74 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	3304      	adds	r3, #4
 800ea10:	4619      	mov	r1, r3
 800ea12:	4819      	ldr	r0, [pc, #100]	; (800ea78 <prvAddCurrentTaskToDelayedList+0x98>)
 800ea14:	f7fe fb9d 	bl	800d152 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ea18:	e026      	b.n	800ea68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ea1a:	68fa      	ldr	r2, [r7, #12]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	4413      	add	r3, r2
 800ea20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ea22:	4b14      	ldr	r3, [pc, #80]	; (800ea74 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	68ba      	ldr	r2, [r7, #8]
 800ea28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ea2a:	68ba      	ldr	r2, [r7, #8]
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d209      	bcs.n	800ea46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea32:	4b12      	ldr	r3, [pc, #72]	; (800ea7c <prvAddCurrentTaskToDelayedList+0x9c>)
 800ea34:	681a      	ldr	r2, [r3, #0]
 800ea36:	4b0f      	ldr	r3, [pc, #60]	; (800ea74 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	3304      	adds	r3, #4
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	4610      	mov	r0, r2
 800ea40:	f7fe fbab 	bl	800d19a <vListInsert>
}
 800ea44:	e010      	b.n	800ea68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea46:	4b0e      	ldr	r3, [pc, #56]	; (800ea80 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ea48:	681a      	ldr	r2, [r3, #0]
 800ea4a:	4b0a      	ldr	r3, [pc, #40]	; (800ea74 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	3304      	adds	r3, #4
 800ea50:	4619      	mov	r1, r3
 800ea52:	4610      	mov	r0, r2
 800ea54:	f7fe fba1 	bl	800d19a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ea58:	4b0a      	ldr	r3, [pc, #40]	; (800ea84 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	68ba      	ldr	r2, [r7, #8]
 800ea5e:	429a      	cmp	r2, r3
 800ea60:	d202      	bcs.n	800ea68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ea62:	4a08      	ldr	r2, [pc, #32]	; (800ea84 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ea64:	68bb      	ldr	r3, [r7, #8]
 800ea66:	6013      	str	r3, [r2, #0]
}
 800ea68:	bf00      	nop
 800ea6a:	3710      	adds	r7, #16
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}
 800ea70:	20001980 	.word	0x20001980
 800ea74:	200014a8 	.word	0x200014a8
 800ea78:	20001968 	.word	0x20001968
 800ea7c:	20001938 	.word	0x20001938
 800ea80:	20001934 	.word	0x20001934
 800ea84:	2000199c 	.word	0x2000199c

0800ea88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b08a      	sub	sp, #40	; 0x28
 800ea8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ea8e:	2300      	movs	r3, #0
 800ea90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ea92:	f000 fb07 	bl	800f0a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ea96:	4b1c      	ldr	r3, [pc, #112]	; (800eb08 <xTimerCreateTimerTask+0x80>)
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d021      	beq.n	800eae2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800eaa6:	1d3a      	adds	r2, r7, #4
 800eaa8:	f107 0108 	add.w	r1, r7, #8
 800eaac:	f107 030c 	add.w	r3, r7, #12
 800eab0:	4618      	mov	r0, r3
 800eab2:	f7fe fb07 	bl	800d0c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800eab6:	6879      	ldr	r1, [r7, #4]
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	68fa      	ldr	r2, [r7, #12]
 800eabc:	9202      	str	r2, [sp, #8]
 800eabe:	9301      	str	r3, [sp, #4]
 800eac0:	2302      	movs	r3, #2
 800eac2:	9300      	str	r3, [sp, #0]
 800eac4:	2300      	movs	r3, #0
 800eac6:	460a      	mov	r2, r1
 800eac8:	4910      	ldr	r1, [pc, #64]	; (800eb0c <xTimerCreateTimerTask+0x84>)
 800eaca:	4811      	ldr	r0, [pc, #68]	; (800eb10 <xTimerCreateTimerTask+0x88>)
 800eacc:	f7ff f8b4 	bl	800dc38 <xTaskCreateStatic>
 800ead0:	4603      	mov	r3, r0
 800ead2:	4a10      	ldr	r2, [pc, #64]	; (800eb14 <xTimerCreateTimerTask+0x8c>)
 800ead4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ead6:	4b0f      	ldr	r3, [pc, #60]	; (800eb14 <xTimerCreateTimerTask+0x8c>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d001      	beq.n	800eae2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800eade:	2301      	movs	r3, #1
 800eae0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800eae2:	697b      	ldr	r3, [r7, #20]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d10a      	bne.n	800eafe <xTimerCreateTimerTask+0x76>
	__asm volatile
 800eae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaec:	f383 8811 	msr	BASEPRI, r3
 800eaf0:	f3bf 8f6f 	isb	sy
 800eaf4:	f3bf 8f4f 	dsb	sy
 800eaf8:	613b      	str	r3, [r7, #16]
}
 800eafa:	bf00      	nop
 800eafc:	e7fe      	b.n	800eafc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eafe:	697b      	ldr	r3, [r7, #20]
}
 800eb00:	4618      	mov	r0, r3
 800eb02:	3718      	adds	r7, #24
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}
 800eb08:	200019d8 	.word	0x200019d8
 800eb0c:	08012fe8 	.word	0x08012fe8
 800eb10:	0800ec4d 	.word	0x0800ec4d
 800eb14:	200019dc 	.word	0x200019dc

0800eb18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b08a      	sub	sp, #40	; 0x28
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	60f8      	str	r0, [r7, #12]
 800eb20:	60b9      	str	r1, [r7, #8]
 800eb22:	607a      	str	r2, [r7, #4]
 800eb24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800eb26:	2300      	movs	r3, #0
 800eb28:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d10a      	bne.n	800eb46 <xTimerGenericCommand+0x2e>
	__asm volatile
 800eb30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb34:	f383 8811 	msr	BASEPRI, r3
 800eb38:	f3bf 8f6f 	isb	sy
 800eb3c:	f3bf 8f4f 	dsb	sy
 800eb40:	623b      	str	r3, [r7, #32]
}
 800eb42:	bf00      	nop
 800eb44:	e7fe      	b.n	800eb44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800eb46:	4b1a      	ldr	r3, [pc, #104]	; (800ebb0 <xTimerGenericCommand+0x98>)
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d02a      	beq.n	800eba4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800eb4e:	68bb      	ldr	r3, [r7, #8]
 800eb50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800eb5a:	68bb      	ldr	r3, [r7, #8]
 800eb5c:	2b05      	cmp	r3, #5
 800eb5e:	dc18      	bgt.n	800eb92 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800eb60:	f7ff feb2 	bl	800e8c8 <xTaskGetSchedulerState>
 800eb64:	4603      	mov	r3, r0
 800eb66:	2b02      	cmp	r3, #2
 800eb68:	d109      	bne.n	800eb7e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800eb6a:	4b11      	ldr	r3, [pc, #68]	; (800ebb0 <xTimerGenericCommand+0x98>)
 800eb6c:	6818      	ldr	r0, [r3, #0]
 800eb6e:	f107 0110 	add.w	r1, r7, #16
 800eb72:	2300      	movs	r3, #0
 800eb74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb76:	f7fe fc77 	bl	800d468 <xQueueGenericSend>
 800eb7a:	6278      	str	r0, [r7, #36]	; 0x24
 800eb7c:	e012      	b.n	800eba4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800eb7e:	4b0c      	ldr	r3, [pc, #48]	; (800ebb0 <xTimerGenericCommand+0x98>)
 800eb80:	6818      	ldr	r0, [r3, #0]
 800eb82:	f107 0110 	add.w	r1, r7, #16
 800eb86:	2300      	movs	r3, #0
 800eb88:	2200      	movs	r2, #0
 800eb8a:	f7fe fc6d 	bl	800d468 <xQueueGenericSend>
 800eb8e:	6278      	str	r0, [r7, #36]	; 0x24
 800eb90:	e008      	b.n	800eba4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800eb92:	4b07      	ldr	r3, [pc, #28]	; (800ebb0 <xTimerGenericCommand+0x98>)
 800eb94:	6818      	ldr	r0, [r3, #0]
 800eb96:	f107 0110 	add.w	r1, r7, #16
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	683a      	ldr	r2, [r7, #0]
 800eb9e:	f7fe fd61 	bl	800d664 <xQueueGenericSendFromISR>
 800eba2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800eba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3728      	adds	r7, #40	; 0x28
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	bd80      	pop	{r7, pc}
 800ebae:	bf00      	nop
 800ebb0:	200019d8 	.word	0x200019d8

0800ebb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b088      	sub	sp, #32
 800ebb8:	af02      	add	r7, sp, #8
 800ebba:	6078      	str	r0, [r7, #4]
 800ebbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ebbe:	4b22      	ldr	r3, [pc, #136]	; (800ec48 <prvProcessExpiredTimer+0x94>)
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	68db      	ldr	r3, [r3, #12]
 800ebc4:	68db      	ldr	r3, [r3, #12]
 800ebc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ebc8:	697b      	ldr	r3, [r7, #20]
 800ebca:	3304      	adds	r3, #4
 800ebcc:	4618      	mov	r0, r3
 800ebce:	f7fe fb1d 	bl	800d20c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ebd8:	f003 0304 	and.w	r3, r3, #4
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d022      	beq.n	800ec26 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	699a      	ldr	r2, [r3, #24]
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	18d1      	adds	r1, r2, r3
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	683a      	ldr	r2, [r7, #0]
 800ebec:	6978      	ldr	r0, [r7, #20]
 800ebee:	f000 f8d1 	bl	800ed94 <prvInsertTimerInActiveList>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d01f      	beq.n	800ec38 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	9300      	str	r3, [sp, #0]
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	687a      	ldr	r2, [r7, #4]
 800ec00:	2100      	movs	r1, #0
 800ec02:	6978      	ldr	r0, [r7, #20]
 800ec04:	f7ff ff88 	bl	800eb18 <xTimerGenericCommand>
 800ec08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ec0a:	693b      	ldr	r3, [r7, #16]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d113      	bne.n	800ec38 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ec10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec14:	f383 8811 	msr	BASEPRI, r3
 800ec18:	f3bf 8f6f 	isb	sy
 800ec1c:	f3bf 8f4f 	dsb	sy
 800ec20:	60fb      	str	r3, [r7, #12]
}
 800ec22:	bf00      	nop
 800ec24:	e7fe      	b.n	800ec24 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ec26:	697b      	ldr	r3, [r7, #20]
 800ec28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec2c:	f023 0301 	bic.w	r3, r3, #1
 800ec30:	b2da      	uxtb	r2, r3
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ec38:	697b      	ldr	r3, [r7, #20]
 800ec3a:	6a1b      	ldr	r3, [r3, #32]
 800ec3c:	6978      	ldr	r0, [r7, #20]
 800ec3e:	4798      	blx	r3
}
 800ec40:	bf00      	nop
 800ec42:	3718      	adds	r7, #24
 800ec44:	46bd      	mov	sp, r7
 800ec46:	bd80      	pop	{r7, pc}
 800ec48:	200019d0 	.word	0x200019d0

0800ec4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b084      	sub	sp, #16
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ec54:	f107 0308 	add.w	r3, r7, #8
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f000 f857 	bl	800ed0c <prvGetNextExpireTime>
 800ec5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ec60:	68bb      	ldr	r3, [r7, #8]
 800ec62:	4619      	mov	r1, r3
 800ec64:	68f8      	ldr	r0, [r7, #12]
 800ec66:	f000 f803 	bl	800ec70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ec6a:	f000 f8d5 	bl	800ee18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ec6e:	e7f1      	b.n	800ec54 <prvTimerTask+0x8>

0800ec70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b084      	sub	sp, #16
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
 800ec78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ec7a:	f7ff fa39 	bl	800e0f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ec7e:	f107 0308 	add.w	r3, r7, #8
 800ec82:	4618      	mov	r0, r3
 800ec84:	f000 f866 	bl	800ed54 <prvSampleTimeNow>
 800ec88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ec8a:	68bb      	ldr	r3, [r7, #8]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d130      	bne.n	800ecf2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ec90:	683b      	ldr	r3, [r7, #0]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d10a      	bne.n	800ecac <prvProcessTimerOrBlockTask+0x3c>
 800ec96:	687a      	ldr	r2, [r7, #4]
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	429a      	cmp	r2, r3
 800ec9c:	d806      	bhi.n	800ecac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ec9e:	f7ff fa35 	bl	800e10c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800eca2:	68f9      	ldr	r1, [r7, #12]
 800eca4:	6878      	ldr	r0, [r7, #4]
 800eca6:	f7ff ff85 	bl	800ebb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ecaa:	e024      	b.n	800ecf6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d008      	beq.n	800ecc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ecb2:	4b13      	ldr	r3, [pc, #76]	; (800ed00 <prvProcessTimerOrBlockTask+0x90>)
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d101      	bne.n	800ecc0 <prvProcessTimerOrBlockTask+0x50>
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	e000      	b.n	800ecc2 <prvProcessTimerOrBlockTask+0x52>
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ecc4:	4b0f      	ldr	r3, [pc, #60]	; (800ed04 <prvProcessTimerOrBlockTask+0x94>)
 800ecc6:	6818      	ldr	r0, [r3, #0]
 800ecc8:	687a      	ldr	r2, [r7, #4]
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	1ad3      	subs	r3, r2, r3
 800ecce:	683a      	ldr	r2, [r7, #0]
 800ecd0:	4619      	mov	r1, r3
 800ecd2:	f7fe ff7d 	bl	800dbd0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ecd6:	f7ff fa19 	bl	800e10c <xTaskResumeAll>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d10a      	bne.n	800ecf6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ece0:	4b09      	ldr	r3, [pc, #36]	; (800ed08 <prvProcessTimerOrBlockTask+0x98>)
 800ece2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ece6:	601a      	str	r2, [r3, #0]
 800ece8:	f3bf 8f4f 	dsb	sy
 800ecec:	f3bf 8f6f 	isb	sy
}
 800ecf0:	e001      	b.n	800ecf6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ecf2:	f7ff fa0b 	bl	800e10c <xTaskResumeAll>
}
 800ecf6:	bf00      	nop
 800ecf8:	3710      	adds	r7, #16
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	200019d4 	.word	0x200019d4
 800ed04:	200019d8 	.word	0x200019d8
 800ed08:	e000ed04 	.word	0xe000ed04

0800ed0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ed0c:	b480      	push	{r7}
 800ed0e:	b085      	sub	sp, #20
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ed14:	4b0e      	ldr	r3, [pc, #56]	; (800ed50 <prvGetNextExpireTime+0x44>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d101      	bne.n	800ed22 <prvGetNextExpireTime+0x16>
 800ed1e:	2201      	movs	r2, #1
 800ed20:	e000      	b.n	800ed24 <prvGetNextExpireTime+0x18>
 800ed22:	2200      	movs	r2, #0
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d105      	bne.n	800ed3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ed30:	4b07      	ldr	r3, [pc, #28]	; (800ed50 <prvGetNextExpireTime+0x44>)
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	68db      	ldr	r3, [r3, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	60fb      	str	r3, [r7, #12]
 800ed3a:	e001      	b.n	800ed40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ed40:	68fb      	ldr	r3, [r7, #12]
}
 800ed42:	4618      	mov	r0, r3
 800ed44:	3714      	adds	r7, #20
 800ed46:	46bd      	mov	sp, r7
 800ed48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4c:	4770      	bx	lr
 800ed4e:	bf00      	nop
 800ed50:	200019d0 	.word	0x200019d0

0800ed54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ed5c:	f7ff fa74 	bl	800e248 <xTaskGetTickCount>
 800ed60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ed62:	4b0b      	ldr	r3, [pc, #44]	; (800ed90 <prvSampleTimeNow+0x3c>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	68fa      	ldr	r2, [r7, #12]
 800ed68:	429a      	cmp	r2, r3
 800ed6a:	d205      	bcs.n	800ed78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ed6c:	f000 f936 	bl	800efdc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2201      	movs	r2, #1
 800ed74:	601a      	str	r2, [r3, #0]
 800ed76:	e002      	b.n	800ed7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ed7e:	4a04      	ldr	r2, [pc, #16]	; (800ed90 <prvSampleTimeNow+0x3c>)
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ed84:	68fb      	ldr	r3, [r7, #12]
}
 800ed86:	4618      	mov	r0, r3
 800ed88:	3710      	adds	r7, #16
 800ed8a:	46bd      	mov	sp, r7
 800ed8c:	bd80      	pop	{r7, pc}
 800ed8e:	bf00      	nop
 800ed90:	200019e0 	.word	0x200019e0

0800ed94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b086      	sub	sp, #24
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	60f8      	str	r0, [r7, #12]
 800ed9c:	60b9      	str	r1, [r7, #8]
 800ed9e:	607a      	str	r2, [r7, #4]
 800eda0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800eda2:	2300      	movs	r3, #0
 800eda4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	68ba      	ldr	r2, [r7, #8]
 800edaa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	68fa      	ldr	r2, [r7, #12]
 800edb0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800edb2:	68ba      	ldr	r2, [r7, #8]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	429a      	cmp	r2, r3
 800edb8:	d812      	bhi.n	800ede0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800edba:	687a      	ldr	r2, [r7, #4]
 800edbc:	683b      	ldr	r3, [r7, #0]
 800edbe:	1ad2      	subs	r2, r2, r3
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	699b      	ldr	r3, [r3, #24]
 800edc4:	429a      	cmp	r2, r3
 800edc6:	d302      	bcc.n	800edce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800edc8:	2301      	movs	r3, #1
 800edca:	617b      	str	r3, [r7, #20]
 800edcc:	e01b      	b.n	800ee06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800edce:	4b10      	ldr	r3, [pc, #64]	; (800ee10 <prvInsertTimerInActiveList+0x7c>)
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	3304      	adds	r3, #4
 800edd6:	4619      	mov	r1, r3
 800edd8:	4610      	mov	r0, r2
 800edda:	f7fe f9de 	bl	800d19a <vListInsert>
 800edde:	e012      	b.n	800ee06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ede0:	687a      	ldr	r2, [r7, #4]
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	429a      	cmp	r2, r3
 800ede6:	d206      	bcs.n	800edf6 <prvInsertTimerInActiveList+0x62>
 800ede8:	68ba      	ldr	r2, [r7, #8]
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	429a      	cmp	r2, r3
 800edee:	d302      	bcc.n	800edf6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800edf0:	2301      	movs	r3, #1
 800edf2:	617b      	str	r3, [r7, #20]
 800edf4:	e007      	b.n	800ee06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800edf6:	4b07      	ldr	r3, [pc, #28]	; (800ee14 <prvInsertTimerInActiveList+0x80>)
 800edf8:	681a      	ldr	r2, [r3, #0]
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	3304      	adds	r3, #4
 800edfe:	4619      	mov	r1, r3
 800ee00:	4610      	mov	r0, r2
 800ee02:	f7fe f9ca 	bl	800d19a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ee06:	697b      	ldr	r3, [r7, #20]
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3718      	adds	r7, #24
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	200019d4 	.word	0x200019d4
 800ee14:	200019d0 	.word	0x200019d0

0800ee18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b08e      	sub	sp, #56	; 0x38
 800ee1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ee1e:	e0ca      	b.n	800efb6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	da18      	bge.n	800ee58 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ee26:	1d3b      	adds	r3, r7, #4
 800ee28:	3304      	adds	r3, #4
 800ee2a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ee2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d10a      	bne.n	800ee48 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ee32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee36:	f383 8811 	msr	BASEPRI, r3
 800ee3a:	f3bf 8f6f 	isb	sy
 800ee3e:	f3bf 8f4f 	dsb	sy
 800ee42:	61fb      	str	r3, [r7, #28]
}
 800ee44:	bf00      	nop
 800ee46:	e7fe      	b.n	800ee46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ee48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee4e:	6850      	ldr	r0, [r2, #4]
 800ee50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee52:	6892      	ldr	r2, [r2, #8]
 800ee54:	4611      	mov	r1, r2
 800ee56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	f2c0 80aa 	blt.w	800efb4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ee64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee66:	695b      	ldr	r3, [r3, #20]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d004      	beq.n	800ee76 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee6e:	3304      	adds	r3, #4
 800ee70:	4618      	mov	r0, r3
 800ee72:	f7fe f9cb 	bl	800d20c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ee76:	463b      	mov	r3, r7
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7ff ff6b 	bl	800ed54 <prvSampleTimeNow>
 800ee7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2b09      	cmp	r3, #9
 800ee84:	f200 8097 	bhi.w	800efb6 <prvProcessReceivedCommands+0x19e>
 800ee88:	a201      	add	r2, pc, #4	; (adr r2, 800ee90 <prvProcessReceivedCommands+0x78>)
 800ee8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee8e:	bf00      	nop
 800ee90:	0800eeb9 	.word	0x0800eeb9
 800ee94:	0800eeb9 	.word	0x0800eeb9
 800ee98:	0800eeb9 	.word	0x0800eeb9
 800ee9c:	0800ef2d 	.word	0x0800ef2d
 800eea0:	0800ef41 	.word	0x0800ef41
 800eea4:	0800ef8b 	.word	0x0800ef8b
 800eea8:	0800eeb9 	.word	0x0800eeb9
 800eeac:	0800eeb9 	.word	0x0800eeb9
 800eeb0:	0800ef2d 	.word	0x0800ef2d
 800eeb4:	0800ef41 	.word	0x0800ef41
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eeb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eeba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eebe:	f043 0301 	orr.w	r3, r3, #1
 800eec2:	b2da      	uxtb	r2, r3
 800eec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eec6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800eeca:	68ba      	ldr	r2, [r7, #8]
 800eecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eece:	699b      	ldr	r3, [r3, #24]
 800eed0:	18d1      	adds	r1, r2, r3
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eed6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eed8:	f7ff ff5c 	bl	800ed94 <prvInsertTimerInActiveList>
 800eedc:	4603      	mov	r3, r0
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d069      	beq.n	800efb6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eee4:	6a1b      	ldr	r3, [r3, #32]
 800eee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eee8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eeea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eeec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eef0:	f003 0304 	and.w	r3, r3, #4
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d05e      	beq.n	800efb6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eef8:	68ba      	ldr	r2, [r7, #8]
 800eefa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eefc:	699b      	ldr	r3, [r3, #24]
 800eefe:	441a      	add	r2, r3
 800ef00:	2300      	movs	r3, #0
 800ef02:	9300      	str	r3, [sp, #0]
 800ef04:	2300      	movs	r3, #0
 800ef06:	2100      	movs	r1, #0
 800ef08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef0a:	f7ff fe05 	bl	800eb18 <xTimerGenericCommand>
 800ef0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ef10:	6a3b      	ldr	r3, [r7, #32]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d14f      	bne.n	800efb6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ef16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef1a:	f383 8811 	msr	BASEPRI, r3
 800ef1e:	f3bf 8f6f 	isb	sy
 800ef22:	f3bf 8f4f 	dsb	sy
 800ef26:	61bb      	str	r3, [r7, #24]
}
 800ef28:	bf00      	nop
 800ef2a:	e7fe      	b.n	800ef2a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ef2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef32:	f023 0301 	bic.w	r3, r3, #1
 800ef36:	b2da      	uxtb	r2, r3
 800ef38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ef3e:	e03a      	b.n	800efb6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ef40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef46:	f043 0301 	orr.w	r3, r3, #1
 800ef4a:	b2da      	uxtb	r2, r3
 800ef4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ef52:	68ba      	ldr	r2, [r7, #8]
 800ef54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef56:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ef58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef5a:	699b      	ldr	r3, [r3, #24]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d10a      	bne.n	800ef76 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ef60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef64:	f383 8811 	msr	BASEPRI, r3
 800ef68:	f3bf 8f6f 	isb	sy
 800ef6c:	f3bf 8f4f 	dsb	sy
 800ef70:	617b      	str	r3, [r7, #20]
}
 800ef72:	bf00      	nop
 800ef74:	e7fe      	b.n	800ef74 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ef76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef78:	699a      	ldr	r2, [r3, #24]
 800ef7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef7c:	18d1      	adds	r1, r2, r3
 800ef7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef84:	f7ff ff06 	bl	800ed94 <prvInsertTimerInActiveList>
					break;
 800ef88:	e015      	b.n	800efb6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ef8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef90:	f003 0302 	and.w	r3, r3, #2
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d103      	bne.n	800efa0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ef98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef9a:	f000 fbe1 	bl	800f760 <vPortFree>
 800ef9e:	e00a      	b.n	800efb6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800efa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efa2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800efa6:	f023 0301 	bic.w	r3, r3, #1
 800efaa:	b2da      	uxtb	r2, r3
 800efac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800efb2:	e000      	b.n	800efb6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800efb4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800efb6:	4b08      	ldr	r3, [pc, #32]	; (800efd8 <prvProcessReceivedCommands+0x1c0>)
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	1d39      	adds	r1, r7, #4
 800efbc:	2200      	movs	r2, #0
 800efbe:	4618      	mov	r0, r3
 800efc0:	f7fe fbec 	bl	800d79c <xQueueReceive>
 800efc4:	4603      	mov	r3, r0
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	f47f af2a 	bne.w	800ee20 <prvProcessReceivedCommands+0x8>
	}
}
 800efcc:	bf00      	nop
 800efce:	bf00      	nop
 800efd0:	3730      	adds	r7, #48	; 0x30
 800efd2:	46bd      	mov	sp, r7
 800efd4:	bd80      	pop	{r7, pc}
 800efd6:	bf00      	nop
 800efd8:	200019d8 	.word	0x200019d8

0800efdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b088      	sub	sp, #32
 800efe0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800efe2:	e048      	b.n	800f076 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efe4:	4b2d      	ldr	r3, [pc, #180]	; (800f09c <prvSwitchTimerLists+0xc0>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	68db      	ldr	r3, [r3, #12]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efee:	4b2b      	ldr	r3, [pc, #172]	; (800f09c <prvSwitchTimerLists+0xc0>)
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	68db      	ldr	r3, [r3, #12]
 800eff4:	68db      	ldr	r3, [r3, #12]
 800eff6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	3304      	adds	r3, #4
 800effc:	4618      	mov	r0, r3
 800effe:	f7fe f905 	bl	800d20c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	6a1b      	ldr	r3, [r3, #32]
 800f006:	68f8      	ldr	r0, [r7, #12]
 800f008:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f010:	f003 0304 	and.w	r3, r3, #4
 800f014:	2b00      	cmp	r3, #0
 800f016:	d02e      	beq.n	800f076 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	699b      	ldr	r3, [r3, #24]
 800f01c:	693a      	ldr	r2, [r7, #16]
 800f01e:	4413      	add	r3, r2
 800f020:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f022:	68ba      	ldr	r2, [r7, #8]
 800f024:	693b      	ldr	r3, [r7, #16]
 800f026:	429a      	cmp	r2, r3
 800f028:	d90e      	bls.n	800f048 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	68ba      	ldr	r2, [r7, #8]
 800f02e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	68fa      	ldr	r2, [r7, #12]
 800f034:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f036:	4b19      	ldr	r3, [pc, #100]	; (800f09c <prvSwitchTimerLists+0xc0>)
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	3304      	adds	r3, #4
 800f03e:	4619      	mov	r1, r3
 800f040:	4610      	mov	r0, r2
 800f042:	f7fe f8aa 	bl	800d19a <vListInsert>
 800f046:	e016      	b.n	800f076 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f048:	2300      	movs	r3, #0
 800f04a:	9300      	str	r3, [sp, #0]
 800f04c:	2300      	movs	r3, #0
 800f04e:	693a      	ldr	r2, [r7, #16]
 800f050:	2100      	movs	r1, #0
 800f052:	68f8      	ldr	r0, [r7, #12]
 800f054:	f7ff fd60 	bl	800eb18 <xTimerGenericCommand>
 800f058:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d10a      	bne.n	800f076 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f064:	f383 8811 	msr	BASEPRI, r3
 800f068:	f3bf 8f6f 	isb	sy
 800f06c:	f3bf 8f4f 	dsb	sy
 800f070:	603b      	str	r3, [r7, #0]
}
 800f072:	bf00      	nop
 800f074:	e7fe      	b.n	800f074 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f076:	4b09      	ldr	r3, [pc, #36]	; (800f09c <prvSwitchTimerLists+0xc0>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d1b1      	bne.n	800efe4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f080:	4b06      	ldr	r3, [pc, #24]	; (800f09c <prvSwitchTimerLists+0xc0>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f086:	4b06      	ldr	r3, [pc, #24]	; (800f0a0 <prvSwitchTimerLists+0xc4>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	4a04      	ldr	r2, [pc, #16]	; (800f09c <prvSwitchTimerLists+0xc0>)
 800f08c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f08e:	4a04      	ldr	r2, [pc, #16]	; (800f0a0 <prvSwitchTimerLists+0xc4>)
 800f090:	697b      	ldr	r3, [r7, #20]
 800f092:	6013      	str	r3, [r2, #0]
}
 800f094:	bf00      	nop
 800f096:	3718      	adds	r7, #24
 800f098:	46bd      	mov	sp, r7
 800f09a:	bd80      	pop	{r7, pc}
 800f09c:	200019d0 	.word	0x200019d0
 800f0a0:	200019d4 	.word	0x200019d4

0800f0a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b082      	sub	sp, #8
 800f0a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f0aa:	f000 f96b 	bl	800f384 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f0ae:	4b15      	ldr	r3, [pc, #84]	; (800f104 <prvCheckForValidListAndQueue+0x60>)
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d120      	bne.n	800f0f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f0b6:	4814      	ldr	r0, [pc, #80]	; (800f108 <prvCheckForValidListAndQueue+0x64>)
 800f0b8:	f7fe f81e 	bl	800d0f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f0bc:	4813      	ldr	r0, [pc, #76]	; (800f10c <prvCheckForValidListAndQueue+0x68>)
 800f0be:	f7fe f81b 	bl	800d0f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f0c2:	4b13      	ldr	r3, [pc, #76]	; (800f110 <prvCheckForValidListAndQueue+0x6c>)
 800f0c4:	4a10      	ldr	r2, [pc, #64]	; (800f108 <prvCheckForValidListAndQueue+0x64>)
 800f0c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f0c8:	4b12      	ldr	r3, [pc, #72]	; (800f114 <prvCheckForValidListAndQueue+0x70>)
 800f0ca:	4a10      	ldr	r2, [pc, #64]	; (800f10c <prvCheckForValidListAndQueue+0x68>)
 800f0cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	9300      	str	r3, [sp, #0]
 800f0d2:	4b11      	ldr	r3, [pc, #68]	; (800f118 <prvCheckForValidListAndQueue+0x74>)
 800f0d4:	4a11      	ldr	r2, [pc, #68]	; (800f11c <prvCheckForValidListAndQueue+0x78>)
 800f0d6:	2110      	movs	r1, #16
 800f0d8:	200a      	movs	r0, #10
 800f0da:	f7fe f929 	bl	800d330 <xQueueGenericCreateStatic>
 800f0de:	4603      	mov	r3, r0
 800f0e0:	4a08      	ldr	r2, [pc, #32]	; (800f104 <prvCheckForValidListAndQueue+0x60>)
 800f0e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f0e4:	4b07      	ldr	r3, [pc, #28]	; (800f104 <prvCheckForValidListAndQueue+0x60>)
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d005      	beq.n	800f0f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f0ec:	4b05      	ldr	r3, [pc, #20]	; (800f104 <prvCheckForValidListAndQueue+0x60>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	490b      	ldr	r1, [pc, #44]	; (800f120 <prvCheckForValidListAndQueue+0x7c>)
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	f7fe fd42 	bl	800db7c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f0f8:	f000 f974 	bl	800f3e4 <vPortExitCritical>
}
 800f0fc:	bf00      	nop
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}
 800f102:	bf00      	nop
 800f104:	200019d8 	.word	0x200019d8
 800f108:	200019a8 	.word	0x200019a8
 800f10c:	200019bc 	.word	0x200019bc
 800f110:	200019d0 	.word	0x200019d0
 800f114:	200019d4 	.word	0x200019d4
 800f118:	20001a84 	.word	0x20001a84
 800f11c:	200019e4 	.word	0x200019e4
 800f120:	08012ff0 	.word	0x08012ff0

0800f124 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f124:	b480      	push	{r7}
 800f126:	b085      	sub	sp, #20
 800f128:	af00      	add	r7, sp, #0
 800f12a:	60f8      	str	r0, [r7, #12]
 800f12c:	60b9      	str	r1, [r7, #8]
 800f12e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	3b04      	subs	r3, #4
 800f134:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f13c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	3b04      	subs	r3, #4
 800f142:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f144:	68bb      	ldr	r3, [r7, #8]
 800f146:	f023 0201 	bic.w	r2, r3, #1
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	3b04      	subs	r3, #4
 800f152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f154:	4a0c      	ldr	r2, [pc, #48]	; (800f188 <pxPortInitialiseStack+0x64>)
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	3b14      	subs	r3, #20
 800f15e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f160:	687a      	ldr	r2, [r7, #4]
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	3b04      	subs	r3, #4
 800f16a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f06f 0202 	mvn.w	r2, #2
 800f172:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	3b20      	subs	r3, #32
 800f178:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f17a:	68fb      	ldr	r3, [r7, #12]
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3714      	adds	r7, #20
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr
 800f188:	0800f18d 	.word	0x0800f18d

0800f18c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f18c:	b480      	push	{r7}
 800f18e:	b085      	sub	sp, #20
 800f190:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f192:	2300      	movs	r3, #0
 800f194:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f196:	4b12      	ldr	r3, [pc, #72]	; (800f1e0 <prvTaskExitError+0x54>)
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f19e:	d00a      	beq.n	800f1b6 <prvTaskExitError+0x2a>
	__asm volatile
 800f1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1a4:	f383 8811 	msr	BASEPRI, r3
 800f1a8:	f3bf 8f6f 	isb	sy
 800f1ac:	f3bf 8f4f 	dsb	sy
 800f1b0:	60fb      	str	r3, [r7, #12]
}
 800f1b2:	bf00      	nop
 800f1b4:	e7fe      	b.n	800f1b4 <prvTaskExitError+0x28>
	__asm volatile
 800f1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ba:	f383 8811 	msr	BASEPRI, r3
 800f1be:	f3bf 8f6f 	isb	sy
 800f1c2:	f3bf 8f4f 	dsb	sy
 800f1c6:	60bb      	str	r3, [r7, #8]
}
 800f1c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f1ca:	bf00      	nop
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d0fc      	beq.n	800f1cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f1d2:	bf00      	nop
 800f1d4:	bf00      	nop
 800f1d6:	3714      	adds	r7, #20
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1de:	4770      	bx	lr
 800f1e0:	20000014 	.word	0x20000014
	...

0800f1f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f1f0:	4b07      	ldr	r3, [pc, #28]	; (800f210 <pxCurrentTCBConst2>)
 800f1f2:	6819      	ldr	r1, [r3, #0]
 800f1f4:	6808      	ldr	r0, [r1, #0]
 800f1f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1fa:	f380 8809 	msr	PSP, r0
 800f1fe:	f3bf 8f6f 	isb	sy
 800f202:	f04f 0000 	mov.w	r0, #0
 800f206:	f380 8811 	msr	BASEPRI, r0
 800f20a:	4770      	bx	lr
 800f20c:	f3af 8000 	nop.w

0800f210 <pxCurrentTCBConst2>:
 800f210:	200014a8 	.word	0x200014a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f214:	bf00      	nop
 800f216:	bf00      	nop

0800f218 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f218:	4808      	ldr	r0, [pc, #32]	; (800f23c <prvPortStartFirstTask+0x24>)
 800f21a:	6800      	ldr	r0, [r0, #0]
 800f21c:	6800      	ldr	r0, [r0, #0]
 800f21e:	f380 8808 	msr	MSP, r0
 800f222:	f04f 0000 	mov.w	r0, #0
 800f226:	f380 8814 	msr	CONTROL, r0
 800f22a:	b662      	cpsie	i
 800f22c:	b661      	cpsie	f
 800f22e:	f3bf 8f4f 	dsb	sy
 800f232:	f3bf 8f6f 	isb	sy
 800f236:	df00      	svc	0
 800f238:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f23a:	bf00      	nop
 800f23c:	e000ed08 	.word	0xe000ed08

0800f240 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f240:	b580      	push	{r7, lr}
 800f242:	b086      	sub	sp, #24
 800f244:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f246:	4b46      	ldr	r3, [pc, #280]	; (800f360 <xPortStartScheduler+0x120>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	4a46      	ldr	r2, [pc, #280]	; (800f364 <xPortStartScheduler+0x124>)
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d10a      	bne.n	800f266 <xPortStartScheduler+0x26>
	__asm volatile
 800f250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f254:	f383 8811 	msr	BASEPRI, r3
 800f258:	f3bf 8f6f 	isb	sy
 800f25c:	f3bf 8f4f 	dsb	sy
 800f260:	613b      	str	r3, [r7, #16]
}
 800f262:	bf00      	nop
 800f264:	e7fe      	b.n	800f264 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f266:	4b3e      	ldr	r3, [pc, #248]	; (800f360 <xPortStartScheduler+0x120>)
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	4a3f      	ldr	r2, [pc, #252]	; (800f368 <xPortStartScheduler+0x128>)
 800f26c:	4293      	cmp	r3, r2
 800f26e:	d10a      	bne.n	800f286 <xPortStartScheduler+0x46>
	__asm volatile
 800f270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f274:	f383 8811 	msr	BASEPRI, r3
 800f278:	f3bf 8f6f 	isb	sy
 800f27c:	f3bf 8f4f 	dsb	sy
 800f280:	60fb      	str	r3, [r7, #12]
}
 800f282:	bf00      	nop
 800f284:	e7fe      	b.n	800f284 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f286:	4b39      	ldr	r3, [pc, #228]	; (800f36c <xPortStartScheduler+0x12c>)
 800f288:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	781b      	ldrb	r3, [r3, #0]
 800f28e:	b2db      	uxtb	r3, r3
 800f290:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f292:	697b      	ldr	r3, [r7, #20]
 800f294:	22ff      	movs	r2, #255	; 0xff
 800f296:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	b2db      	uxtb	r3, r3
 800f29e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f2a0:	78fb      	ldrb	r3, [r7, #3]
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f2a8:	b2da      	uxtb	r2, r3
 800f2aa:	4b31      	ldr	r3, [pc, #196]	; (800f370 <xPortStartScheduler+0x130>)
 800f2ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f2ae:	4b31      	ldr	r3, [pc, #196]	; (800f374 <xPortStartScheduler+0x134>)
 800f2b0:	2207      	movs	r2, #7
 800f2b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f2b4:	e009      	b.n	800f2ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f2b6:	4b2f      	ldr	r3, [pc, #188]	; (800f374 <xPortStartScheduler+0x134>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	3b01      	subs	r3, #1
 800f2bc:	4a2d      	ldr	r2, [pc, #180]	; (800f374 <xPortStartScheduler+0x134>)
 800f2be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f2c0:	78fb      	ldrb	r3, [r7, #3]
 800f2c2:	b2db      	uxtb	r3, r3
 800f2c4:	005b      	lsls	r3, r3, #1
 800f2c6:	b2db      	uxtb	r3, r3
 800f2c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f2ca:	78fb      	ldrb	r3, [r7, #3]
 800f2cc:	b2db      	uxtb	r3, r3
 800f2ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2d2:	2b80      	cmp	r3, #128	; 0x80
 800f2d4:	d0ef      	beq.n	800f2b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f2d6:	4b27      	ldr	r3, [pc, #156]	; (800f374 <xPortStartScheduler+0x134>)
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	f1c3 0307 	rsb	r3, r3, #7
 800f2de:	2b04      	cmp	r3, #4
 800f2e0:	d00a      	beq.n	800f2f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800f2e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2e6:	f383 8811 	msr	BASEPRI, r3
 800f2ea:	f3bf 8f6f 	isb	sy
 800f2ee:	f3bf 8f4f 	dsb	sy
 800f2f2:	60bb      	str	r3, [r7, #8]
}
 800f2f4:	bf00      	nop
 800f2f6:	e7fe      	b.n	800f2f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f2f8:	4b1e      	ldr	r3, [pc, #120]	; (800f374 <xPortStartScheduler+0x134>)
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	021b      	lsls	r3, r3, #8
 800f2fe:	4a1d      	ldr	r2, [pc, #116]	; (800f374 <xPortStartScheduler+0x134>)
 800f300:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f302:	4b1c      	ldr	r3, [pc, #112]	; (800f374 <xPortStartScheduler+0x134>)
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f30a:	4a1a      	ldr	r2, [pc, #104]	; (800f374 <xPortStartScheduler+0x134>)
 800f30c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	b2da      	uxtb	r2, r3
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f316:	4b18      	ldr	r3, [pc, #96]	; (800f378 <xPortStartScheduler+0x138>)
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	4a17      	ldr	r2, [pc, #92]	; (800f378 <xPortStartScheduler+0x138>)
 800f31c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f320:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f322:	4b15      	ldr	r3, [pc, #84]	; (800f378 <xPortStartScheduler+0x138>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	4a14      	ldr	r2, [pc, #80]	; (800f378 <xPortStartScheduler+0x138>)
 800f328:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f32c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f32e:	f000 f8dd 	bl	800f4ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f332:	4b12      	ldr	r3, [pc, #72]	; (800f37c <xPortStartScheduler+0x13c>)
 800f334:	2200      	movs	r2, #0
 800f336:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f338:	f000 f8fc 	bl	800f534 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f33c:	4b10      	ldr	r3, [pc, #64]	; (800f380 <xPortStartScheduler+0x140>)
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	4a0f      	ldr	r2, [pc, #60]	; (800f380 <xPortStartScheduler+0x140>)
 800f342:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f346:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f348:	f7ff ff66 	bl	800f218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f34c:	f7ff f846 	bl	800e3dc <vTaskSwitchContext>
	prvTaskExitError();
 800f350:	f7ff ff1c 	bl	800f18c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f354:	2300      	movs	r3, #0
}
 800f356:	4618      	mov	r0, r3
 800f358:	3718      	adds	r7, #24
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}
 800f35e:	bf00      	nop
 800f360:	e000ed00 	.word	0xe000ed00
 800f364:	410fc271 	.word	0x410fc271
 800f368:	410fc270 	.word	0x410fc270
 800f36c:	e000e400 	.word	0xe000e400
 800f370:	20001ad4 	.word	0x20001ad4
 800f374:	20001ad8 	.word	0x20001ad8
 800f378:	e000ed20 	.word	0xe000ed20
 800f37c:	20000014 	.word	0x20000014
 800f380:	e000ef34 	.word	0xe000ef34

0800f384 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f384:	b480      	push	{r7}
 800f386:	b083      	sub	sp, #12
 800f388:	af00      	add	r7, sp, #0
	__asm volatile
 800f38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f38e:	f383 8811 	msr	BASEPRI, r3
 800f392:	f3bf 8f6f 	isb	sy
 800f396:	f3bf 8f4f 	dsb	sy
 800f39a:	607b      	str	r3, [r7, #4]
}
 800f39c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f39e:	4b0f      	ldr	r3, [pc, #60]	; (800f3dc <vPortEnterCritical+0x58>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	3301      	adds	r3, #1
 800f3a4:	4a0d      	ldr	r2, [pc, #52]	; (800f3dc <vPortEnterCritical+0x58>)
 800f3a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f3a8:	4b0c      	ldr	r3, [pc, #48]	; (800f3dc <vPortEnterCritical+0x58>)
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	2b01      	cmp	r3, #1
 800f3ae:	d10f      	bne.n	800f3d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f3b0:	4b0b      	ldr	r3, [pc, #44]	; (800f3e0 <vPortEnterCritical+0x5c>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	b2db      	uxtb	r3, r3
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d00a      	beq.n	800f3d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3be:	f383 8811 	msr	BASEPRI, r3
 800f3c2:	f3bf 8f6f 	isb	sy
 800f3c6:	f3bf 8f4f 	dsb	sy
 800f3ca:	603b      	str	r3, [r7, #0]
}
 800f3cc:	bf00      	nop
 800f3ce:	e7fe      	b.n	800f3ce <vPortEnterCritical+0x4a>
	}
}
 800f3d0:	bf00      	nop
 800f3d2:	370c      	adds	r7, #12
 800f3d4:	46bd      	mov	sp, r7
 800f3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3da:	4770      	bx	lr
 800f3dc:	20000014 	.word	0x20000014
 800f3e0:	e000ed04 	.word	0xe000ed04

0800f3e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f3e4:	b480      	push	{r7}
 800f3e6:	b083      	sub	sp, #12
 800f3e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f3ea:	4b12      	ldr	r3, [pc, #72]	; (800f434 <vPortExitCritical+0x50>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d10a      	bne.n	800f408 <vPortExitCritical+0x24>
	__asm volatile
 800f3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3f6:	f383 8811 	msr	BASEPRI, r3
 800f3fa:	f3bf 8f6f 	isb	sy
 800f3fe:	f3bf 8f4f 	dsb	sy
 800f402:	607b      	str	r3, [r7, #4]
}
 800f404:	bf00      	nop
 800f406:	e7fe      	b.n	800f406 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f408:	4b0a      	ldr	r3, [pc, #40]	; (800f434 <vPortExitCritical+0x50>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	3b01      	subs	r3, #1
 800f40e:	4a09      	ldr	r2, [pc, #36]	; (800f434 <vPortExitCritical+0x50>)
 800f410:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f412:	4b08      	ldr	r3, [pc, #32]	; (800f434 <vPortExitCritical+0x50>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d105      	bne.n	800f426 <vPortExitCritical+0x42>
 800f41a:	2300      	movs	r3, #0
 800f41c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	f383 8811 	msr	BASEPRI, r3
}
 800f424:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f426:	bf00      	nop
 800f428:	370c      	adds	r7, #12
 800f42a:	46bd      	mov	sp, r7
 800f42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop
 800f434:	20000014 	.word	0x20000014
	...

0800f440 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f440:	f3ef 8009 	mrs	r0, PSP
 800f444:	f3bf 8f6f 	isb	sy
 800f448:	4b15      	ldr	r3, [pc, #84]	; (800f4a0 <pxCurrentTCBConst>)
 800f44a:	681a      	ldr	r2, [r3, #0]
 800f44c:	f01e 0f10 	tst.w	lr, #16
 800f450:	bf08      	it	eq
 800f452:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f456:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f45a:	6010      	str	r0, [r2, #0]
 800f45c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f460:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f464:	f380 8811 	msr	BASEPRI, r0
 800f468:	f3bf 8f4f 	dsb	sy
 800f46c:	f3bf 8f6f 	isb	sy
 800f470:	f7fe ffb4 	bl	800e3dc <vTaskSwitchContext>
 800f474:	f04f 0000 	mov.w	r0, #0
 800f478:	f380 8811 	msr	BASEPRI, r0
 800f47c:	bc09      	pop	{r0, r3}
 800f47e:	6819      	ldr	r1, [r3, #0]
 800f480:	6808      	ldr	r0, [r1, #0]
 800f482:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f486:	f01e 0f10 	tst.w	lr, #16
 800f48a:	bf08      	it	eq
 800f48c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f490:	f380 8809 	msr	PSP, r0
 800f494:	f3bf 8f6f 	isb	sy
 800f498:	4770      	bx	lr
 800f49a:	bf00      	nop
 800f49c:	f3af 8000 	nop.w

0800f4a0 <pxCurrentTCBConst>:
 800f4a0:	200014a8 	.word	0x200014a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f4a4:	bf00      	nop
 800f4a6:	bf00      	nop

0800f4a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b082      	sub	sp, #8
 800f4ac:	af00      	add	r7, sp, #0
	__asm volatile
 800f4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4b2:	f383 8811 	msr	BASEPRI, r3
 800f4b6:	f3bf 8f6f 	isb	sy
 800f4ba:	f3bf 8f4f 	dsb	sy
 800f4be:	607b      	str	r3, [r7, #4]
}
 800f4c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f4c2:	f7fe fed1 	bl	800e268 <xTaskIncrementTick>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d003      	beq.n	800f4d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f4cc:	4b06      	ldr	r3, [pc, #24]	; (800f4e8 <xPortSysTickHandler+0x40>)
 800f4ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f4d2:	601a      	str	r2, [r3, #0]
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	f383 8811 	msr	BASEPRI, r3
}
 800f4de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f4e0:	bf00      	nop
 800f4e2:	3708      	adds	r7, #8
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	bd80      	pop	{r7, pc}
 800f4e8:	e000ed04 	.word	0xe000ed04

0800f4ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f4f0:	4b0b      	ldr	r3, [pc, #44]	; (800f520 <vPortSetupTimerInterrupt+0x34>)
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f4f6:	4b0b      	ldr	r3, [pc, #44]	; (800f524 <vPortSetupTimerInterrupt+0x38>)
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f4fc:	4b0a      	ldr	r3, [pc, #40]	; (800f528 <vPortSetupTimerInterrupt+0x3c>)
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	4a0a      	ldr	r2, [pc, #40]	; (800f52c <vPortSetupTimerInterrupt+0x40>)
 800f502:	fba2 2303 	umull	r2, r3, r2, r3
 800f506:	099b      	lsrs	r3, r3, #6
 800f508:	4a09      	ldr	r2, [pc, #36]	; (800f530 <vPortSetupTimerInterrupt+0x44>)
 800f50a:	3b01      	subs	r3, #1
 800f50c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f50e:	4b04      	ldr	r3, [pc, #16]	; (800f520 <vPortSetupTimerInterrupt+0x34>)
 800f510:	2207      	movs	r2, #7
 800f512:	601a      	str	r2, [r3, #0]
}
 800f514:	bf00      	nop
 800f516:	46bd      	mov	sp, r7
 800f518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51c:	4770      	bx	lr
 800f51e:	bf00      	nop
 800f520:	e000e010 	.word	0xe000e010
 800f524:	e000e018 	.word	0xe000e018
 800f528:	20000008 	.word	0x20000008
 800f52c:	10624dd3 	.word	0x10624dd3
 800f530:	e000e014 	.word	0xe000e014

0800f534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f534:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f544 <vPortEnableVFP+0x10>
 800f538:	6801      	ldr	r1, [r0, #0]
 800f53a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f53e:	6001      	str	r1, [r0, #0]
 800f540:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f542:	bf00      	nop
 800f544:	e000ed88 	.word	0xe000ed88

0800f548 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f548:	b480      	push	{r7}
 800f54a:	b085      	sub	sp, #20
 800f54c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f54e:	f3ef 8305 	mrs	r3, IPSR
 800f552:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	2b0f      	cmp	r3, #15
 800f558:	d914      	bls.n	800f584 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f55a:	4a17      	ldr	r2, [pc, #92]	; (800f5b8 <vPortValidateInterruptPriority+0x70>)
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	4413      	add	r3, r2
 800f560:	781b      	ldrb	r3, [r3, #0]
 800f562:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f564:	4b15      	ldr	r3, [pc, #84]	; (800f5bc <vPortValidateInterruptPriority+0x74>)
 800f566:	781b      	ldrb	r3, [r3, #0]
 800f568:	7afa      	ldrb	r2, [r7, #11]
 800f56a:	429a      	cmp	r2, r3
 800f56c:	d20a      	bcs.n	800f584 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f572:	f383 8811 	msr	BASEPRI, r3
 800f576:	f3bf 8f6f 	isb	sy
 800f57a:	f3bf 8f4f 	dsb	sy
 800f57e:	607b      	str	r3, [r7, #4]
}
 800f580:	bf00      	nop
 800f582:	e7fe      	b.n	800f582 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f584:	4b0e      	ldr	r3, [pc, #56]	; (800f5c0 <vPortValidateInterruptPriority+0x78>)
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f58c:	4b0d      	ldr	r3, [pc, #52]	; (800f5c4 <vPortValidateInterruptPriority+0x7c>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	429a      	cmp	r2, r3
 800f592:	d90a      	bls.n	800f5aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f598:	f383 8811 	msr	BASEPRI, r3
 800f59c:	f3bf 8f6f 	isb	sy
 800f5a0:	f3bf 8f4f 	dsb	sy
 800f5a4:	603b      	str	r3, [r7, #0]
}
 800f5a6:	bf00      	nop
 800f5a8:	e7fe      	b.n	800f5a8 <vPortValidateInterruptPriority+0x60>
	}
 800f5aa:	bf00      	nop
 800f5ac:	3714      	adds	r7, #20
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr
 800f5b6:	bf00      	nop
 800f5b8:	e000e3f0 	.word	0xe000e3f0
 800f5bc:	20001ad4 	.word	0x20001ad4
 800f5c0:	e000ed0c 	.word	0xe000ed0c
 800f5c4:	20001ad8 	.word	0x20001ad8

0800f5c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b08a      	sub	sp, #40	; 0x28
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f5d4:	f7fe fd8c 	bl	800e0f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f5d8:	4b5b      	ldr	r3, [pc, #364]	; (800f748 <pvPortMalloc+0x180>)
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d101      	bne.n	800f5e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f5e0:	f000 f920 	bl	800f824 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f5e4:	4b59      	ldr	r3, [pc, #356]	; (800f74c <pvPortMalloc+0x184>)
 800f5e6:	681a      	ldr	r2, [r3, #0]
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	4013      	ands	r3, r2
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	f040 8093 	bne.w	800f718 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d01d      	beq.n	800f634 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f5f8:	2208      	movs	r2, #8
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	4413      	add	r3, r2
 800f5fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f003 0307 	and.w	r3, r3, #7
 800f606:	2b00      	cmp	r3, #0
 800f608:	d014      	beq.n	800f634 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	f023 0307 	bic.w	r3, r3, #7
 800f610:	3308      	adds	r3, #8
 800f612:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f003 0307 	and.w	r3, r3, #7
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d00a      	beq.n	800f634 <pvPortMalloc+0x6c>
	__asm volatile
 800f61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f622:	f383 8811 	msr	BASEPRI, r3
 800f626:	f3bf 8f6f 	isb	sy
 800f62a:	f3bf 8f4f 	dsb	sy
 800f62e:	617b      	str	r3, [r7, #20]
}
 800f630:	bf00      	nop
 800f632:	e7fe      	b.n	800f632 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d06e      	beq.n	800f718 <pvPortMalloc+0x150>
 800f63a:	4b45      	ldr	r3, [pc, #276]	; (800f750 <pvPortMalloc+0x188>)
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	687a      	ldr	r2, [r7, #4]
 800f640:	429a      	cmp	r2, r3
 800f642:	d869      	bhi.n	800f718 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f644:	4b43      	ldr	r3, [pc, #268]	; (800f754 <pvPortMalloc+0x18c>)
 800f646:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f648:	4b42      	ldr	r3, [pc, #264]	; (800f754 <pvPortMalloc+0x18c>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f64e:	e004      	b.n	800f65a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f652:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f65c:	685b      	ldr	r3, [r3, #4]
 800f65e:	687a      	ldr	r2, [r7, #4]
 800f660:	429a      	cmp	r2, r3
 800f662:	d903      	bls.n	800f66c <pvPortMalloc+0xa4>
 800f664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d1f1      	bne.n	800f650 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f66c:	4b36      	ldr	r3, [pc, #216]	; (800f748 <pvPortMalloc+0x180>)
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f672:	429a      	cmp	r2, r3
 800f674:	d050      	beq.n	800f718 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f676:	6a3b      	ldr	r3, [r7, #32]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	2208      	movs	r2, #8
 800f67c:	4413      	add	r3, r2
 800f67e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f682:	681a      	ldr	r2, [r3, #0]
 800f684:	6a3b      	ldr	r3, [r7, #32]
 800f686:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f68a:	685a      	ldr	r2, [r3, #4]
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	1ad2      	subs	r2, r2, r3
 800f690:	2308      	movs	r3, #8
 800f692:	005b      	lsls	r3, r3, #1
 800f694:	429a      	cmp	r2, r3
 800f696:	d91f      	bls.n	800f6d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	4413      	add	r3, r2
 800f69e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f6a0:	69bb      	ldr	r3, [r7, #24]
 800f6a2:	f003 0307 	and.w	r3, r3, #7
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d00a      	beq.n	800f6c0 <pvPortMalloc+0xf8>
	__asm volatile
 800f6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ae:	f383 8811 	msr	BASEPRI, r3
 800f6b2:	f3bf 8f6f 	isb	sy
 800f6b6:	f3bf 8f4f 	dsb	sy
 800f6ba:	613b      	str	r3, [r7, #16]
}
 800f6bc:	bf00      	nop
 800f6be:	e7fe      	b.n	800f6be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6c2:	685a      	ldr	r2, [r3, #4]
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	1ad2      	subs	r2, r2, r3
 800f6c8:	69bb      	ldr	r3, [r7, #24]
 800f6ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6ce:	687a      	ldr	r2, [r7, #4]
 800f6d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f6d2:	69b8      	ldr	r0, [r7, #24]
 800f6d4:	f000 f908 	bl	800f8e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f6d8:	4b1d      	ldr	r3, [pc, #116]	; (800f750 <pvPortMalloc+0x188>)
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	1ad3      	subs	r3, r2, r3
 800f6e2:	4a1b      	ldr	r2, [pc, #108]	; (800f750 <pvPortMalloc+0x188>)
 800f6e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f6e6:	4b1a      	ldr	r3, [pc, #104]	; (800f750 <pvPortMalloc+0x188>)
 800f6e8:	681a      	ldr	r2, [r3, #0]
 800f6ea:	4b1b      	ldr	r3, [pc, #108]	; (800f758 <pvPortMalloc+0x190>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	429a      	cmp	r2, r3
 800f6f0:	d203      	bcs.n	800f6fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f6f2:	4b17      	ldr	r3, [pc, #92]	; (800f750 <pvPortMalloc+0x188>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	4a18      	ldr	r2, [pc, #96]	; (800f758 <pvPortMalloc+0x190>)
 800f6f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6fc:	685a      	ldr	r2, [r3, #4]
 800f6fe:	4b13      	ldr	r3, [pc, #76]	; (800f74c <pvPortMalloc+0x184>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	431a      	orrs	r2, r3
 800f704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f706:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f70a:	2200      	movs	r2, #0
 800f70c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f70e:	4b13      	ldr	r3, [pc, #76]	; (800f75c <pvPortMalloc+0x194>)
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	3301      	adds	r3, #1
 800f714:	4a11      	ldr	r2, [pc, #68]	; (800f75c <pvPortMalloc+0x194>)
 800f716:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f718:	f7fe fcf8 	bl	800e10c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f71c:	69fb      	ldr	r3, [r7, #28]
 800f71e:	f003 0307 	and.w	r3, r3, #7
 800f722:	2b00      	cmp	r3, #0
 800f724:	d00a      	beq.n	800f73c <pvPortMalloc+0x174>
	__asm volatile
 800f726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f72a:	f383 8811 	msr	BASEPRI, r3
 800f72e:	f3bf 8f6f 	isb	sy
 800f732:	f3bf 8f4f 	dsb	sy
 800f736:	60fb      	str	r3, [r7, #12]
}
 800f738:	bf00      	nop
 800f73a:	e7fe      	b.n	800f73a <pvPortMalloc+0x172>
	return pvReturn;
 800f73c:	69fb      	ldr	r3, [r7, #28]
}
 800f73e:	4618      	mov	r0, r3
 800f740:	3728      	adds	r7, #40	; 0x28
 800f742:	46bd      	mov	sp, r7
 800f744:	bd80      	pop	{r7, pc}
 800f746:	bf00      	nop
 800f748:	200056e4 	.word	0x200056e4
 800f74c:	200056f8 	.word	0x200056f8
 800f750:	200056e8 	.word	0x200056e8
 800f754:	200056dc 	.word	0x200056dc
 800f758:	200056ec 	.word	0x200056ec
 800f75c:	200056f0 	.word	0x200056f0

0800f760 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b086      	sub	sp, #24
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d04d      	beq.n	800f80e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f772:	2308      	movs	r3, #8
 800f774:	425b      	negs	r3, r3
 800f776:	697a      	ldr	r2, [r7, #20]
 800f778:	4413      	add	r3, r2
 800f77a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f780:	693b      	ldr	r3, [r7, #16]
 800f782:	685a      	ldr	r2, [r3, #4]
 800f784:	4b24      	ldr	r3, [pc, #144]	; (800f818 <vPortFree+0xb8>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4013      	ands	r3, r2
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d10a      	bne.n	800f7a4 <vPortFree+0x44>
	__asm volatile
 800f78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f792:	f383 8811 	msr	BASEPRI, r3
 800f796:	f3bf 8f6f 	isb	sy
 800f79a:	f3bf 8f4f 	dsb	sy
 800f79e:	60fb      	str	r3, [r7, #12]
}
 800f7a0:	bf00      	nop
 800f7a2:	e7fe      	b.n	800f7a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d00a      	beq.n	800f7c2 <vPortFree+0x62>
	__asm volatile
 800f7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7b0:	f383 8811 	msr	BASEPRI, r3
 800f7b4:	f3bf 8f6f 	isb	sy
 800f7b8:	f3bf 8f4f 	dsb	sy
 800f7bc:	60bb      	str	r3, [r7, #8]
}
 800f7be:	bf00      	nop
 800f7c0:	e7fe      	b.n	800f7c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f7c2:	693b      	ldr	r3, [r7, #16]
 800f7c4:	685a      	ldr	r2, [r3, #4]
 800f7c6:	4b14      	ldr	r3, [pc, #80]	; (800f818 <vPortFree+0xb8>)
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	4013      	ands	r3, r2
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d01e      	beq.n	800f80e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f7d0:	693b      	ldr	r3, [r7, #16]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d11a      	bne.n	800f80e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f7d8:	693b      	ldr	r3, [r7, #16]
 800f7da:	685a      	ldr	r2, [r3, #4]
 800f7dc:	4b0e      	ldr	r3, [pc, #56]	; (800f818 <vPortFree+0xb8>)
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	43db      	mvns	r3, r3
 800f7e2:	401a      	ands	r2, r3
 800f7e4:	693b      	ldr	r3, [r7, #16]
 800f7e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f7e8:	f7fe fc82 	bl	800e0f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f7ec:	693b      	ldr	r3, [r7, #16]
 800f7ee:	685a      	ldr	r2, [r3, #4]
 800f7f0:	4b0a      	ldr	r3, [pc, #40]	; (800f81c <vPortFree+0xbc>)
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	4413      	add	r3, r2
 800f7f6:	4a09      	ldr	r2, [pc, #36]	; (800f81c <vPortFree+0xbc>)
 800f7f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f7fa:	6938      	ldr	r0, [r7, #16]
 800f7fc:	f000 f874 	bl	800f8e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f800:	4b07      	ldr	r3, [pc, #28]	; (800f820 <vPortFree+0xc0>)
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	3301      	adds	r3, #1
 800f806:	4a06      	ldr	r2, [pc, #24]	; (800f820 <vPortFree+0xc0>)
 800f808:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f80a:	f7fe fc7f 	bl	800e10c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f80e:	bf00      	nop
 800f810:	3718      	adds	r7, #24
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}
 800f816:	bf00      	nop
 800f818:	200056f8 	.word	0x200056f8
 800f81c:	200056e8 	.word	0x200056e8
 800f820:	200056f4 	.word	0x200056f4

0800f824 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f824:	b480      	push	{r7}
 800f826:	b085      	sub	sp, #20
 800f828:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f82a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800f82e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f830:	4b27      	ldr	r3, [pc, #156]	; (800f8d0 <prvHeapInit+0xac>)
 800f832:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	f003 0307 	and.w	r3, r3, #7
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d00c      	beq.n	800f858 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	3307      	adds	r3, #7
 800f842:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	f023 0307 	bic.w	r3, r3, #7
 800f84a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f84c:	68ba      	ldr	r2, [r7, #8]
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	1ad3      	subs	r3, r2, r3
 800f852:	4a1f      	ldr	r2, [pc, #124]	; (800f8d0 <prvHeapInit+0xac>)
 800f854:	4413      	add	r3, r2
 800f856:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f85c:	4a1d      	ldr	r2, [pc, #116]	; (800f8d4 <prvHeapInit+0xb0>)
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f862:	4b1c      	ldr	r3, [pc, #112]	; (800f8d4 <prvHeapInit+0xb0>)
 800f864:	2200      	movs	r2, #0
 800f866:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	68ba      	ldr	r2, [r7, #8]
 800f86c:	4413      	add	r3, r2
 800f86e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f870:	2208      	movs	r2, #8
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	1a9b      	subs	r3, r3, r2
 800f876:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	f023 0307 	bic.w	r3, r3, #7
 800f87e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	4a15      	ldr	r2, [pc, #84]	; (800f8d8 <prvHeapInit+0xb4>)
 800f884:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f886:	4b14      	ldr	r3, [pc, #80]	; (800f8d8 <prvHeapInit+0xb4>)
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	2200      	movs	r2, #0
 800f88c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f88e:	4b12      	ldr	r3, [pc, #72]	; (800f8d8 <prvHeapInit+0xb4>)
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	2200      	movs	r2, #0
 800f894:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	68fa      	ldr	r2, [r7, #12]
 800f89e:	1ad2      	subs	r2, r2, r3
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f8a4:	4b0c      	ldr	r3, [pc, #48]	; (800f8d8 <prvHeapInit+0xb4>)
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	685b      	ldr	r3, [r3, #4]
 800f8b0:	4a0a      	ldr	r2, [pc, #40]	; (800f8dc <prvHeapInit+0xb8>)
 800f8b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	685b      	ldr	r3, [r3, #4]
 800f8b8:	4a09      	ldr	r2, [pc, #36]	; (800f8e0 <prvHeapInit+0xbc>)
 800f8ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f8bc:	4b09      	ldr	r3, [pc, #36]	; (800f8e4 <prvHeapInit+0xc0>)
 800f8be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f8c2:	601a      	str	r2, [r3, #0]
}
 800f8c4:	bf00      	nop
 800f8c6:	3714      	adds	r7, #20
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ce:	4770      	bx	lr
 800f8d0:	20001adc 	.word	0x20001adc
 800f8d4:	200056dc 	.word	0x200056dc
 800f8d8:	200056e4 	.word	0x200056e4
 800f8dc:	200056ec 	.word	0x200056ec
 800f8e0:	200056e8 	.word	0x200056e8
 800f8e4:	200056f8 	.word	0x200056f8

0800f8e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f8e8:	b480      	push	{r7}
 800f8ea:	b085      	sub	sp, #20
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f8f0:	4b28      	ldr	r3, [pc, #160]	; (800f994 <prvInsertBlockIntoFreeList+0xac>)
 800f8f2:	60fb      	str	r3, [r7, #12]
 800f8f4:	e002      	b.n	800f8fc <prvInsertBlockIntoFreeList+0x14>
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	60fb      	str	r3, [r7, #12]
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	687a      	ldr	r2, [r7, #4]
 800f902:	429a      	cmp	r2, r3
 800f904:	d8f7      	bhi.n	800f8f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	685b      	ldr	r3, [r3, #4]
 800f90e:	68ba      	ldr	r2, [r7, #8]
 800f910:	4413      	add	r3, r2
 800f912:	687a      	ldr	r2, [r7, #4]
 800f914:	429a      	cmp	r2, r3
 800f916:	d108      	bne.n	800f92a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	685a      	ldr	r2, [r3, #4]
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	685b      	ldr	r3, [r3, #4]
 800f920:	441a      	add	r2, r3
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	685b      	ldr	r3, [r3, #4]
 800f932:	68ba      	ldr	r2, [r7, #8]
 800f934:	441a      	add	r2, r3
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	429a      	cmp	r2, r3
 800f93c:	d118      	bne.n	800f970 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681a      	ldr	r2, [r3, #0]
 800f942:	4b15      	ldr	r3, [pc, #84]	; (800f998 <prvInsertBlockIntoFreeList+0xb0>)
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	429a      	cmp	r2, r3
 800f948:	d00d      	beq.n	800f966 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	685a      	ldr	r2, [r3, #4]
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	685b      	ldr	r3, [r3, #4]
 800f954:	441a      	add	r2, r3
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	681a      	ldr	r2, [r3, #0]
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	601a      	str	r2, [r3, #0]
 800f964:	e008      	b.n	800f978 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f966:	4b0c      	ldr	r3, [pc, #48]	; (800f998 <prvInsertBlockIntoFreeList+0xb0>)
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	601a      	str	r2, [r3, #0]
 800f96e:	e003      	b.n	800f978 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	681a      	ldr	r2, [r3, #0]
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f978:	68fa      	ldr	r2, [r7, #12]
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	429a      	cmp	r2, r3
 800f97e:	d002      	beq.n	800f986 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	687a      	ldr	r2, [r7, #4]
 800f984:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f986:	bf00      	nop
 800f988:	3714      	adds	r7, #20
 800f98a:	46bd      	mov	sp, r7
 800f98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop
 800f994:	200056dc 	.word	0x200056dc
 800f998:	200056e4 	.word	0x200056e4

0800f99c <__errno>:
 800f99c:	4b01      	ldr	r3, [pc, #4]	; (800f9a4 <__errno+0x8>)
 800f99e:	6818      	ldr	r0, [r3, #0]
 800f9a0:	4770      	bx	lr
 800f9a2:	bf00      	nop
 800f9a4:	20000018 	.word	0x20000018

0800f9a8 <std>:
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	b510      	push	{r4, lr}
 800f9ac:	4604      	mov	r4, r0
 800f9ae:	e9c0 3300 	strd	r3, r3, [r0]
 800f9b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f9b6:	6083      	str	r3, [r0, #8]
 800f9b8:	8181      	strh	r1, [r0, #12]
 800f9ba:	6643      	str	r3, [r0, #100]	; 0x64
 800f9bc:	81c2      	strh	r2, [r0, #14]
 800f9be:	6183      	str	r3, [r0, #24]
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	2208      	movs	r2, #8
 800f9c4:	305c      	adds	r0, #92	; 0x5c
 800f9c6:	f000 f91a 	bl	800fbfe <memset>
 800f9ca:	4b05      	ldr	r3, [pc, #20]	; (800f9e0 <std+0x38>)
 800f9cc:	6263      	str	r3, [r4, #36]	; 0x24
 800f9ce:	4b05      	ldr	r3, [pc, #20]	; (800f9e4 <std+0x3c>)
 800f9d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800f9d2:	4b05      	ldr	r3, [pc, #20]	; (800f9e8 <std+0x40>)
 800f9d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f9d6:	4b05      	ldr	r3, [pc, #20]	; (800f9ec <std+0x44>)
 800f9d8:	6224      	str	r4, [r4, #32]
 800f9da:	6323      	str	r3, [r4, #48]	; 0x30
 800f9dc:	bd10      	pop	{r4, pc}
 800f9de:	bf00      	nop
 800f9e0:	0801081d 	.word	0x0801081d
 800f9e4:	0801083f 	.word	0x0801083f
 800f9e8:	08010877 	.word	0x08010877
 800f9ec:	0801089b 	.word	0x0801089b

0800f9f0 <_cleanup_r>:
 800f9f0:	4901      	ldr	r1, [pc, #4]	; (800f9f8 <_cleanup_r+0x8>)
 800f9f2:	f000 b8af 	b.w	800fb54 <_fwalk_reent>
 800f9f6:	bf00      	nop
 800f9f8:	08011869 	.word	0x08011869

0800f9fc <__sfmoreglue>:
 800f9fc:	b570      	push	{r4, r5, r6, lr}
 800f9fe:	2268      	movs	r2, #104	; 0x68
 800fa00:	1e4d      	subs	r5, r1, #1
 800fa02:	4355      	muls	r5, r2
 800fa04:	460e      	mov	r6, r1
 800fa06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fa0a:	f000 f921 	bl	800fc50 <_malloc_r>
 800fa0e:	4604      	mov	r4, r0
 800fa10:	b140      	cbz	r0, 800fa24 <__sfmoreglue+0x28>
 800fa12:	2100      	movs	r1, #0
 800fa14:	e9c0 1600 	strd	r1, r6, [r0]
 800fa18:	300c      	adds	r0, #12
 800fa1a:	60a0      	str	r0, [r4, #8]
 800fa1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fa20:	f000 f8ed 	bl	800fbfe <memset>
 800fa24:	4620      	mov	r0, r4
 800fa26:	bd70      	pop	{r4, r5, r6, pc}

0800fa28 <__sfp_lock_acquire>:
 800fa28:	4801      	ldr	r0, [pc, #4]	; (800fa30 <__sfp_lock_acquire+0x8>)
 800fa2a:	f000 b8d8 	b.w	800fbde <__retarget_lock_acquire_recursive>
 800fa2e:	bf00      	nop
 800fa30:	200056fd 	.word	0x200056fd

0800fa34 <__sfp_lock_release>:
 800fa34:	4801      	ldr	r0, [pc, #4]	; (800fa3c <__sfp_lock_release+0x8>)
 800fa36:	f000 b8d3 	b.w	800fbe0 <__retarget_lock_release_recursive>
 800fa3a:	bf00      	nop
 800fa3c:	200056fd 	.word	0x200056fd

0800fa40 <__sinit_lock_acquire>:
 800fa40:	4801      	ldr	r0, [pc, #4]	; (800fa48 <__sinit_lock_acquire+0x8>)
 800fa42:	f000 b8cc 	b.w	800fbde <__retarget_lock_acquire_recursive>
 800fa46:	bf00      	nop
 800fa48:	200056fe 	.word	0x200056fe

0800fa4c <__sinit_lock_release>:
 800fa4c:	4801      	ldr	r0, [pc, #4]	; (800fa54 <__sinit_lock_release+0x8>)
 800fa4e:	f000 b8c7 	b.w	800fbe0 <__retarget_lock_release_recursive>
 800fa52:	bf00      	nop
 800fa54:	200056fe 	.word	0x200056fe

0800fa58 <__sinit>:
 800fa58:	b510      	push	{r4, lr}
 800fa5a:	4604      	mov	r4, r0
 800fa5c:	f7ff fff0 	bl	800fa40 <__sinit_lock_acquire>
 800fa60:	69a3      	ldr	r3, [r4, #24]
 800fa62:	b11b      	cbz	r3, 800fa6c <__sinit+0x14>
 800fa64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa68:	f7ff bff0 	b.w	800fa4c <__sinit_lock_release>
 800fa6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fa70:	6523      	str	r3, [r4, #80]	; 0x50
 800fa72:	4b13      	ldr	r3, [pc, #76]	; (800fac0 <__sinit+0x68>)
 800fa74:	4a13      	ldr	r2, [pc, #76]	; (800fac4 <__sinit+0x6c>)
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	62a2      	str	r2, [r4, #40]	; 0x28
 800fa7a:	42a3      	cmp	r3, r4
 800fa7c:	bf04      	itt	eq
 800fa7e:	2301      	moveq	r3, #1
 800fa80:	61a3      	streq	r3, [r4, #24]
 800fa82:	4620      	mov	r0, r4
 800fa84:	f000 f820 	bl	800fac8 <__sfp>
 800fa88:	6060      	str	r0, [r4, #4]
 800fa8a:	4620      	mov	r0, r4
 800fa8c:	f000 f81c 	bl	800fac8 <__sfp>
 800fa90:	60a0      	str	r0, [r4, #8]
 800fa92:	4620      	mov	r0, r4
 800fa94:	f000 f818 	bl	800fac8 <__sfp>
 800fa98:	2200      	movs	r2, #0
 800fa9a:	60e0      	str	r0, [r4, #12]
 800fa9c:	2104      	movs	r1, #4
 800fa9e:	6860      	ldr	r0, [r4, #4]
 800faa0:	f7ff ff82 	bl	800f9a8 <std>
 800faa4:	68a0      	ldr	r0, [r4, #8]
 800faa6:	2201      	movs	r2, #1
 800faa8:	2109      	movs	r1, #9
 800faaa:	f7ff ff7d 	bl	800f9a8 <std>
 800faae:	68e0      	ldr	r0, [r4, #12]
 800fab0:	2202      	movs	r2, #2
 800fab2:	2112      	movs	r1, #18
 800fab4:	f7ff ff78 	bl	800f9a8 <std>
 800fab8:	2301      	movs	r3, #1
 800faba:	61a3      	str	r3, [r4, #24]
 800fabc:	e7d2      	b.n	800fa64 <__sinit+0xc>
 800fabe:	bf00      	nop
 800fac0:	08013108 	.word	0x08013108
 800fac4:	0800f9f1 	.word	0x0800f9f1

0800fac8 <__sfp>:
 800fac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faca:	4607      	mov	r7, r0
 800facc:	f7ff ffac 	bl	800fa28 <__sfp_lock_acquire>
 800fad0:	4b1e      	ldr	r3, [pc, #120]	; (800fb4c <__sfp+0x84>)
 800fad2:	681e      	ldr	r6, [r3, #0]
 800fad4:	69b3      	ldr	r3, [r6, #24]
 800fad6:	b913      	cbnz	r3, 800fade <__sfp+0x16>
 800fad8:	4630      	mov	r0, r6
 800fada:	f7ff ffbd 	bl	800fa58 <__sinit>
 800fade:	3648      	adds	r6, #72	; 0x48
 800fae0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fae4:	3b01      	subs	r3, #1
 800fae6:	d503      	bpl.n	800faf0 <__sfp+0x28>
 800fae8:	6833      	ldr	r3, [r6, #0]
 800faea:	b30b      	cbz	r3, 800fb30 <__sfp+0x68>
 800faec:	6836      	ldr	r6, [r6, #0]
 800faee:	e7f7      	b.n	800fae0 <__sfp+0x18>
 800faf0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800faf4:	b9d5      	cbnz	r5, 800fb2c <__sfp+0x64>
 800faf6:	4b16      	ldr	r3, [pc, #88]	; (800fb50 <__sfp+0x88>)
 800faf8:	60e3      	str	r3, [r4, #12]
 800fafa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fafe:	6665      	str	r5, [r4, #100]	; 0x64
 800fb00:	f000 f86c 	bl	800fbdc <__retarget_lock_init_recursive>
 800fb04:	f7ff ff96 	bl	800fa34 <__sfp_lock_release>
 800fb08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fb0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fb10:	6025      	str	r5, [r4, #0]
 800fb12:	61a5      	str	r5, [r4, #24]
 800fb14:	2208      	movs	r2, #8
 800fb16:	4629      	mov	r1, r5
 800fb18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fb1c:	f000 f86f 	bl	800fbfe <memset>
 800fb20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fb24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fb28:	4620      	mov	r0, r4
 800fb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb2c:	3468      	adds	r4, #104	; 0x68
 800fb2e:	e7d9      	b.n	800fae4 <__sfp+0x1c>
 800fb30:	2104      	movs	r1, #4
 800fb32:	4638      	mov	r0, r7
 800fb34:	f7ff ff62 	bl	800f9fc <__sfmoreglue>
 800fb38:	4604      	mov	r4, r0
 800fb3a:	6030      	str	r0, [r6, #0]
 800fb3c:	2800      	cmp	r0, #0
 800fb3e:	d1d5      	bne.n	800faec <__sfp+0x24>
 800fb40:	f7ff ff78 	bl	800fa34 <__sfp_lock_release>
 800fb44:	230c      	movs	r3, #12
 800fb46:	603b      	str	r3, [r7, #0]
 800fb48:	e7ee      	b.n	800fb28 <__sfp+0x60>
 800fb4a:	bf00      	nop
 800fb4c:	08013108 	.word	0x08013108
 800fb50:	ffff0001 	.word	0xffff0001

0800fb54 <_fwalk_reent>:
 800fb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb58:	4606      	mov	r6, r0
 800fb5a:	4688      	mov	r8, r1
 800fb5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fb60:	2700      	movs	r7, #0
 800fb62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb66:	f1b9 0901 	subs.w	r9, r9, #1
 800fb6a:	d505      	bpl.n	800fb78 <_fwalk_reent+0x24>
 800fb6c:	6824      	ldr	r4, [r4, #0]
 800fb6e:	2c00      	cmp	r4, #0
 800fb70:	d1f7      	bne.n	800fb62 <_fwalk_reent+0xe>
 800fb72:	4638      	mov	r0, r7
 800fb74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb78:	89ab      	ldrh	r3, [r5, #12]
 800fb7a:	2b01      	cmp	r3, #1
 800fb7c:	d907      	bls.n	800fb8e <_fwalk_reent+0x3a>
 800fb7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb82:	3301      	adds	r3, #1
 800fb84:	d003      	beq.n	800fb8e <_fwalk_reent+0x3a>
 800fb86:	4629      	mov	r1, r5
 800fb88:	4630      	mov	r0, r6
 800fb8a:	47c0      	blx	r8
 800fb8c:	4307      	orrs	r7, r0
 800fb8e:	3568      	adds	r5, #104	; 0x68
 800fb90:	e7e9      	b.n	800fb66 <_fwalk_reent+0x12>
	...

0800fb94 <__libc_init_array>:
 800fb94:	b570      	push	{r4, r5, r6, lr}
 800fb96:	4d0d      	ldr	r5, [pc, #52]	; (800fbcc <__libc_init_array+0x38>)
 800fb98:	4c0d      	ldr	r4, [pc, #52]	; (800fbd0 <__libc_init_array+0x3c>)
 800fb9a:	1b64      	subs	r4, r4, r5
 800fb9c:	10a4      	asrs	r4, r4, #2
 800fb9e:	2600      	movs	r6, #0
 800fba0:	42a6      	cmp	r6, r4
 800fba2:	d109      	bne.n	800fbb8 <__libc_init_array+0x24>
 800fba4:	4d0b      	ldr	r5, [pc, #44]	; (800fbd4 <__libc_init_array+0x40>)
 800fba6:	4c0c      	ldr	r4, [pc, #48]	; (800fbd8 <__libc_init_array+0x44>)
 800fba8:	f002 fd38 	bl	801261c <_init>
 800fbac:	1b64      	subs	r4, r4, r5
 800fbae:	10a4      	asrs	r4, r4, #2
 800fbb0:	2600      	movs	r6, #0
 800fbb2:	42a6      	cmp	r6, r4
 800fbb4:	d105      	bne.n	800fbc2 <__libc_init_array+0x2e>
 800fbb6:	bd70      	pop	{r4, r5, r6, pc}
 800fbb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbbc:	4798      	blx	r3
 800fbbe:	3601      	adds	r6, #1
 800fbc0:	e7ee      	b.n	800fba0 <__libc_init_array+0xc>
 800fbc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbc6:	4798      	blx	r3
 800fbc8:	3601      	adds	r6, #1
 800fbca:	e7f2      	b.n	800fbb2 <__libc_init_array+0x1e>
 800fbcc:	0801348c 	.word	0x0801348c
 800fbd0:	0801348c 	.word	0x0801348c
 800fbd4:	0801348c 	.word	0x0801348c
 800fbd8:	08013490 	.word	0x08013490

0800fbdc <__retarget_lock_init_recursive>:
 800fbdc:	4770      	bx	lr

0800fbde <__retarget_lock_acquire_recursive>:
 800fbde:	4770      	bx	lr

0800fbe0 <__retarget_lock_release_recursive>:
 800fbe0:	4770      	bx	lr

0800fbe2 <memcpy>:
 800fbe2:	440a      	add	r2, r1
 800fbe4:	4291      	cmp	r1, r2
 800fbe6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fbea:	d100      	bne.n	800fbee <memcpy+0xc>
 800fbec:	4770      	bx	lr
 800fbee:	b510      	push	{r4, lr}
 800fbf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbf8:	4291      	cmp	r1, r2
 800fbfa:	d1f9      	bne.n	800fbf0 <memcpy+0xe>
 800fbfc:	bd10      	pop	{r4, pc}

0800fbfe <memset>:
 800fbfe:	4402      	add	r2, r0
 800fc00:	4603      	mov	r3, r0
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d100      	bne.n	800fc08 <memset+0xa>
 800fc06:	4770      	bx	lr
 800fc08:	f803 1b01 	strb.w	r1, [r3], #1
 800fc0c:	e7f9      	b.n	800fc02 <memset+0x4>
	...

0800fc10 <sbrk_aligned>:
 800fc10:	b570      	push	{r4, r5, r6, lr}
 800fc12:	4e0e      	ldr	r6, [pc, #56]	; (800fc4c <sbrk_aligned+0x3c>)
 800fc14:	460c      	mov	r4, r1
 800fc16:	6831      	ldr	r1, [r6, #0]
 800fc18:	4605      	mov	r5, r0
 800fc1a:	b911      	cbnz	r1, 800fc22 <sbrk_aligned+0x12>
 800fc1c:	f000 fdee 	bl	80107fc <_sbrk_r>
 800fc20:	6030      	str	r0, [r6, #0]
 800fc22:	4621      	mov	r1, r4
 800fc24:	4628      	mov	r0, r5
 800fc26:	f000 fde9 	bl	80107fc <_sbrk_r>
 800fc2a:	1c43      	adds	r3, r0, #1
 800fc2c:	d00a      	beq.n	800fc44 <sbrk_aligned+0x34>
 800fc2e:	1cc4      	adds	r4, r0, #3
 800fc30:	f024 0403 	bic.w	r4, r4, #3
 800fc34:	42a0      	cmp	r0, r4
 800fc36:	d007      	beq.n	800fc48 <sbrk_aligned+0x38>
 800fc38:	1a21      	subs	r1, r4, r0
 800fc3a:	4628      	mov	r0, r5
 800fc3c:	f000 fdde 	bl	80107fc <_sbrk_r>
 800fc40:	3001      	adds	r0, #1
 800fc42:	d101      	bne.n	800fc48 <sbrk_aligned+0x38>
 800fc44:	f04f 34ff 	mov.w	r4, #4294967295
 800fc48:	4620      	mov	r0, r4
 800fc4a:	bd70      	pop	{r4, r5, r6, pc}
 800fc4c:	20005704 	.word	0x20005704

0800fc50 <_malloc_r>:
 800fc50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc54:	1ccd      	adds	r5, r1, #3
 800fc56:	f025 0503 	bic.w	r5, r5, #3
 800fc5a:	3508      	adds	r5, #8
 800fc5c:	2d0c      	cmp	r5, #12
 800fc5e:	bf38      	it	cc
 800fc60:	250c      	movcc	r5, #12
 800fc62:	2d00      	cmp	r5, #0
 800fc64:	4607      	mov	r7, r0
 800fc66:	db01      	blt.n	800fc6c <_malloc_r+0x1c>
 800fc68:	42a9      	cmp	r1, r5
 800fc6a:	d905      	bls.n	800fc78 <_malloc_r+0x28>
 800fc6c:	230c      	movs	r3, #12
 800fc6e:	603b      	str	r3, [r7, #0]
 800fc70:	2600      	movs	r6, #0
 800fc72:	4630      	mov	r0, r6
 800fc74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc78:	4e2e      	ldr	r6, [pc, #184]	; (800fd34 <_malloc_r+0xe4>)
 800fc7a:	f001 feb5 	bl	80119e8 <__malloc_lock>
 800fc7e:	6833      	ldr	r3, [r6, #0]
 800fc80:	461c      	mov	r4, r3
 800fc82:	bb34      	cbnz	r4, 800fcd2 <_malloc_r+0x82>
 800fc84:	4629      	mov	r1, r5
 800fc86:	4638      	mov	r0, r7
 800fc88:	f7ff ffc2 	bl	800fc10 <sbrk_aligned>
 800fc8c:	1c43      	adds	r3, r0, #1
 800fc8e:	4604      	mov	r4, r0
 800fc90:	d14d      	bne.n	800fd2e <_malloc_r+0xde>
 800fc92:	6834      	ldr	r4, [r6, #0]
 800fc94:	4626      	mov	r6, r4
 800fc96:	2e00      	cmp	r6, #0
 800fc98:	d140      	bne.n	800fd1c <_malloc_r+0xcc>
 800fc9a:	6823      	ldr	r3, [r4, #0]
 800fc9c:	4631      	mov	r1, r6
 800fc9e:	4638      	mov	r0, r7
 800fca0:	eb04 0803 	add.w	r8, r4, r3
 800fca4:	f000 fdaa 	bl	80107fc <_sbrk_r>
 800fca8:	4580      	cmp	r8, r0
 800fcaa:	d13a      	bne.n	800fd22 <_malloc_r+0xd2>
 800fcac:	6821      	ldr	r1, [r4, #0]
 800fcae:	3503      	adds	r5, #3
 800fcb0:	1a6d      	subs	r5, r5, r1
 800fcb2:	f025 0503 	bic.w	r5, r5, #3
 800fcb6:	3508      	adds	r5, #8
 800fcb8:	2d0c      	cmp	r5, #12
 800fcba:	bf38      	it	cc
 800fcbc:	250c      	movcc	r5, #12
 800fcbe:	4629      	mov	r1, r5
 800fcc0:	4638      	mov	r0, r7
 800fcc2:	f7ff ffa5 	bl	800fc10 <sbrk_aligned>
 800fcc6:	3001      	adds	r0, #1
 800fcc8:	d02b      	beq.n	800fd22 <_malloc_r+0xd2>
 800fcca:	6823      	ldr	r3, [r4, #0]
 800fccc:	442b      	add	r3, r5
 800fcce:	6023      	str	r3, [r4, #0]
 800fcd0:	e00e      	b.n	800fcf0 <_malloc_r+0xa0>
 800fcd2:	6822      	ldr	r2, [r4, #0]
 800fcd4:	1b52      	subs	r2, r2, r5
 800fcd6:	d41e      	bmi.n	800fd16 <_malloc_r+0xc6>
 800fcd8:	2a0b      	cmp	r2, #11
 800fcda:	d916      	bls.n	800fd0a <_malloc_r+0xba>
 800fcdc:	1961      	adds	r1, r4, r5
 800fcde:	42a3      	cmp	r3, r4
 800fce0:	6025      	str	r5, [r4, #0]
 800fce2:	bf18      	it	ne
 800fce4:	6059      	strne	r1, [r3, #4]
 800fce6:	6863      	ldr	r3, [r4, #4]
 800fce8:	bf08      	it	eq
 800fcea:	6031      	streq	r1, [r6, #0]
 800fcec:	5162      	str	r2, [r4, r5]
 800fcee:	604b      	str	r3, [r1, #4]
 800fcf0:	4638      	mov	r0, r7
 800fcf2:	f104 060b 	add.w	r6, r4, #11
 800fcf6:	f001 fe7d 	bl	80119f4 <__malloc_unlock>
 800fcfa:	f026 0607 	bic.w	r6, r6, #7
 800fcfe:	1d23      	adds	r3, r4, #4
 800fd00:	1af2      	subs	r2, r6, r3
 800fd02:	d0b6      	beq.n	800fc72 <_malloc_r+0x22>
 800fd04:	1b9b      	subs	r3, r3, r6
 800fd06:	50a3      	str	r3, [r4, r2]
 800fd08:	e7b3      	b.n	800fc72 <_malloc_r+0x22>
 800fd0a:	6862      	ldr	r2, [r4, #4]
 800fd0c:	42a3      	cmp	r3, r4
 800fd0e:	bf0c      	ite	eq
 800fd10:	6032      	streq	r2, [r6, #0]
 800fd12:	605a      	strne	r2, [r3, #4]
 800fd14:	e7ec      	b.n	800fcf0 <_malloc_r+0xa0>
 800fd16:	4623      	mov	r3, r4
 800fd18:	6864      	ldr	r4, [r4, #4]
 800fd1a:	e7b2      	b.n	800fc82 <_malloc_r+0x32>
 800fd1c:	4634      	mov	r4, r6
 800fd1e:	6876      	ldr	r6, [r6, #4]
 800fd20:	e7b9      	b.n	800fc96 <_malloc_r+0x46>
 800fd22:	230c      	movs	r3, #12
 800fd24:	603b      	str	r3, [r7, #0]
 800fd26:	4638      	mov	r0, r7
 800fd28:	f001 fe64 	bl	80119f4 <__malloc_unlock>
 800fd2c:	e7a1      	b.n	800fc72 <_malloc_r+0x22>
 800fd2e:	6025      	str	r5, [r4, #0]
 800fd30:	e7de      	b.n	800fcf0 <_malloc_r+0xa0>
 800fd32:	bf00      	nop
 800fd34:	20005700 	.word	0x20005700

0800fd38 <__cvt>:
 800fd38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd3c:	ec55 4b10 	vmov	r4, r5, d0
 800fd40:	2d00      	cmp	r5, #0
 800fd42:	460e      	mov	r6, r1
 800fd44:	4619      	mov	r1, r3
 800fd46:	462b      	mov	r3, r5
 800fd48:	bfbb      	ittet	lt
 800fd4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fd4e:	461d      	movlt	r5, r3
 800fd50:	2300      	movge	r3, #0
 800fd52:	232d      	movlt	r3, #45	; 0x2d
 800fd54:	700b      	strb	r3, [r1, #0]
 800fd56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fd5c:	4691      	mov	r9, r2
 800fd5e:	f023 0820 	bic.w	r8, r3, #32
 800fd62:	bfbc      	itt	lt
 800fd64:	4622      	movlt	r2, r4
 800fd66:	4614      	movlt	r4, r2
 800fd68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fd6c:	d005      	beq.n	800fd7a <__cvt+0x42>
 800fd6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fd72:	d100      	bne.n	800fd76 <__cvt+0x3e>
 800fd74:	3601      	adds	r6, #1
 800fd76:	2102      	movs	r1, #2
 800fd78:	e000      	b.n	800fd7c <__cvt+0x44>
 800fd7a:	2103      	movs	r1, #3
 800fd7c:	ab03      	add	r3, sp, #12
 800fd7e:	9301      	str	r3, [sp, #4]
 800fd80:	ab02      	add	r3, sp, #8
 800fd82:	9300      	str	r3, [sp, #0]
 800fd84:	ec45 4b10 	vmov	d0, r4, r5
 800fd88:	4653      	mov	r3, sl
 800fd8a:	4632      	mov	r2, r6
 800fd8c:	f000 fef8 	bl	8010b80 <_dtoa_r>
 800fd90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fd94:	4607      	mov	r7, r0
 800fd96:	d102      	bne.n	800fd9e <__cvt+0x66>
 800fd98:	f019 0f01 	tst.w	r9, #1
 800fd9c:	d022      	beq.n	800fde4 <__cvt+0xac>
 800fd9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fda2:	eb07 0906 	add.w	r9, r7, r6
 800fda6:	d110      	bne.n	800fdca <__cvt+0x92>
 800fda8:	783b      	ldrb	r3, [r7, #0]
 800fdaa:	2b30      	cmp	r3, #48	; 0x30
 800fdac:	d10a      	bne.n	800fdc4 <__cvt+0x8c>
 800fdae:	2200      	movs	r2, #0
 800fdb0:	2300      	movs	r3, #0
 800fdb2:	4620      	mov	r0, r4
 800fdb4:	4629      	mov	r1, r5
 800fdb6:	f7f0 fe87 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdba:	b918      	cbnz	r0, 800fdc4 <__cvt+0x8c>
 800fdbc:	f1c6 0601 	rsb	r6, r6, #1
 800fdc0:	f8ca 6000 	str.w	r6, [sl]
 800fdc4:	f8da 3000 	ldr.w	r3, [sl]
 800fdc8:	4499      	add	r9, r3
 800fdca:	2200      	movs	r2, #0
 800fdcc:	2300      	movs	r3, #0
 800fdce:	4620      	mov	r0, r4
 800fdd0:	4629      	mov	r1, r5
 800fdd2:	f7f0 fe79 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdd6:	b108      	cbz	r0, 800fddc <__cvt+0xa4>
 800fdd8:	f8cd 900c 	str.w	r9, [sp, #12]
 800fddc:	2230      	movs	r2, #48	; 0x30
 800fdde:	9b03      	ldr	r3, [sp, #12]
 800fde0:	454b      	cmp	r3, r9
 800fde2:	d307      	bcc.n	800fdf4 <__cvt+0xbc>
 800fde4:	9b03      	ldr	r3, [sp, #12]
 800fde6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fde8:	1bdb      	subs	r3, r3, r7
 800fdea:	4638      	mov	r0, r7
 800fdec:	6013      	str	r3, [r2, #0]
 800fdee:	b004      	add	sp, #16
 800fdf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdf4:	1c59      	adds	r1, r3, #1
 800fdf6:	9103      	str	r1, [sp, #12]
 800fdf8:	701a      	strb	r2, [r3, #0]
 800fdfa:	e7f0      	b.n	800fdde <__cvt+0xa6>

0800fdfc <__exponent>:
 800fdfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fdfe:	4603      	mov	r3, r0
 800fe00:	2900      	cmp	r1, #0
 800fe02:	bfb8      	it	lt
 800fe04:	4249      	neglt	r1, r1
 800fe06:	f803 2b02 	strb.w	r2, [r3], #2
 800fe0a:	bfb4      	ite	lt
 800fe0c:	222d      	movlt	r2, #45	; 0x2d
 800fe0e:	222b      	movge	r2, #43	; 0x2b
 800fe10:	2909      	cmp	r1, #9
 800fe12:	7042      	strb	r2, [r0, #1]
 800fe14:	dd2a      	ble.n	800fe6c <__exponent+0x70>
 800fe16:	f10d 0407 	add.w	r4, sp, #7
 800fe1a:	46a4      	mov	ip, r4
 800fe1c:	270a      	movs	r7, #10
 800fe1e:	46a6      	mov	lr, r4
 800fe20:	460a      	mov	r2, r1
 800fe22:	fb91 f6f7 	sdiv	r6, r1, r7
 800fe26:	fb07 1516 	mls	r5, r7, r6, r1
 800fe2a:	3530      	adds	r5, #48	; 0x30
 800fe2c:	2a63      	cmp	r2, #99	; 0x63
 800fe2e:	f104 34ff 	add.w	r4, r4, #4294967295
 800fe32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fe36:	4631      	mov	r1, r6
 800fe38:	dcf1      	bgt.n	800fe1e <__exponent+0x22>
 800fe3a:	3130      	adds	r1, #48	; 0x30
 800fe3c:	f1ae 0502 	sub.w	r5, lr, #2
 800fe40:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fe44:	1c44      	adds	r4, r0, #1
 800fe46:	4629      	mov	r1, r5
 800fe48:	4561      	cmp	r1, ip
 800fe4a:	d30a      	bcc.n	800fe62 <__exponent+0x66>
 800fe4c:	f10d 0209 	add.w	r2, sp, #9
 800fe50:	eba2 020e 	sub.w	r2, r2, lr
 800fe54:	4565      	cmp	r5, ip
 800fe56:	bf88      	it	hi
 800fe58:	2200      	movhi	r2, #0
 800fe5a:	4413      	add	r3, r2
 800fe5c:	1a18      	subs	r0, r3, r0
 800fe5e:	b003      	add	sp, #12
 800fe60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe66:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fe6a:	e7ed      	b.n	800fe48 <__exponent+0x4c>
 800fe6c:	2330      	movs	r3, #48	; 0x30
 800fe6e:	3130      	adds	r1, #48	; 0x30
 800fe70:	7083      	strb	r3, [r0, #2]
 800fe72:	70c1      	strb	r1, [r0, #3]
 800fe74:	1d03      	adds	r3, r0, #4
 800fe76:	e7f1      	b.n	800fe5c <__exponent+0x60>

0800fe78 <_printf_float>:
 800fe78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe7c:	ed2d 8b02 	vpush	{d8}
 800fe80:	b08d      	sub	sp, #52	; 0x34
 800fe82:	460c      	mov	r4, r1
 800fe84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fe88:	4616      	mov	r6, r2
 800fe8a:	461f      	mov	r7, r3
 800fe8c:	4605      	mov	r5, r0
 800fe8e:	f001 fd27 	bl	80118e0 <_localeconv_r>
 800fe92:	f8d0 a000 	ldr.w	sl, [r0]
 800fe96:	4650      	mov	r0, sl
 800fe98:	f7f0 f99a 	bl	80001d0 <strlen>
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	930a      	str	r3, [sp, #40]	; 0x28
 800fea0:	6823      	ldr	r3, [r4, #0]
 800fea2:	9305      	str	r3, [sp, #20]
 800fea4:	f8d8 3000 	ldr.w	r3, [r8]
 800fea8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800feac:	3307      	adds	r3, #7
 800feae:	f023 0307 	bic.w	r3, r3, #7
 800feb2:	f103 0208 	add.w	r2, r3, #8
 800feb6:	f8c8 2000 	str.w	r2, [r8]
 800feba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fec2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fec6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800feca:	9307      	str	r3, [sp, #28]
 800fecc:	f8cd 8018 	str.w	r8, [sp, #24]
 800fed0:	ee08 0a10 	vmov	s16, r0
 800fed4:	4b9f      	ldr	r3, [pc, #636]	; (8010154 <_printf_float+0x2dc>)
 800fed6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800feda:	f04f 32ff 	mov.w	r2, #4294967295
 800fede:	f7f0 fe25 	bl	8000b2c <__aeabi_dcmpun>
 800fee2:	bb88      	cbnz	r0, 800ff48 <_printf_float+0xd0>
 800fee4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fee8:	4b9a      	ldr	r3, [pc, #616]	; (8010154 <_printf_float+0x2dc>)
 800feea:	f04f 32ff 	mov.w	r2, #4294967295
 800feee:	f7f0 fdff 	bl	8000af0 <__aeabi_dcmple>
 800fef2:	bb48      	cbnz	r0, 800ff48 <_printf_float+0xd0>
 800fef4:	2200      	movs	r2, #0
 800fef6:	2300      	movs	r3, #0
 800fef8:	4640      	mov	r0, r8
 800fefa:	4649      	mov	r1, r9
 800fefc:	f7f0 fdee 	bl	8000adc <__aeabi_dcmplt>
 800ff00:	b110      	cbz	r0, 800ff08 <_printf_float+0x90>
 800ff02:	232d      	movs	r3, #45	; 0x2d
 800ff04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff08:	4b93      	ldr	r3, [pc, #588]	; (8010158 <_printf_float+0x2e0>)
 800ff0a:	4894      	ldr	r0, [pc, #592]	; (801015c <_printf_float+0x2e4>)
 800ff0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ff10:	bf94      	ite	ls
 800ff12:	4698      	movls	r8, r3
 800ff14:	4680      	movhi	r8, r0
 800ff16:	2303      	movs	r3, #3
 800ff18:	6123      	str	r3, [r4, #16]
 800ff1a:	9b05      	ldr	r3, [sp, #20]
 800ff1c:	f023 0204 	bic.w	r2, r3, #4
 800ff20:	6022      	str	r2, [r4, #0]
 800ff22:	f04f 0900 	mov.w	r9, #0
 800ff26:	9700      	str	r7, [sp, #0]
 800ff28:	4633      	mov	r3, r6
 800ff2a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ff2c:	4621      	mov	r1, r4
 800ff2e:	4628      	mov	r0, r5
 800ff30:	f000 f9d8 	bl	80102e4 <_printf_common>
 800ff34:	3001      	adds	r0, #1
 800ff36:	f040 8090 	bne.w	801005a <_printf_float+0x1e2>
 800ff3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ff3e:	b00d      	add	sp, #52	; 0x34
 800ff40:	ecbd 8b02 	vpop	{d8}
 800ff44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff48:	4642      	mov	r2, r8
 800ff4a:	464b      	mov	r3, r9
 800ff4c:	4640      	mov	r0, r8
 800ff4e:	4649      	mov	r1, r9
 800ff50:	f7f0 fdec 	bl	8000b2c <__aeabi_dcmpun>
 800ff54:	b140      	cbz	r0, 800ff68 <_printf_float+0xf0>
 800ff56:	464b      	mov	r3, r9
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	bfbc      	itt	lt
 800ff5c:	232d      	movlt	r3, #45	; 0x2d
 800ff5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ff62:	487f      	ldr	r0, [pc, #508]	; (8010160 <_printf_float+0x2e8>)
 800ff64:	4b7f      	ldr	r3, [pc, #508]	; (8010164 <_printf_float+0x2ec>)
 800ff66:	e7d1      	b.n	800ff0c <_printf_float+0x94>
 800ff68:	6863      	ldr	r3, [r4, #4]
 800ff6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ff6e:	9206      	str	r2, [sp, #24]
 800ff70:	1c5a      	adds	r2, r3, #1
 800ff72:	d13f      	bne.n	800fff4 <_printf_float+0x17c>
 800ff74:	2306      	movs	r3, #6
 800ff76:	6063      	str	r3, [r4, #4]
 800ff78:	9b05      	ldr	r3, [sp, #20]
 800ff7a:	6861      	ldr	r1, [r4, #4]
 800ff7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ff80:	2300      	movs	r3, #0
 800ff82:	9303      	str	r3, [sp, #12]
 800ff84:	ab0a      	add	r3, sp, #40	; 0x28
 800ff86:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ff8a:	ab09      	add	r3, sp, #36	; 0x24
 800ff8c:	ec49 8b10 	vmov	d0, r8, r9
 800ff90:	9300      	str	r3, [sp, #0]
 800ff92:	6022      	str	r2, [r4, #0]
 800ff94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ff98:	4628      	mov	r0, r5
 800ff9a:	f7ff fecd 	bl	800fd38 <__cvt>
 800ff9e:	9b06      	ldr	r3, [sp, #24]
 800ffa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ffa2:	2b47      	cmp	r3, #71	; 0x47
 800ffa4:	4680      	mov	r8, r0
 800ffa6:	d108      	bne.n	800ffba <_printf_float+0x142>
 800ffa8:	1cc8      	adds	r0, r1, #3
 800ffaa:	db02      	blt.n	800ffb2 <_printf_float+0x13a>
 800ffac:	6863      	ldr	r3, [r4, #4]
 800ffae:	4299      	cmp	r1, r3
 800ffb0:	dd41      	ble.n	8010036 <_printf_float+0x1be>
 800ffb2:	f1ab 0b02 	sub.w	fp, fp, #2
 800ffb6:	fa5f fb8b 	uxtb.w	fp, fp
 800ffba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ffbe:	d820      	bhi.n	8010002 <_printf_float+0x18a>
 800ffc0:	3901      	subs	r1, #1
 800ffc2:	465a      	mov	r2, fp
 800ffc4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ffc8:	9109      	str	r1, [sp, #36]	; 0x24
 800ffca:	f7ff ff17 	bl	800fdfc <__exponent>
 800ffce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ffd0:	1813      	adds	r3, r2, r0
 800ffd2:	2a01      	cmp	r2, #1
 800ffd4:	4681      	mov	r9, r0
 800ffd6:	6123      	str	r3, [r4, #16]
 800ffd8:	dc02      	bgt.n	800ffe0 <_printf_float+0x168>
 800ffda:	6822      	ldr	r2, [r4, #0]
 800ffdc:	07d2      	lsls	r2, r2, #31
 800ffde:	d501      	bpl.n	800ffe4 <_printf_float+0x16c>
 800ffe0:	3301      	adds	r3, #1
 800ffe2:	6123      	str	r3, [r4, #16]
 800ffe4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d09c      	beq.n	800ff26 <_printf_float+0xae>
 800ffec:	232d      	movs	r3, #45	; 0x2d
 800ffee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fff2:	e798      	b.n	800ff26 <_printf_float+0xae>
 800fff4:	9a06      	ldr	r2, [sp, #24]
 800fff6:	2a47      	cmp	r2, #71	; 0x47
 800fff8:	d1be      	bne.n	800ff78 <_printf_float+0x100>
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d1bc      	bne.n	800ff78 <_printf_float+0x100>
 800fffe:	2301      	movs	r3, #1
 8010000:	e7b9      	b.n	800ff76 <_printf_float+0xfe>
 8010002:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010006:	d118      	bne.n	801003a <_printf_float+0x1c2>
 8010008:	2900      	cmp	r1, #0
 801000a:	6863      	ldr	r3, [r4, #4]
 801000c:	dd0b      	ble.n	8010026 <_printf_float+0x1ae>
 801000e:	6121      	str	r1, [r4, #16]
 8010010:	b913      	cbnz	r3, 8010018 <_printf_float+0x1a0>
 8010012:	6822      	ldr	r2, [r4, #0]
 8010014:	07d0      	lsls	r0, r2, #31
 8010016:	d502      	bpl.n	801001e <_printf_float+0x1a6>
 8010018:	3301      	adds	r3, #1
 801001a:	440b      	add	r3, r1
 801001c:	6123      	str	r3, [r4, #16]
 801001e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010020:	f04f 0900 	mov.w	r9, #0
 8010024:	e7de      	b.n	800ffe4 <_printf_float+0x16c>
 8010026:	b913      	cbnz	r3, 801002e <_printf_float+0x1b6>
 8010028:	6822      	ldr	r2, [r4, #0]
 801002a:	07d2      	lsls	r2, r2, #31
 801002c:	d501      	bpl.n	8010032 <_printf_float+0x1ba>
 801002e:	3302      	adds	r3, #2
 8010030:	e7f4      	b.n	801001c <_printf_float+0x1a4>
 8010032:	2301      	movs	r3, #1
 8010034:	e7f2      	b.n	801001c <_printf_float+0x1a4>
 8010036:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801003a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801003c:	4299      	cmp	r1, r3
 801003e:	db05      	blt.n	801004c <_printf_float+0x1d4>
 8010040:	6823      	ldr	r3, [r4, #0]
 8010042:	6121      	str	r1, [r4, #16]
 8010044:	07d8      	lsls	r0, r3, #31
 8010046:	d5ea      	bpl.n	801001e <_printf_float+0x1a6>
 8010048:	1c4b      	adds	r3, r1, #1
 801004a:	e7e7      	b.n	801001c <_printf_float+0x1a4>
 801004c:	2900      	cmp	r1, #0
 801004e:	bfd4      	ite	le
 8010050:	f1c1 0202 	rsble	r2, r1, #2
 8010054:	2201      	movgt	r2, #1
 8010056:	4413      	add	r3, r2
 8010058:	e7e0      	b.n	801001c <_printf_float+0x1a4>
 801005a:	6823      	ldr	r3, [r4, #0]
 801005c:	055a      	lsls	r2, r3, #21
 801005e:	d407      	bmi.n	8010070 <_printf_float+0x1f8>
 8010060:	6923      	ldr	r3, [r4, #16]
 8010062:	4642      	mov	r2, r8
 8010064:	4631      	mov	r1, r6
 8010066:	4628      	mov	r0, r5
 8010068:	47b8      	blx	r7
 801006a:	3001      	adds	r0, #1
 801006c:	d12c      	bne.n	80100c8 <_printf_float+0x250>
 801006e:	e764      	b.n	800ff3a <_printf_float+0xc2>
 8010070:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010074:	f240 80e0 	bls.w	8010238 <_printf_float+0x3c0>
 8010078:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801007c:	2200      	movs	r2, #0
 801007e:	2300      	movs	r3, #0
 8010080:	f7f0 fd22 	bl	8000ac8 <__aeabi_dcmpeq>
 8010084:	2800      	cmp	r0, #0
 8010086:	d034      	beq.n	80100f2 <_printf_float+0x27a>
 8010088:	4a37      	ldr	r2, [pc, #220]	; (8010168 <_printf_float+0x2f0>)
 801008a:	2301      	movs	r3, #1
 801008c:	4631      	mov	r1, r6
 801008e:	4628      	mov	r0, r5
 8010090:	47b8      	blx	r7
 8010092:	3001      	adds	r0, #1
 8010094:	f43f af51 	beq.w	800ff3a <_printf_float+0xc2>
 8010098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801009c:	429a      	cmp	r2, r3
 801009e:	db02      	blt.n	80100a6 <_printf_float+0x22e>
 80100a0:	6823      	ldr	r3, [r4, #0]
 80100a2:	07d8      	lsls	r0, r3, #31
 80100a4:	d510      	bpl.n	80100c8 <_printf_float+0x250>
 80100a6:	ee18 3a10 	vmov	r3, s16
 80100aa:	4652      	mov	r2, sl
 80100ac:	4631      	mov	r1, r6
 80100ae:	4628      	mov	r0, r5
 80100b0:	47b8      	blx	r7
 80100b2:	3001      	adds	r0, #1
 80100b4:	f43f af41 	beq.w	800ff3a <_printf_float+0xc2>
 80100b8:	f04f 0800 	mov.w	r8, #0
 80100bc:	f104 091a 	add.w	r9, r4, #26
 80100c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100c2:	3b01      	subs	r3, #1
 80100c4:	4543      	cmp	r3, r8
 80100c6:	dc09      	bgt.n	80100dc <_printf_float+0x264>
 80100c8:	6823      	ldr	r3, [r4, #0]
 80100ca:	079b      	lsls	r3, r3, #30
 80100cc:	f100 8105 	bmi.w	80102da <_printf_float+0x462>
 80100d0:	68e0      	ldr	r0, [r4, #12]
 80100d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100d4:	4298      	cmp	r0, r3
 80100d6:	bfb8      	it	lt
 80100d8:	4618      	movlt	r0, r3
 80100da:	e730      	b.n	800ff3e <_printf_float+0xc6>
 80100dc:	2301      	movs	r3, #1
 80100de:	464a      	mov	r2, r9
 80100e0:	4631      	mov	r1, r6
 80100e2:	4628      	mov	r0, r5
 80100e4:	47b8      	blx	r7
 80100e6:	3001      	adds	r0, #1
 80100e8:	f43f af27 	beq.w	800ff3a <_printf_float+0xc2>
 80100ec:	f108 0801 	add.w	r8, r8, #1
 80100f0:	e7e6      	b.n	80100c0 <_printf_float+0x248>
 80100f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	dc39      	bgt.n	801016c <_printf_float+0x2f4>
 80100f8:	4a1b      	ldr	r2, [pc, #108]	; (8010168 <_printf_float+0x2f0>)
 80100fa:	2301      	movs	r3, #1
 80100fc:	4631      	mov	r1, r6
 80100fe:	4628      	mov	r0, r5
 8010100:	47b8      	blx	r7
 8010102:	3001      	adds	r0, #1
 8010104:	f43f af19 	beq.w	800ff3a <_printf_float+0xc2>
 8010108:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801010c:	4313      	orrs	r3, r2
 801010e:	d102      	bne.n	8010116 <_printf_float+0x29e>
 8010110:	6823      	ldr	r3, [r4, #0]
 8010112:	07d9      	lsls	r1, r3, #31
 8010114:	d5d8      	bpl.n	80100c8 <_printf_float+0x250>
 8010116:	ee18 3a10 	vmov	r3, s16
 801011a:	4652      	mov	r2, sl
 801011c:	4631      	mov	r1, r6
 801011e:	4628      	mov	r0, r5
 8010120:	47b8      	blx	r7
 8010122:	3001      	adds	r0, #1
 8010124:	f43f af09 	beq.w	800ff3a <_printf_float+0xc2>
 8010128:	f04f 0900 	mov.w	r9, #0
 801012c:	f104 0a1a 	add.w	sl, r4, #26
 8010130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010132:	425b      	negs	r3, r3
 8010134:	454b      	cmp	r3, r9
 8010136:	dc01      	bgt.n	801013c <_printf_float+0x2c4>
 8010138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801013a:	e792      	b.n	8010062 <_printf_float+0x1ea>
 801013c:	2301      	movs	r3, #1
 801013e:	4652      	mov	r2, sl
 8010140:	4631      	mov	r1, r6
 8010142:	4628      	mov	r0, r5
 8010144:	47b8      	blx	r7
 8010146:	3001      	adds	r0, #1
 8010148:	f43f aef7 	beq.w	800ff3a <_printf_float+0xc2>
 801014c:	f109 0901 	add.w	r9, r9, #1
 8010150:	e7ee      	b.n	8010130 <_printf_float+0x2b8>
 8010152:	bf00      	nop
 8010154:	7fefffff 	.word	0x7fefffff
 8010158:	0801310c 	.word	0x0801310c
 801015c:	08013110 	.word	0x08013110
 8010160:	08013118 	.word	0x08013118
 8010164:	08013114 	.word	0x08013114
 8010168:	0801311c 	.word	0x0801311c
 801016c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801016e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010170:	429a      	cmp	r2, r3
 8010172:	bfa8      	it	ge
 8010174:	461a      	movge	r2, r3
 8010176:	2a00      	cmp	r2, #0
 8010178:	4691      	mov	r9, r2
 801017a:	dc37      	bgt.n	80101ec <_printf_float+0x374>
 801017c:	f04f 0b00 	mov.w	fp, #0
 8010180:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010184:	f104 021a 	add.w	r2, r4, #26
 8010188:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801018a:	9305      	str	r3, [sp, #20]
 801018c:	eba3 0309 	sub.w	r3, r3, r9
 8010190:	455b      	cmp	r3, fp
 8010192:	dc33      	bgt.n	80101fc <_printf_float+0x384>
 8010194:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010198:	429a      	cmp	r2, r3
 801019a:	db3b      	blt.n	8010214 <_printf_float+0x39c>
 801019c:	6823      	ldr	r3, [r4, #0]
 801019e:	07da      	lsls	r2, r3, #31
 80101a0:	d438      	bmi.n	8010214 <_printf_float+0x39c>
 80101a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101a4:	9a05      	ldr	r2, [sp, #20]
 80101a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80101a8:	1a9a      	subs	r2, r3, r2
 80101aa:	eba3 0901 	sub.w	r9, r3, r1
 80101ae:	4591      	cmp	r9, r2
 80101b0:	bfa8      	it	ge
 80101b2:	4691      	movge	r9, r2
 80101b4:	f1b9 0f00 	cmp.w	r9, #0
 80101b8:	dc35      	bgt.n	8010226 <_printf_float+0x3ae>
 80101ba:	f04f 0800 	mov.w	r8, #0
 80101be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80101c2:	f104 0a1a 	add.w	sl, r4, #26
 80101c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80101ca:	1a9b      	subs	r3, r3, r2
 80101cc:	eba3 0309 	sub.w	r3, r3, r9
 80101d0:	4543      	cmp	r3, r8
 80101d2:	f77f af79 	ble.w	80100c8 <_printf_float+0x250>
 80101d6:	2301      	movs	r3, #1
 80101d8:	4652      	mov	r2, sl
 80101da:	4631      	mov	r1, r6
 80101dc:	4628      	mov	r0, r5
 80101de:	47b8      	blx	r7
 80101e0:	3001      	adds	r0, #1
 80101e2:	f43f aeaa 	beq.w	800ff3a <_printf_float+0xc2>
 80101e6:	f108 0801 	add.w	r8, r8, #1
 80101ea:	e7ec      	b.n	80101c6 <_printf_float+0x34e>
 80101ec:	4613      	mov	r3, r2
 80101ee:	4631      	mov	r1, r6
 80101f0:	4642      	mov	r2, r8
 80101f2:	4628      	mov	r0, r5
 80101f4:	47b8      	blx	r7
 80101f6:	3001      	adds	r0, #1
 80101f8:	d1c0      	bne.n	801017c <_printf_float+0x304>
 80101fa:	e69e      	b.n	800ff3a <_printf_float+0xc2>
 80101fc:	2301      	movs	r3, #1
 80101fe:	4631      	mov	r1, r6
 8010200:	4628      	mov	r0, r5
 8010202:	9205      	str	r2, [sp, #20]
 8010204:	47b8      	blx	r7
 8010206:	3001      	adds	r0, #1
 8010208:	f43f ae97 	beq.w	800ff3a <_printf_float+0xc2>
 801020c:	9a05      	ldr	r2, [sp, #20]
 801020e:	f10b 0b01 	add.w	fp, fp, #1
 8010212:	e7b9      	b.n	8010188 <_printf_float+0x310>
 8010214:	ee18 3a10 	vmov	r3, s16
 8010218:	4652      	mov	r2, sl
 801021a:	4631      	mov	r1, r6
 801021c:	4628      	mov	r0, r5
 801021e:	47b8      	blx	r7
 8010220:	3001      	adds	r0, #1
 8010222:	d1be      	bne.n	80101a2 <_printf_float+0x32a>
 8010224:	e689      	b.n	800ff3a <_printf_float+0xc2>
 8010226:	9a05      	ldr	r2, [sp, #20]
 8010228:	464b      	mov	r3, r9
 801022a:	4442      	add	r2, r8
 801022c:	4631      	mov	r1, r6
 801022e:	4628      	mov	r0, r5
 8010230:	47b8      	blx	r7
 8010232:	3001      	adds	r0, #1
 8010234:	d1c1      	bne.n	80101ba <_printf_float+0x342>
 8010236:	e680      	b.n	800ff3a <_printf_float+0xc2>
 8010238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801023a:	2a01      	cmp	r2, #1
 801023c:	dc01      	bgt.n	8010242 <_printf_float+0x3ca>
 801023e:	07db      	lsls	r3, r3, #31
 8010240:	d538      	bpl.n	80102b4 <_printf_float+0x43c>
 8010242:	2301      	movs	r3, #1
 8010244:	4642      	mov	r2, r8
 8010246:	4631      	mov	r1, r6
 8010248:	4628      	mov	r0, r5
 801024a:	47b8      	blx	r7
 801024c:	3001      	adds	r0, #1
 801024e:	f43f ae74 	beq.w	800ff3a <_printf_float+0xc2>
 8010252:	ee18 3a10 	vmov	r3, s16
 8010256:	4652      	mov	r2, sl
 8010258:	4631      	mov	r1, r6
 801025a:	4628      	mov	r0, r5
 801025c:	47b8      	blx	r7
 801025e:	3001      	adds	r0, #1
 8010260:	f43f ae6b 	beq.w	800ff3a <_printf_float+0xc2>
 8010264:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010268:	2200      	movs	r2, #0
 801026a:	2300      	movs	r3, #0
 801026c:	f7f0 fc2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8010270:	b9d8      	cbnz	r0, 80102aa <_printf_float+0x432>
 8010272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010274:	f108 0201 	add.w	r2, r8, #1
 8010278:	3b01      	subs	r3, #1
 801027a:	4631      	mov	r1, r6
 801027c:	4628      	mov	r0, r5
 801027e:	47b8      	blx	r7
 8010280:	3001      	adds	r0, #1
 8010282:	d10e      	bne.n	80102a2 <_printf_float+0x42a>
 8010284:	e659      	b.n	800ff3a <_printf_float+0xc2>
 8010286:	2301      	movs	r3, #1
 8010288:	4652      	mov	r2, sl
 801028a:	4631      	mov	r1, r6
 801028c:	4628      	mov	r0, r5
 801028e:	47b8      	blx	r7
 8010290:	3001      	adds	r0, #1
 8010292:	f43f ae52 	beq.w	800ff3a <_printf_float+0xc2>
 8010296:	f108 0801 	add.w	r8, r8, #1
 801029a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801029c:	3b01      	subs	r3, #1
 801029e:	4543      	cmp	r3, r8
 80102a0:	dcf1      	bgt.n	8010286 <_printf_float+0x40e>
 80102a2:	464b      	mov	r3, r9
 80102a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80102a8:	e6dc      	b.n	8010064 <_printf_float+0x1ec>
 80102aa:	f04f 0800 	mov.w	r8, #0
 80102ae:	f104 0a1a 	add.w	sl, r4, #26
 80102b2:	e7f2      	b.n	801029a <_printf_float+0x422>
 80102b4:	2301      	movs	r3, #1
 80102b6:	4642      	mov	r2, r8
 80102b8:	e7df      	b.n	801027a <_printf_float+0x402>
 80102ba:	2301      	movs	r3, #1
 80102bc:	464a      	mov	r2, r9
 80102be:	4631      	mov	r1, r6
 80102c0:	4628      	mov	r0, r5
 80102c2:	47b8      	blx	r7
 80102c4:	3001      	adds	r0, #1
 80102c6:	f43f ae38 	beq.w	800ff3a <_printf_float+0xc2>
 80102ca:	f108 0801 	add.w	r8, r8, #1
 80102ce:	68e3      	ldr	r3, [r4, #12]
 80102d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80102d2:	1a5b      	subs	r3, r3, r1
 80102d4:	4543      	cmp	r3, r8
 80102d6:	dcf0      	bgt.n	80102ba <_printf_float+0x442>
 80102d8:	e6fa      	b.n	80100d0 <_printf_float+0x258>
 80102da:	f04f 0800 	mov.w	r8, #0
 80102de:	f104 0919 	add.w	r9, r4, #25
 80102e2:	e7f4      	b.n	80102ce <_printf_float+0x456>

080102e4 <_printf_common>:
 80102e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102e8:	4616      	mov	r6, r2
 80102ea:	4699      	mov	r9, r3
 80102ec:	688a      	ldr	r2, [r1, #8]
 80102ee:	690b      	ldr	r3, [r1, #16]
 80102f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80102f4:	4293      	cmp	r3, r2
 80102f6:	bfb8      	it	lt
 80102f8:	4613      	movlt	r3, r2
 80102fa:	6033      	str	r3, [r6, #0]
 80102fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010300:	4607      	mov	r7, r0
 8010302:	460c      	mov	r4, r1
 8010304:	b10a      	cbz	r2, 801030a <_printf_common+0x26>
 8010306:	3301      	adds	r3, #1
 8010308:	6033      	str	r3, [r6, #0]
 801030a:	6823      	ldr	r3, [r4, #0]
 801030c:	0699      	lsls	r1, r3, #26
 801030e:	bf42      	ittt	mi
 8010310:	6833      	ldrmi	r3, [r6, #0]
 8010312:	3302      	addmi	r3, #2
 8010314:	6033      	strmi	r3, [r6, #0]
 8010316:	6825      	ldr	r5, [r4, #0]
 8010318:	f015 0506 	ands.w	r5, r5, #6
 801031c:	d106      	bne.n	801032c <_printf_common+0x48>
 801031e:	f104 0a19 	add.w	sl, r4, #25
 8010322:	68e3      	ldr	r3, [r4, #12]
 8010324:	6832      	ldr	r2, [r6, #0]
 8010326:	1a9b      	subs	r3, r3, r2
 8010328:	42ab      	cmp	r3, r5
 801032a:	dc26      	bgt.n	801037a <_printf_common+0x96>
 801032c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010330:	1e13      	subs	r3, r2, #0
 8010332:	6822      	ldr	r2, [r4, #0]
 8010334:	bf18      	it	ne
 8010336:	2301      	movne	r3, #1
 8010338:	0692      	lsls	r2, r2, #26
 801033a:	d42b      	bmi.n	8010394 <_printf_common+0xb0>
 801033c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010340:	4649      	mov	r1, r9
 8010342:	4638      	mov	r0, r7
 8010344:	47c0      	blx	r8
 8010346:	3001      	adds	r0, #1
 8010348:	d01e      	beq.n	8010388 <_printf_common+0xa4>
 801034a:	6823      	ldr	r3, [r4, #0]
 801034c:	68e5      	ldr	r5, [r4, #12]
 801034e:	6832      	ldr	r2, [r6, #0]
 8010350:	f003 0306 	and.w	r3, r3, #6
 8010354:	2b04      	cmp	r3, #4
 8010356:	bf08      	it	eq
 8010358:	1aad      	subeq	r5, r5, r2
 801035a:	68a3      	ldr	r3, [r4, #8]
 801035c:	6922      	ldr	r2, [r4, #16]
 801035e:	bf0c      	ite	eq
 8010360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010364:	2500      	movne	r5, #0
 8010366:	4293      	cmp	r3, r2
 8010368:	bfc4      	itt	gt
 801036a:	1a9b      	subgt	r3, r3, r2
 801036c:	18ed      	addgt	r5, r5, r3
 801036e:	2600      	movs	r6, #0
 8010370:	341a      	adds	r4, #26
 8010372:	42b5      	cmp	r5, r6
 8010374:	d11a      	bne.n	80103ac <_printf_common+0xc8>
 8010376:	2000      	movs	r0, #0
 8010378:	e008      	b.n	801038c <_printf_common+0xa8>
 801037a:	2301      	movs	r3, #1
 801037c:	4652      	mov	r2, sl
 801037e:	4649      	mov	r1, r9
 8010380:	4638      	mov	r0, r7
 8010382:	47c0      	blx	r8
 8010384:	3001      	adds	r0, #1
 8010386:	d103      	bne.n	8010390 <_printf_common+0xac>
 8010388:	f04f 30ff 	mov.w	r0, #4294967295
 801038c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010390:	3501      	adds	r5, #1
 8010392:	e7c6      	b.n	8010322 <_printf_common+0x3e>
 8010394:	18e1      	adds	r1, r4, r3
 8010396:	1c5a      	adds	r2, r3, #1
 8010398:	2030      	movs	r0, #48	; 0x30
 801039a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801039e:	4422      	add	r2, r4
 80103a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80103a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80103a8:	3302      	adds	r3, #2
 80103aa:	e7c7      	b.n	801033c <_printf_common+0x58>
 80103ac:	2301      	movs	r3, #1
 80103ae:	4622      	mov	r2, r4
 80103b0:	4649      	mov	r1, r9
 80103b2:	4638      	mov	r0, r7
 80103b4:	47c0      	blx	r8
 80103b6:	3001      	adds	r0, #1
 80103b8:	d0e6      	beq.n	8010388 <_printf_common+0xa4>
 80103ba:	3601      	adds	r6, #1
 80103bc:	e7d9      	b.n	8010372 <_printf_common+0x8e>
	...

080103c0 <_printf_i>:
 80103c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80103c4:	7e0f      	ldrb	r7, [r1, #24]
 80103c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80103c8:	2f78      	cmp	r7, #120	; 0x78
 80103ca:	4691      	mov	r9, r2
 80103cc:	4680      	mov	r8, r0
 80103ce:	460c      	mov	r4, r1
 80103d0:	469a      	mov	sl, r3
 80103d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80103d6:	d807      	bhi.n	80103e8 <_printf_i+0x28>
 80103d8:	2f62      	cmp	r7, #98	; 0x62
 80103da:	d80a      	bhi.n	80103f2 <_printf_i+0x32>
 80103dc:	2f00      	cmp	r7, #0
 80103de:	f000 80d8 	beq.w	8010592 <_printf_i+0x1d2>
 80103e2:	2f58      	cmp	r7, #88	; 0x58
 80103e4:	f000 80a3 	beq.w	801052e <_printf_i+0x16e>
 80103e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80103ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80103f0:	e03a      	b.n	8010468 <_printf_i+0xa8>
 80103f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80103f6:	2b15      	cmp	r3, #21
 80103f8:	d8f6      	bhi.n	80103e8 <_printf_i+0x28>
 80103fa:	a101      	add	r1, pc, #4	; (adr r1, 8010400 <_printf_i+0x40>)
 80103fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010400:	08010459 	.word	0x08010459
 8010404:	0801046d 	.word	0x0801046d
 8010408:	080103e9 	.word	0x080103e9
 801040c:	080103e9 	.word	0x080103e9
 8010410:	080103e9 	.word	0x080103e9
 8010414:	080103e9 	.word	0x080103e9
 8010418:	0801046d 	.word	0x0801046d
 801041c:	080103e9 	.word	0x080103e9
 8010420:	080103e9 	.word	0x080103e9
 8010424:	080103e9 	.word	0x080103e9
 8010428:	080103e9 	.word	0x080103e9
 801042c:	08010579 	.word	0x08010579
 8010430:	0801049d 	.word	0x0801049d
 8010434:	0801055b 	.word	0x0801055b
 8010438:	080103e9 	.word	0x080103e9
 801043c:	080103e9 	.word	0x080103e9
 8010440:	0801059b 	.word	0x0801059b
 8010444:	080103e9 	.word	0x080103e9
 8010448:	0801049d 	.word	0x0801049d
 801044c:	080103e9 	.word	0x080103e9
 8010450:	080103e9 	.word	0x080103e9
 8010454:	08010563 	.word	0x08010563
 8010458:	682b      	ldr	r3, [r5, #0]
 801045a:	1d1a      	adds	r2, r3, #4
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	602a      	str	r2, [r5, #0]
 8010460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010468:	2301      	movs	r3, #1
 801046a:	e0a3      	b.n	80105b4 <_printf_i+0x1f4>
 801046c:	6820      	ldr	r0, [r4, #0]
 801046e:	6829      	ldr	r1, [r5, #0]
 8010470:	0606      	lsls	r6, r0, #24
 8010472:	f101 0304 	add.w	r3, r1, #4
 8010476:	d50a      	bpl.n	801048e <_printf_i+0xce>
 8010478:	680e      	ldr	r6, [r1, #0]
 801047a:	602b      	str	r3, [r5, #0]
 801047c:	2e00      	cmp	r6, #0
 801047e:	da03      	bge.n	8010488 <_printf_i+0xc8>
 8010480:	232d      	movs	r3, #45	; 0x2d
 8010482:	4276      	negs	r6, r6
 8010484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010488:	485e      	ldr	r0, [pc, #376]	; (8010604 <_printf_i+0x244>)
 801048a:	230a      	movs	r3, #10
 801048c:	e019      	b.n	80104c2 <_printf_i+0x102>
 801048e:	680e      	ldr	r6, [r1, #0]
 8010490:	602b      	str	r3, [r5, #0]
 8010492:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010496:	bf18      	it	ne
 8010498:	b236      	sxthne	r6, r6
 801049a:	e7ef      	b.n	801047c <_printf_i+0xbc>
 801049c:	682b      	ldr	r3, [r5, #0]
 801049e:	6820      	ldr	r0, [r4, #0]
 80104a0:	1d19      	adds	r1, r3, #4
 80104a2:	6029      	str	r1, [r5, #0]
 80104a4:	0601      	lsls	r1, r0, #24
 80104a6:	d501      	bpl.n	80104ac <_printf_i+0xec>
 80104a8:	681e      	ldr	r6, [r3, #0]
 80104aa:	e002      	b.n	80104b2 <_printf_i+0xf2>
 80104ac:	0646      	lsls	r6, r0, #25
 80104ae:	d5fb      	bpl.n	80104a8 <_printf_i+0xe8>
 80104b0:	881e      	ldrh	r6, [r3, #0]
 80104b2:	4854      	ldr	r0, [pc, #336]	; (8010604 <_printf_i+0x244>)
 80104b4:	2f6f      	cmp	r7, #111	; 0x6f
 80104b6:	bf0c      	ite	eq
 80104b8:	2308      	moveq	r3, #8
 80104ba:	230a      	movne	r3, #10
 80104bc:	2100      	movs	r1, #0
 80104be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80104c2:	6865      	ldr	r5, [r4, #4]
 80104c4:	60a5      	str	r5, [r4, #8]
 80104c6:	2d00      	cmp	r5, #0
 80104c8:	bfa2      	ittt	ge
 80104ca:	6821      	ldrge	r1, [r4, #0]
 80104cc:	f021 0104 	bicge.w	r1, r1, #4
 80104d0:	6021      	strge	r1, [r4, #0]
 80104d2:	b90e      	cbnz	r6, 80104d8 <_printf_i+0x118>
 80104d4:	2d00      	cmp	r5, #0
 80104d6:	d04d      	beq.n	8010574 <_printf_i+0x1b4>
 80104d8:	4615      	mov	r5, r2
 80104da:	fbb6 f1f3 	udiv	r1, r6, r3
 80104de:	fb03 6711 	mls	r7, r3, r1, r6
 80104e2:	5dc7      	ldrb	r7, [r0, r7]
 80104e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80104e8:	4637      	mov	r7, r6
 80104ea:	42bb      	cmp	r3, r7
 80104ec:	460e      	mov	r6, r1
 80104ee:	d9f4      	bls.n	80104da <_printf_i+0x11a>
 80104f0:	2b08      	cmp	r3, #8
 80104f2:	d10b      	bne.n	801050c <_printf_i+0x14c>
 80104f4:	6823      	ldr	r3, [r4, #0]
 80104f6:	07de      	lsls	r6, r3, #31
 80104f8:	d508      	bpl.n	801050c <_printf_i+0x14c>
 80104fa:	6923      	ldr	r3, [r4, #16]
 80104fc:	6861      	ldr	r1, [r4, #4]
 80104fe:	4299      	cmp	r1, r3
 8010500:	bfde      	ittt	le
 8010502:	2330      	movle	r3, #48	; 0x30
 8010504:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010508:	f105 35ff 	addle.w	r5, r5, #4294967295
 801050c:	1b52      	subs	r2, r2, r5
 801050e:	6122      	str	r2, [r4, #16]
 8010510:	f8cd a000 	str.w	sl, [sp]
 8010514:	464b      	mov	r3, r9
 8010516:	aa03      	add	r2, sp, #12
 8010518:	4621      	mov	r1, r4
 801051a:	4640      	mov	r0, r8
 801051c:	f7ff fee2 	bl	80102e4 <_printf_common>
 8010520:	3001      	adds	r0, #1
 8010522:	d14c      	bne.n	80105be <_printf_i+0x1fe>
 8010524:	f04f 30ff 	mov.w	r0, #4294967295
 8010528:	b004      	add	sp, #16
 801052a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801052e:	4835      	ldr	r0, [pc, #212]	; (8010604 <_printf_i+0x244>)
 8010530:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010534:	6829      	ldr	r1, [r5, #0]
 8010536:	6823      	ldr	r3, [r4, #0]
 8010538:	f851 6b04 	ldr.w	r6, [r1], #4
 801053c:	6029      	str	r1, [r5, #0]
 801053e:	061d      	lsls	r5, r3, #24
 8010540:	d514      	bpl.n	801056c <_printf_i+0x1ac>
 8010542:	07df      	lsls	r7, r3, #31
 8010544:	bf44      	itt	mi
 8010546:	f043 0320 	orrmi.w	r3, r3, #32
 801054a:	6023      	strmi	r3, [r4, #0]
 801054c:	b91e      	cbnz	r6, 8010556 <_printf_i+0x196>
 801054e:	6823      	ldr	r3, [r4, #0]
 8010550:	f023 0320 	bic.w	r3, r3, #32
 8010554:	6023      	str	r3, [r4, #0]
 8010556:	2310      	movs	r3, #16
 8010558:	e7b0      	b.n	80104bc <_printf_i+0xfc>
 801055a:	6823      	ldr	r3, [r4, #0]
 801055c:	f043 0320 	orr.w	r3, r3, #32
 8010560:	6023      	str	r3, [r4, #0]
 8010562:	2378      	movs	r3, #120	; 0x78
 8010564:	4828      	ldr	r0, [pc, #160]	; (8010608 <_printf_i+0x248>)
 8010566:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801056a:	e7e3      	b.n	8010534 <_printf_i+0x174>
 801056c:	0659      	lsls	r1, r3, #25
 801056e:	bf48      	it	mi
 8010570:	b2b6      	uxthmi	r6, r6
 8010572:	e7e6      	b.n	8010542 <_printf_i+0x182>
 8010574:	4615      	mov	r5, r2
 8010576:	e7bb      	b.n	80104f0 <_printf_i+0x130>
 8010578:	682b      	ldr	r3, [r5, #0]
 801057a:	6826      	ldr	r6, [r4, #0]
 801057c:	6961      	ldr	r1, [r4, #20]
 801057e:	1d18      	adds	r0, r3, #4
 8010580:	6028      	str	r0, [r5, #0]
 8010582:	0635      	lsls	r5, r6, #24
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	d501      	bpl.n	801058c <_printf_i+0x1cc>
 8010588:	6019      	str	r1, [r3, #0]
 801058a:	e002      	b.n	8010592 <_printf_i+0x1d2>
 801058c:	0670      	lsls	r0, r6, #25
 801058e:	d5fb      	bpl.n	8010588 <_printf_i+0x1c8>
 8010590:	8019      	strh	r1, [r3, #0]
 8010592:	2300      	movs	r3, #0
 8010594:	6123      	str	r3, [r4, #16]
 8010596:	4615      	mov	r5, r2
 8010598:	e7ba      	b.n	8010510 <_printf_i+0x150>
 801059a:	682b      	ldr	r3, [r5, #0]
 801059c:	1d1a      	adds	r2, r3, #4
 801059e:	602a      	str	r2, [r5, #0]
 80105a0:	681d      	ldr	r5, [r3, #0]
 80105a2:	6862      	ldr	r2, [r4, #4]
 80105a4:	2100      	movs	r1, #0
 80105a6:	4628      	mov	r0, r5
 80105a8:	f7ef fe1a 	bl	80001e0 <memchr>
 80105ac:	b108      	cbz	r0, 80105b2 <_printf_i+0x1f2>
 80105ae:	1b40      	subs	r0, r0, r5
 80105b0:	6060      	str	r0, [r4, #4]
 80105b2:	6863      	ldr	r3, [r4, #4]
 80105b4:	6123      	str	r3, [r4, #16]
 80105b6:	2300      	movs	r3, #0
 80105b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80105bc:	e7a8      	b.n	8010510 <_printf_i+0x150>
 80105be:	6923      	ldr	r3, [r4, #16]
 80105c0:	462a      	mov	r2, r5
 80105c2:	4649      	mov	r1, r9
 80105c4:	4640      	mov	r0, r8
 80105c6:	47d0      	blx	sl
 80105c8:	3001      	adds	r0, #1
 80105ca:	d0ab      	beq.n	8010524 <_printf_i+0x164>
 80105cc:	6823      	ldr	r3, [r4, #0]
 80105ce:	079b      	lsls	r3, r3, #30
 80105d0:	d413      	bmi.n	80105fa <_printf_i+0x23a>
 80105d2:	68e0      	ldr	r0, [r4, #12]
 80105d4:	9b03      	ldr	r3, [sp, #12]
 80105d6:	4298      	cmp	r0, r3
 80105d8:	bfb8      	it	lt
 80105da:	4618      	movlt	r0, r3
 80105dc:	e7a4      	b.n	8010528 <_printf_i+0x168>
 80105de:	2301      	movs	r3, #1
 80105e0:	4632      	mov	r2, r6
 80105e2:	4649      	mov	r1, r9
 80105e4:	4640      	mov	r0, r8
 80105e6:	47d0      	blx	sl
 80105e8:	3001      	adds	r0, #1
 80105ea:	d09b      	beq.n	8010524 <_printf_i+0x164>
 80105ec:	3501      	adds	r5, #1
 80105ee:	68e3      	ldr	r3, [r4, #12]
 80105f0:	9903      	ldr	r1, [sp, #12]
 80105f2:	1a5b      	subs	r3, r3, r1
 80105f4:	42ab      	cmp	r3, r5
 80105f6:	dcf2      	bgt.n	80105de <_printf_i+0x21e>
 80105f8:	e7eb      	b.n	80105d2 <_printf_i+0x212>
 80105fa:	2500      	movs	r5, #0
 80105fc:	f104 0619 	add.w	r6, r4, #25
 8010600:	e7f5      	b.n	80105ee <_printf_i+0x22e>
 8010602:	bf00      	nop
 8010604:	0801311e 	.word	0x0801311e
 8010608:	0801312f 	.word	0x0801312f

0801060c <iprintf>:
 801060c:	b40f      	push	{r0, r1, r2, r3}
 801060e:	4b0a      	ldr	r3, [pc, #40]	; (8010638 <iprintf+0x2c>)
 8010610:	b513      	push	{r0, r1, r4, lr}
 8010612:	681c      	ldr	r4, [r3, #0]
 8010614:	b124      	cbz	r4, 8010620 <iprintf+0x14>
 8010616:	69a3      	ldr	r3, [r4, #24]
 8010618:	b913      	cbnz	r3, 8010620 <iprintf+0x14>
 801061a:	4620      	mov	r0, r4
 801061c:	f7ff fa1c 	bl	800fa58 <__sinit>
 8010620:	ab05      	add	r3, sp, #20
 8010622:	9a04      	ldr	r2, [sp, #16]
 8010624:	68a1      	ldr	r1, [r4, #8]
 8010626:	9301      	str	r3, [sp, #4]
 8010628:	4620      	mov	r0, r4
 801062a:	f001 fdf9 	bl	8012220 <_vfiprintf_r>
 801062e:	b002      	add	sp, #8
 8010630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010634:	b004      	add	sp, #16
 8010636:	4770      	bx	lr
 8010638:	20000018 	.word	0x20000018

0801063c <_puts_r>:
 801063c:	b570      	push	{r4, r5, r6, lr}
 801063e:	460e      	mov	r6, r1
 8010640:	4605      	mov	r5, r0
 8010642:	b118      	cbz	r0, 801064c <_puts_r+0x10>
 8010644:	6983      	ldr	r3, [r0, #24]
 8010646:	b90b      	cbnz	r3, 801064c <_puts_r+0x10>
 8010648:	f7ff fa06 	bl	800fa58 <__sinit>
 801064c:	69ab      	ldr	r3, [r5, #24]
 801064e:	68ac      	ldr	r4, [r5, #8]
 8010650:	b913      	cbnz	r3, 8010658 <_puts_r+0x1c>
 8010652:	4628      	mov	r0, r5
 8010654:	f7ff fa00 	bl	800fa58 <__sinit>
 8010658:	4b2c      	ldr	r3, [pc, #176]	; (801070c <_puts_r+0xd0>)
 801065a:	429c      	cmp	r4, r3
 801065c:	d120      	bne.n	80106a0 <_puts_r+0x64>
 801065e:	686c      	ldr	r4, [r5, #4]
 8010660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010662:	07db      	lsls	r3, r3, #31
 8010664:	d405      	bmi.n	8010672 <_puts_r+0x36>
 8010666:	89a3      	ldrh	r3, [r4, #12]
 8010668:	0598      	lsls	r0, r3, #22
 801066a:	d402      	bmi.n	8010672 <_puts_r+0x36>
 801066c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801066e:	f7ff fab6 	bl	800fbde <__retarget_lock_acquire_recursive>
 8010672:	89a3      	ldrh	r3, [r4, #12]
 8010674:	0719      	lsls	r1, r3, #28
 8010676:	d51d      	bpl.n	80106b4 <_puts_r+0x78>
 8010678:	6923      	ldr	r3, [r4, #16]
 801067a:	b1db      	cbz	r3, 80106b4 <_puts_r+0x78>
 801067c:	3e01      	subs	r6, #1
 801067e:	68a3      	ldr	r3, [r4, #8]
 8010680:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010684:	3b01      	subs	r3, #1
 8010686:	60a3      	str	r3, [r4, #8]
 8010688:	bb39      	cbnz	r1, 80106da <_puts_r+0x9e>
 801068a:	2b00      	cmp	r3, #0
 801068c:	da38      	bge.n	8010700 <_puts_r+0xc4>
 801068e:	4622      	mov	r2, r4
 8010690:	210a      	movs	r1, #10
 8010692:	4628      	mov	r0, r5
 8010694:	f000 f906 	bl	80108a4 <__swbuf_r>
 8010698:	3001      	adds	r0, #1
 801069a:	d011      	beq.n	80106c0 <_puts_r+0x84>
 801069c:	250a      	movs	r5, #10
 801069e:	e011      	b.n	80106c4 <_puts_r+0x88>
 80106a0:	4b1b      	ldr	r3, [pc, #108]	; (8010710 <_puts_r+0xd4>)
 80106a2:	429c      	cmp	r4, r3
 80106a4:	d101      	bne.n	80106aa <_puts_r+0x6e>
 80106a6:	68ac      	ldr	r4, [r5, #8]
 80106a8:	e7da      	b.n	8010660 <_puts_r+0x24>
 80106aa:	4b1a      	ldr	r3, [pc, #104]	; (8010714 <_puts_r+0xd8>)
 80106ac:	429c      	cmp	r4, r3
 80106ae:	bf08      	it	eq
 80106b0:	68ec      	ldreq	r4, [r5, #12]
 80106b2:	e7d5      	b.n	8010660 <_puts_r+0x24>
 80106b4:	4621      	mov	r1, r4
 80106b6:	4628      	mov	r0, r5
 80106b8:	f000 f958 	bl	801096c <__swsetup_r>
 80106bc:	2800      	cmp	r0, #0
 80106be:	d0dd      	beq.n	801067c <_puts_r+0x40>
 80106c0:	f04f 35ff 	mov.w	r5, #4294967295
 80106c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80106c6:	07da      	lsls	r2, r3, #31
 80106c8:	d405      	bmi.n	80106d6 <_puts_r+0x9a>
 80106ca:	89a3      	ldrh	r3, [r4, #12]
 80106cc:	059b      	lsls	r3, r3, #22
 80106ce:	d402      	bmi.n	80106d6 <_puts_r+0x9a>
 80106d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80106d2:	f7ff fa85 	bl	800fbe0 <__retarget_lock_release_recursive>
 80106d6:	4628      	mov	r0, r5
 80106d8:	bd70      	pop	{r4, r5, r6, pc}
 80106da:	2b00      	cmp	r3, #0
 80106dc:	da04      	bge.n	80106e8 <_puts_r+0xac>
 80106de:	69a2      	ldr	r2, [r4, #24]
 80106e0:	429a      	cmp	r2, r3
 80106e2:	dc06      	bgt.n	80106f2 <_puts_r+0xb6>
 80106e4:	290a      	cmp	r1, #10
 80106e6:	d004      	beq.n	80106f2 <_puts_r+0xb6>
 80106e8:	6823      	ldr	r3, [r4, #0]
 80106ea:	1c5a      	adds	r2, r3, #1
 80106ec:	6022      	str	r2, [r4, #0]
 80106ee:	7019      	strb	r1, [r3, #0]
 80106f0:	e7c5      	b.n	801067e <_puts_r+0x42>
 80106f2:	4622      	mov	r2, r4
 80106f4:	4628      	mov	r0, r5
 80106f6:	f000 f8d5 	bl	80108a4 <__swbuf_r>
 80106fa:	3001      	adds	r0, #1
 80106fc:	d1bf      	bne.n	801067e <_puts_r+0x42>
 80106fe:	e7df      	b.n	80106c0 <_puts_r+0x84>
 8010700:	6823      	ldr	r3, [r4, #0]
 8010702:	250a      	movs	r5, #10
 8010704:	1c5a      	adds	r2, r3, #1
 8010706:	6022      	str	r2, [r4, #0]
 8010708:	701d      	strb	r5, [r3, #0]
 801070a:	e7db      	b.n	80106c4 <_puts_r+0x88>
 801070c:	080130c8 	.word	0x080130c8
 8010710:	080130e8 	.word	0x080130e8
 8010714:	080130a8 	.word	0x080130a8

08010718 <puts>:
 8010718:	4b02      	ldr	r3, [pc, #8]	; (8010724 <puts+0xc>)
 801071a:	4601      	mov	r1, r0
 801071c:	6818      	ldr	r0, [r3, #0]
 801071e:	f7ff bf8d 	b.w	801063c <_puts_r>
 8010722:	bf00      	nop
 8010724:	20000018 	.word	0x20000018

08010728 <cleanup_glue>:
 8010728:	b538      	push	{r3, r4, r5, lr}
 801072a:	460c      	mov	r4, r1
 801072c:	6809      	ldr	r1, [r1, #0]
 801072e:	4605      	mov	r5, r0
 8010730:	b109      	cbz	r1, 8010736 <cleanup_glue+0xe>
 8010732:	f7ff fff9 	bl	8010728 <cleanup_glue>
 8010736:	4621      	mov	r1, r4
 8010738:	4628      	mov	r0, r5
 801073a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801073e:	f001 bcf9 	b.w	8012134 <_free_r>
	...

08010744 <_reclaim_reent>:
 8010744:	4b2c      	ldr	r3, [pc, #176]	; (80107f8 <_reclaim_reent+0xb4>)
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	4283      	cmp	r3, r0
 801074a:	b570      	push	{r4, r5, r6, lr}
 801074c:	4604      	mov	r4, r0
 801074e:	d051      	beq.n	80107f4 <_reclaim_reent+0xb0>
 8010750:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010752:	b143      	cbz	r3, 8010766 <_reclaim_reent+0x22>
 8010754:	68db      	ldr	r3, [r3, #12]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d14a      	bne.n	80107f0 <_reclaim_reent+0xac>
 801075a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801075c:	6819      	ldr	r1, [r3, #0]
 801075e:	b111      	cbz	r1, 8010766 <_reclaim_reent+0x22>
 8010760:	4620      	mov	r0, r4
 8010762:	f001 fce7 	bl	8012134 <_free_r>
 8010766:	6961      	ldr	r1, [r4, #20]
 8010768:	b111      	cbz	r1, 8010770 <_reclaim_reent+0x2c>
 801076a:	4620      	mov	r0, r4
 801076c:	f001 fce2 	bl	8012134 <_free_r>
 8010770:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010772:	b111      	cbz	r1, 801077a <_reclaim_reent+0x36>
 8010774:	4620      	mov	r0, r4
 8010776:	f001 fcdd 	bl	8012134 <_free_r>
 801077a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801077c:	b111      	cbz	r1, 8010784 <_reclaim_reent+0x40>
 801077e:	4620      	mov	r0, r4
 8010780:	f001 fcd8 	bl	8012134 <_free_r>
 8010784:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8010786:	b111      	cbz	r1, 801078e <_reclaim_reent+0x4a>
 8010788:	4620      	mov	r0, r4
 801078a:	f001 fcd3 	bl	8012134 <_free_r>
 801078e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8010790:	b111      	cbz	r1, 8010798 <_reclaim_reent+0x54>
 8010792:	4620      	mov	r0, r4
 8010794:	f001 fcce 	bl	8012134 <_free_r>
 8010798:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801079a:	b111      	cbz	r1, 80107a2 <_reclaim_reent+0x5e>
 801079c:	4620      	mov	r0, r4
 801079e:	f001 fcc9 	bl	8012134 <_free_r>
 80107a2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80107a4:	b111      	cbz	r1, 80107ac <_reclaim_reent+0x68>
 80107a6:	4620      	mov	r0, r4
 80107a8:	f001 fcc4 	bl	8012134 <_free_r>
 80107ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80107ae:	b111      	cbz	r1, 80107b6 <_reclaim_reent+0x72>
 80107b0:	4620      	mov	r0, r4
 80107b2:	f001 fcbf 	bl	8012134 <_free_r>
 80107b6:	69a3      	ldr	r3, [r4, #24]
 80107b8:	b1e3      	cbz	r3, 80107f4 <_reclaim_reent+0xb0>
 80107ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80107bc:	4620      	mov	r0, r4
 80107be:	4798      	blx	r3
 80107c0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80107c2:	b1b9      	cbz	r1, 80107f4 <_reclaim_reent+0xb0>
 80107c4:	4620      	mov	r0, r4
 80107c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80107ca:	f7ff bfad 	b.w	8010728 <cleanup_glue>
 80107ce:	5949      	ldr	r1, [r1, r5]
 80107d0:	b941      	cbnz	r1, 80107e4 <_reclaim_reent+0xa0>
 80107d2:	3504      	adds	r5, #4
 80107d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107d6:	2d80      	cmp	r5, #128	; 0x80
 80107d8:	68d9      	ldr	r1, [r3, #12]
 80107da:	d1f8      	bne.n	80107ce <_reclaim_reent+0x8a>
 80107dc:	4620      	mov	r0, r4
 80107de:	f001 fca9 	bl	8012134 <_free_r>
 80107e2:	e7ba      	b.n	801075a <_reclaim_reent+0x16>
 80107e4:	680e      	ldr	r6, [r1, #0]
 80107e6:	4620      	mov	r0, r4
 80107e8:	f001 fca4 	bl	8012134 <_free_r>
 80107ec:	4631      	mov	r1, r6
 80107ee:	e7ef      	b.n	80107d0 <_reclaim_reent+0x8c>
 80107f0:	2500      	movs	r5, #0
 80107f2:	e7ef      	b.n	80107d4 <_reclaim_reent+0x90>
 80107f4:	bd70      	pop	{r4, r5, r6, pc}
 80107f6:	bf00      	nop
 80107f8:	20000018 	.word	0x20000018

080107fc <_sbrk_r>:
 80107fc:	b538      	push	{r3, r4, r5, lr}
 80107fe:	4d06      	ldr	r5, [pc, #24]	; (8010818 <_sbrk_r+0x1c>)
 8010800:	2300      	movs	r3, #0
 8010802:	4604      	mov	r4, r0
 8010804:	4608      	mov	r0, r1
 8010806:	602b      	str	r3, [r5, #0]
 8010808:	f7f2 fb20 	bl	8002e4c <_sbrk>
 801080c:	1c43      	adds	r3, r0, #1
 801080e:	d102      	bne.n	8010816 <_sbrk_r+0x1a>
 8010810:	682b      	ldr	r3, [r5, #0]
 8010812:	b103      	cbz	r3, 8010816 <_sbrk_r+0x1a>
 8010814:	6023      	str	r3, [r4, #0]
 8010816:	bd38      	pop	{r3, r4, r5, pc}
 8010818:	20005708 	.word	0x20005708

0801081c <__sread>:
 801081c:	b510      	push	{r4, lr}
 801081e:	460c      	mov	r4, r1
 8010820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010824:	f001 fe2c 	bl	8012480 <_read_r>
 8010828:	2800      	cmp	r0, #0
 801082a:	bfab      	itete	ge
 801082c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801082e:	89a3      	ldrhlt	r3, [r4, #12]
 8010830:	181b      	addge	r3, r3, r0
 8010832:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010836:	bfac      	ite	ge
 8010838:	6563      	strge	r3, [r4, #84]	; 0x54
 801083a:	81a3      	strhlt	r3, [r4, #12]
 801083c:	bd10      	pop	{r4, pc}

0801083e <__swrite>:
 801083e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010842:	461f      	mov	r7, r3
 8010844:	898b      	ldrh	r3, [r1, #12]
 8010846:	05db      	lsls	r3, r3, #23
 8010848:	4605      	mov	r5, r0
 801084a:	460c      	mov	r4, r1
 801084c:	4616      	mov	r6, r2
 801084e:	d505      	bpl.n	801085c <__swrite+0x1e>
 8010850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010854:	2302      	movs	r3, #2
 8010856:	2200      	movs	r2, #0
 8010858:	f001 f846 	bl	80118e8 <_lseek_r>
 801085c:	89a3      	ldrh	r3, [r4, #12]
 801085e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010866:	81a3      	strh	r3, [r4, #12]
 8010868:	4632      	mov	r2, r6
 801086a:	463b      	mov	r3, r7
 801086c:	4628      	mov	r0, r5
 801086e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010872:	f000 b869 	b.w	8010948 <_write_r>

08010876 <__sseek>:
 8010876:	b510      	push	{r4, lr}
 8010878:	460c      	mov	r4, r1
 801087a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801087e:	f001 f833 	bl	80118e8 <_lseek_r>
 8010882:	1c43      	adds	r3, r0, #1
 8010884:	89a3      	ldrh	r3, [r4, #12]
 8010886:	bf15      	itete	ne
 8010888:	6560      	strne	r0, [r4, #84]	; 0x54
 801088a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801088e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010892:	81a3      	strheq	r3, [r4, #12]
 8010894:	bf18      	it	ne
 8010896:	81a3      	strhne	r3, [r4, #12]
 8010898:	bd10      	pop	{r4, pc}

0801089a <__sclose>:
 801089a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801089e:	f000 b8d3 	b.w	8010a48 <_close_r>
	...

080108a4 <__swbuf_r>:
 80108a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108a6:	460e      	mov	r6, r1
 80108a8:	4614      	mov	r4, r2
 80108aa:	4605      	mov	r5, r0
 80108ac:	b118      	cbz	r0, 80108b6 <__swbuf_r+0x12>
 80108ae:	6983      	ldr	r3, [r0, #24]
 80108b0:	b90b      	cbnz	r3, 80108b6 <__swbuf_r+0x12>
 80108b2:	f7ff f8d1 	bl	800fa58 <__sinit>
 80108b6:	4b21      	ldr	r3, [pc, #132]	; (801093c <__swbuf_r+0x98>)
 80108b8:	429c      	cmp	r4, r3
 80108ba:	d12b      	bne.n	8010914 <__swbuf_r+0x70>
 80108bc:	686c      	ldr	r4, [r5, #4]
 80108be:	69a3      	ldr	r3, [r4, #24]
 80108c0:	60a3      	str	r3, [r4, #8]
 80108c2:	89a3      	ldrh	r3, [r4, #12]
 80108c4:	071a      	lsls	r2, r3, #28
 80108c6:	d52f      	bpl.n	8010928 <__swbuf_r+0x84>
 80108c8:	6923      	ldr	r3, [r4, #16]
 80108ca:	b36b      	cbz	r3, 8010928 <__swbuf_r+0x84>
 80108cc:	6923      	ldr	r3, [r4, #16]
 80108ce:	6820      	ldr	r0, [r4, #0]
 80108d0:	1ac0      	subs	r0, r0, r3
 80108d2:	6963      	ldr	r3, [r4, #20]
 80108d4:	b2f6      	uxtb	r6, r6
 80108d6:	4283      	cmp	r3, r0
 80108d8:	4637      	mov	r7, r6
 80108da:	dc04      	bgt.n	80108e6 <__swbuf_r+0x42>
 80108dc:	4621      	mov	r1, r4
 80108de:	4628      	mov	r0, r5
 80108e0:	f000 ffc2 	bl	8011868 <_fflush_r>
 80108e4:	bb30      	cbnz	r0, 8010934 <__swbuf_r+0x90>
 80108e6:	68a3      	ldr	r3, [r4, #8]
 80108e8:	3b01      	subs	r3, #1
 80108ea:	60a3      	str	r3, [r4, #8]
 80108ec:	6823      	ldr	r3, [r4, #0]
 80108ee:	1c5a      	adds	r2, r3, #1
 80108f0:	6022      	str	r2, [r4, #0]
 80108f2:	701e      	strb	r6, [r3, #0]
 80108f4:	6963      	ldr	r3, [r4, #20]
 80108f6:	3001      	adds	r0, #1
 80108f8:	4283      	cmp	r3, r0
 80108fa:	d004      	beq.n	8010906 <__swbuf_r+0x62>
 80108fc:	89a3      	ldrh	r3, [r4, #12]
 80108fe:	07db      	lsls	r3, r3, #31
 8010900:	d506      	bpl.n	8010910 <__swbuf_r+0x6c>
 8010902:	2e0a      	cmp	r6, #10
 8010904:	d104      	bne.n	8010910 <__swbuf_r+0x6c>
 8010906:	4621      	mov	r1, r4
 8010908:	4628      	mov	r0, r5
 801090a:	f000 ffad 	bl	8011868 <_fflush_r>
 801090e:	b988      	cbnz	r0, 8010934 <__swbuf_r+0x90>
 8010910:	4638      	mov	r0, r7
 8010912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010914:	4b0a      	ldr	r3, [pc, #40]	; (8010940 <__swbuf_r+0x9c>)
 8010916:	429c      	cmp	r4, r3
 8010918:	d101      	bne.n	801091e <__swbuf_r+0x7a>
 801091a:	68ac      	ldr	r4, [r5, #8]
 801091c:	e7cf      	b.n	80108be <__swbuf_r+0x1a>
 801091e:	4b09      	ldr	r3, [pc, #36]	; (8010944 <__swbuf_r+0xa0>)
 8010920:	429c      	cmp	r4, r3
 8010922:	bf08      	it	eq
 8010924:	68ec      	ldreq	r4, [r5, #12]
 8010926:	e7ca      	b.n	80108be <__swbuf_r+0x1a>
 8010928:	4621      	mov	r1, r4
 801092a:	4628      	mov	r0, r5
 801092c:	f000 f81e 	bl	801096c <__swsetup_r>
 8010930:	2800      	cmp	r0, #0
 8010932:	d0cb      	beq.n	80108cc <__swbuf_r+0x28>
 8010934:	f04f 37ff 	mov.w	r7, #4294967295
 8010938:	e7ea      	b.n	8010910 <__swbuf_r+0x6c>
 801093a:	bf00      	nop
 801093c:	080130c8 	.word	0x080130c8
 8010940:	080130e8 	.word	0x080130e8
 8010944:	080130a8 	.word	0x080130a8

08010948 <_write_r>:
 8010948:	b538      	push	{r3, r4, r5, lr}
 801094a:	4d07      	ldr	r5, [pc, #28]	; (8010968 <_write_r+0x20>)
 801094c:	4604      	mov	r4, r0
 801094e:	4608      	mov	r0, r1
 8010950:	4611      	mov	r1, r2
 8010952:	2200      	movs	r2, #0
 8010954:	602a      	str	r2, [r5, #0]
 8010956:	461a      	mov	r2, r3
 8010958:	f7f2 fa27 	bl	8002daa <_write>
 801095c:	1c43      	adds	r3, r0, #1
 801095e:	d102      	bne.n	8010966 <_write_r+0x1e>
 8010960:	682b      	ldr	r3, [r5, #0]
 8010962:	b103      	cbz	r3, 8010966 <_write_r+0x1e>
 8010964:	6023      	str	r3, [r4, #0]
 8010966:	bd38      	pop	{r3, r4, r5, pc}
 8010968:	20005708 	.word	0x20005708

0801096c <__swsetup_r>:
 801096c:	4b32      	ldr	r3, [pc, #200]	; (8010a38 <__swsetup_r+0xcc>)
 801096e:	b570      	push	{r4, r5, r6, lr}
 8010970:	681d      	ldr	r5, [r3, #0]
 8010972:	4606      	mov	r6, r0
 8010974:	460c      	mov	r4, r1
 8010976:	b125      	cbz	r5, 8010982 <__swsetup_r+0x16>
 8010978:	69ab      	ldr	r3, [r5, #24]
 801097a:	b913      	cbnz	r3, 8010982 <__swsetup_r+0x16>
 801097c:	4628      	mov	r0, r5
 801097e:	f7ff f86b 	bl	800fa58 <__sinit>
 8010982:	4b2e      	ldr	r3, [pc, #184]	; (8010a3c <__swsetup_r+0xd0>)
 8010984:	429c      	cmp	r4, r3
 8010986:	d10f      	bne.n	80109a8 <__swsetup_r+0x3c>
 8010988:	686c      	ldr	r4, [r5, #4]
 801098a:	89a3      	ldrh	r3, [r4, #12]
 801098c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010990:	0719      	lsls	r1, r3, #28
 8010992:	d42c      	bmi.n	80109ee <__swsetup_r+0x82>
 8010994:	06dd      	lsls	r5, r3, #27
 8010996:	d411      	bmi.n	80109bc <__swsetup_r+0x50>
 8010998:	2309      	movs	r3, #9
 801099a:	6033      	str	r3, [r6, #0]
 801099c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80109a0:	81a3      	strh	r3, [r4, #12]
 80109a2:	f04f 30ff 	mov.w	r0, #4294967295
 80109a6:	e03e      	b.n	8010a26 <__swsetup_r+0xba>
 80109a8:	4b25      	ldr	r3, [pc, #148]	; (8010a40 <__swsetup_r+0xd4>)
 80109aa:	429c      	cmp	r4, r3
 80109ac:	d101      	bne.n	80109b2 <__swsetup_r+0x46>
 80109ae:	68ac      	ldr	r4, [r5, #8]
 80109b0:	e7eb      	b.n	801098a <__swsetup_r+0x1e>
 80109b2:	4b24      	ldr	r3, [pc, #144]	; (8010a44 <__swsetup_r+0xd8>)
 80109b4:	429c      	cmp	r4, r3
 80109b6:	bf08      	it	eq
 80109b8:	68ec      	ldreq	r4, [r5, #12]
 80109ba:	e7e6      	b.n	801098a <__swsetup_r+0x1e>
 80109bc:	0758      	lsls	r0, r3, #29
 80109be:	d512      	bpl.n	80109e6 <__swsetup_r+0x7a>
 80109c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80109c2:	b141      	cbz	r1, 80109d6 <__swsetup_r+0x6a>
 80109c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80109c8:	4299      	cmp	r1, r3
 80109ca:	d002      	beq.n	80109d2 <__swsetup_r+0x66>
 80109cc:	4630      	mov	r0, r6
 80109ce:	f001 fbb1 	bl	8012134 <_free_r>
 80109d2:	2300      	movs	r3, #0
 80109d4:	6363      	str	r3, [r4, #52]	; 0x34
 80109d6:	89a3      	ldrh	r3, [r4, #12]
 80109d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80109dc:	81a3      	strh	r3, [r4, #12]
 80109de:	2300      	movs	r3, #0
 80109e0:	6063      	str	r3, [r4, #4]
 80109e2:	6923      	ldr	r3, [r4, #16]
 80109e4:	6023      	str	r3, [r4, #0]
 80109e6:	89a3      	ldrh	r3, [r4, #12]
 80109e8:	f043 0308 	orr.w	r3, r3, #8
 80109ec:	81a3      	strh	r3, [r4, #12]
 80109ee:	6923      	ldr	r3, [r4, #16]
 80109f0:	b94b      	cbnz	r3, 8010a06 <__swsetup_r+0x9a>
 80109f2:	89a3      	ldrh	r3, [r4, #12]
 80109f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80109f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80109fc:	d003      	beq.n	8010a06 <__swsetup_r+0x9a>
 80109fe:	4621      	mov	r1, r4
 8010a00:	4630      	mov	r0, r6
 8010a02:	f000 ffa9 	bl	8011958 <__smakebuf_r>
 8010a06:	89a0      	ldrh	r0, [r4, #12]
 8010a08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a0c:	f010 0301 	ands.w	r3, r0, #1
 8010a10:	d00a      	beq.n	8010a28 <__swsetup_r+0xbc>
 8010a12:	2300      	movs	r3, #0
 8010a14:	60a3      	str	r3, [r4, #8]
 8010a16:	6963      	ldr	r3, [r4, #20]
 8010a18:	425b      	negs	r3, r3
 8010a1a:	61a3      	str	r3, [r4, #24]
 8010a1c:	6923      	ldr	r3, [r4, #16]
 8010a1e:	b943      	cbnz	r3, 8010a32 <__swsetup_r+0xc6>
 8010a20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010a24:	d1ba      	bne.n	801099c <__swsetup_r+0x30>
 8010a26:	bd70      	pop	{r4, r5, r6, pc}
 8010a28:	0781      	lsls	r1, r0, #30
 8010a2a:	bf58      	it	pl
 8010a2c:	6963      	ldrpl	r3, [r4, #20]
 8010a2e:	60a3      	str	r3, [r4, #8]
 8010a30:	e7f4      	b.n	8010a1c <__swsetup_r+0xb0>
 8010a32:	2000      	movs	r0, #0
 8010a34:	e7f7      	b.n	8010a26 <__swsetup_r+0xba>
 8010a36:	bf00      	nop
 8010a38:	20000018 	.word	0x20000018
 8010a3c:	080130c8 	.word	0x080130c8
 8010a40:	080130e8 	.word	0x080130e8
 8010a44:	080130a8 	.word	0x080130a8

08010a48 <_close_r>:
 8010a48:	b538      	push	{r3, r4, r5, lr}
 8010a4a:	4d06      	ldr	r5, [pc, #24]	; (8010a64 <_close_r+0x1c>)
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	4604      	mov	r4, r0
 8010a50:	4608      	mov	r0, r1
 8010a52:	602b      	str	r3, [r5, #0]
 8010a54:	f7f2 f9c5 	bl	8002de2 <_close>
 8010a58:	1c43      	adds	r3, r0, #1
 8010a5a:	d102      	bne.n	8010a62 <_close_r+0x1a>
 8010a5c:	682b      	ldr	r3, [r5, #0]
 8010a5e:	b103      	cbz	r3, 8010a62 <_close_r+0x1a>
 8010a60:	6023      	str	r3, [r4, #0]
 8010a62:	bd38      	pop	{r3, r4, r5, pc}
 8010a64:	20005708 	.word	0x20005708

08010a68 <quorem>:
 8010a68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a6c:	6903      	ldr	r3, [r0, #16]
 8010a6e:	690c      	ldr	r4, [r1, #16]
 8010a70:	42a3      	cmp	r3, r4
 8010a72:	4607      	mov	r7, r0
 8010a74:	f2c0 8081 	blt.w	8010b7a <quorem+0x112>
 8010a78:	3c01      	subs	r4, #1
 8010a7a:	f101 0814 	add.w	r8, r1, #20
 8010a7e:	f100 0514 	add.w	r5, r0, #20
 8010a82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a86:	9301      	str	r3, [sp, #4]
 8010a88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010a8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a90:	3301      	adds	r3, #1
 8010a92:	429a      	cmp	r2, r3
 8010a94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010a98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010a9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8010aa0:	d331      	bcc.n	8010b06 <quorem+0x9e>
 8010aa2:	f04f 0e00 	mov.w	lr, #0
 8010aa6:	4640      	mov	r0, r8
 8010aa8:	46ac      	mov	ip, r5
 8010aaa:	46f2      	mov	sl, lr
 8010aac:	f850 2b04 	ldr.w	r2, [r0], #4
 8010ab0:	b293      	uxth	r3, r2
 8010ab2:	fb06 e303 	mla	r3, r6, r3, lr
 8010ab6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010aba:	b29b      	uxth	r3, r3
 8010abc:	ebaa 0303 	sub.w	r3, sl, r3
 8010ac0:	f8dc a000 	ldr.w	sl, [ip]
 8010ac4:	0c12      	lsrs	r2, r2, #16
 8010ac6:	fa13 f38a 	uxtah	r3, r3, sl
 8010aca:	fb06 e202 	mla	r2, r6, r2, lr
 8010ace:	9300      	str	r3, [sp, #0]
 8010ad0:	9b00      	ldr	r3, [sp, #0]
 8010ad2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010ad6:	b292      	uxth	r2, r2
 8010ad8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010adc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010ae0:	f8bd 3000 	ldrh.w	r3, [sp]
 8010ae4:	4581      	cmp	r9, r0
 8010ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010aea:	f84c 3b04 	str.w	r3, [ip], #4
 8010aee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010af2:	d2db      	bcs.n	8010aac <quorem+0x44>
 8010af4:	f855 300b 	ldr.w	r3, [r5, fp]
 8010af8:	b92b      	cbnz	r3, 8010b06 <quorem+0x9e>
 8010afa:	9b01      	ldr	r3, [sp, #4]
 8010afc:	3b04      	subs	r3, #4
 8010afe:	429d      	cmp	r5, r3
 8010b00:	461a      	mov	r2, r3
 8010b02:	d32e      	bcc.n	8010b62 <quorem+0xfa>
 8010b04:	613c      	str	r4, [r7, #16]
 8010b06:	4638      	mov	r0, r7
 8010b08:	f001 f9fc 	bl	8011f04 <__mcmp>
 8010b0c:	2800      	cmp	r0, #0
 8010b0e:	db24      	blt.n	8010b5a <quorem+0xf2>
 8010b10:	3601      	adds	r6, #1
 8010b12:	4628      	mov	r0, r5
 8010b14:	f04f 0c00 	mov.w	ip, #0
 8010b18:	f858 2b04 	ldr.w	r2, [r8], #4
 8010b1c:	f8d0 e000 	ldr.w	lr, [r0]
 8010b20:	b293      	uxth	r3, r2
 8010b22:	ebac 0303 	sub.w	r3, ip, r3
 8010b26:	0c12      	lsrs	r2, r2, #16
 8010b28:	fa13 f38e 	uxtah	r3, r3, lr
 8010b2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010b30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b34:	b29b      	uxth	r3, r3
 8010b36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010b3a:	45c1      	cmp	r9, r8
 8010b3c:	f840 3b04 	str.w	r3, [r0], #4
 8010b40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010b44:	d2e8      	bcs.n	8010b18 <quorem+0xb0>
 8010b46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b4e:	b922      	cbnz	r2, 8010b5a <quorem+0xf2>
 8010b50:	3b04      	subs	r3, #4
 8010b52:	429d      	cmp	r5, r3
 8010b54:	461a      	mov	r2, r3
 8010b56:	d30a      	bcc.n	8010b6e <quorem+0x106>
 8010b58:	613c      	str	r4, [r7, #16]
 8010b5a:	4630      	mov	r0, r6
 8010b5c:	b003      	add	sp, #12
 8010b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b62:	6812      	ldr	r2, [r2, #0]
 8010b64:	3b04      	subs	r3, #4
 8010b66:	2a00      	cmp	r2, #0
 8010b68:	d1cc      	bne.n	8010b04 <quorem+0x9c>
 8010b6a:	3c01      	subs	r4, #1
 8010b6c:	e7c7      	b.n	8010afe <quorem+0x96>
 8010b6e:	6812      	ldr	r2, [r2, #0]
 8010b70:	3b04      	subs	r3, #4
 8010b72:	2a00      	cmp	r2, #0
 8010b74:	d1f0      	bne.n	8010b58 <quorem+0xf0>
 8010b76:	3c01      	subs	r4, #1
 8010b78:	e7eb      	b.n	8010b52 <quorem+0xea>
 8010b7a:	2000      	movs	r0, #0
 8010b7c:	e7ee      	b.n	8010b5c <quorem+0xf4>
	...

08010b80 <_dtoa_r>:
 8010b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b84:	ed2d 8b04 	vpush	{d8-d9}
 8010b88:	ec57 6b10 	vmov	r6, r7, d0
 8010b8c:	b093      	sub	sp, #76	; 0x4c
 8010b8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010b90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010b94:	9106      	str	r1, [sp, #24]
 8010b96:	ee10 aa10 	vmov	sl, s0
 8010b9a:	4604      	mov	r4, r0
 8010b9c:	9209      	str	r2, [sp, #36]	; 0x24
 8010b9e:	930c      	str	r3, [sp, #48]	; 0x30
 8010ba0:	46bb      	mov	fp, r7
 8010ba2:	b975      	cbnz	r5, 8010bc2 <_dtoa_r+0x42>
 8010ba4:	2010      	movs	r0, #16
 8010ba6:	f000 ff17 	bl	80119d8 <malloc>
 8010baa:	4602      	mov	r2, r0
 8010bac:	6260      	str	r0, [r4, #36]	; 0x24
 8010bae:	b920      	cbnz	r0, 8010bba <_dtoa_r+0x3a>
 8010bb0:	4ba7      	ldr	r3, [pc, #668]	; (8010e50 <_dtoa_r+0x2d0>)
 8010bb2:	21ea      	movs	r1, #234	; 0xea
 8010bb4:	48a7      	ldr	r0, [pc, #668]	; (8010e54 <_dtoa_r+0x2d4>)
 8010bb6:	f001 fc75 	bl	80124a4 <__assert_func>
 8010bba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010bbe:	6005      	str	r5, [r0, #0]
 8010bc0:	60c5      	str	r5, [r0, #12]
 8010bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bc4:	6819      	ldr	r1, [r3, #0]
 8010bc6:	b151      	cbz	r1, 8010bde <_dtoa_r+0x5e>
 8010bc8:	685a      	ldr	r2, [r3, #4]
 8010bca:	604a      	str	r2, [r1, #4]
 8010bcc:	2301      	movs	r3, #1
 8010bce:	4093      	lsls	r3, r2
 8010bd0:	608b      	str	r3, [r1, #8]
 8010bd2:	4620      	mov	r0, r4
 8010bd4:	f000 ff54 	bl	8011a80 <_Bfree>
 8010bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bda:	2200      	movs	r2, #0
 8010bdc:	601a      	str	r2, [r3, #0]
 8010bde:	1e3b      	subs	r3, r7, #0
 8010be0:	bfaa      	itet	ge
 8010be2:	2300      	movge	r3, #0
 8010be4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010be8:	f8c8 3000 	strge.w	r3, [r8]
 8010bec:	4b9a      	ldr	r3, [pc, #616]	; (8010e58 <_dtoa_r+0x2d8>)
 8010bee:	bfbc      	itt	lt
 8010bf0:	2201      	movlt	r2, #1
 8010bf2:	f8c8 2000 	strlt.w	r2, [r8]
 8010bf6:	ea33 030b 	bics.w	r3, r3, fp
 8010bfa:	d11b      	bne.n	8010c34 <_dtoa_r+0xb4>
 8010bfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bfe:	f242 730f 	movw	r3, #9999	; 0x270f
 8010c02:	6013      	str	r3, [r2, #0]
 8010c04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010c08:	4333      	orrs	r3, r6
 8010c0a:	f000 8592 	beq.w	8011732 <_dtoa_r+0xbb2>
 8010c0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c10:	b963      	cbnz	r3, 8010c2c <_dtoa_r+0xac>
 8010c12:	4b92      	ldr	r3, [pc, #584]	; (8010e5c <_dtoa_r+0x2dc>)
 8010c14:	e022      	b.n	8010c5c <_dtoa_r+0xdc>
 8010c16:	4b92      	ldr	r3, [pc, #584]	; (8010e60 <_dtoa_r+0x2e0>)
 8010c18:	9301      	str	r3, [sp, #4]
 8010c1a:	3308      	adds	r3, #8
 8010c1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010c1e:	6013      	str	r3, [r2, #0]
 8010c20:	9801      	ldr	r0, [sp, #4]
 8010c22:	b013      	add	sp, #76	; 0x4c
 8010c24:	ecbd 8b04 	vpop	{d8-d9}
 8010c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c2c:	4b8b      	ldr	r3, [pc, #556]	; (8010e5c <_dtoa_r+0x2dc>)
 8010c2e:	9301      	str	r3, [sp, #4]
 8010c30:	3303      	adds	r3, #3
 8010c32:	e7f3      	b.n	8010c1c <_dtoa_r+0x9c>
 8010c34:	2200      	movs	r2, #0
 8010c36:	2300      	movs	r3, #0
 8010c38:	4650      	mov	r0, sl
 8010c3a:	4659      	mov	r1, fp
 8010c3c:	f7ef ff44 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c40:	ec4b ab19 	vmov	d9, sl, fp
 8010c44:	4680      	mov	r8, r0
 8010c46:	b158      	cbz	r0, 8010c60 <_dtoa_r+0xe0>
 8010c48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c4a:	2301      	movs	r3, #1
 8010c4c:	6013      	str	r3, [r2, #0]
 8010c4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	f000 856b 	beq.w	801172c <_dtoa_r+0xbac>
 8010c56:	4883      	ldr	r0, [pc, #524]	; (8010e64 <_dtoa_r+0x2e4>)
 8010c58:	6018      	str	r0, [r3, #0]
 8010c5a:	1e43      	subs	r3, r0, #1
 8010c5c:	9301      	str	r3, [sp, #4]
 8010c5e:	e7df      	b.n	8010c20 <_dtoa_r+0xa0>
 8010c60:	ec4b ab10 	vmov	d0, sl, fp
 8010c64:	aa10      	add	r2, sp, #64	; 0x40
 8010c66:	a911      	add	r1, sp, #68	; 0x44
 8010c68:	4620      	mov	r0, r4
 8010c6a:	f001 f9f1 	bl	8012050 <__d2b>
 8010c6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010c72:	ee08 0a10 	vmov	s16, r0
 8010c76:	2d00      	cmp	r5, #0
 8010c78:	f000 8084 	beq.w	8010d84 <_dtoa_r+0x204>
 8010c7c:	ee19 3a90 	vmov	r3, s19
 8010c80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010c88:	4656      	mov	r6, sl
 8010c8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010c8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010c92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010c96:	4b74      	ldr	r3, [pc, #464]	; (8010e68 <_dtoa_r+0x2e8>)
 8010c98:	2200      	movs	r2, #0
 8010c9a:	4630      	mov	r0, r6
 8010c9c:	4639      	mov	r1, r7
 8010c9e:	f7ef faf3 	bl	8000288 <__aeabi_dsub>
 8010ca2:	a365      	add	r3, pc, #404	; (adr r3, 8010e38 <_dtoa_r+0x2b8>)
 8010ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca8:	f7ef fca6 	bl	80005f8 <__aeabi_dmul>
 8010cac:	a364      	add	r3, pc, #400	; (adr r3, 8010e40 <_dtoa_r+0x2c0>)
 8010cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb2:	f7ef faeb 	bl	800028c <__adddf3>
 8010cb6:	4606      	mov	r6, r0
 8010cb8:	4628      	mov	r0, r5
 8010cba:	460f      	mov	r7, r1
 8010cbc:	f7ef fc32 	bl	8000524 <__aeabi_i2d>
 8010cc0:	a361      	add	r3, pc, #388	; (adr r3, 8010e48 <_dtoa_r+0x2c8>)
 8010cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc6:	f7ef fc97 	bl	80005f8 <__aeabi_dmul>
 8010cca:	4602      	mov	r2, r0
 8010ccc:	460b      	mov	r3, r1
 8010cce:	4630      	mov	r0, r6
 8010cd0:	4639      	mov	r1, r7
 8010cd2:	f7ef fadb 	bl	800028c <__adddf3>
 8010cd6:	4606      	mov	r6, r0
 8010cd8:	460f      	mov	r7, r1
 8010cda:	f7ef ff3d 	bl	8000b58 <__aeabi_d2iz>
 8010cde:	2200      	movs	r2, #0
 8010ce0:	9000      	str	r0, [sp, #0]
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	4630      	mov	r0, r6
 8010ce6:	4639      	mov	r1, r7
 8010ce8:	f7ef fef8 	bl	8000adc <__aeabi_dcmplt>
 8010cec:	b150      	cbz	r0, 8010d04 <_dtoa_r+0x184>
 8010cee:	9800      	ldr	r0, [sp, #0]
 8010cf0:	f7ef fc18 	bl	8000524 <__aeabi_i2d>
 8010cf4:	4632      	mov	r2, r6
 8010cf6:	463b      	mov	r3, r7
 8010cf8:	f7ef fee6 	bl	8000ac8 <__aeabi_dcmpeq>
 8010cfc:	b910      	cbnz	r0, 8010d04 <_dtoa_r+0x184>
 8010cfe:	9b00      	ldr	r3, [sp, #0]
 8010d00:	3b01      	subs	r3, #1
 8010d02:	9300      	str	r3, [sp, #0]
 8010d04:	9b00      	ldr	r3, [sp, #0]
 8010d06:	2b16      	cmp	r3, #22
 8010d08:	d85a      	bhi.n	8010dc0 <_dtoa_r+0x240>
 8010d0a:	9a00      	ldr	r2, [sp, #0]
 8010d0c:	4b57      	ldr	r3, [pc, #348]	; (8010e6c <_dtoa_r+0x2ec>)
 8010d0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d16:	ec51 0b19 	vmov	r0, r1, d9
 8010d1a:	f7ef fedf 	bl	8000adc <__aeabi_dcmplt>
 8010d1e:	2800      	cmp	r0, #0
 8010d20:	d050      	beq.n	8010dc4 <_dtoa_r+0x244>
 8010d22:	9b00      	ldr	r3, [sp, #0]
 8010d24:	3b01      	subs	r3, #1
 8010d26:	9300      	str	r3, [sp, #0]
 8010d28:	2300      	movs	r3, #0
 8010d2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8010d2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010d2e:	1b5d      	subs	r5, r3, r5
 8010d30:	1e6b      	subs	r3, r5, #1
 8010d32:	9305      	str	r3, [sp, #20]
 8010d34:	bf45      	ittet	mi
 8010d36:	f1c5 0301 	rsbmi	r3, r5, #1
 8010d3a:	9304      	strmi	r3, [sp, #16]
 8010d3c:	2300      	movpl	r3, #0
 8010d3e:	2300      	movmi	r3, #0
 8010d40:	bf4c      	ite	mi
 8010d42:	9305      	strmi	r3, [sp, #20]
 8010d44:	9304      	strpl	r3, [sp, #16]
 8010d46:	9b00      	ldr	r3, [sp, #0]
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	db3d      	blt.n	8010dc8 <_dtoa_r+0x248>
 8010d4c:	9b05      	ldr	r3, [sp, #20]
 8010d4e:	9a00      	ldr	r2, [sp, #0]
 8010d50:	920a      	str	r2, [sp, #40]	; 0x28
 8010d52:	4413      	add	r3, r2
 8010d54:	9305      	str	r3, [sp, #20]
 8010d56:	2300      	movs	r3, #0
 8010d58:	9307      	str	r3, [sp, #28]
 8010d5a:	9b06      	ldr	r3, [sp, #24]
 8010d5c:	2b09      	cmp	r3, #9
 8010d5e:	f200 8089 	bhi.w	8010e74 <_dtoa_r+0x2f4>
 8010d62:	2b05      	cmp	r3, #5
 8010d64:	bfc4      	itt	gt
 8010d66:	3b04      	subgt	r3, #4
 8010d68:	9306      	strgt	r3, [sp, #24]
 8010d6a:	9b06      	ldr	r3, [sp, #24]
 8010d6c:	f1a3 0302 	sub.w	r3, r3, #2
 8010d70:	bfcc      	ite	gt
 8010d72:	2500      	movgt	r5, #0
 8010d74:	2501      	movle	r5, #1
 8010d76:	2b03      	cmp	r3, #3
 8010d78:	f200 8087 	bhi.w	8010e8a <_dtoa_r+0x30a>
 8010d7c:	e8df f003 	tbb	[pc, r3]
 8010d80:	59383a2d 	.word	0x59383a2d
 8010d84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010d88:	441d      	add	r5, r3
 8010d8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010d8e:	2b20      	cmp	r3, #32
 8010d90:	bfc1      	itttt	gt
 8010d92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010d96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010d9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010d9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010da2:	bfda      	itte	le
 8010da4:	f1c3 0320 	rsble	r3, r3, #32
 8010da8:	fa06 f003 	lslle.w	r0, r6, r3
 8010dac:	4318      	orrgt	r0, r3
 8010dae:	f7ef fba9 	bl	8000504 <__aeabi_ui2d>
 8010db2:	2301      	movs	r3, #1
 8010db4:	4606      	mov	r6, r0
 8010db6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010dba:	3d01      	subs	r5, #1
 8010dbc:	930e      	str	r3, [sp, #56]	; 0x38
 8010dbe:	e76a      	b.n	8010c96 <_dtoa_r+0x116>
 8010dc0:	2301      	movs	r3, #1
 8010dc2:	e7b2      	b.n	8010d2a <_dtoa_r+0x1aa>
 8010dc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8010dc6:	e7b1      	b.n	8010d2c <_dtoa_r+0x1ac>
 8010dc8:	9b04      	ldr	r3, [sp, #16]
 8010dca:	9a00      	ldr	r2, [sp, #0]
 8010dcc:	1a9b      	subs	r3, r3, r2
 8010dce:	9304      	str	r3, [sp, #16]
 8010dd0:	4253      	negs	r3, r2
 8010dd2:	9307      	str	r3, [sp, #28]
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	930a      	str	r3, [sp, #40]	; 0x28
 8010dd8:	e7bf      	b.n	8010d5a <_dtoa_r+0x1da>
 8010dda:	2300      	movs	r3, #0
 8010ddc:	9308      	str	r3, [sp, #32]
 8010dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	dc55      	bgt.n	8010e90 <_dtoa_r+0x310>
 8010de4:	2301      	movs	r3, #1
 8010de6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010dea:	461a      	mov	r2, r3
 8010dec:	9209      	str	r2, [sp, #36]	; 0x24
 8010dee:	e00c      	b.n	8010e0a <_dtoa_r+0x28a>
 8010df0:	2301      	movs	r3, #1
 8010df2:	e7f3      	b.n	8010ddc <_dtoa_r+0x25c>
 8010df4:	2300      	movs	r3, #0
 8010df6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010df8:	9308      	str	r3, [sp, #32]
 8010dfa:	9b00      	ldr	r3, [sp, #0]
 8010dfc:	4413      	add	r3, r2
 8010dfe:	9302      	str	r3, [sp, #8]
 8010e00:	3301      	adds	r3, #1
 8010e02:	2b01      	cmp	r3, #1
 8010e04:	9303      	str	r3, [sp, #12]
 8010e06:	bfb8      	it	lt
 8010e08:	2301      	movlt	r3, #1
 8010e0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	6042      	str	r2, [r0, #4]
 8010e10:	2204      	movs	r2, #4
 8010e12:	f102 0614 	add.w	r6, r2, #20
 8010e16:	429e      	cmp	r6, r3
 8010e18:	6841      	ldr	r1, [r0, #4]
 8010e1a:	d93d      	bls.n	8010e98 <_dtoa_r+0x318>
 8010e1c:	4620      	mov	r0, r4
 8010e1e:	f000 fdef 	bl	8011a00 <_Balloc>
 8010e22:	9001      	str	r0, [sp, #4]
 8010e24:	2800      	cmp	r0, #0
 8010e26:	d13b      	bne.n	8010ea0 <_dtoa_r+0x320>
 8010e28:	4b11      	ldr	r3, [pc, #68]	; (8010e70 <_dtoa_r+0x2f0>)
 8010e2a:	4602      	mov	r2, r0
 8010e2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010e30:	e6c0      	b.n	8010bb4 <_dtoa_r+0x34>
 8010e32:	2301      	movs	r3, #1
 8010e34:	e7df      	b.n	8010df6 <_dtoa_r+0x276>
 8010e36:	bf00      	nop
 8010e38:	636f4361 	.word	0x636f4361
 8010e3c:	3fd287a7 	.word	0x3fd287a7
 8010e40:	8b60c8b3 	.word	0x8b60c8b3
 8010e44:	3fc68a28 	.word	0x3fc68a28
 8010e48:	509f79fb 	.word	0x509f79fb
 8010e4c:	3fd34413 	.word	0x3fd34413
 8010e50:	0801314d 	.word	0x0801314d
 8010e54:	08013164 	.word	0x08013164
 8010e58:	7ff00000 	.word	0x7ff00000
 8010e5c:	08013149 	.word	0x08013149
 8010e60:	08013140 	.word	0x08013140
 8010e64:	0801311d 	.word	0x0801311d
 8010e68:	3ff80000 	.word	0x3ff80000
 8010e6c:	08013258 	.word	0x08013258
 8010e70:	080131bf 	.word	0x080131bf
 8010e74:	2501      	movs	r5, #1
 8010e76:	2300      	movs	r3, #0
 8010e78:	9306      	str	r3, [sp, #24]
 8010e7a:	9508      	str	r5, [sp, #32]
 8010e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8010e80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e84:	2200      	movs	r2, #0
 8010e86:	2312      	movs	r3, #18
 8010e88:	e7b0      	b.n	8010dec <_dtoa_r+0x26c>
 8010e8a:	2301      	movs	r3, #1
 8010e8c:	9308      	str	r3, [sp, #32]
 8010e8e:	e7f5      	b.n	8010e7c <_dtoa_r+0x2fc>
 8010e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e96:	e7b8      	b.n	8010e0a <_dtoa_r+0x28a>
 8010e98:	3101      	adds	r1, #1
 8010e9a:	6041      	str	r1, [r0, #4]
 8010e9c:	0052      	lsls	r2, r2, #1
 8010e9e:	e7b8      	b.n	8010e12 <_dtoa_r+0x292>
 8010ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010ea2:	9a01      	ldr	r2, [sp, #4]
 8010ea4:	601a      	str	r2, [r3, #0]
 8010ea6:	9b03      	ldr	r3, [sp, #12]
 8010ea8:	2b0e      	cmp	r3, #14
 8010eaa:	f200 809d 	bhi.w	8010fe8 <_dtoa_r+0x468>
 8010eae:	2d00      	cmp	r5, #0
 8010eb0:	f000 809a 	beq.w	8010fe8 <_dtoa_r+0x468>
 8010eb4:	9b00      	ldr	r3, [sp, #0]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	dd32      	ble.n	8010f20 <_dtoa_r+0x3a0>
 8010eba:	4ab7      	ldr	r2, [pc, #732]	; (8011198 <_dtoa_r+0x618>)
 8010ebc:	f003 030f 	and.w	r3, r3, #15
 8010ec0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010ec4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ec8:	9b00      	ldr	r3, [sp, #0]
 8010eca:	05d8      	lsls	r0, r3, #23
 8010ecc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010ed0:	d516      	bpl.n	8010f00 <_dtoa_r+0x380>
 8010ed2:	4bb2      	ldr	r3, [pc, #712]	; (801119c <_dtoa_r+0x61c>)
 8010ed4:	ec51 0b19 	vmov	r0, r1, d9
 8010ed8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010edc:	f7ef fcb6 	bl	800084c <__aeabi_ddiv>
 8010ee0:	f007 070f 	and.w	r7, r7, #15
 8010ee4:	4682      	mov	sl, r0
 8010ee6:	468b      	mov	fp, r1
 8010ee8:	2503      	movs	r5, #3
 8010eea:	4eac      	ldr	r6, [pc, #688]	; (801119c <_dtoa_r+0x61c>)
 8010eec:	b957      	cbnz	r7, 8010f04 <_dtoa_r+0x384>
 8010eee:	4642      	mov	r2, r8
 8010ef0:	464b      	mov	r3, r9
 8010ef2:	4650      	mov	r0, sl
 8010ef4:	4659      	mov	r1, fp
 8010ef6:	f7ef fca9 	bl	800084c <__aeabi_ddiv>
 8010efa:	4682      	mov	sl, r0
 8010efc:	468b      	mov	fp, r1
 8010efe:	e028      	b.n	8010f52 <_dtoa_r+0x3d2>
 8010f00:	2502      	movs	r5, #2
 8010f02:	e7f2      	b.n	8010eea <_dtoa_r+0x36a>
 8010f04:	07f9      	lsls	r1, r7, #31
 8010f06:	d508      	bpl.n	8010f1a <_dtoa_r+0x39a>
 8010f08:	4640      	mov	r0, r8
 8010f0a:	4649      	mov	r1, r9
 8010f0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010f10:	f7ef fb72 	bl	80005f8 <__aeabi_dmul>
 8010f14:	3501      	adds	r5, #1
 8010f16:	4680      	mov	r8, r0
 8010f18:	4689      	mov	r9, r1
 8010f1a:	107f      	asrs	r7, r7, #1
 8010f1c:	3608      	adds	r6, #8
 8010f1e:	e7e5      	b.n	8010eec <_dtoa_r+0x36c>
 8010f20:	f000 809b 	beq.w	801105a <_dtoa_r+0x4da>
 8010f24:	9b00      	ldr	r3, [sp, #0]
 8010f26:	4f9d      	ldr	r7, [pc, #628]	; (801119c <_dtoa_r+0x61c>)
 8010f28:	425e      	negs	r6, r3
 8010f2a:	4b9b      	ldr	r3, [pc, #620]	; (8011198 <_dtoa_r+0x618>)
 8010f2c:	f006 020f 	and.w	r2, r6, #15
 8010f30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f38:	ec51 0b19 	vmov	r0, r1, d9
 8010f3c:	f7ef fb5c 	bl	80005f8 <__aeabi_dmul>
 8010f40:	1136      	asrs	r6, r6, #4
 8010f42:	4682      	mov	sl, r0
 8010f44:	468b      	mov	fp, r1
 8010f46:	2300      	movs	r3, #0
 8010f48:	2502      	movs	r5, #2
 8010f4a:	2e00      	cmp	r6, #0
 8010f4c:	d17a      	bne.n	8011044 <_dtoa_r+0x4c4>
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d1d3      	bne.n	8010efa <_dtoa_r+0x37a>
 8010f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	f000 8082 	beq.w	801105e <_dtoa_r+0x4de>
 8010f5a:	4b91      	ldr	r3, [pc, #580]	; (80111a0 <_dtoa_r+0x620>)
 8010f5c:	2200      	movs	r2, #0
 8010f5e:	4650      	mov	r0, sl
 8010f60:	4659      	mov	r1, fp
 8010f62:	f7ef fdbb 	bl	8000adc <__aeabi_dcmplt>
 8010f66:	2800      	cmp	r0, #0
 8010f68:	d079      	beq.n	801105e <_dtoa_r+0x4de>
 8010f6a:	9b03      	ldr	r3, [sp, #12]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d076      	beq.n	801105e <_dtoa_r+0x4de>
 8010f70:	9b02      	ldr	r3, [sp, #8]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	dd36      	ble.n	8010fe4 <_dtoa_r+0x464>
 8010f76:	9b00      	ldr	r3, [sp, #0]
 8010f78:	4650      	mov	r0, sl
 8010f7a:	4659      	mov	r1, fp
 8010f7c:	1e5f      	subs	r7, r3, #1
 8010f7e:	2200      	movs	r2, #0
 8010f80:	4b88      	ldr	r3, [pc, #544]	; (80111a4 <_dtoa_r+0x624>)
 8010f82:	f7ef fb39 	bl	80005f8 <__aeabi_dmul>
 8010f86:	9e02      	ldr	r6, [sp, #8]
 8010f88:	4682      	mov	sl, r0
 8010f8a:	468b      	mov	fp, r1
 8010f8c:	3501      	adds	r5, #1
 8010f8e:	4628      	mov	r0, r5
 8010f90:	f7ef fac8 	bl	8000524 <__aeabi_i2d>
 8010f94:	4652      	mov	r2, sl
 8010f96:	465b      	mov	r3, fp
 8010f98:	f7ef fb2e 	bl	80005f8 <__aeabi_dmul>
 8010f9c:	4b82      	ldr	r3, [pc, #520]	; (80111a8 <_dtoa_r+0x628>)
 8010f9e:	2200      	movs	r2, #0
 8010fa0:	f7ef f974 	bl	800028c <__adddf3>
 8010fa4:	46d0      	mov	r8, sl
 8010fa6:	46d9      	mov	r9, fp
 8010fa8:	4682      	mov	sl, r0
 8010faa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010fae:	2e00      	cmp	r6, #0
 8010fb0:	d158      	bne.n	8011064 <_dtoa_r+0x4e4>
 8010fb2:	4b7e      	ldr	r3, [pc, #504]	; (80111ac <_dtoa_r+0x62c>)
 8010fb4:	2200      	movs	r2, #0
 8010fb6:	4640      	mov	r0, r8
 8010fb8:	4649      	mov	r1, r9
 8010fba:	f7ef f965 	bl	8000288 <__aeabi_dsub>
 8010fbe:	4652      	mov	r2, sl
 8010fc0:	465b      	mov	r3, fp
 8010fc2:	4680      	mov	r8, r0
 8010fc4:	4689      	mov	r9, r1
 8010fc6:	f7ef fda7 	bl	8000b18 <__aeabi_dcmpgt>
 8010fca:	2800      	cmp	r0, #0
 8010fcc:	f040 8295 	bne.w	80114fa <_dtoa_r+0x97a>
 8010fd0:	4652      	mov	r2, sl
 8010fd2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010fd6:	4640      	mov	r0, r8
 8010fd8:	4649      	mov	r1, r9
 8010fda:	f7ef fd7f 	bl	8000adc <__aeabi_dcmplt>
 8010fde:	2800      	cmp	r0, #0
 8010fe0:	f040 8289 	bne.w	80114f6 <_dtoa_r+0x976>
 8010fe4:	ec5b ab19 	vmov	sl, fp, d9
 8010fe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	f2c0 8148 	blt.w	8011280 <_dtoa_r+0x700>
 8010ff0:	9a00      	ldr	r2, [sp, #0]
 8010ff2:	2a0e      	cmp	r2, #14
 8010ff4:	f300 8144 	bgt.w	8011280 <_dtoa_r+0x700>
 8010ff8:	4b67      	ldr	r3, [pc, #412]	; (8011198 <_dtoa_r+0x618>)
 8010ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ffe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011004:	2b00      	cmp	r3, #0
 8011006:	f280 80d5 	bge.w	80111b4 <_dtoa_r+0x634>
 801100a:	9b03      	ldr	r3, [sp, #12]
 801100c:	2b00      	cmp	r3, #0
 801100e:	f300 80d1 	bgt.w	80111b4 <_dtoa_r+0x634>
 8011012:	f040 826f 	bne.w	80114f4 <_dtoa_r+0x974>
 8011016:	4b65      	ldr	r3, [pc, #404]	; (80111ac <_dtoa_r+0x62c>)
 8011018:	2200      	movs	r2, #0
 801101a:	4640      	mov	r0, r8
 801101c:	4649      	mov	r1, r9
 801101e:	f7ef faeb 	bl	80005f8 <__aeabi_dmul>
 8011022:	4652      	mov	r2, sl
 8011024:	465b      	mov	r3, fp
 8011026:	f7ef fd6d 	bl	8000b04 <__aeabi_dcmpge>
 801102a:	9e03      	ldr	r6, [sp, #12]
 801102c:	4637      	mov	r7, r6
 801102e:	2800      	cmp	r0, #0
 8011030:	f040 8245 	bne.w	80114be <_dtoa_r+0x93e>
 8011034:	9d01      	ldr	r5, [sp, #4]
 8011036:	2331      	movs	r3, #49	; 0x31
 8011038:	f805 3b01 	strb.w	r3, [r5], #1
 801103c:	9b00      	ldr	r3, [sp, #0]
 801103e:	3301      	adds	r3, #1
 8011040:	9300      	str	r3, [sp, #0]
 8011042:	e240      	b.n	80114c6 <_dtoa_r+0x946>
 8011044:	07f2      	lsls	r2, r6, #31
 8011046:	d505      	bpl.n	8011054 <_dtoa_r+0x4d4>
 8011048:	e9d7 2300 	ldrd	r2, r3, [r7]
 801104c:	f7ef fad4 	bl	80005f8 <__aeabi_dmul>
 8011050:	3501      	adds	r5, #1
 8011052:	2301      	movs	r3, #1
 8011054:	1076      	asrs	r6, r6, #1
 8011056:	3708      	adds	r7, #8
 8011058:	e777      	b.n	8010f4a <_dtoa_r+0x3ca>
 801105a:	2502      	movs	r5, #2
 801105c:	e779      	b.n	8010f52 <_dtoa_r+0x3d2>
 801105e:	9f00      	ldr	r7, [sp, #0]
 8011060:	9e03      	ldr	r6, [sp, #12]
 8011062:	e794      	b.n	8010f8e <_dtoa_r+0x40e>
 8011064:	9901      	ldr	r1, [sp, #4]
 8011066:	4b4c      	ldr	r3, [pc, #304]	; (8011198 <_dtoa_r+0x618>)
 8011068:	4431      	add	r1, r6
 801106a:	910d      	str	r1, [sp, #52]	; 0x34
 801106c:	9908      	ldr	r1, [sp, #32]
 801106e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011072:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011076:	2900      	cmp	r1, #0
 8011078:	d043      	beq.n	8011102 <_dtoa_r+0x582>
 801107a:	494d      	ldr	r1, [pc, #308]	; (80111b0 <_dtoa_r+0x630>)
 801107c:	2000      	movs	r0, #0
 801107e:	f7ef fbe5 	bl	800084c <__aeabi_ddiv>
 8011082:	4652      	mov	r2, sl
 8011084:	465b      	mov	r3, fp
 8011086:	f7ef f8ff 	bl	8000288 <__aeabi_dsub>
 801108a:	9d01      	ldr	r5, [sp, #4]
 801108c:	4682      	mov	sl, r0
 801108e:	468b      	mov	fp, r1
 8011090:	4649      	mov	r1, r9
 8011092:	4640      	mov	r0, r8
 8011094:	f7ef fd60 	bl	8000b58 <__aeabi_d2iz>
 8011098:	4606      	mov	r6, r0
 801109a:	f7ef fa43 	bl	8000524 <__aeabi_i2d>
 801109e:	4602      	mov	r2, r0
 80110a0:	460b      	mov	r3, r1
 80110a2:	4640      	mov	r0, r8
 80110a4:	4649      	mov	r1, r9
 80110a6:	f7ef f8ef 	bl	8000288 <__aeabi_dsub>
 80110aa:	3630      	adds	r6, #48	; 0x30
 80110ac:	f805 6b01 	strb.w	r6, [r5], #1
 80110b0:	4652      	mov	r2, sl
 80110b2:	465b      	mov	r3, fp
 80110b4:	4680      	mov	r8, r0
 80110b6:	4689      	mov	r9, r1
 80110b8:	f7ef fd10 	bl	8000adc <__aeabi_dcmplt>
 80110bc:	2800      	cmp	r0, #0
 80110be:	d163      	bne.n	8011188 <_dtoa_r+0x608>
 80110c0:	4642      	mov	r2, r8
 80110c2:	464b      	mov	r3, r9
 80110c4:	4936      	ldr	r1, [pc, #216]	; (80111a0 <_dtoa_r+0x620>)
 80110c6:	2000      	movs	r0, #0
 80110c8:	f7ef f8de 	bl	8000288 <__aeabi_dsub>
 80110cc:	4652      	mov	r2, sl
 80110ce:	465b      	mov	r3, fp
 80110d0:	f7ef fd04 	bl	8000adc <__aeabi_dcmplt>
 80110d4:	2800      	cmp	r0, #0
 80110d6:	f040 80b5 	bne.w	8011244 <_dtoa_r+0x6c4>
 80110da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110dc:	429d      	cmp	r5, r3
 80110de:	d081      	beq.n	8010fe4 <_dtoa_r+0x464>
 80110e0:	4b30      	ldr	r3, [pc, #192]	; (80111a4 <_dtoa_r+0x624>)
 80110e2:	2200      	movs	r2, #0
 80110e4:	4650      	mov	r0, sl
 80110e6:	4659      	mov	r1, fp
 80110e8:	f7ef fa86 	bl	80005f8 <__aeabi_dmul>
 80110ec:	4b2d      	ldr	r3, [pc, #180]	; (80111a4 <_dtoa_r+0x624>)
 80110ee:	4682      	mov	sl, r0
 80110f0:	468b      	mov	fp, r1
 80110f2:	4640      	mov	r0, r8
 80110f4:	4649      	mov	r1, r9
 80110f6:	2200      	movs	r2, #0
 80110f8:	f7ef fa7e 	bl	80005f8 <__aeabi_dmul>
 80110fc:	4680      	mov	r8, r0
 80110fe:	4689      	mov	r9, r1
 8011100:	e7c6      	b.n	8011090 <_dtoa_r+0x510>
 8011102:	4650      	mov	r0, sl
 8011104:	4659      	mov	r1, fp
 8011106:	f7ef fa77 	bl	80005f8 <__aeabi_dmul>
 801110a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801110c:	9d01      	ldr	r5, [sp, #4]
 801110e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011110:	4682      	mov	sl, r0
 8011112:	468b      	mov	fp, r1
 8011114:	4649      	mov	r1, r9
 8011116:	4640      	mov	r0, r8
 8011118:	f7ef fd1e 	bl	8000b58 <__aeabi_d2iz>
 801111c:	4606      	mov	r6, r0
 801111e:	f7ef fa01 	bl	8000524 <__aeabi_i2d>
 8011122:	3630      	adds	r6, #48	; 0x30
 8011124:	4602      	mov	r2, r0
 8011126:	460b      	mov	r3, r1
 8011128:	4640      	mov	r0, r8
 801112a:	4649      	mov	r1, r9
 801112c:	f7ef f8ac 	bl	8000288 <__aeabi_dsub>
 8011130:	f805 6b01 	strb.w	r6, [r5], #1
 8011134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011136:	429d      	cmp	r5, r3
 8011138:	4680      	mov	r8, r0
 801113a:	4689      	mov	r9, r1
 801113c:	f04f 0200 	mov.w	r2, #0
 8011140:	d124      	bne.n	801118c <_dtoa_r+0x60c>
 8011142:	4b1b      	ldr	r3, [pc, #108]	; (80111b0 <_dtoa_r+0x630>)
 8011144:	4650      	mov	r0, sl
 8011146:	4659      	mov	r1, fp
 8011148:	f7ef f8a0 	bl	800028c <__adddf3>
 801114c:	4602      	mov	r2, r0
 801114e:	460b      	mov	r3, r1
 8011150:	4640      	mov	r0, r8
 8011152:	4649      	mov	r1, r9
 8011154:	f7ef fce0 	bl	8000b18 <__aeabi_dcmpgt>
 8011158:	2800      	cmp	r0, #0
 801115a:	d173      	bne.n	8011244 <_dtoa_r+0x6c4>
 801115c:	4652      	mov	r2, sl
 801115e:	465b      	mov	r3, fp
 8011160:	4913      	ldr	r1, [pc, #76]	; (80111b0 <_dtoa_r+0x630>)
 8011162:	2000      	movs	r0, #0
 8011164:	f7ef f890 	bl	8000288 <__aeabi_dsub>
 8011168:	4602      	mov	r2, r0
 801116a:	460b      	mov	r3, r1
 801116c:	4640      	mov	r0, r8
 801116e:	4649      	mov	r1, r9
 8011170:	f7ef fcb4 	bl	8000adc <__aeabi_dcmplt>
 8011174:	2800      	cmp	r0, #0
 8011176:	f43f af35 	beq.w	8010fe4 <_dtoa_r+0x464>
 801117a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801117c:	1e6b      	subs	r3, r5, #1
 801117e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011180:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011184:	2b30      	cmp	r3, #48	; 0x30
 8011186:	d0f8      	beq.n	801117a <_dtoa_r+0x5fa>
 8011188:	9700      	str	r7, [sp, #0]
 801118a:	e049      	b.n	8011220 <_dtoa_r+0x6a0>
 801118c:	4b05      	ldr	r3, [pc, #20]	; (80111a4 <_dtoa_r+0x624>)
 801118e:	f7ef fa33 	bl	80005f8 <__aeabi_dmul>
 8011192:	4680      	mov	r8, r0
 8011194:	4689      	mov	r9, r1
 8011196:	e7bd      	b.n	8011114 <_dtoa_r+0x594>
 8011198:	08013258 	.word	0x08013258
 801119c:	08013230 	.word	0x08013230
 80111a0:	3ff00000 	.word	0x3ff00000
 80111a4:	40240000 	.word	0x40240000
 80111a8:	401c0000 	.word	0x401c0000
 80111ac:	40140000 	.word	0x40140000
 80111b0:	3fe00000 	.word	0x3fe00000
 80111b4:	9d01      	ldr	r5, [sp, #4]
 80111b6:	4656      	mov	r6, sl
 80111b8:	465f      	mov	r7, fp
 80111ba:	4642      	mov	r2, r8
 80111bc:	464b      	mov	r3, r9
 80111be:	4630      	mov	r0, r6
 80111c0:	4639      	mov	r1, r7
 80111c2:	f7ef fb43 	bl	800084c <__aeabi_ddiv>
 80111c6:	f7ef fcc7 	bl	8000b58 <__aeabi_d2iz>
 80111ca:	4682      	mov	sl, r0
 80111cc:	f7ef f9aa 	bl	8000524 <__aeabi_i2d>
 80111d0:	4642      	mov	r2, r8
 80111d2:	464b      	mov	r3, r9
 80111d4:	f7ef fa10 	bl	80005f8 <__aeabi_dmul>
 80111d8:	4602      	mov	r2, r0
 80111da:	460b      	mov	r3, r1
 80111dc:	4630      	mov	r0, r6
 80111de:	4639      	mov	r1, r7
 80111e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80111e4:	f7ef f850 	bl	8000288 <__aeabi_dsub>
 80111e8:	f805 6b01 	strb.w	r6, [r5], #1
 80111ec:	9e01      	ldr	r6, [sp, #4]
 80111ee:	9f03      	ldr	r7, [sp, #12]
 80111f0:	1bae      	subs	r6, r5, r6
 80111f2:	42b7      	cmp	r7, r6
 80111f4:	4602      	mov	r2, r0
 80111f6:	460b      	mov	r3, r1
 80111f8:	d135      	bne.n	8011266 <_dtoa_r+0x6e6>
 80111fa:	f7ef f847 	bl	800028c <__adddf3>
 80111fe:	4642      	mov	r2, r8
 8011200:	464b      	mov	r3, r9
 8011202:	4606      	mov	r6, r0
 8011204:	460f      	mov	r7, r1
 8011206:	f7ef fc87 	bl	8000b18 <__aeabi_dcmpgt>
 801120a:	b9d0      	cbnz	r0, 8011242 <_dtoa_r+0x6c2>
 801120c:	4642      	mov	r2, r8
 801120e:	464b      	mov	r3, r9
 8011210:	4630      	mov	r0, r6
 8011212:	4639      	mov	r1, r7
 8011214:	f7ef fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8011218:	b110      	cbz	r0, 8011220 <_dtoa_r+0x6a0>
 801121a:	f01a 0f01 	tst.w	sl, #1
 801121e:	d110      	bne.n	8011242 <_dtoa_r+0x6c2>
 8011220:	4620      	mov	r0, r4
 8011222:	ee18 1a10 	vmov	r1, s16
 8011226:	f000 fc2b 	bl	8011a80 <_Bfree>
 801122a:	2300      	movs	r3, #0
 801122c:	9800      	ldr	r0, [sp, #0]
 801122e:	702b      	strb	r3, [r5, #0]
 8011230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011232:	3001      	adds	r0, #1
 8011234:	6018      	str	r0, [r3, #0]
 8011236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011238:	2b00      	cmp	r3, #0
 801123a:	f43f acf1 	beq.w	8010c20 <_dtoa_r+0xa0>
 801123e:	601d      	str	r5, [r3, #0]
 8011240:	e4ee      	b.n	8010c20 <_dtoa_r+0xa0>
 8011242:	9f00      	ldr	r7, [sp, #0]
 8011244:	462b      	mov	r3, r5
 8011246:	461d      	mov	r5, r3
 8011248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801124c:	2a39      	cmp	r2, #57	; 0x39
 801124e:	d106      	bne.n	801125e <_dtoa_r+0x6de>
 8011250:	9a01      	ldr	r2, [sp, #4]
 8011252:	429a      	cmp	r2, r3
 8011254:	d1f7      	bne.n	8011246 <_dtoa_r+0x6c6>
 8011256:	9901      	ldr	r1, [sp, #4]
 8011258:	2230      	movs	r2, #48	; 0x30
 801125a:	3701      	adds	r7, #1
 801125c:	700a      	strb	r2, [r1, #0]
 801125e:	781a      	ldrb	r2, [r3, #0]
 8011260:	3201      	adds	r2, #1
 8011262:	701a      	strb	r2, [r3, #0]
 8011264:	e790      	b.n	8011188 <_dtoa_r+0x608>
 8011266:	4ba6      	ldr	r3, [pc, #664]	; (8011500 <_dtoa_r+0x980>)
 8011268:	2200      	movs	r2, #0
 801126a:	f7ef f9c5 	bl	80005f8 <__aeabi_dmul>
 801126e:	2200      	movs	r2, #0
 8011270:	2300      	movs	r3, #0
 8011272:	4606      	mov	r6, r0
 8011274:	460f      	mov	r7, r1
 8011276:	f7ef fc27 	bl	8000ac8 <__aeabi_dcmpeq>
 801127a:	2800      	cmp	r0, #0
 801127c:	d09d      	beq.n	80111ba <_dtoa_r+0x63a>
 801127e:	e7cf      	b.n	8011220 <_dtoa_r+0x6a0>
 8011280:	9a08      	ldr	r2, [sp, #32]
 8011282:	2a00      	cmp	r2, #0
 8011284:	f000 80d7 	beq.w	8011436 <_dtoa_r+0x8b6>
 8011288:	9a06      	ldr	r2, [sp, #24]
 801128a:	2a01      	cmp	r2, #1
 801128c:	f300 80ba 	bgt.w	8011404 <_dtoa_r+0x884>
 8011290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011292:	2a00      	cmp	r2, #0
 8011294:	f000 80b2 	beq.w	80113fc <_dtoa_r+0x87c>
 8011298:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801129c:	9e07      	ldr	r6, [sp, #28]
 801129e:	9d04      	ldr	r5, [sp, #16]
 80112a0:	9a04      	ldr	r2, [sp, #16]
 80112a2:	441a      	add	r2, r3
 80112a4:	9204      	str	r2, [sp, #16]
 80112a6:	9a05      	ldr	r2, [sp, #20]
 80112a8:	2101      	movs	r1, #1
 80112aa:	441a      	add	r2, r3
 80112ac:	4620      	mov	r0, r4
 80112ae:	9205      	str	r2, [sp, #20]
 80112b0:	f000 fc9e 	bl	8011bf0 <__i2b>
 80112b4:	4607      	mov	r7, r0
 80112b6:	2d00      	cmp	r5, #0
 80112b8:	dd0c      	ble.n	80112d4 <_dtoa_r+0x754>
 80112ba:	9b05      	ldr	r3, [sp, #20]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	dd09      	ble.n	80112d4 <_dtoa_r+0x754>
 80112c0:	42ab      	cmp	r3, r5
 80112c2:	9a04      	ldr	r2, [sp, #16]
 80112c4:	bfa8      	it	ge
 80112c6:	462b      	movge	r3, r5
 80112c8:	1ad2      	subs	r2, r2, r3
 80112ca:	9204      	str	r2, [sp, #16]
 80112cc:	9a05      	ldr	r2, [sp, #20]
 80112ce:	1aed      	subs	r5, r5, r3
 80112d0:	1ad3      	subs	r3, r2, r3
 80112d2:	9305      	str	r3, [sp, #20]
 80112d4:	9b07      	ldr	r3, [sp, #28]
 80112d6:	b31b      	cbz	r3, 8011320 <_dtoa_r+0x7a0>
 80112d8:	9b08      	ldr	r3, [sp, #32]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	f000 80af 	beq.w	801143e <_dtoa_r+0x8be>
 80112e0:	2e00      	cmp	r6, #0
 80112e2:	dd13      	ble.n	801130c <_dtoa_r+0x78c>
 80112e4:	4639      	mov	r1, r7
 80112e6:	4632      	mov	r2, r6
 80112e8:	4620      	mov	r0, r4
 80112ea:	f000 fd41 	bl	8011d70 <__pow5mult>
 80112ee:	ee18 2a10 	vmov	r2, s16
 80112f2:	4601      	mov	r1, r0
 80112f4:	4607      	mov	r7, r0
 80112f6:	4620      	mov	r0, r4
 80112f8:	f000 fc90 	bl	8011c1c <__multiply>
 80112fc:	ee18 1a10 	vmov	r1, s16
 8011300:	4680      	mov	r8, r0
 8011302:	4620      	mov	r0, r4
 8011304:	f000 fbbc 	bl	8011a80 <_Bfree>
 8011308:	ee08 8a10 	vmov	s16, r8
 801130c:	9b07      	ldr	r3, [sp, #28]
 801130e:	1b9a      	subs	r2, r3, r6
 8011310:	d006      	beq.n	8011320 <_dtoa_r+0x7a0>
 8011312:	ee18 1a10 	vmov	r1, s16
 8011316:	4620      	mov	r0, r4
 8011318:	f000 fd2a 	bl	8011d70 <__pow5mult>
 801131c:	ee08 0a10 	vmov	s16, r0
 8011320:	2101      	movs	r1, #1
 8011322:	4620      	mov	r0, r4
 8011324:	f000 fc64 	bl	8011bf0 <__i2b>
 8011328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801132a:	2b00      	cmp	r3, #0
 801132c:	4606      	mov	r6, r0
 801132e:	f340 8088 	ble.w	8011442 <_dtoa_r+0x8c2>
 8011332:	461a      	mov	r2, r3
 8011334:	4601      	mov	r1, r0
 8011336:	4620      	mov	r0, r4
 8011338:	f000 fd1a 	bl	8011d70 <__pow5mult>
 801133c:	9b06      	ldr	r3, [sp, #24]
 801133e:	2b01      	cmp	r3, #1
 8011340:	4606      	mov	r6, r0
 8011342:	f340 8081 	ble.w	8011448 <_dtoa_r+0x8c8>
 8011346:	f04f 0800 	mov.w	r8, #0
 801134a:	6933      	ldr	r3, [r6, #16]
 801134c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011350:	6918      	ldr	r0, [r3, #16]
 8011352:	f000 fbfd 	bl	8011b50 <__hi0bits>
 8011356:	f1c0 0020 	rsb	r0, r0, #32
 801135a:	9b05      	ldr	r3, [sp, #20]
 801135c:	4418      	add	r0, r3
 801135e:	f010 001f 	ands.w	r0, r0, #31
 8011362:	f000 8092 	beq.w	801148a <_dtoa_r+0x90a>
 8011366:	f1c0 0320 	rsb	r3, r0, #32
 801136a:	2b04      	cmp	r3, #4
 801136c:	f340 808a 	ble.w	8011484 <_dtoa_r+0x904>
 8011370:	f1c0 001c 	rsb	r0, r0, #28
 8011374:	9b04      	ldr	r3, [sp, #16]
 8011376:	4403      	add	r3, r0
 8011378:	9304      	str	r3, [sp, #16]
 801137a:	9b05      	ldr	r3, [sp, #20]
 801137c:	4403      	add	r3, r0
 801137e:	4405      	add	r5, r0
 8011380:	9305      	str	r3, [sp, #20]
 8011382:	9b04      	ldr	r3, [sp, #16]
 8011384:	2b00      	cmp	r3, #0
 8011386:	dd07      	ble.n	8011398 <_dtoa_r+0x818>
 8011388:	ee18 1a10 	vmov	r1, s16
 801138c:	461a      	mov	r2, r3
 801138e:	4620      	mov	r0, r4
 8011390:	f000 fd48 	bl	8011e24 <__lshift>
 8011394:	ee08 0a10 	vmov	s16, r0
 8011398:	9b05      	ldr	r3, [sp, #20]
 801139a:	2b00      	cmp	r3, #0
 801139c:	dd05      	ble.n	80113aa <_dtoa_r+0x82a>
 801139e:	4631      	mov	r1, r6
 80113a0:	461a      	mov	r2, r3
 80113a2:	4620      	mov	r0, r4
 80113a4:	f000 fd3e 	bl	8011e24 <__lshift>
 80113a8:	4606      	mov	r6, r0
 80113aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d06e      	beq.n	801148e <_dtoa_r+0x90e>
 80113b0:	ee18 0a10 	vmov	r0, s16
 80113b4:	4631      	mov	r1, r6
 80113b6:	f000 fda5 	bl	8011f04 <__mcmp>
 80113ba:	2800      	cmp	r0, #0
 80113bc:	da67      	bge.n	801148e <_dtoa_r+0x90e>
 80113be:	9b00      	ldr	r3, [sp, #0]
 80113c0:	3b01      	subs	r3, #1
 80113c2:	ee18 1a10 	vmov	r1, s16
 80113c6:	9300      	str	r3, [sp, #0]
 80113c8:	220a      	movs	r2, #10
 80113ca:	2300      	movs	r3, #0
 80113cc:	4620      	mov	r0, r4
 80113ce:	f000 fb79 	bl	8011ac4 <__multadd>
 80113d2:	9b08      	ldr	r3, [sp, #32]
 80113d4:	ee08 0a10 	vmov	s16, r0
 80113d8:	2b00      	cmp	r3, #0
 80113da:	f000 81b1 	beq.w	8011740 <_dtoa_r+0xbc0>
 80113de:	2300      	movs	r3, #0
 80113e0:	4639      	mov	r1, r7
 80113e2:	220a      	movs	r2, #10
 80113e4:	4620      	mov	r0, r4
 80113e6:	f000 fb6d 	bl	8011ac4 <__multadd>
 80113ea:	9b02      	ldr	r3, [sp, #8]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	4607      	mov	r7, r0
 80113f0:	f300 808e 	bgt.w	8011510 <_dtoa_r+0x990>
 80113f4:	9b06      	ldr	r3, [sp, #24]
 80113f6:	2b02      	cmp	r3, #2
 80113f8:	dc51      	bgt.n	801149e <_dtoa_r+0x91e>
 80113fa:	e089      	b.n	8011510 <_dtoa_r+0x990>
 80113fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80113fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011402:	e74b      	b.n	801129c <_dtoa_r+0x71c>
 8011404:	9b03      	ldr	r3, [sp, #12]
 8011406:	1e5e      	subs	r6, r3, #1
 8011408:	9b07      	ldr	r3, [sp, #28]
 801140a:	42b3      	cmp	r3, r6
 801140c:	bfbf      	itttt	lt
 801140e:	9b07      	ldrlt	r3, [sp, #28]
 8011410:	9607      	strlt	r6, [sp, #28]
 8011412:	1af2      	sublt	r2, r6, r3
 8011414:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011416:	bfb6      	itet	lt
 8011418:	189b      	addlt	r3, r3, r2
 801141a:	1b9e      	subge	r6, r3, r6
 801141c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801141e:	9b03      	ldr	r3, [sp, #12]
 8011420:	bfb8      	it	lt
 8011422:	2600      	movlt	r6, #0
 8011424:	2b00      	cmp	r3, #0
 8011426:	bfb7      	itett	lt
 8011428:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801142c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011430:	1a9d      	sublt	r5, r3, r2
 8011432:	2300      	movlt	r3, #0
 8011434:	e734      	b.n	80112a0 <_dtoa_r+0x720>
 8011436:	9e07      	ldr	r6, [sp, #28]
 8011438:	9d04      	ldr	r5, [sp, #16]
 801143a:	9f08      	ldr	r7, [sp, #32]
 801143c:	e73b      	b.n	80112b6 <_dtoa_r+0x736>
 801143e:	9a07      	ldr	r2, [sp, #28]
 8011440:	e767      	b.n	8011312 <_dtoa_r+0x792>
 8011442:	9b06      	ldr	r3, [sp, #24]
 8011444:	2b01      	cmp	r3, #1
 8011446:	dc18      	bgt.n	801147a <_dtoa_r+0x8fa>
 8011448:	f1ba 0f00 	cmp.w	sl, #0
 801144c:	d115      	bne.n	801147a <_dtoa_r+0x8fa>
 801144e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011452:	b993      	cbnz	r3, 801147a <_dtoa_r+0x8fa>
 8011454:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011458:	0d1b      	lsrs	r3, r3, #20
 801145a:	051b      	lsls	r3, r3, #20
 801145c:	b183      	cbz	r3, 8011480 <_dtoa_r+0x900>
 801145e:	9b04      	ldr	r3, [sp, #16]
 8011460:	3301      	adds	r3, #1
 8011462:	9304      	str	r3, [sp, #16]
 8011464:	9b05      	ldr	r3, [sp, #20]
 8011466:	3301      	adds	r3, #1
 8011468:	9305      	str	r3, [sp, #20]
 801146a:	f04f 0801 	mov.w	r8, #1
 801146e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011470:	2b00      	cmp	r3, #0
 8011472:	f47f af6a 	bne.w	801134a <_dtoa_r+0x7ca>
 8011476:	2001      	movs	r0, #1
 8011478:	e76f      	b.n	801135a <_dtoa_r+0x7da>
 801147a:	f04f 0800 	mov.w	r8, #0
 801147e:	e7f6      	b.n	801146e <_dtoa_r+0x8ee>
 8011480:	4698      	mov	r8, r3
 8011482:	e7f4      	b.n	801146e <_dtoa_r+0x8ee>
 8011484:	f43f af7d 	beq.w	8011382 <_dtoa_r+0x802>
 8011488:	4618      	mov	r0, r3
 801148a:	301c      	adds	r0, #28
 801148c:	e772      	b.n	8011374 <_dtoa_r+0x7f4>
 801148e:	9b03      	ldr	r3, [sp, #12]
 8011490:	2b00      	cmp	r3, #0
 8011492:	dc37      	bgt.n	8011504 <_dtoa_r+0x984>
 8011494:	9b06      	ldr	r3, [sp, #24]
 8011496:	2b02      	cmp	r3, #2
 8011498:	dd34      	ble.n	8011504 <_dtoa_r+0x984>
 801149a:	9b03      	ldr	r3, [sp, #12]
 801149c:	9302      	str	r3, [sp, #8]
 801149e:	9b02      	ldr	r3, [sp, #8]
 80114a0:	b96b      	cbnz	r3, 80114be <_dtoa_r+0x93e>
 80114a2:	4631      	mov	r1, r6
 80114a4:	2205      	movs	r2, #5
 80114a6:	4620      	mov	r0, r4
 80114a8:	f000 fb0c 	bl	8011ac4 <__multadd>
 80114ac:	4601      	mov	r1, r0
 80114ae:	4606      	mov	r6, r0
 80114b0:	ee18 0a10 	vmov	r0, s16
 80114b4:	f000 fd26 	bl	8011f04 <__mcmp>
 80114b8:	2800      	cmp	r0, #0
 80114ba:	f73f adbb 	bgt.w	8011034 <_dtoa_r+0x4b4>
 80114be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114c0:	9d01      	ldr	r5, [sp, #4]
 80114c2:	43db      	mvns	r3, r3
 80114c4:	9300      	str	r3, [sp, #0]
 80114c6:	f04f 0800 	mov.w	r8, #0
 80114ca:	4631      	mov	r1, r6
 80114cc:	4620      	mov	r0, r4
 80114ce:	f000 fad7 	bl	8011a80 <_Bfree>
 80114d2:	2f00      	cmp	r7, #0
 80114d4:	f43f aea4 	beq.w	8011220 <_dtoa_r+0x6a0>
 80114d8:	f1b8 0f00 	cmp.w	r8, #0
 80114dc:	d005      	beq.n	80114ea <_dtoa_r+0x96a>
 80114de:	45b8      	cmp	r8, r7
 80114e0:	d003      	beq.n	80114ea <_dtoa_r+0x96a>
 80114e2:	4641      	mov	r1, r8
 80114e4:	4620      	mov	r0, r4
 80114e6:	f000 facb 	bl	8011a80 <_Bfree>
 80114ea:	4639      	mov	r1, r7
 80114ec:	4620      	mov	r0, r4
 80114ee:	f000 fac7 	bl	8011a80 <_Bfree>
 80114f2:	e695      	b.n	8011220 <_dtoa_r+0x6a0>
 80114f4:	2600      	movs	r6, #0
 80114f6:	4637      	mov	r7, r6
 80114f8:	e7e1      	b.n	80114be <_dtoa_r+0x93e>
 80114fa:	9700      	str	r7, [sp, #0]
 80114fc:	4637      	mov	r7, r6
 80114fe:	e599      	b.n	8011034 <_dtoa_r+0x4b4>
 8011500:	40240000 	.word	0x40240000
 8011504:	9b08      	ldr	r3, [sp, #32]
 8011506:	2b00      	cmp	r3, #0
 8011508:	f000 80ca 	beq.w	80116a0 <_dtoa_r+0xb20>
 801150c:	9b03      	ldr	r3, [sp, #12]
 801150e:	9302      	str	r3, [sp, #8]
 8011510:	2d00      	cmp	r5, #0
 8011512:	dd05      	ble.n	8011520 <_dtoa_r+0x9a0>
 8011514:	4639      	mov	r1, r7
 8011516:	462a      	mov	r2, r5
 8011518:	4620      	mov	r0, r4
 801151a:	f000 fc83 	bl	8011e24 <__lshift>
 801151e:	4607      	mov	r7, r0
 8011520:	f1b8 0f00 	cmp.w	r8, #0
 8011524:	d05b      	beq.n	80115de <_dtoa_r+0xa5e>
 8011526:	6879      	ldr	r1, [r7, #4]
 8011528:	4620      	mov	r0, r4
 801152a:	f000 fa69 	bl	8011a00 <_Balloc>
 801152e:	4605      	mov	r5, r0
 8011530:	b928      	cbnz	r0, 801153e <_dtoa_r+0x9be>
 8011532:	4b87      	ldr	r3, [pc, #540]	; (8011750 <_dtoa_r+0xbd0>)
 8011534:	4602      	mov	r2, r0
 8011536:	f240 21ea 	movw	r1, #746	; 0x2ea
 801153a:	f7ff bb3b 	b.w	8010bb4 <_dtoa_r+0x34>
 801153e:	693a      	ldr	r2, [r7, #16]
 8011540:	3202      	adds	r2, #2
 8011542:	0092      	lsls	r2, r2, #2
 8011544:	f107 010c 	add.w	r1, r7, #12
 8011548:	300c      	adds	r0, #12
 801154a:	f7fe fb4a 	bl	800fbe2 <memcpy>
 801154e:	2201      	movs	r2, #1
 8011550:	4629      	mov	r1, r5
 8011552:	4620      	mov	r0, r4
 8011554:	f000 fc66 	bl	8011e24 <__lshift>
 8011558:	9b01      	ldr	r3, [sp, #4]
 801155a:	f103 0901 	add.w	r9, r3, #1
 801155e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011562:	4413      	add	r3, r2
 8011564:	9305      	str	r3, [sp, #20]
 8011566:	f00a 0301 	and.w	r3, sl, #1
 801156a:	46b8      	mov	r8, r7
 801156c:	9304      	str	r3, [sp, #16]
 801156e:	4607      	mov	r7, r0
 8011570:	4631      	mov	r1, r6
 8011572:	ee18 0a10 	vmov	r0, s16
 8011576:	f7ff fa77 	bl	8010a68 <quorem>
 801157a:	4641      	mov	r1, r8
 801157c:	9002      	str	r0, [sp, #8]
 801157e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011582:	ee18 0a10 	vmov	r0, s16
 8011586:	f000 fcbd 	bl	8011f04 <__mcmp>
 801158a:	463a      	mov	r2, r7
 801158c:	9003      	str	r0, [sp, #12]
 801158e:	4631      	mov	r1, r6
 8011590:	4620      	mov	r0, r4
 8011592:	f000 fcd3 	bl	8011f3c <__mdiff>
 8011596:	68c2      	ldr	r2, [r0, #12]
 8011598:	f109 3bff 	add.w	fp, r9, #4294967295
 801159c:	4605      	mov	r5, r0
 801159e:	bb02      	cbnz	r2, 80115e2 <_dtoa_r+0xa62>
 80115a0:	4601      	mov	r1, r0
 80115a2:	ee18 0a10 	vmov	r0, s16
 80115a6:	f000 fcad 	bl	8011f04 <__mcmp>
 80115aa:	4602      	mov	r2, r0
 80115ac:	4629      	mov	r1, r5
 80115ae:	4620      	mov	r0, r4
 80115b0:	9207      	str	r2, [sp, #28]
 80115b2:	f000 fa65 	bl	8011a80 <_Bfree>
 80115b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80115ba:	ea43 0102 	orr.w	r1, r3, r2
 80115be:	9b04      	ldr	r3, [sp, #16]
 80115c0:	430b      	orrs	r3, r1
 80115c2:	464d      	mov	r5, r9
 80115c4:	d10f      	bne.n	80115e6 <_dtoa_r+0xa66>
 80115c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115ca:	d02a      	beq.n	8011622 <_dtoa_r+0xaa2>
 80115cc:	9b03      	ldr	r3, [sp, #12]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	dd02      	ble.n	80115d8 <_dtoa_r+0xa58>
 80115d2:	9b02      	ldr	r3, [sp, #8]
 80115d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80115d8:	f88b a000 	strb.w	sl, [fp]
 80115dc:	e775      	b.n	80114ca <_dtoa_r+0x94a>
 80115de:	4638      	mov	r0, r7
 80115e0:	e7ba      	b.n	8011558 <_dtoa_r+0x9d8>
 80115e2:	2201      	movs	r2, #1
 80115e4:	e7e2      	b.n	80115ac <_dtoa_r+0xa2c>
 80115e6:	9b03      	ldr	r3, [sp, #12]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	db04      	blt.n	80115f6 <_dtoa_r+0xa76>
 80115ec:	9906      	ldr	r1, [sp, #24]
 80115ee:	430b      	orrs	r3, r1
 80115f0:	9904      	ldr	r1, [sp, #16]
 80115f2:	430b      	orrs	r3, r1
 80115f4:	d122      	bne.n	801163c <_dtoa_r+0xabc>
 80115f6:	2a00      	cmp	r2, #0
 80115f8:	ddee      	ble.n	80115d8 <_dtoa_r+0xa58>
 80115fa:	ee18 1a10 	vmov	r1, s16
 80115fe:	2201      	movs	r2, #1
 8011600:	4620      	mov	r0, r4
 8011602:	f000 fc0f 	bl	8011e24 <__lshift>
 8011606:	4631      	mov	r1, r6
 8011608:	ee08 0a10 	vmov	s16, r0
 801160c:	f000 fc7a 	bl	8011f04 <__mcmp>
 8011610:	2800      	cmp	r0, #0
 8011612:	dc03      	bgt.n	801161c <_dtoa_r+0xa9c>
 8011614:	d1e0      	bne.n	80115d8 <_dtoa_r+0xa58>
 8011616:	f01a 0f01 	tst.w	sl, #1
 801161a:	d0dd      	beq.n	80115d8 <_dtoa_r+0xa58>
 801161c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011620:	d1d7      	bne.n	80115d2 <_dtoa_r+0xa52>
 8011622:	2339      	movs	r3, #57	; 0x39
 8011624:	f88b 3000 	strb.w	r3, [fp]
 8011628:	462b      	mov	r3, r5
 801162a:	461d      	mov	r5, r3
 801162c:	3b01      	subs	r3, #1
 801162e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011632:	2a39      	cmp	r2, #57	; 0x39
 8011634:	d071      	beq.n	801171a <_dtoa_r+0xb9a>
 8011636:	3201      	adds	r2, #1
 8011638:	701a      	strb	r2, [r3, #0]
 801163a:	e746      	b.n	80114ca <_dtoa_r+0x94a>
 801163c:	2a00      	cmp	r2, #0
 801163e:	dd07      	ble.n	8011650 <_dtoa_r+0xad0>
 8011640:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011644:	d0ed      	beq.n	8011622 <_dtoa_r+0xaa2>
 8011646:	f10a 0301 	add.w	r3, sl, #1
 801164a:	f88b 3000 	strb.w	r3, [fp]
 801164e:	e73c      	b.n	80114ca <_dtoa_r+0x94a>
 8011650:	9b05      	ldr	r3, [sp, #20]
 8011652:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011656:	4599      	cmp	r9, r3
 8011658:	d047      	beq.n	80116ea <_dtoa_r+0xb6a>
 801165a:	ee18 1a10 	vmov	r1, s16
 801165e:	2300      	movs	r3, #0
 8011660:	220a      	movs	r2, #10
 8011662:	4620      	mov	r0, r4
 8011664:	f000 fa2e 	bl	8011ac4 <__multadd>
 8011668:	45b8      	cmp	r8, r7
 801166a:	ee08 0a10 	vmov	s16, r0
 801166e:	f04f 0300 	mov.w	r3, #0
 8011672:	f04f 020a 	mov.w	r2, #10
 8011676:	4641      	mov	r1, r8
 8011678:	4620      	mov	r0, r4
 801167a:	d106      	bne.n	801168a <_dtoa_r+0xb0a>
 801167c:	f000 fa22 	bl	8011ac4 <__multadd>
 8011680:	4680      	mov	r8, r0
 8011682:	4607      	mov	r7, r0
 8011684:	f109 0901 	add.w	r9, r9, #1
 8011688:	e772      	b.n	8011570 <_dtoa_r+0x9f0>
 801168a:	f000 fa1b 	bl	8011ac4 <__multadd>
 801168e:	4639      	mov	r1, r7
 8011690:	4680      	mov	r8, r0
 8011692:	2300      	movs	r3, #0
 8011694:	220a      	movs	r2, #10
 8011696:	4620      	mov	r0, r4
 8011698:	f000 fa14 	bl	8011ac4 <__multadd>
 801169c:	4607      	mov	r7, r0
 801169e:	e7f1      	b.n	8011684 <_dtoa_r+0xb04>
 80116a0:	9b03      	ldr	r3, [sp, #12]
 80116a2:	9302      	str	r3, [sp, #8]
 80116a4:	9d01      	ldr	r5, [sp, #4]
 80116a6:	ee18 0a10 	vmov	r0, s16
 80116aa:	4631      	mov	r1, r6
 80116ac:	f7ff f9dc 	bl	8010a68 <quorem>
 80116b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80116b4:	9b01      	ldr	r3, [sp, #4]
 80116b6:	f805 ab01 	strb.w	sl, [r5], #1
 80116ba:	1aea      	subs	r2, r5, r3
 80116bc:	9b02      	ldr	r3, [sp, #8]
 80116be:	4293      	cmp	r3, r2
 80116c0:	dd09      	ble.n	80116d6 <_dtoa_r+0xb56>
 80116c2:	ee18 1a10 	vmov	r1, s16
 80116c6:	2300      	movs	r3, #0
 80116c8:	220a      	movs	r2, #10
 80116ca:	4620      	mov	r0, r4
 80116cc:	f000 f9fa 	bl	8011ac4 <__multadd>
 80116d0:	ee08 0a10 	vmov	s16, r0
 80116d4:	e7e7      	b.n	80116a6 <_dtoa_r+0xb26>
 80116d6:	9b02      	ldr	r3, [sp, #8]
 80116d8:	2b00      	cmp	r3, #0
 80116da:	bfc8      	it	gt
 80116dc:	461d      	movgt	r5, r3
 80116de:	9b01      	ldr	r3, [sp, #4]
 80116e0:	bfd8      	it	le
 80116e2:	2501      	movle	r5, #1
 80116e4:	441d      	add	r5, r3
 80116e6:	f04f 0800 	mov.w	r8, #0
 80116ea:	ee18 1a10 	vmov	r1, s16
 80116ee:	2201      	movs	r2, #1
 80116f0:	4620      	mov	r0, r4
 80116f2:	f000 fb97 	bl	8011e24 <__lshift>
 80116f6:	4631      	mov	r1, r6
 80116f8:	ee08 0a10 	vmov	s16, r0
 80116fc:	f000 fc02 	bl	8011f04 <__mcmp>
 8011700:	2800      	cmp	r0, #0
 8011702:	dc91      	bgt.n	8011628 <_dtoa_r+0xaa8>
 8011704:	d102      	bne.n	801170c <_dtoa_r+0xb8c>
 8011706:	f01a 0f01 	tst.w	sl, #1
 801170a:	d18d      	bne.n	8011628 <_dtoa_r+0xaa8>
 801170c:	462b      	mov	r3, r5
 801170e:	461d      	mov	r5, r3
 8011710:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011714:	2a30      	cmp	r2, #48	; 0x30
 8011716:	d0fa      	beq.n	801170e <_dtoa_r+0xb8e>
 8011718:	e6d7      	b.n	80114ca <_dtoa_r+0x94a>
 801171a:	9a01      	ldr	r2, [sp, #4]
 801171c:	429a      	cmp	r2, r3
 801171e:	d184      	bne.n	801162a <_dtoa_r+0xaaa>
 8011720:	9b00      	ldr	r3, [sp, #0]
 8011722:	3301      	adds	r3, #1
 8011724:	9300      	str	r3, [sp, #0]
 8011726:	2331      	movs	r3, #49	; 0x31
 8011728:	7013      	strb	r3, [r2, #0]
 801172a:	e6ce      	b.n	80114ca <_dtoa_r+0x94a>
 801172c:	4b09      	ldr	r3, [pc, #36]	; (8011754 <_dtoa_r+0xbd4>)
 801172e:	f7ff ba95 	b.w	8010c5c <_dtoa_r+0xdc>
 8011732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011734:	2b00      	cmp	r3, #0
 8011736:	f47f aa6e 	bne.w	8010c16 <_dtoa_r+0x96>
 801173a:	4b07      	ldr	r3, [pc, #28]	; (8011758 <_dtoa_r+0xbd8>)
 801173c:	f7ff ba8e 	b.w	8010c5c <_dtoa_r+0xdc>
 8011740:	9b02      	ldr	r3, [sp, #8]
 8011742:	2b00      	cmp	r3, #0
 8011744:	dcae      	bgt.n	80116a4 <_dtoa_r+0xb24>
 8011746:	9b06      	ldr	r3, [sp, #24]
 8011748:	2b02      	cmp	r3, #2
 801174a:	f73f aea8 	bgt.w	801149e <_dtoa_r+0x91e>
 801174e:	e7a9      	b.n	80116a4 <_dtoa_r+0xb24>
 8011750:	080131bf 	.word	0x080131bf
 8011754:	0801311c 	.word	0x0801311c
 8011758:	08013140 	.word	0x08013140

0801175c <__sflush_r>:
 801175c:	898a      	ldrh	r2, [r1, #12]
 801175e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011762:	4605      	mov	r5, r0
 8011764:	0710      	lsls	r0, r2, #28
 8011766:	460c      	mov	r4, r1
 8011768:	d458      	bmi.n	801181c <__sflush_r+0xc0>
 801176a:	684b      	ldr	r3, [r1, #4]
 801176c:	2b00      	cmp	r3, #0
 801176e:	dc05      	bgt.n	801177c <__sflush_r+0x20>
 8011770:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011772:	2b00      	cmp	r3, #0
 8011774:	dc02      	bgt.n	801177c <__sflush_r+0x20>
 8011776:	2000      	movs	r0, #0
 8011778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801177c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801177e:	2e00      	cmp	r6, #0
 8011780:	d0f9      	beq.n	8011776 <__sflush_r+0x1a>
 8011782:	2300      	movs	r3, #0
 8011784:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011788:	682f      	ldr	r7, [r5, #0]
 801178a:	602b      	str	r3, [r5, #0]
 801178c:	d032      	beq.n	80117f4 <__sflush_r+0x98>
 801178e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011790:	89a3      	ldrh	r3, [r4, #12]
 8011792:	075a      	lsls	r2, r3, #29
 8011794:	d505      	bpl.n	80117a2 <__sflush_r+0x46>
 8011796:	6863      	ldr	r3, [r4, #4]
 8011798:	1ac0      	subs	r0, r0, r3
 801179a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801179c:	b10b      	cbz	r3, 80117a2 <__sflush_r+0x46>
 801179e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80117a0:	1ac0      	subs	r0, r0, r3
 80117a2:	2300      	movs	r3, #0
 80117a4:	4602      	mov	r2, r0
 80117a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80117a8:	6a21      	ldr	r1, [r4, #32]
 80117aa:	4628      	mov	r0, r5
 80117ac:	47b0      	blx	r6
 80117ae:	1c43      	adds	r3, r0, #1
 80117b0:	89a3      	ldrh	r3, [r4, #12]
 80117b2:	d106      	bne.n	80117c2 <__sflush_r+0x66>
 80117b4:	6829      	ldr	r1, [r5, #0]
 80117b6:	291d      	cmp	r1, #29
 80117b8:	d82c      	bhi.n	8011814 <__sflush_r+0xb8>
 80117ba:	4a2a      	ldr	r2, [pc, #168]	; (8011864 <__sflush_r+0x108>)
 80117bc:	40ca      	lsrs	r2, r1
 80117be:	07d6      	lsls	r6, r2, #31
 80117c0:	d528      	bpl.n	8011814 <__sflush_r+0xb8>
 80117c2:	2200      	movs	r2, #0
 80117c4:	6062      	str	r2, [r4, #4]
 80117c6:	04d9      	lsls	r1, r3, #19
 80117c8:	6922      	ldr	r2, [r4, #16]
 80117ca:	6022      	str	r2, [r4, #0]
 80117cc:	d504      	bpl.n	80117d8 <__sflush_r+0x7c>
 80117ce:	1c42      	adds	r2, r0, #1
 80117d0:	d101      	bne.n	80117d6 <__sflush_r+0x7a>
 80117d2:	682b      	ldr	r3, [r5, #0]
 80117d4:	b903      	cbnz	r3, 80117d8 <__sflush_r+0x7c>
 80117d6:	6560      	str	r0, [r4, #84]	; 0x54
 80117d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80117da:	602f      	str	r7, [r5, #0]
 80117dc:	2900      	cmp	r1, #0
 80117de:	d0ca      	beq.n	8011776 <__sflush_r+0x1a>
 80117e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80117e4:	4299      	cmp	r1, r3
 80117e6:	d002      	beq.n	80117ee <__sflush_r+0x92>
 80117e8:	4628      	mov	r0, r5
 80117ea:	f000 fca3 	bl	8012134 <_free_r>
 80117ee:	2000      	movs	r0, #0
 80117f0:	6360      	str	r0, [r4, #52]	; 0x34
 80117f2:	e7c1      	b.n	8011778 <__sflush_r+0x1c>
 80117f4:	6a21      	ldr	r1, [r4, #32]
 80117f6:	2301      	movs	r3, #1
 80117f8:	4628      	mov	r0, r5
 80117fa:	47b0      	blx	r6
 80117fc:	1c41      	adds	r1, r0, #1
 80117fe:	d1c7      	bne.n	8011790 <__sflush_r+0x34>
 8011800:	682b      	ldr	r3, [r5, #0]
 8011802:	2b00      	cmp	r3, #0
 8011804:	d0c4      	beq.n	8011790 <__sflush_r+0x34>
 8011806:	2b1d      	cmp	r3, #29
 8011808:	d001      	beq.n	801180e <__sflush_r+0xb2>
 801180a:	2b16      	cmp	r3, #22
 801180c:	d101      	bne.n	8011812 <__sflush_r+0xb6>
 801180e:	602f      	str	r7, [r5, #0]
 8011810:	e7b1      	b.n	8011776 <__sflush_r+0x1a>
 8011812:	89a3      	ldrh	r3, [r4, #12]
 8011814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011818:	81a3      	strh	r3, [r4, #12]
 801181a:	e7ad      	b.n	8011778 <__sflush_r+0x1c>
 801181c:	690f      	ldr	r7, [r1, #16]
 801181e:	2f00      	cmp	r7, #0
 8011820:	d0a9      	beq.n	8011776 <__sflush_r+0x1a>
 8011822:	0793      	lsls	r3, r2, #30
 8011824:	680e      	ldr	r6, [r1, #0]
 8011826:	bf08      	it	eq
 8011828:	694b      	ldreq	r3, [r1, #20]
 801182a:	600f      	str	r7, [r1, #0]
 801182c:	bf18      	it	ne
 801182e:	2300      	movne	r3, #0
 8011830:	eba6 0807 	sub.w	r8, r6, r7
 8011834:	608b      	str	r3, [r1, #8]
 8011836:	f1b8 0f00 	cmp.w	r8, #0
 801183a:	dd9c      	ble.n	8011776 <__sflush_r+0x1a>
 801183c:	6a21      	ldr	r1, [r4, #32]
 801183e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011840:	4643      	mov	r3, r8
 8011842:	463a      	mov	r2, r7
 8011844:	4628      	mov	r0, r5
 8011846:	47b0      	blx	r6
 8011848:	2800      	cmp	r0, #0
 801184a:	dc06      	bgt.n	801185a <__sflush_r+0xfe>
 801184c:	89a3      	ldrh	r3, [r4, #12]
 801184e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011852:	81a3      	strh	r3, [r4, #12]
 8011854:	f04f 30ff 	mov.w	r0, #4294967295
 8011858:	e78e      	b.n	8011778 <__sflush_r+0x1c>
 801185a:	4407      	add	r7, r0
 801185c:	eba8 0800 	sub.w	r8, r8, r0
 8011860:	e7e9      	b.n	8011836 <__sflush_r+0xda>
 8011862:	bf00      	nop
 8011864:	20400001 	.word	0x20400001

08011868 <_fflush_r>:
 8011868:	b538      	push	{r3, r4, r5, lr}
 801186a:	690b      	ldr	r3, [r1, #16]
 801186c:	4605      	mov	r5, r0
 801186e:	460c      	mov	r4, r1
 8011870:	b913      	cbnz	r3, 8011878 <_fflush_r+0x10>
 8011872:	2500      	movs	r5, #0
 8011874:	4628      	mov	r0, r5
 8011876:	bd38      	pop	{r3, r4, r5, pc}
 8011878:	b118      	cbz	r0, 8011882 <_fflush_r+0x1a>
 801187a:	6983      	ldr	r3, [r0, #24]
 801187c:	b90b      	cbnz	r3, 8011882 <_fflush_r+0x1a>
 801187e:	f7fe f8eb 	bl	800fa58 <__sinit>
 8011882:	4b14      	ldr	r3, [pc, #80]	; (80118d4 <_fflush_r+0x6c>)
 8011884:	429c      	cmp	r4, r3
 8011886:	d11b      	bne.n	80118c0 <_fflush_r+0x58>
 8011888:	686c      	ldr	r4, [r5, #4]
 801188a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d0ef      	beq.n	8011872 <_fflush_r+0xa>
 8011892:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011894:	07d0      	lsls	r0, r2, #31
 8011896:	d404      	bmi.n	80118a2 <_fflush_r+0x3a>
 8011898:	0599      	lsls	r1, r3, #22
 801189a:	d402      	bmi.n	80118a2 <_fflush_r+0x3a>
 801189c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801189e:	f7fe f99e 	bl	800fbde <__retarget_lock_acquire_recursive>
 80118a2:	4628      	mov	r0, r5
 80118a4:	4621      	mov	r1, r4
 80118a6:	f7ff ff59 	bl	801175c <__sflush_r>
 80118aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80118ac:	07da      	lsls	r2, r3, #31
 80118ae:	4605      	mov	r5, r0
 80118b0:	d4e0      	bmi.n	8011874 <_fflush_r+0xc>
 80118b2:	89a3      	ldrh	r3, [r4, #12]
 80118b4:	059b      	lsls	r3, r3, #22
 80118b6:	d4dd      	bmi.n	8011874 <_fflush_r+0xc>
 80118b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80118ba:	f7fe f991 	bl	800fbe0 <__retarget_lock_release_recursive>
 80118be:	e7d9      	b.n	8011874 <_fflush_r+0xc>
 80118c0:	4b05      	ldr	r3, [pc, #20]	; (80118d8 <_fflush_r+0x70>)
 80118c2:	429c      	cmp	r4, r3
 80118c4:	d101      	bne.n	80118ca <_fflush_r+0x62>
 80118c6:	68ac      	ldr	r4, [r5, #8]
 80118c8:	e7df      	b.n	801188a <_fflush_r+0x22>
 80118ca:	4b04      	ldr	r3, [pc, #16]	; (80118dc <_fflush_r+0x74>)
 80118cc:	429c      	cmp	r4, r3
 80118ce:	bf08      	it	eq
 80118d0:	68ec      	ldreq	r4, [r5, #12]
 80118d2:	e7da      	b.n	801188a <_fflush_r+0x22>
 80118d4:	080130c8 	.word	0x080130c8
 80118d8:	080130e8 	.word	0x080130e8
 80118dc:	080130a8 	.word	0x080130a8

080118e0 <_localeconv_r>:
 80118e0:	4800      	ldr	r0, [pc, #0]	; (80118e4 <_localeconv_r+0x4>)
 80118e2:	4770      	bx	lr
 80118e4:	2000016c 	.word	0x2000016c

080118e8 <_lseek_r>:
 80118e8:	b538      	push	{r3, r4, r5, lr}
 80118ea:	4d07      	ldr	r5, [pc, #28]	; (8011908 <_lseek_r+0x20>)
 80118ec:	4604      	mov	r4, r0
 80118ee:	4608      	mov	r0, r1
 80118f0:	4611      	mov	r1, r2
 80118f2:	2200      	movs	r2, #0
 80118f4:	602a      	str	r2, [r5, #0]
 80118f6:	461a      	mov	r2, r3
 80118f8:	f7f1 fa9a 	bl	8002e30 <_lseek>
 80118fc:	1c43      	adds	r3, r0, #1
 80118fe:	d102      	bne.n	8011906 <_lseek_r+0x1e>
 8011900:	682b      	ldr	r3, [r5, #0]
 8011902:	b103      	cbz	r3, 8011906 <_lseek_r+0x1e>
 8011904:	6023      	str	r3, [r4, #0]
 8011906:	bd38      	pop	{r3, r4, r5, pc}
 8011908:	20005708 	.word	0x20005708

0801190c <__swhatbuf_r>:
 801190c:	b570      	push	{r4, r5, r6, lr}
 801190e:	460e      	mov	r6, r1
 8011910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011914:	2900      	cmp	r1, #0
 8011916:	b096      	sub	sp, #88	; 0x58
 8011918:	4614      	mov	r4, r2
 801191a:	461d      	mov	r5, r3
 801191c:	da08      	bge.n	8011930 <__swhatbuf_r+0x24>
 801191e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011922:	2200      	movs	r2, #0
 8011924:	602a      	str	r2, [r5, #0]
 8011926:	061a      	lsls	r2, r3, #24
 8011928:	d410      	bmi.n	801194c <__swhatbuf_r+0x40>
 801192a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801192e:	e00e      	b.n	801194e <__swhatbuf_r+0x42>
 8011930:	466a      	mov	r2, sp
 8011932:	f000 fde7 	bl	8012504 <_fstat_r>
 8011936:	2800      	cmp	r0, #0
 8011938:	dbf1      	blt.n	801191e <__swhatbuf_r+0x12>
 801193a:	9a01      	ldr	r2, [sp, #4]
 801193c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011940:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011944:	425a      	negs	r2, r3
 8011946:	415a      	adcs	r2, r3
 8011948:	602a      	str	r2, [r5, #0]
 801194a:	e7ee      	b.n	801192a <__swhatbuf_r+0x1e>
 801194c:	2340      	movs	r3, #64	; 0x40
 801194e:	2000      	movs	r0, #0
 8011950:	6023      	str	r3, [r4, #0]
 8011952:	b016      	add	sp, #88	; 0x58
 8011954:	bd70      	pop	{r4, r5, r6, pc}
	...

08011958 <__smakebuf_r>:
 8011958:	898b      	ldrh	r3, [r1, #12]
 801195a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801195c:	079d      	lsls	r5, r3, #30
 801195e:	4606      	mov	r6, r0
 8011960:	460c      	mov	r4, r1
 8011962:	d507      	bpl.n	8011974 <__smakebuf_r+0x1c>
 8011964:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011968:	6023      	str	r3, [r4, #0]
 801196a:	6123      	str	r3, [r4, #16]
 801196c:	2301      	movs	r3, #1
 801196e:	6163      	str	r3, [r4, #20]
 8011970:	b002      	add	sp, #8
 8011972:	bd70      	pop	{r4, r5, r6, pc}
 8011974:	ab01      	add	r3, sp, #4
 8011976:	466a      	mov	r2, sp
 8011978:	f7ff ffc8 	bl	801190c <__swhatbuf_r>
 801197c:	9900      	ldr	r1, [sp, #0]
 801197e:	4605      	mov	r5, r0
 8011980:	4630      	mov	r0, r6
 8011982:	f7fe f965 	bl	800fc50 <_malloc_r>
 8011986:	b948      	cbnz	r0, 801199c <__smakebuf_r+0x44>
 8011988:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801198c:	059a      	lsls	r2, r3, #22
 801198e:	d4ef      	bmi.n	8011970 <__smakebuf_r+0x18>
 8011990:	f023 0303 	bic.w	r3, r3, #3
 8011994:	f043 0302 	orr.w	r3, r3, #2
 8011998:	81a3      	strh	r3, [r4, #12]
 801199a:	e7e3      	b.n	8011964 <__smakebuf_r+0xc>
 801199c:	4b0d      	ldr	r3, [pc, #52]	; (80119d4 <__smakebuf_r+0x7c>)
 801199e:	62b3      	str	r3, [r6, #40]	; 0x28
 80119a0:	89a3      	ldrh	r3, [r4, #12]
 80119a2:	6020      	str	r0, [r4, #0]
 80119a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80119a8:	81a3      	strh	r3, [r4, #12]
 80119aa:	9b00      	ldr	r3, [sp, #0]
 80119ac:	6163      	str	r3, [r4, #20]
 80119ae:	9b01      	ldr	r3, [sp, #4]
 80119b0:	6120      	str	r0, [r4, #16]
 80119b2:	b15b      	cbz	r3, 80119cc <__smakebuf_r+0x74>
 80119b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80119b8:	4630      	mov	r0, r6
 80119ba:	f000 fdb5 	bl	8012528 <_isatty_r>
 80119be:	b128      	cbz	r0, 80119cc <__smakebuf_r+0x74>
 80119c0:	89a3      	ldrh	r3, [r4, #12]
 80119c2:	f023 0303 	bic.w	r3, r3, #3
 80119c6:	f043 0301 	orr.w	r3, r3, #1
 80119ca:	81a3      	strh	r3, [r4, #12]
 80119cc:	89a0      	ldrh	r0, [r4, #12]
 80119ce:	4305      	orrs	r5, r0
 80119d0:	81a5      	strh	r5, [r4, #12]
 80119d2:	e7cd      	b.n	8011970 <__smakebuf_r+0x18>
 80119d4:	0800f9f1 	.word	0x0800f9f1

080119d8 <malloc>:
 80119d8:	4b02      	ldr	r3, [pc, #8]	; (80119e4 <malloc+0xc>)
 80119da:	4601      	mov	r1, r0
 80119dc:	6818      	ldr	r0, [r3, #0]
 80119de:	f7fe b937 	b.w	800fc50 <_malloc_r>
 80119e2:	bf00      	nop
 80119e4:	20000018 	.word	0x20000018

080119e8 <__malloc_lock>:
 80119e8:	4801      	ldr	r0, [pc, #4]	; (80119f0 <__malloc_lock+0x8>)
 80119ea:	f7fe b8f8 	b.w	800fbde <__retarget_lock_acquire_recursive>
 80119ee:	bf00      	nop
 80119f0:	200056fc 	.word	0x200056fc

080119f4 <__malloc_unlock>:
 80119f4:	4801      	ldr	r0, [pc, #4]	; (80119fc <__malloc_unlock+0x8>)
 80119f6:	f7fe b8f3 	b.w	800fbe0 <__retarget_lock_release_recursive>
 80119fa:	bf00      	nop
 80119fc:	200056fc 	.word	0x200056fc

08011a00 <_Balloc>:
 8011a00:	b570      	push	{r4, r5, r6, lr}
 8011a02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011a04:	4604      	mov	r4, r0
 8011a06:	460d      	mov	r5, r1
 8011a08:	b976      	cbnz	r6, 8011a28 <_Balloc+0x28>
 8011a0a:	2010      	movs	r0, #16
 8011a0c:	f7ff ffe4 	bl	80119d8 <malloc>
 8011a10:	4602      	mov	r2, r0
 8011a12:	6260      	str	r0, [r4, #36]	; 0x24
 8011a14:	b920      	cbnz	r0, 8011a20 <_Balloc+0x20>
 8011a16:	4b18      	ldr	r3, [pc, #96]	; (8011a78 <_Balloc+0x78>)
 8011a18:	4818      	ldr	r0, [pc, #96]	; (8011a7c <_Balloc+0x7c>)
 8011a1a:	2166      	movs	r1, #102	; 0x66
 8011a1c:	f000 fd42 	bl	80124a4 <__assert_func>
 8011a20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a24:	6006      	str	r6, [r0, #0]
 8011a26:	60c6      	str	r6, [r0, #12]
 8011a28:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011a2a:	68f3      	ldr	r3, [r6, #12]
 8011a2c:	b183      	cbz	r3, 8011a50 <_Balloc+0x50>
 8011a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a30:	68db      	ldr	r3, [r3, #12]
 8011a32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a36:	b9b8      	cbnz	r0, 8011a68 <_Balloc+0x68>
 8011a38:	2101      	movs	r1, #1
 8011a3a:	fa01 f605 	lsl.w	r6, r1, r5
 8011a3e:	1d72      	adds	r2, r6, #5
 8011a40:	0092      	lsls	r2, r2, #2
 8011a42:	4620      	mov	r0, r4
 8011a44:	f000 fb60 	bl	8012108 <_calloc_r>
 8011a48:	b160      	cbz	r0, 8011a64 <_Balloc+0x64>
 8011a4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011a4e:	e00e      	b.n	8011a6e <_Balloc+0x6e>
 8011a50:	2221      	movs	r2, #33	; 0x21
 8011a52:	2104      	movs	r1, #4
 8011a54:	4620      	mov	r0, r4
 8011a56:	f000 fb57 	bl	8012108 <_calloc_r>
 8011a5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a5c:	60f0      	str	r0, [r6, #12]
 8011a5e:	68db      	ldr	r3, [r3, #12]
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d1e4      	bne.n	8011a2e <_Balloc+0x2e>
 8011a64:	2000      	movs	r0, #0
 8011a66:	bd70      	pop	{r4, r5, r6, pc}
 8011a68:	6802      	ldr	r2, [r0, #0]
 8011a6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a6e:	2300      	movs	r3, #0
 8011a70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011a74:	e7f7      	b.n	8011a66 <_Balloc+0x66>
 8011a76:	bf00      	nop
 8011a78:	0801314d 	.word	0x0801314d
 8011a7c:	080131d0 	.word	0x080131d0

08011a80 <_Bfree>:
 8011a80:	b570      	push	{r4, r5, r6, lr}
 8011a82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011a84:	4605      	mov	r5, r0
 8011a86:	460c      	mov	r4, r1
 8011a88:	b976      	cbnz	r6, 8011aa8 <_Bfree+0x28>
 8011a8a:	2010      	movs	r0, #16
 8011a8c:	f7ff ffa4 	bl	80119d8 <malloc>
 8011a90:	4602      	mov	r2, r0
 8011a92:	6268      	str	r0, [r5, #36]	; 0x24
 8011a94:	b920      	cbnz	r0, 8011aa0 <_Bfree+0x20>
 8011a96:	4b09      	ldr	r3, [pc, #36]	; (8011abc <_Bfree+0x3c>)
 8011a98:	4809      	ldr	r0, [pc, #36]	; (8011ac0 <_Bfree+0x40>)
 8011a9a:	218a      	movs	r1, #138	; 0x8a
 8011a9c:	f000 fd02 	bl	80124a4 <__assert_func>
 8011aa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011aa4:	6006      	str	r6, [r0, #0]
 8011aa6:	60c6      	str	r6, [r0, #12]
 8011aa8:	b13c      	cbz	r4, 8011aba <_Bfree+0x3a>
 8011aaa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011aac:	6862      	ldr	r2, [r4, #4]
 8011aae:	68db      	ldr	r3, [r3, #12]
 8011ab0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ab4:	6021      	str	r1, [r4, #0]
 8011ab6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011aba:	bd70      	pop	{r4, r5, r6, pc}
 8011abc:	0801314d 	.word	0x0801314d
 8011ac0:	080131d0 	.word	0x080131d0

08011ac4 <__multadd>:
 8011ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ac8:	690d      	ldr	r5, [r1, #16]
 8011aca:	4607      	mov	r7, r0
 8011acc:	460c      	mov	r4, r1
 8011ace:	461e      	mov	r6, r3
 8011ad0:	f101 0c14 	add.w	ip, r1, #20
 8011ad4:	2000      	movs	r0, #0
 8011ad6:	f8dc 3000 	ldr.w	r3, [ip]
 8011ada:	b299      	uxth	r1, r3
 8011adc:	fb02 6101 	mla	r1, r2, r1, r6
 8011ae0:	0c1e      	lsrs	r6, r3, #16
 8011ae2:	0c0b      	lsrs	r3, r1, #16
 8011ae4:	fb02 3306 	mla	r3, r2, r6, r3
 8011ae8:	b289      	uxth	r1, r1
 8011aea:	3001      	adds	r0, #1
 8011aec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011af0:	4285      	cmp	r5, r0
 8011af2:	f84c 1b04 	str.w	r1, [ip], #4
 8011af6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011afa:	dcec      	bgt.n	8011ad6 <__multadd+0x12>
 8011afc:	b30e      	cbz	r6, 8011b42 <__multadd+0x7e>
 8011afe:	68a3      	ldr	r3, [r4, #8]
 8011b00:	42ab      	cmp	r3, r5
 8011b02:	dc19      	bgt.n	8011b38 <__multadd+0x74>
 8011b04:	6861      	ldr	r1, [r4, #4]
 8011b06:	4638      	mov	r0, r7
 8011b08:	3101      	adds	r1, #1
 8011b0a:	f7ff ff79 	bl	8011a00 <_Balloc>
 8011b0e:	4680      	mov	r8, r0
 8011b10:	b928      	cbnz	r0, 8011b1e <__multadd+0x5a>
 8011b12:	4602      	mov	r2, r0
 8011b14:	4b0c      	ldr	r3, [pc, #48]	; (8011b48 <__multadd+0x84>)
 8011b16:	480d      	ldr	r0, [pc, #52]	; (8011b4c <__multadd+0x88>)
 8011b18:	21b5      	movs	r1, #181	; 0xb5
 8011b1a:	f000 fcc3 	bl	80124a4 <__assert_func>
 8011b1e:	6922      	ldr	r2, [r4, #16]
 8011b20:	3202      	adds	r2, #2
 8011b22:	f104 010c 	add.w	r1, r4, #12
 8011b26:	0092      	lsls	r2, r2, #2
 8011b28:	300c      	adds	r0, #12
 8011b2a:	f7fe f85a 	bl	800fbe2 <memcpy>
 8011b2e:	4621      	mov	r1, r4
 8011b30:	4638      	mov	r0, r7
 8011b32:	f7ff ffa5 	bl	8011a80 <_Bfree>
 8011b36:	4644      	mov	r4, r8
 8011b38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011b3c:	3501      	adds	r5, #1
 8011b3e:	615e      	str	r6, [r3, #20]
 8011b40:	6125      	str	r5, [r4, #16]
 8011b42:	4620      	mov	r0, r4
 8011b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b48:	080131bf 	.word	0x080131bf
 8011b4c:	080131d0 	.word	0x080131d0

08011b50 <__hi0bits>:
 8011b50:	0c03      	lsrs	r3, r0, #16
 8011b52:	041b      	lsls	r3, r3, #16
 8011b54:	b9d3      	cbnz	r3, 8011b8c <__hi0bits+0x3c>
 8011b56:	0400      	lsls	r0, r0, #16
 8011b58:	2310      	movs	r3, #16
 8011b5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011b5e:	bf04      	itt	eq
 8011b60:	0200      	lsleq	r0, r0, #8
 8011b62:	3308      	addeq	r3, #8
 8011b64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011b68:	bf04      	itt	eq
 8011b6a:	0100      	lsleq	r0, r0, #4
 8011b6c:	3304      	addeq	r3, #4
 8011b6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011b72:	bf04      	itt	eq
 8011b74:	0080      	lsleq	r0, r0, #2
 8011b76:	3302      	addeq	r3, #2
 8011b78:	2800      	cmp	r0, #0
 8011b7a:	db05      	blt.n	8011b88 <__hi0bits+0x38>
 8011b7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011b80:	f103 0301 	add.w	r3, r3, #1
 8011b84:	bf08      	it	eq
 8011b86:	2320      	moveq	r3, #32
 8011b88:	4618      	mov	r0, r3
 8011b8a:	4770      	bx	lr
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	e7e4      	b.n	8011b5a <__hi0bits+0xa>

08011b90 <__lo0bits>:
 8011b90:	6803      	ldr	r3, [r0, #0]
 8011b92:	f013 0207 	ands.w	r2, r3, #7
 8011b96:	4601      	mov	r1, r0
 8011b98:	d00b      	beq.n	8011bb2 <__lo0bits+0x22>
 8011b9a:	07da      	lsls	r2, r3, #31
 8011b9c:	d423      	bmi.n	8011be6 <__lo0bits+0x56>
 8011b9e:	0798      	lsls	r0, r3, #30
 8011ba0:	bf49      	itett	mi
 8011ba2:	085b      	lsrmi	r3, r3, #1
 8011ba4:	089b      	lsrpl	r3, r3, #2
 8011ba6:	2001      	movmi	r0, #1
 8011ba8:	600b      	strmi	r3, [r1, #0]
 8011baa:	bf5c      	itt	pl
 8011bac:	600b      	strpl	r3, [r1, #0]
 8011bae:	2002      	movpl	r0, #2
 8011bb0:	4770      	bx	lr
 8011bb2:	b298      	uxth	r0, r3
 8011bb4:	b9a8      	cbnz	r0, 8011be2 <__lo0bits+0x52>
 8011bb6:	0c1b      	lsrs	r3, r3, #16
 8011bb8:	2010      	movs	r0, #16
 8011bba:	b2da      	uxtb	r2, r3
 8011bbc:	b90a      	cbnz	r2, 8011bc2 <__lo0bits+0x32>
 8011bbe:	3008      	adds	r0, #8
 8011bc0:	0a1b      	lsrs	r3, r3, #8
 8011bc2:	071a      	lsls	r2, r3, #28
 8011bc4:	bf04      	itt	eq
 8011bc6:	091b      	lsreq	r3, r3, #4
 8011bc8:	3004      	addeq	r0, #4
 8011bca:	079a      	lsls	r2, r3, #30
 8011bcc:	bf04      	itt	eq
 8011bce:	089b      	lsreq	r3, r3, #2
 8011bd0:	3002      	addeq	r0, #2
 8011bd2:	07da      	lsls	r2, r3, #31
 8011bd4:	d403      	bmi.n	8011bde <__lo0bits+0x4e>
 8011bd6:	085b      	lsrs	r3, r3, #1
 8011bd8:	f100 0001 	add.w	r0, r0, #1
 8011bdc:	d005      	beq.n	8011bea <__lo0bits+0x5a>
 8011bde:	600b      	str	r3, [r1, #0]
 8011be0:	4770      	bx	lr
 8011be2:	4610      	mov	r0, r2
 8011be4:	e7e9      	b.n	8011bba <__lo0bits+0x2a>
 8011be6:	2000      	movs	r0, #0
 8011be8:	4770      	bx	lr
 8011bea:	2020      	movs	r0, #32
 8011bec:	4770      	bx	lr
	...

08011bf0 <__i2b>:
 8011bf0:	b510      	push	{r4, lr}
 8011bf2:	460c      	mov	r4, r1
 8011bf4:	2101      	movs	r1, #1
 8011bf6:	f7ff ff03 	bl	8011a00 <_Balloc>
 8011bfa:	4602      	mov	r2, r0
 8011bfc:	b928      	cbnz	r0, 8011c0a <__i2b+0x1a>
 8011bfe:	4b05      	ldr	r3, [pc, #20]	; (8011c14 <__i2b+0x24>)
 8011c00:	4805      	ldr	r0, [pc, #20]	; (8011c18 <__i2b+0x28>)
 8011c02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011c06:	f000 fc4d 	bl	80124a4 <__assert_func>
 8011c0a:	2301      	movs	r3, #1
 8011c0c:	6144      	str	r4, [r0, #20]
 8011c0e:	6103      	str	r3, [r0, #16]
 8011c10:	bd10      	pop	{r4, pc}
 8011c12:	bf00      	nop
 8011c14:	080131bf 	.word	0x080131bf
 8011c18:	080131d0 	.word	0x080131d0

08011c1c <__multiply>:
 8011c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c20:	4691      	mov	r9, r2
 8011c22:	690a      	ldr	r2, [r1, #16]
 8011c24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011c28:	429a      	cmp	r2, r3
 8011c2a:	bfb8      	it	lt
 8011c2c:	460b      	movlt	r3, r1
 8011c2e:	460c      	mov	r4, r1
 8011c30:	bfbc      	itt	lt
 8011c32:	464c      	movlt	r4, r9
 8011c34:	4699      	movlt	r9, r3
 8011c36:	6927      	ldr	r7, [r4, #16]
 8011c38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011c3c:	68a3      	ldr	r3, [r4, #8]
 8011c3e:	6861      	ldr	r1, [r4, #4]
 8011c40:	eb07 060a 	add.w	r6, r7, sl
 8011c44:	42b3      	cmp	r3, r6
 8011c46:	b085      	sub	sp, #20
 8011c48:	bfb8      	it	lt
 8011c4a:	3101      	addlt	r1, #1
 8011c4c:	f7ff fed8 	bl	8011a00 <_Balloc>
 8011c50:	b930      	cbnz	r0, 8011c60 <__multiply+0x44>
 8011c52:	4602      	mov	r2, r0
 8011c54:	4b44      	ldr	r3, [pc, #272]	; (8011d68 <__multiply+0x14c>)
 8011c56:	4845      	ldr	r0, [pc, #276]	; (8011d6c <__multiply+0x150>)
 8011c58:	f240 115d 	movw	r1, #349	; 0x15d
 8011c5c:	f000 fc22 	bl	80124a4 <__assert_func>
 8011c60:	f100 0514 	add.w	r5, r0, #20
 8011c64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011c68:	462b      	mov	r3, r5
 8011c6a:	2200      	movs	r2, #0
 8011c6c:	4543      	cmp	r3, r8
 8011c6e:	d321      	bcc.n	8011cb4 <__multiply+0x98>
 8011c70:	f104 0314 	add.w	r3, r4, #20
 8011c74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011c78:	f109 0314 	add.w	r3, r9, #20
 8011c7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011c80:	9202      	str	r2, [sp, #8]
 8011c82:	1b3a      	subs	r2, r7, r4
 8011c84:	3a15      	subs	r2, #21
 8011c86:	f022 0203 	bic.w	r2, r2, #3
 8011c8a:	3204      	adds	r2, #4
 8011c8c:	f104 0115 	add.w	r1, r4, #21
 8011c90:	428f      	cmp	r7, r1
 8011c92:	bf38      	it	cc
 8011c94:	2204      	movcc	r2, #4
 8011c96:	9201      	str	r2, [sp, #4]
 8011c98:	9a02      	ldr	r2, [sp, #8]
 8011c9a:	9303      	str	r3, [sp, #12]
 8011c9c:	429a      	cmp	r2, r3
 8011c9e:	d80c      	bhi.n	8011cba <__multiply+0x9e>
 8011ca0:	2e00      	cmp	r6, #0
 8011ca2:	dd03      	ble.n	8011cac <__multiply+0x90>
 8011ca4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d05a      	beq.n	8011d62 <__multiply+0x146>
 8011cac:	6106      	str	r6, [r0, #16]
 8011cae:	b005      	add	sp, #20
 8011cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cb4:	f843 2b04 	str.w	r2, [r3], #4
 8011cb8:	e7d8      	b.n	8011c6c <__multiply+0x50>
 8011cba:	f8b3 a000 	ldrh.w	sl, [r3]
 8011cbe:	f1ba 0f00 	cmp.w	sl, #0
 8011cc2:	d024      	beq.n	8011d0e <__multiply+0xf2>
 8011cc4:	f104 0e14 	add.w	lr, r4, #20
 8011cc8:	46a9      	mov	r9, r5
 8011cca:	f04f 0c00 	mov.w	ip, #0
 8011cce:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011cd2:	f8d9 1000 	ldr.w	r1, [r9]
 8011cd6:	fa1f fb82 	uxth.w	fp, r2
 8011cda:	b289      	uxth	r1, r1
 8011cdc:	fb0a 110b 	mla	r1, sl, fp, r1
 8011ce0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011ce4:	f8d9 2000 	ldr.w	r2, [r9]
 8011ce8:	4461      	add	r1, ip
 8011cea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011cee:	fb0a c20b 	mla	r2, sl, fp, ip
 8011cf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011cf6:	b289      	uxth	r1, r1
 8011cf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011cfc:	4577      	cmp	r7, lr
 8011cfe:	f849 1b04 	str.w	r1, [r9], #4
 8011d02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011d06:	d8e2      	bhi.n	8011cce <__multiply+0xb2>
 8011d08:	9a01      	ldr	r2, [sp, #4]
 8011d0a:	f845 c002 	str.w	ip, [r5, r2]
 8011d0e:	9a03      	ldr	r2, [sp, #12]
 8011d10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011d14:	3304      	adds	r3, #4
 8011d16:	f1b9 0f00 	cmp.w	r9, #0
 8011d1a:	d020      	beq.n	8011d5e <__multiply+0x142>
 8011d1c:	6829      	ldr	r1, [r5, #0]
 8011d1e:	f104 0c14 	add.w	ip, r4, #20
 8011d22:	46ae      	mov	lr, r5
 8011d24:	f04f 0a00 	mov.w	sl, #0
 8011d28:	f8bc b000 	ldrh.w	fp, [ip]
 8011d2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011d30:	fb09 220b 	mla	r2, r9, fp, r2
 8011d34:	4492      	add	sl, r2
 8011d36:	b289      	uxth	r1, r1
 8011d38:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011d3c:	f84e 1b04 	str.w	r1, [lr], #4
 8011d40:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011d44:	f8be 1000 	ldrh.w	r1, [lr]
 8011d48:	0c12      	lsrs	r2, r2, #16
 8011d4a:	fb09 1102 	mla	r1, r9, r2, r1
 8011d4e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011d52:	4567      	cmp	r7, ip
 8011d54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011d58:	d8e6      	bhi.n	8011d28 <__multiply+0x10c>
 8011d5a:	9a01      	ldr	r2, [sp, #4]
 8011d5c:	50a9      	str	r1, [r5, r2]
 8011d5e:	3504      	adds	r5, #4
 8011d60:	e79a      	b.n	8011c98 <__multiply+0x7c>
 8011d62:	3e01      	subs	r6, #1
 8011d64:	e79c      	b.n	8011ca0 <__multiply+0x84>
 8011d66:	bf00      	nop
 8011d68:	080131bf 	.word	0x080131bf
 8011d6c:	080131d0 	.word	0x080131d0

08011d70 <__pow5mult>:
 8011d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d74:	4615      	mov	r5, r2
 8011d76:	f012 0203 	ands.w	r2, r2, #3
 8011d7a:	4606      	mov	r6, r0
 8011d7c:	460f      	mov	r7, r1
 8011d7e:	d007      	beq.n	8011d90 <__pow5mult+0x20>
 8011d80:	4c25      	ldr	r4, [pc, #148]	; (8011e18 <__pow5mult+0xa8>)
 8011d82:	3a01      	subs	r2, #1
 8011d84:	2300      	movs	r3, #0
 8011d86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011d8a:	f7ff fe9b 	bl	8011ac4 <__multadd>
 8011d8e:	4607      	mov	r7, r0
 8011d90:	10ad      	asrs	r5, r5, #2
 8011d92:	d03d      	beq.n	8011e10 <__pow5mult+0xa0>
 8011d94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011d96:	b97c      	cbnz	r4, 8011db8 <__pow5mult+0x48>
 8011d98:	2010      	movs	r0, #16
 8011d9a:	f7ff fe1d 	bl	80119d8 <malloc>
 8011d9e:	4602      	mov	r2, r0
 8011da0:	6270      	str	r0, [r6, #36]	; 0x24
 8011da2:	b928      	cbnz	r0, 8011db0 <__pow5mult+0x40>
 8011da4:	4b1d      	ldr	r3, [pc, #116]	; (8011e1c <__pow5mult+0xac>)
 8011da6:	481e      	ldr	r0, [pc, #120]	; (8011e20 <__pow5mult+0xb0>)
 8011da8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011dac:	f000 fb7a 	bl	80124a4 <__assert_func>
 8011db0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011db4:	6004      	str	r4, [r0, #0]
 8011db6:	60c4      	str	r4, [r0, #12]
 8011db8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011dbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011dc0:	b94c      	cbnz	r4, 8011dd6 <__pow5mult+0x66>
 8011dc2:	f240 2171 	movw	r1, #625	; 0x271
 8011dc6:	4630      	mov	r0, r6
 8011dc8:	f7ff ff12 	bl	8011bf0 <__i2b>
 8011dcc:	2300      	movs	r3, #0
 8011dce:	f8c8 0008 	str.w	r0, [r8, #8]
 8011dd2:	4604      	mov	r4, r0
 8011dd4:	6003      	str	r3, [r0, #0]
 8011dd6:	f04f 0900 	mov.w	r9, #0
 8011dda:	07eb      	lsls	r3, r5, #31
 8011ddc:	d50a      	bpl.n	8011df4 <__pow5mult+0x84>
 8011dde:	4639      	mov	r1, r7
 8011de0:	4622      	mov	r2, r4
 8011de2:	4630      	mov	r0, r6
 8011de4:	f7ff ff1a 	bl	8011c1c <__multiply>
 8011de8:	4639      	mov	r1, r7
 8011dea:	4680      	mov	r8, r0
 8011dec:	4630      	mov	r0, r6
 8011dee:	f7ff fe47 	bl	8011a80 <_Bfree>
 8011df2:	4647      	mov	r7, r8
 8011df4:	106d      	asrs	r5, r5, #1
 8011df6:	d00b      	beq.n	8011e10 <__pow5mult+0xa0>
 8011df8:	6820      	ldr	r0, [r4, #0]
 8011dfa:	b938      	cbnz	r0, 8011e0c <__pow5mult+0x9c>
 8011dfc:	4622      	mov	r2, r4
 8011dfe:	4621      	mov	r1, r4
 8011e00:	4630      	mov	r0, r6
 8011e02:	f7ff ff0b 	bl	8011c1c <__multiply>
 8011e06:	6020      	str	r0, [r4, #0]
 8011e08:	f8c0 9000 	str.w	r9, [r0]
 8011e0c:	4604      	mov	r4, r0
 8011e0e:	e7e4      	b.n	8011dda <__pow5mult+0x6a>
 8011e10:	4638      	mov	r0, r7
 8011e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e16:	bf00      	nop
 8011e18:	08013320 	.word	0x08013320
 8011e1c:	0801314d 	.word	0x0801314d
 8011e20:	080131d0 	.word	0x080131d0

08011e24 <__lshift>:
 8011e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e28:	460c      	mov	r4, r1
 8011e2a:	6849      	ldr	r1, [r1, #4]
 8011e2c:	6923      	ldr	r3, [r4, #16]
 8011e2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011e32:	68a3      	ldr	r3, [r4, #8]
 8011e34:	4607      	mov	r7, r0
 8011e36:	4691      	mov	r9, r2
 8011e38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011e3c:	f108 0601 	add.w	r6, r8, #1
 8011e40:	42b3      	cmp	r3, r6
 8011e42:	db0b      	blt.n	8011e5c <__lshift+0x38>
 8011e44:	4638      	mov	r0, r7
 8011e46:	f7ff fddb 	bl	8011a00 <_Balloc>
 8011e4a:	4605      	mov	r5, r0
 8011e4c:	b948      	cbnz	r0, 8011e62 <__lshift+0x3e>
 8011e4e:	4602      	mov	r2, r0
 8011e50:	4b2a      	ldr	r3, [pc, #168]	; (8011efc <__lshift+0xd8>)
 8011e52:	482b      	ldr	r0, [pc, #172]	; (8011f00 <__lshift+0xdc>)
 8011e54:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011e58:	f000 fb24 	bl	80124a4 <__assert_func>
 8011e5c:	3101      	adds	r1, #1
 8011e5e:	005b      	lsls	r3, r3, #1
 8011e60:	e7ee      	b.n	8011e40 <__lshift+0x1c>
 8011e62:	2300      	movs	r3, #0
 8011e64:	f100 0114 	add.w	r1, r0, #20
 8011e68:	f100 0210 	add.w	r2, r0, #16
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	4553      	cmp	r3, sl
 8011e70:	db37      	blt.n	8011ee2 <__lshift+0xbe>
 8011e72:	6920      	ldr	r0, [r4, #16]
 8011e74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011e78:	f104 0314 	add.w	r3, r4, #20
 8011e7c:	f019 091f 	ands.w	r9, r9, #31
 8011e80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011e84:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011e88:	d02f      	beq.n	8011eea <__lshift+0xc6>
 8011e8a:	f1c9 0e20 	rsb	lr, r9, #32
 8011e8e:	468a      	mov	sl, r1
 8011e90:	f04f 0c00 	mov.w	ip, #0
 8011e94:	681a      	ldr	r2, [r3, #0]
 8011e96:	fa02 f209 	lsl.w	r2, r2, r9
 8011e9a:	ea42 020c 	orr.w	r2, r2, ip
 8011e9e:	f84a 2b04 	str.w	r2, [sl], #4
 8011ea2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ea6:	4298      	cmp	r0, r3
 8011ea8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011eac:	d8f2      	bhi.n	8011e94 <__lshift+0x70>
 8011eae:	1b03      	subs	r3, r0, r4
 8011eb0:	3b15      	subs	r3, #21
 8011eb2:	f023 0303 	bic.w	r3, r3, #3
 8011eb6:	3304      	adds	r3, #4
 8011eb8:	f104 0215 	add.w	r2, r4, #21
 8011ebc:	4290      	cmp	r0, r2
 8011ebe:	bf38      	it	cc
 8011ec0:	2304      	movcc	r3, #4
 8011ec2:	f841 c003 	str.w	ip, [r1, r3]
 8011ec6:	f1bc 0f00 	cmp.w	ip, #0
 8011eca:	d001      	beq.n	8011ed0 <__lshift+0xac>
 8011ecc:	f108 0602 	add.w	r6, r8, #2
 8011ed0:	3e01      	subs	r6, #1
 8011ed2:	4638      	mov	r0, r7
 8011ed4:	612e      	str	r6, [r5, #16]
 8011ed6:	4621      	mov	r1, r4
 8011ed8:	f7ff fdd2 	bl	8011a80 <_Bfree>
 8011edc:	4628      	mov	r0, r5
 8011ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ee2:	f842 0f04 	str.w	r0, [r2, #4]!
 8011ee6:	3301      	adds	r3, #1
 8011ee8:	e7c1      	b.n	8011e6e <__lshift+0x4a>
 8011eea:	3904      	subs	r1, #4
 8011eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ef0:	f841 2f04 	str.w	r2, [r1, #4]!
 8011ef4:	4298      	cmp	r0, r3
 8011ef6:	d8f9      	bhi.n	8011eec <__lshift+0xc8>
 8011ef8:	e7ea      	b.n	8011ed0 <__lshift+0xac>
 8011efa:	bf00      	nop
 8011efc:	080131bf 	.word	0x080131bf
 8011f00:	080131d0 	.word	0x080131d0

08011f04 <__mcmp>:
 8011f04:	b530      	push	{r4, r5, lr}
 8011f06:	6902      	ldr	r2, [r0, #16]
 8011f08:	690c      	ldr	r4, [r1, #16]
 8011f0a:	1b12      	subs	r2, r2, r4
 8011f0c:	d10e      	bne.n	8011f2c <__mcmp+0x28>
 8011f0e:	f100 0314 	add.w	r3, r0, #20
 8011f12:	3114      	adds	r1, #20
 8011f14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011f18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011f1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011f20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011f24:	42a5      	cmp	r5, r4
 8011f26:	d003      	beq.n	8011f30 <__mcmp+0x2c>
 8011f28:	d305      	bcc.n	8011f36 <__mcmp+0x32>
 8011f2a:	2201      	movs	r2, #1
 8011f2c:	4610      	mov	r0, r2
 8011f2e:	bd30      	pop	{r4, r5, pc}
 8011f30:	4283      	cmp	r3, r0
 8011f32:	d3f3      	bcc.n	8011f1c <__mcmp+0x18>
 8011f34:	e7fa      	b.n	8011f2c <__mcmp+0x28>
 8011f36:	f04f 32ff 	mov.w	r2, #4294967295
 8011f3a:	e7f7      	b.n	8011f2c <__mcmp+0x28>

08011f3c <__mdiff>:
 8011f3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f40:	460c      	mov	r4, r1
 8011f42:	4606      	mov	r6, r0
 8011f44:	4611      	mov	r1, r2
 8011f46:	4620      	mov	r0, r4
 8011f48:	4690      	mov	r8, r2
 8011f4a:	f7ff ffdb 	bl	8011f04 <__mcmp>
 8011f4e:	1e05      	subs	r5, r0, #0
 8011f50:	d110      	bne.n	8011f74 <__mdiff+0x38>
 8011f52:	4629      	mov	r1, r5
 8011f54:	4630      	mov	r0, r6
 8011f56:	f7ff fd53 	bl	8011a00 <_Balloc>
 8011f5a:	b930      	cbnz	r0, 8011f6a <__mdiff+0x2e>
 8011f5c:	4b3a      	ldr	r3, [pc, #232]	; (8012048 <__mdiff+0x10c>)
 8011f5e:	4602      	mov	r2, r0
 8011f60:	f240 2132 	movw	r1, #562	; 0x232
 8011f64:	4839      	ldr	r0, [pc, #228]	; (801204c <__mdiff+0x110>)
 8011f66:	f000 fa9d 	bl	80124a4 <__assert_func>
 8011f6a:	2301      	movs	r3, #1
 8011f6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011f70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f74:	bfa4      	itt	ge
 8011f76:	4643      	movge	r3, r8
 8011f78:	46a0      	movge	r8, r4
 8011f7a:	4630      	mov	r0, r6
 8011f7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011f80:	bfa6      	itte	ge
 8011f82:	461c      	movge	r4, r3
 8011f84:	2500      	movge	r5, #0
 8011f86:	2501      	movlt	r5, #1
 8011f88:	f7ff fd3a 	bl	8011a00 <_Balloc>
 8011f8c:	b920      	cbnz	r0, 8011f98 <__mdiff+0x5c>
 8011f8e:	4b2e      	ldr	r3, [pc, #184]	; (8012048 <__mdiff+0x10c>)
 8011f90:	4602      	mov	r2, r0
 8011f92:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011f96:	e7e5      	b.n	8011f64 <__mdiff+0x28>
 8011f98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011f9c:	6926      	ldr	r6, [r4, #16]
 8011f9e:	60c5      	str	r5, [r0, #12]
 8011fa0:	f104 0914 	add.w	r9, r4, #20
 8011fa4:	f108 0514 	add.w	r5, r8, #20
 8011fa8:	f100 0e14 	add.w	lr, r0, #20
 8011fac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011fb0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011fb4:	f108 0210 	add.w	r2, r8, #16
 8011fb8:	46f2      	mov	sl, lr
 8011fba:	2100      	movs	r1, #0
 8011fbc:	f859 3b04 	ldr.w	r3, [r9], #4
 8011fc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011fc4:	fa1f f883 	uxth.w	r8, r3
 8011fc8:	fa11 f18b 	uxtah	r1, r1, fp
 8011fcc:	0c1b      	lsrs	r3, r3, #16
 8011fce:	eba1 0808 	sub.w	r8, r1, r8
 8011fd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011fd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011fda:	fa1f f888 	uxth.w	r8, r8
 8011fde:	1419      	asrs	r1, r3, #16
 8011fe0:	454e      	cmp	r6, r9
 8011fe2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011fe6:	f84a 3b04 	str.w	r3, [sl], #4
 8011fea:	d8e7      	bhi.n	8011fbc <__mdiff+0x80>
 8011fec:	1b33      	subs	r3, r6, r4
 8011fee:	3b15      	subs	r3, #21
 8011ff0:	f023 0303 	bic.w	r3, r3, #3
 8011ff4:	3304      	adds	r3, #4
 8011ff6:	3415      	adds	r4, #21
 8011ff8:	42a6      	cmp	r6, r4
 8011ffa:	bf38      	it	cc
 8011ffc:	2304      	movcc	r3, #4
 8011ffe:	441d      	add	r5, r3
 8012000:	4473      	add	r3, lr
 8012002:	469e      	mov	lr, r3
 8012004:	462e      	mov	r6, r5
 8012006:	4566      	cmp	r6, ip
 8012008:	d30e      	bcc.n	8012028 <__mdiff+0xec>
 801200a:	f10c 0203 	add.w	r2, ip, #3
 801200e:	1b52      	subs	r2, r2, r5
 8012010:	f022 0203 	bic.w	r2, r2, #3
 8012014:	3d03      	subs	r5, #3
 8012016:	45ac      	cmp	ip, r5
 8012018:	bf38      	it	cc
 801201a:	2200      	movcc	r2, #0
 801201c:	441a      	add	r2, r3
 801201e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012022:	b17b      	cbz	r3, 8012044 <__mdiff+0x108>
 8012024:	6107      	str	r7, [r0, #16]
 8012026:	e7a3      	b.n	8011f70 <__mdiff+0x34>
 8012028:	f856 8b04 	ldr.w	r8, [r6], #4
 801202c:	fa11 f288 	uxtah	r2, r1, r8
 8012030:	1414      	asrs	r4, r2, #16
 8012032:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012036:	b292      	uxth	r2, r2
 8012038:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801203c:	f84e 2b04 	str.w	r2, [lr], #4
 8012040:	1421      	asrs	r1, r4, #16
 8012042:	e7e0      	b.n	8012006 <__mdiff+0xca>
 8012044:	3f01      	subs	r7, #1
 8012046:	e7ea      	b.n	801201e <__mdiff+0xe2>
 8012048:	080131bf 	.word	0x080131bf
 801204c:	080131d0 	.word	0x080131d0

08012050 <__d2b>:
 8012050:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012054:	4689      	mov	r9, r1
 8012056:	2101      	movs	r1, #1
 8012058:	ec57 6b10 	vmov	r6, r7, d0
 801205c:	4690      	mov	r8, r2
 801205e:	f7ff fccf 	bl	8011a00 <_Balloc>
 8012062:	4604      	mov	r4, r0
 8012064:	b930      	cbnz	r0, 8012074 <__d2b+0x24>
 8012066:	4602      	mov	r2, r0
 8012068:	4b25      	ldr	r3, [pc, #148]	; (8012100 <__d2b+0xb0>)
 801206a:	4826      	ldr	r0, [pc, #152]	; (8012104 <__d2b+0xb4>)
 801206c:	f240 310a 	movw	r1, #778	; 0x30a
 8012070:	f000 fa18 	bl	80124a4 <__assert_func>
 8012074:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012078:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801207c:	bb35      	cbnz	r5, 80120cc <__d2b+0x7c>
 801207e:	2e00      	cmp	r6, #0
 8012080:	9301      	str	r3, [sp, #4]
 8012082:	d028      	beq.n	80120d6 <__d2b+0x86>
 8012084:	4668      	mov	r0, sp
 8012086:	9600      	str	r6, [sp, #0]
 8012088:	f7ff fd82 	bl	8011b90 <__lo0bits>
 801208c:	9900      	ldr	r1, [sp, #0]
 801208e:	b300      	cbz	r0, 80120d2 <__d2b+0x82>
 8012090:	9a01      	ldr	r2, [sp, #4]
 8012092:	f1c0 0320 	rsb	r3, r0, #32
 8012096:	fa02 f303 	lsl.w	r3, r2, r3
 801209a:	430b      	orrs	r3, r1
 801209c:	40c2      	lsrs	r2, r0
 801209e:	6163      	str	r3, [r4, #20]
 80120a0:	9201      	str	r2, [sp, #4]
 80120a2:	9b01      	ldr	r3, [sp, #4]
 80120a4:	61a3      	str	r3, [r4, #24]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	bf14      	ite	ne
 80120aa:	2202      	movne	r2, #2
 80120ac:	2201      	moveq	r2, #1
 80120ae:	6122      	str	r2, [r4, #16]
 80120b0:	b1d5      	cbz	r5, 80120e8 <__d2b+0x98>
 80120b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80120b6:	4405      	add	r5, r0
 80120b8:	f8c9 5000 	str.w	r5, [r9]
 80120bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80120c0:	f8c8 0000 	str.w	r0, [r8]
 80120c4:	4620      	mov	r0, r4
 80120c6:	b003      	add	sp, #12
 80120c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80120cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80120d0:	e7d5      	b.n	801207e <__d2b+0x2e>
 80120d2:	6161      	str	r1, [r4, #20]
 80120d4:	e7e5      	b.n	80120a2 <__d2b+0x52>
 80120d6:	a801      	add	r0, sp, #4
 80120d8:	f7ff fd5a 	bl	8011b90 <__lo0bits>
 80120dc:	9b01      	ldr	r3, [sp, #4]
 80120de:	6163      	str	r3, [r4, #20]
 80120e0:	2201      	movs	r2, #1
 80120e2:	6122      	str	r2, [r4, #16]
 80120e4:	3020      	adds	r0, #32
 80120e6:	e7e3      	b.n	80120b0 <__d2b+0x60>
 80120e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80120ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80120f0:	f8c9 0000 	str.w	r0, [r9]
 80120f4:	6918      	ldr	r0, [r3, #16]
 80120f6:	f7ff fd2b 	bl	8011b50 <__hi0bits>
 80120fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80120fe:	e7df      	b.n	80120c0 <__d2b+0x70>
 8012100:	080131bf 	.word	0x080131bf
 8012104:	080131d0 	.word	0x080131d0

08012108 <_calloc_r>:
 8012108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801210a:	fba1 2402 	umull	r2, r4, r1, r2
 801210e:	b94c      	cbnz	r4, 8012124 <_calloc_r+0x1c>
 8012110:	4611      	mov	r1, r2
 8012112:	9201      	str	r2, [sp, #4]
 8012114:	f7fd fd9c 	bl	800fc50 <_malloc_r>
 8012118:	9a01      	ldr	r2, [sp, #4]
 801211a:	4605      	mov	r5, r0
 801211c:	b930      	cbnz	r0, 801212c <_calloc_r+0x24>
 801211e:	4628      	mov	r0, r5
 8012120:	b003      	add	sp, #12
 8012122:	bd30      	pop	{r4, r5, pc}
 8012124:	220c      	movs	r2, #12
 8012126:	6002      	str	r2, [r0, #0]
 8012128:	2500      	movs	r5, #0
 801212a:	e7f8      	b.n	801211e <_calloc_r+0x16>
 801212c:	4621      	mov	r1, r4
 801212e:	f7fd fd66 	bl	800fbfe <memset>
 8012132:	e7f4      	b.n	801211e <_calloc_r+0x16>

08012134 <_free_r>:
 8012134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012136:	2900      	cmp	r1, #0
 8012138:	d044      	beq.n	80121c4 <_free_r+0x90>
 801213a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801213e:	9001      	str	r0, [sp, #4]
 8012140:	2b00      	cmp	r3, #0
 8012142:	f1a1 0404 	sub.w	r4, r1, #4
 8012146:	bfb8      	it	lt
 8012148:	18e4      	addlt	r4, r4, r3
 801214a:	f7ff fc4d 	bl	80119e8 <__malloc_lock>
 801214e:	4a1e      	ldr	r2, [pc, #120]	; (80121c8 <_free_r+0x94>)
 8012150:	9801      	ldr	r0, [sp, #4]
 8012152:	6813      	ldr	r3, [r2, #0]
 8012154:	b933      	cbnz	r3, 8012164 <_free_r+0x30>
 8012156:	6063      	str	r3, [r4, #4]
 8012158:	6014      	str	r4, [r2, #0]
 801215a:	b003      	add	sp, #12
 801215c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012160:	f7ff bc48 	b.w	80119f4 <__malloc_unlock>
 8012164:	42a3      	cmp	r3, r4
 8012166:	d908      	bls.n	801217a <_free_r+0x46>
 8012168:	6825      	ldr	r5, [r4, #0]
 801216a:	1961      	adds	r1, r4, r5
 801216c:	428b      	cmp	r3, r1
 801216e:	bf01      	itttt	eq
 8012170:	6819      	ldreq	r1, [r3, #0]
 8012172:	685b      	ldreq	r3, [r3, #4]
 8012174:	1949      	addeq	r1, r1, r5
 8012176:	6021      	streq	r1, [r4, #0]
 8012178:	e7ed      	b.n	8012156 <_free_r+0x22>
 801217a:	461a      	mov	r2, r3
 801217c:	685b      	ldr	r3, [r3, #4]
 801217e:	b10b      	cbz	r3, 8012184 <_free_r+0x50>
 8012180:	42a3      	cmp	r3, r4
 8012182:	d9fa      	bls.n	801217a <_free_r+0x46>
 8012184:	6811      	ldr	r1, [r2, #0]
 8012186:	1855      	adds	r5, r2, r1
 8012188:	42a5      	cmp	r5, r4
 801218a:	d10b      	bne.n	80121a4 <_free_r+0x70>
 801218c:	6824      	ldr	r4, [r4, #0]
 801218e:	4421      	add	r1, r4
 8012190:	1854      	adds	r4, r2, r1
 8012192:	42a3      	cmp	r3, r4
 8012194:	6011      	str	r1, [r2, #0]
 8012196:	d1e0      	bne.n	801215a <_free_r+0x26>
 8012198:	681c      	ldr	r4, [r3, #0]
 801219a:	685b      	ldr	r3, [r3, #4]
 801219c:	6053      	str	r3, [r2, #4]
 801219e:	4421      	add	r1, r4
 80121a0:	6011      	str	r1, [r2, #0]
 80121a2:	e7da      	b.n	801215a <_free_r+0x26>
 80121a4:	d902      	bls.n	80121ac <_free_r+0x78>
 80121a6:	230c      	movs	r3, #12
 80121a8:	6003      	str	r3, [r0, #0]
 80121aa:	e7d6      	b.n	801215a <_free_r+0x26>
 80121ac:	6825      	ldr	r5, [r4, #0]
 80121ae:	1961      	adds	r1, r4, r5
 80121b0:	428b      	cmp	r3, r1
 80121b2:	bf04      	itt	eq
 80121b4:	6819      	ldreq	r1, [r3, #0]
 80121b6:	685b      	ldreq	r3, [r3, #4]
 80121b8:	6063      	str	r3, [r4, #4]
 80121ba:	bf04      	itt	eq
 80121bc:	1949      	addeq	r1, r1, r5
 80121be:	6021      	streq	r1, [r4, #0]
 80121c0:	6054      	str	r4, [r2, #4]
 80121c2:	e7ca      	b.n	801215a <_free_r+0x26>
 80121c4:	b003      	add	sp, #12
 80121c6:	bd30      	pop	{r4, r5, pc}
 80121c8:	20005700 	.word	0x20005700

080121cc <__sfputc_r>:
 80121cc:	6893      	ldr	r3, [r2, #8]
 80121ce:	3b01      	subs	r3, #1
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	b410      	push	{r4}
 80121d4:	6093      	str	r3, [r2, #8]
 80121d6:	da08      	bge.n	80121ea <__sfputc_r+0x1e>
 80121d8:	6994      	ldr	r4, [r2, #24]
 80121da:	42a3      	cmp	r3, r4
 80121dc:	db01      	blt.n	80121e2 <__sfputc_r+0x16>
 80121de:	290a      	cmp	r1, #10
 80121e0:	d103      	bne.n	80121ea <__sfputc_r+0x1e>
 80121e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80121e6:	f7fe bb5d 	b.w	80108a4 <__swbuf_r>
 80121ea:	6813      	ldr	r3, [r2, #0]
 80121ec:	1c58      	adds	r0, r3, #1
 80121ee:	6010      	str	r0, [r2, #0]
 80121f0:	7019      	strb	r1, [r3, #0]
 80121f2:	4608      	mov	r0, r1
 80121f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80121f8:	4770      	bx	lr

080121fa <__sfputs_r>:
 80121fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121fc:	4606      	mov	r6, r0
 80121fe:	460f      	mov	r7, r1
 8012200:	4614      	mov	r4, r2
 8012202:	18d5      	adds	r5, r2, r3
 8012204:	42ac      	cmp	r4, r5
 8012206:	d101      	bne.n	801220c <__sfputs_r+0x12>
 8012208:	2000      	movs	r0, #0
 801220a:	e007      	b.n	801221c <__sfputs_r+0x22>
 801220c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012210:	463a      	mov	r2, r7
 8012212:	4630      	mov	r0, r6
 8012214:	f7ff ffda 	bl	80121cc <__sfputc_r>
 8012218:	1c43      	adds	r3, r0, #1
 801221a:	d1f3      	bne.n	8012204 <__sfputs_r+0xa>
 801221c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012220 <_vfiprintf_r>:
 8012220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012224:	460d      	mov	r5, r1
 8012226:	b09d      	sub	sp, #116	; 0x74
 8012228:	4614      	mov	r4, r2
 801222a:	4698      	mov	r8, r3
 801222c:	4606      	mov	r6, r0
 801222e:	b118      	cbz	r0, 8012238 <_vfiprintf_r+0x18>
 8012230:	6983      	ldr	r3, [r0, #24]
 8012232:	b90b      	cbnz	r3, 8012238 <_vfiprintf_r+0x18>
 8012234:	f7fd fc10 	bl	800fa58 <__sinit>
 8012238:	4b89      	ldr	r3, [pc, #548]	; (8012460 <_vfiprintf_r+0x240>)
 801223a:	429d      	cmp	r5, r3
 801223c:	d11b      	bne.n	8012276 <_vfiprintf_r+0x56>
 801223e:	6875      	ldr	r5, [r6, #4]
 8012240:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012242:	07d9      	lsls	r1, r3, #31
 8012244:	d405      	bmi.n	8012252 <_vfiprintf_r+0x32>
 8012246:	89ab      	ldrh	r3, [r5, #12]
 8012248:	059a      	lsls	r2, r3, #22
 801224a:	d402      	bmi.n	8012252 <_vfiprintf_r+0x32>
 801224c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801224e:	f7fd fcc6 	bl	800fbde <__retarget_lock_acquire_recursive>
 8012252:	89ab      	ldrh	r3, [r5, #12]
 8012254:	071b      	lsls	r3, r3, #28
 8012256:	d501      	bpl.n	801225c <_vfiprintf_r+0x3c>
 8012258:	692b      	ldr	r3, [r5, #16]
 801225a:	b9eb      	cbnz	r3, 8012298 <_vfiprintf_r+0x78>
 801225c:	4629      	mov	r1, r5
 801225e:	4630      	mov	r0, r6
 8012260:	f7fe fb84 	bl	801096c <__swsetup_r>
 8012264:	b1c0      	cbz	r0, 8012298 <_vfiprintf_r+0x78>
 8012266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012268:	07dc      	lsls	r4, r3, #31
 801226a:	d50e      	bpl.n	801228a <_vfiprintf_r+0x6a>
 801226c:	f04f 30ff 	mov.w	r0, #4294967295
 8012270:	b01d      	add	sp, #116	; 0x74
 8012272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012276:	4b7b      	ldr	r3, [pc, #492]	; (8012464 <_vfiprintf_r+0x244>)
 8012278:	429d      	cmp	r5, r3
 801227a:	d101      	bne.n	8012280 <_vfiprintf_r+0x60>
 801227c:	68b5      	ldr	r5, [r6, #8]
 801227e:	e7df      	b.n	8012240 <_vfiprintf_r+0x20>
 8012280:	4b79      	ldr	r3, [pc, #484]	; (8012468 <_vfiprintf_r+0x248>)
 8012282:	429d      	cmp	r5, r3
 8012284:	bf08      	it	eq
 8012286:	68f5      	ldreq	r5, [r6, #12]
 8012288:	e7da      	b.n	8012240 <_vfiprintf_r+0x20>
 801228a:	89ab      	ldrh	r3, [r5, #12]
 801228c:	0598      	lsls	r0, r3, #22
 801228e:	d4ed      	bmi.n	801226c <_vfiprintf_r+0x4c>
 8012290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012292:	f7fd fca5 	bl	800fbe0 <__retarget_lock_release_recursive>
 8012296:	e7e9      	b.n	801226c <_vfiprintf_r+0x4c>
 8012298:	2300      	movs	r3, #0
 801229a:	9309      	str	r3, [sp, #36]	; 0x24
 801229c:	2320      	movs	r3, #32
 801229e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80122a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80122a6:	2330      	movs	r3, #48	; 0x30
 80122a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801246c <_vfiprintf_r+0x24c>
 80122ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80122b0:	f04f 0901 	mov.w	r9, #1
 80122b4:	4623      	mov	r3, r4
 80122b6:	469a      	mov	sl, r3
 80122b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80122bc:	b10a      	cbz	r2, 80122c2 <_vfiprintf_r+0xa2>
 80122be:	2a25      	cmp	r2, #37	; 0x25
 80122c0:	d1f9      	bne.n	80122b6 <_vfiprintf_r+0x96>
 80122c2:	ebba 0b04 	subs.w	fp, sl, r4
 80122c6:	d00b      	beq.n	80122e0 <_vfiprintf_r+0xc0>
 80122c8:	465b      	mov	r3, fp
 80122ca:	4622      	mov	r2, r4
 80122cc:	4629      	mov	r1, r5
 80122ce:	4630      	mov	r0, r6
 80122d0:	f7ff ff93 	bl	80121fa <__sfputs_r>
 80122d4:	3001      	adds	r0, #1
 80122d6:	f000 80aa 	beq.w	801242e <_vfiprintf_r+0x20e>
 80122da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80122dc:	445a      	add	r2, fp
 80122de:	9209      	str	r2, [sp, #36]	; 0x24
 80122e0:	f89a 3000 	ldrb.w	r3, [sl]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	f000 80a2 	beq.w	801242e <_vfiprintf_r+0x20e>
 80122ea:	2300      	movs	r3, #0
 80122ec:	f04f 32ff 	mov.w	r2, #4294967295
 80122f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80122f4:	f10a 0a01 	add.w	sl, sl, #1
 80122f8:	9304      	str	r3, [sp, #16]
 80122fa:	9307      	str	r3, [sp, #28]
 80122fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012300:	931a      	str	r3, [sp, #104]	; 0x68
 8012302:	4654      	mov	r4, sl
 8012304:	2205      	movs	r2, #5
 8012306:	f814 1b01 	ldrb.w	r1, [r4], #1
 801230a:	4858      	ldr	r0, [pc, #352]	; (801246c <_vfiprintf_r+0x24c>)
 801230c:	f7ed ff68 	bl	80001e0 <memchr>
 8012310:	9a04      	ldr	r2, [sp, #16]
 8012312:	b9d8      	cbnz	r0, 801234c <_vfiprintf_r+0x12c>
 8012314:	06d1      	lsls	r1, r2, #27
 8012316:	bf44      	itt	mi
 8012318:	2320      	movmi	r3, #32
 801231a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801231e:	0713      	lsls	r3, r2, #28
 8012320:	bf44      	itt	mi
 8012322:	232b      	movmi	r3, #43	; 0x2b
 8012324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012328:	f89a 3000 	ldrb.w	r3, [sl]
 801232c:	2b2a      	cmp	r3, #42	; 0x2a
 801232e:	d015      	beq.n	801235c <_vfiprintf_r+0x13c>
 8012330:	9a07      	ldr	r2, [sp, #28]
 8012332:	4654      	mov	r4, sl
 8012334:	2000      	movs	r0, #0
 8012336:	f04f 0c0a 	mov.w	ip, #10
 801233a:	4621      	mov	r1, r4
 801233c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012340:	3b30      	subs	r3, #48	; 0x30
 8012342:	2b09      	cmp	r3, #9
 8012344:	d94e      	bls.n	80123e4 <_vfiprintf_r+0x1c4>
 8012346:	b1b0      	cbz	r0, 8012376 <_vfiprintf_r+0x156>
 8012348:	9207      	str	r2, [sp, #28]
 801234a:	e014      	b.n	8012376 <_vfiprintf_r+0x156>
 801234c:	eba0 0308 	sub.w	r3, r0, r8
 8012350:	fa09 f303 	lsl.w	r3, r9, r3
 8012354:	4313      	orrs	r3, r2
 8012356:	9304      	str	r3, [sp, #16]
 8012358:	46a2      	mov	sl, r4
 801235a:	e7d2      	b.n	8012302 <_vfiprintf_r+0xe2>
 801235c:	9b03      	ldr	r3, [sp, #12]
 801235e:	1d19      	adds	r1, r3, #4
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	9103      	str	r1, [sp, #12]
 8012364:	2b00      	cmp	r3, #0
 8012366:	bfbb      	ittet	lt
 8012368:	425b      	neglt	r3, r3
 801236a:	f042 0202 	orrlt.w	r2, r2, #2
 801236e:	9307      	strge	r3, [sp, #28]
 8012370:	9307      	strlt	r3, [sp, #28]
 8012372:	bfb8      	it	lt
 8012374:	9204      	strlt	r2, [sp, #16]
 8012376:	7823      	ldrb	r3, [r4, #0]
 8012378:	2b2e      	cmp	r3, #46	; 0x2e
 801237a:	d10c      	bne.n	8012396 <_vfiprintf_r+0x176>
 801237c:	7863      	ldrb	r3, [r4, #1]
 801237e:	2b2a      	cmp	r3, #42	; 0x2a
 8012380:	d135      	bne.n	80123ee <_vfiprintf_r+0x1ce>
 8012382:	9b03      	ldr	r3, [sp, #12]
 8012384:	1d1a      	adds	r2, r3, #4
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	9203      	str	r2, [sp, #12]
 801238a:	2b00      	cmp	r3, #0
 801238c:	bfb8      	it	lt
 801238e:	f04f 33ff 	movlt.w	r3, #4294967295
 8012392:	3402      	adds	r4, #2
 8012394:	9305      	str	r3, [sp, #20]
 8012396:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801247c <_vfiprintf_r+0x25c>
 801239a:	7821      	ldrb	r1, [r4, #0]
 801239c:	2203      	movs	r2, #3
 801239e:	4650      	mov	r0, sl
 80123a0:	f7ed ff1e 	bl	80001e0 <memchr>
 80123a4:	b140      	cbz	r0, 80123b8 <_vfiprintf_r+0x198>
 80123a6:	2340      	movs	r3, #64	; 0x40
 80123a8:	eba0 000a 	sub.w	r0, r0, sl
 80123ac:	fa03 f000 	lsl.w	r0, r3, r0
 80123b0:	9b04      	ldr	r3, [sp, #16]
 80123b2:	4303      	orrs	r3, r0
 80123b4:	3401      	adds	r4, #1
 80123b6:	9304      	str	r3, [sp, #16]
 80123b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123bc:	482c      	ldr	r0, [pc, #176]	; (8012470 <_vfiprintf_r+0x250>)
 80123be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80123c2:	2206      	movs	r2, #6
 80123c4:	f7ed ff0c 	bl	80001e0 <memchr>
 80123c8:	2800      	cmp	r0, #0
 80123ca:	d03f      	beq.n	801244c <_vfiprintf_r+0x22c>
 80123cc:	4b29      	ldr	r3, [pc, #164]	; (8012474 <_vfiprintf_r+0x254>)
 80123ce:	bb1b      	cbnz	r3, 8012418 <_vfiprintf_r+0x1f8>
 80123d0:	9b03      	ldr	r3, [sp, #12]
 80123d2:	3307      	adds	r3, #7
 80123d4:	f023 0307 	bic.w	r3, r3, #7
 80123d8:	3308      	adds	r3, #8
 80123da:	9303      	str	r3, [sp, #12]
 80123dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123de:	443b      	add	r3, r7
 80123e0:	9309      	str	r3, [sp, #36]	; 0x24
 80123e2:	e767      	b.n	80122b4 <_vfiprintf_r+0x94>
 80123e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80123e8:	460c      	mov	r4, r1
 80123ea:	2001      	movs	r0, #1
 80123ec:	e7a5      	b.n	801233a <_vfiprintf_r+0x11a>
 80123ee:	2300      	movs	r3, #0
 80123f0:	3401      	adds	r4, #1
 80123f2:	9305      	str	r3, [sp, #20]
 80123f4:	4619      	mov	r1, r3
 80123f6:	f04f 0c0a 	mov.w	ip, #10
 80123fa:	4620      	mov	r0, r4
 80123fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012400:	3a30      	subs	r2, #48	; 0x30
 8012402:	2a09      	cmp	r2, #9
 8012404:	d903      	bls.n	801240e <_vfiprintf_r+0x1ee>
 8012406:	2b00      	cmp	r3, #0
 8012408:	d0c5      	beq.n	8012396 <_vfiprintf_r+0x176>
 801240a:	9105      	str	r1, [sp, #20]
 801240c:	e7c3      	b.n	8012396 <_vfiprintf_r+0x176>
 801240e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012412:	4604      	mov	r4, r0
 8012414:	2301      	movs	r3, #1
 8012416:	e7f0      	b.n	80123fa <_vfiprintf_r+0x1da>
 8012418:	ab03      	add	r3, sp, #12
 801241a:	9300      	str	r3, [sp, #0]
 801241c:	462a      	mov	r2, r5
 801241e:	4b16      	ldr	r3, [pc, #88]	; (8012478 <_vfiprintf_r+0x258>)
 8012420:	a904      	add	r1, sp, #16
 8012422:	4630      	mov	r0, r6
 8012424:	f7fd fd28 	bl	800fe78 <_printf_float>
 8012428:	4607      	mov	r7, r0
 801242a:	1c78      	adds	r0, r7, #1
 801242c:	d1d6      	bne.n	80123dc <_vfiprintf_r+0x1bc>
 801242e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012430:	07d9      	lsls	r1, r3, #31
 8012432:	d405      	bmi.n	8012440 <_vfiprintf_r+0x220>
 8012434:	89ab      	ldrh	r3, [r5, #12]
 8012436:	059a      	lsls	r2, r3, #22
 8012438:	d402      	bmi.n	8012440 <_vfiprintf_r+0x220>
 801243a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801243c:	f7fd fbd0 	bl	800fbe0 <__retarget_lock_release_recursive>
 8012440:	89ab      	ldrh	r3, [r5, #12]
 8012442:	065b      	lsls	r3, r3, #25
 8012444:	f53f af12 	bmi.w	801226c <_vfiprintf_r+0x4c>
 8012448:	9809      	ldr	r0, [sp, #36]	; 0x24
 801244a:	e711      	b.n	8012270 <_vfiprintf_r+0x50>
 801244c:	ab03      	add	r3, sp, #12
 801244e:	9300      	str	r3, [sp, #0]
 8012450:	462a      	mov	r2, r5
 8012452:	4b09      	ldr	r3, [pc, #36]	; (8012478 <_vfiprintf_r+0x258>)
 8012454:	a904      	add	r1, sp, #16
 8012456:	4630      	mov	r0, r6
 8012458:	f7fd ffb2 	bl	80103c0 <_printf_i>
 801245c:	e7e4      	b.n	8012428 <_vfiprintf_r+0x208>
 801245e:	bf00      	nop
 8012460:	080130c8 	.word	0x080130c8
 8012464:	080130e8 	.word	0x080130e8
 8012468:	080130a8 	.word	0x080130a8
 801246c:	0801332c 	.word	0x0801332c
 8012470:	08013336 	.word	0x08013336
 8012474:	0800fe79 	.word	0x0800fe79
 8012478:	080121fb 	.word	0x080121fb
 801247c:	08013332 	.word	0x08013332

08012480 <_read_r>:
 8012480:	b538      	push	{r3, r4, r5, lr}
 8012482:	4d07      	ldr	r5, [pc, #28]	; (80124a0 <_read_r+0x20>)
 8012484:	4604      	mov	r4, r0
 8012486:	4608      	mov	r0, r1
 8012488:	4611      	mov	r1, r2
 801248a:	2200      	movs	r2, #0
 801248c:	602a      	str	r2, [r5, #0]
 801248e:	461a      	mov	r2, r3
 8012490:	f7f0 fc6e 	bl	8002d70 <_read>
 8012494:	1c43      	adds	r3, r0, #1
 8012496:	d102      	bne.n	801249e <_read_r+0x1e>
 8012498:	682b      	ldr	r3, [r5, #0]
 801249a:	b103      	cbz	r3, 801249e <_read_r+0x1e>
 801249c:	6023      	str	r3, [r4, #0]
 801249e:	bd38      	pop	{r3, r4, r5, pc}
 80124a0:	20005708 	.word	0x20005708

080124a4 <__assert_func>:
 80124a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80124a6:	4614      	mov	r4, r2
 80124a8:	461a      	mov	r2, r3
 80124aa:	4b09      	ldr	r3, [pc, #36]	; (80124d0 <__assert_func+0x2c>)
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	4605      	mov	r5, r0
 80124b0:	68d8      	ldr	r0, [r3, #12]
 80124b2:	b14c      	cbz	r4, 80124c8 <__assert_func+0x24>
 80124b4:	4b07      	ldr	r3, [pc, #28]	; (80124d4 <__assert_func+0x30>)
 80124b6:	9100      	str	r1, [sp, #0]
 80124b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80124bc:	4906      	ldr	r1, [pc, #24]	; (80124d8 <__assert_func+0x34>)
 80124be:	462b      	mov	r3, r5
 80124c0:	f000 f80e 	bl	80124e0 <fiprintf>
 80124c4:	f000 f85f 	bl	8012586 <abort>
 80124c8:	4b04      	ldr	r3, [pc, #16]	; (80124dc <__assert_func+0x38>)
 80124ca:	461c      	mov	r4, r3
 80124cc:	e7f3      	b.n	80124b6 <__assert_func+0x12>
 80124ce:	bf00      	nop
 80124d0:	20000018 	.word	0x20000018
 80124d4:	0801333d 	.word	0x0801333d
 80124d8:	0801334a 	.word	0x0801334a
 80124dc:	08013378 	.word	0x08013378

080124e0 <fiprintf>:
 80124e0:	b40e      	push	{r1, r2, r3}
 80124e2:	b503      	push	{r0, r1, lr}
 80124e4:	4601      	mov	r1, r0
 80124e6:	ab03      	add	r3, sp, #12
 80124e8:	4805      	ldr	r0, [pc, #20]	; (8012500 <fiprintf+0x20>)
 80124ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80124ee:	6800      	ldr	r0, [r0, #0]
 80124f0:	9301      	str	r3, [sp, #4]
 80124f2:	f7ff fe95 	bl	8012220 <_vfiprintf_r>
 80124f6:	b002      	add	sp, #8
 80124f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80124fc:	b003      	add	sp, #12
 80124fe:	4770      	bx	lr
 8012500:	20000018 	.word	0x20000018

08012504 <_fstat_r>:
 8012504:	b538      	push	{r3, r4, r5, lr}
 8012506:	4d07      	ldr	r5, [pc, #28]	; (8012524 <_fstat_r+0x20>)
 8012508:	2300      	movs	r3, #0
 801250a:	4604      	mov	r4, r0
 801250c:	4608      	mov	r0, r1
 801250e:	4611      	mov	r1, r2
 8012510:	602b      	str	r3, [r5, #0]
 8012512:	f7f0 fc72 	bl	8002dfa <_fstat>
 8012516:	1c43      	adds	r3, r0, #1
 8012518:	d102      	bne.n	8012520 <_fstat_r+0x1c>
 801251a:	682b      	ldr	r3, [r5, #0]
 801251c:	b103      	cbz	r3, 8012520 <_fstat_r+0x1c>
 801251e:	6023      	str	r3, [r4, #0]
 8012520:	bd38      	pop	{r3, r4, r5, pc}
 8012522:	bf00      	nop
 8012524:	20005708 	.word	0x20005708

08012528 <_isatty_r>:
 8012528:	b538      	push	{r3, r4, r5, lr}
 801252a:	4d06      	ldr	r5, [pc, #24]	; (8012544 <_isatty_r+0x1c>)
 801252c:	2300      	movs	r3, #0
 801252e:	4604      	mov	r4, r0
 8012530:	4608      	mov	r0, r1
 8012532:	602b      	str	r3, [r5, #0]
 8012534:	f7f0 fc71 	bl	8002e1a <_isatty>
 8012538:	1c43      	adds	r3, r0, #1
 801253a:	d102      	bne.n	8012542 <_isatty_r+0x1a>
 801253c:	682b      	ldr	r3, [r5, #0]
 801253e:	b103      	cbz	r3, 8012542 <_isatty_r+0x1a>
 8012540:	6023      	str	r3, [r4, #0]
 8012542:	bd38      	pop	{r3, r4, r5, pc}
 8012544:	20005708 	.word	0x20005708

08012548 <__ascii_mbtowc>:
 8012548:	b082      	sub	sp, #8
 801254a:	b901      	cbnz	r1, 801254e <__ascii_mbtowc+0x6>
 801254c:	a901      	add	r1, sp, #4
 801254e:	b142      	cbz	r2, 8012562 <__ascii_mbtowc+0x1a>
 8012550:	b14b      	cbz	r3, 8012566 <__ascii_mbtowc+0x1e>
 8012552:	7813      	ldrb	r3, [r2, #0]
 8012554:	600b      	str	r3, [r1, #0]
 8012556:	7812      	ldrb	r2, [r2, #0]
 8012558:	1e10      	subs	r0, r2, #0
 801255a:	bf18      	it	ne
 801255c:	2001      	movne	r0, #1
 801255e:	b002      	add	sp, #8
 8012560:	4770      	bx	lr
 8012562:	4610      	mov	r0, r2
 8012564:	e7fb      	b.n	801255e <__ascii_mbtowc+0x16>
 8012566:	f06f 0001 	mvn.w	r0, #1
 801256a:	e7f8      	b.n	801255e <__ascii_mbtowc+0x16>

0801256c <__ascii_wctomb>:
 801256c:	b149      	cbz	r1, 8012582 <__ascii_wctomb+0x16>
 801256e:	2aff      	cmp	r2, #255	; 0xff
 8012570:	bf85      	ittet	hi
 8012572:	238a      	movhi	r3, #138	; 0x8a
 8012574:	6003      	strhi	r3, [r0, #0]
 8012576:	700a      	strbls	r2, [r1, #0]
 8012578:	f04f 30ff 	movhi.w	r0, #4294967295
 801257c:	bf98      	it	ls
 801257e:	2001      	movls	r0, #1
 8012580:	4770      	bx	lr
 8012582:	4608      	mov	r0, r1
 8012584:	4770      	bx	lr

08012586 <abort>:
 8012586:	b508      	push	{r3, lr}
 8012588:	2006      	movs	r0, #6
 801258a:	f000 f82b 	bl	80125e4 <raise>
 801258e:	2001      	movs	r0, #1
 8012590:	f7f0 fbe4 	bl	8002d5c <_exit>

08012594 <_raise_r>:
 8012594:	291f      	cmp	r1, #31
 8012596:	b538      	push	{r3, r4, r5, lr}
 8012598:	4604      	mov	r4, r0
 801259a:	460d      	mov	r5, r1
 801259c:	d904      	bls.n	80125a8 <_raise_r+0x14>
 801259e:	2316      	movs	r3, #22
 80125a0:	6003      	str	r3, [r0, #0]
 80125a2:	f04f 30ff 	mov.w	r0, #4294967295
 80125a6:	bd38      	pop	{r3, r4, r5, pc}
 80125a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80125aa:	b112      	cbz	r2, 80125b2 <_raise_r+0x1e>
 80125ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80125b0:	b94b      	cbnz	r3, 80125c6 <_raise_r+0x32>
 80125b2:	4620      	mov	r0, r4
 80125b4:	f000 f830 	bl	8012618 <_getpid_r>
 80125b8:	462a      	mov	r2, r5
 80125ba:	4601      	mov	r1, r0
 80125bc:	4620      	mov	r0, r4
 80125be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125c2:	f000 b817 	b.w	80125f4 <_kill_r>
 80125c6:	2b01      	cmp	r3, #1
 80125c8:	d00a      	beq.n	80125e0 <_raise_r+0x4c>
 80125ca:	1c59      	adds	r1, r3, #1
 80125cc:	d103      	bne.n	80125d6 <_raise_r+0x42>
 80125ce:	2316      	movs	r3, #22
 80125d0:	6003      	str	r3, [r0, #0]
 80125d2:	2001      	movs	r0, #1
 80125d4:	e7e7      	b.n	80125a6 <_raise_r+0x12>
 80125d6:	2400      	movs	r4, #0
 80125d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80125dc:	4628      	mov	r0, r5
 80125de:	4798      	blx	r3
 80125e0:	2000      	movs	r0, #0
 80125e2:	e7e0      	b.n	80125a6 <_raise_r+0x12>

080125e4 <raise>:
 80125e4:	4b02      	ldr	r3, [pc, #8]	; (80125f0 <raise+0xc>)
 80125e6:	4601      	mov	r1, r0
 80125e8:	6818      	ldr	r0, [r3, #0]
 80125ea:	f7ff bfd3 	b.w	8012594 <_raise_r>
 80125ee:	bf00      	nop
 80125f0:	20000018 	.word	0x20000018

080125f4 <_kill_r>:
 80125f4:	b538      	push	{r3, r4, r5, lr}
 80125f6:	4d07      	ldr	r5, [pc, #28]	; (8012614 <_kill_r+0x20>)
 80125f8:	2300      	movs	r3, #0
 80125fa:	4604      	mov	r4, r0
 80125fc:	4608      	mov	r0, r1
 80125fe:	4611      	mov	r1, r2
 8012600:	602b      	str	r3, [r5, #0]
 8012602:	f7f0 fb9b 	bl	8002d3c <_kill>
 8012606:	1c43      	adds	r3, r0, #1
 8012608:	d102      	bne.n	8012610 <_kill_r+0x1c>
 801260a:	682b      	ldr	r3, [r5, #0]
 801260c:	b103      	cbz	r3, 8012610 <_kill_r+0x1c>
 801260e:	6023      	str	r3, [r4, #0]
 8012610:	bd38      	pop	{r3, r4, r5, pc}
 8012612:	bf00      	nop
 8012614:	20005708 	.word	0x20005708

08012618 <_getpid_r>:
 8012618:	f7f0 bb88 	b.w	8002d2c <_getpid>

0801261c <_init>:
 801261c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801261e:	bf00      	nop
 8012620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012622:	bc08      	pop	{r3}
 8012624:	469e      	mov	lr, r3
 8012626:	4770      	bx	lr

08012628 <_fini>:
 8012628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801262a:	bf00      	nop
 801262c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801262e:	bc08      	pop	{r3}
 8012630:	469e      	mov	lr, r3
 8012632:	4770      	bx	lr
