// Seed: 534678952
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd0,
    parameter id_6 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  inout wire _id_6;
  input wire _id_5;
  output logic [7:0] id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[id_5/1 : 1*-1'b0] = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  parameter id_7 = 1;
  wire id_8;
  ;
  assign #(id_3) id_4[1===id_6] = id_3;
endmodule
