Classic Timing Analyzer report for 4823_asgn_p5
Fri Oct  9 17:08:04 2015
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.973 ns   ; a    ; y1 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.973 ns       ; a    ; y1 ;
; N/A   ; None              ; 11.766 ns       ; a    ; y2 ;
; N/A   ; None              ; 11.752 ns       ; a    ; y0 ;
; N/A   ; None              ; 11.479 ns       ; a    ; y3 ;
; N/A   ; None              ; 11.323 ns       ; x2   ; y0 ;
; N/A   ; None              ; 11.235 ns       ; x2   ; y1 ;
; N/A   ; None              ; 11.176 ns       ; x2   ; z  ;
; N/A   ; None              ; 11.041 ns       ; x2   ; y3 ;
; N/A   ; None              ; 10.931 ns       ; x2   ; y2 ;
; N/A   ; None              ; 7.966 ns        ; x0   ; y0 ;
; N/A   ; None              ; 7.916 ns        ; x1   ; y0 ;
; N/A   ; None              ; 7.618 ns        ; b    ; y1 ;
; N/A   ; None              ; 7.530 ns        ; x3   ; y1 ;
; N/A   ; None              ; 7.491 ns        ; x3   ; y0 ;
; N/A   ; None              ; 7.326 ns        ; x0   ; y1 ;
; N/A   ; None              ; 7.304 ns        ; x1   ; y2 ;
; N/A   ; None              ; 7.301 ns        ; x0   ; y2 ;
; N/A   ; None              ; 7.287 ns        ; x0   ; y3 ;
; N/A   ; None              ; 7.251 ns        ; x3   ; y2 ;
; N/A   ; None              ; 7.237 ns        ; x1   ; y3 ;
; N/A   ; None              ; 7.215 ns        ; x1   ; y1 ;
; N/A   ; None              ; 7.161 ns        ; x1   ; z  ;
; N/A   ; None              ; 7.063 ns        ; x3   ; z  ;
; N/A   ; None              ; 7.031 ns        ; x3   ; y3 ;
; N/A   ; None              ; 6.922 ns        ; b    ; y2 ;
; N/A   ; None              ; 6.915 ns        ; b    ; y0 ;
; N/A   ; None              ; 6.862 ns        ; x0   ; z  ;
; N/A   ; None              ; 6.811 ns        ; b    ; y3 ;
; N/A   ; None              ; 6.180 ns        ; b    ; z  ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Oct  9 17:08:03 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4823_asgn_p5 -c 4823_asgn_p5 --timing_analysis_only
Info: Longest tpd from source pin "a" to destination pin "y1" is 11.973 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_48; Fanout = 6; PIN Node = 'a'
    Info: 2: + IC(5.623 ns) + CELL(0.438 ns) = 6.911 ns; Loc. = LCCOMB_X17_Y4_N18; Fanout = 2; COMB Node = 'y1~407'
    Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 7.312 ns; Loc. = LCCOMB_X17_Y4_N28; Fanout = 1; COMB Node = 'y1~408'
    Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 7.709 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 1; COMB Node = 'y1~409'
    Info: 5: + IC(1.612 ns) + CELL(2.652 ns) = 11.973 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'y1'
    Info: Total cell delay = 4.240 ns ( 35.41 % )
    Info: Total interconnect delay = 7.733 ns ( 64.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Fri Oct  9 17:08:04 2015
    Info: Elapsed time: 00:00:01


