<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_dma.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_hal_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx_hal_def.h&quot;</code><br/>
<code>#include &quot;<a class="el" href="stm32f1xx__hal__dma__ex_8h_source.html">stm32f1xx_hal_dma_ex.h</a>&quot;</code><br/>
</div>
<p><a href="stm32f1xx__hal__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Configuration Structure definition.  <a href="structDMA__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____DMA__HandleTypeDef.html">__DMA_HandleTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA handle Structure definition.  <a href="struct____DMA__HandleTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Error__Code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Error__Code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Error__Code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Error__Code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Error__Code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Data__transfer__direction.html#gacb2cbf03ecae6804ae4a6f60a3e37c12">DMA_PERIPH_TO_MEMORY</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_DIR)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_MEM2MEM)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_PINC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Peripheral__incremented__mode.html#ga63e2aff2973d1a8f01d5d7b6e4894f39">DMA_PINC_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_MINC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Memory__incremented__mode.html#ga32625330516c188151743473fad97a33">DMA_MINC_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Peripheral__data__size.html#ga55b8c8f5ec95f10d26d6c5b1c9136730">DMA_PDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Peripheral__data__size.html#gac08bfd907442dba5358830b247135bcc">DMA_PDATAALIGN_HALFWORD</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_PSIZE_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_PSIZE_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_MSIZE_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Memory__data__size.html#ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_MSIZE_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__mode.html#ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_CIRC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Priority__level.html#ga0d1ed2bc9229ba3c953002bcf3a72130">DMA_PRIORITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Priority__level.html#gad6fbeee76fd4a02cbed64365bb4c1781">DMA_PRIORITY_MEDIUM</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_PL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_PL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Priority__level.html#gaed0542331a4d875d1d8d5b2878e9372c">DMA_PRIORITY_VERY_HIGH</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_PL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_TCIE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_HTIE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>&#160;&#160;&#160;((uint32_t)DMA_CCR_TEIE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c">DMA_FLAG_GL1</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06">DMA_FLAG_TC1</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606">DMA_FLAG_HT1</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008">DMA_FLAG_TE1</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc">DMA_FLAG_GL2</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0">DMA_FLAG_TC2</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba">DMA_FLAG_HT2</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3">DMA_FLAG_TE2</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b">DMA_FLAG_GL3</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7">DMA_FLAG_TC3</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4">DMA_FLAG_HT3</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339">DMA_FLAG_TE3</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2">DMA_FLAG_GL4</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074">DMA_FLAG_TC4</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1">DMA_FLAG_HT4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gab1bb20d71697de115b87319347216a26">DMA_FLAG_TE4</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e">DMA_FLAG_GL5</a>&#160;&#160;&#160;0x00010000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97">DMA_FLAG_TC5</a>&#160;&#160;&#160;0x00020000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">DMA_FLAG_HT5</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a">DMA_FLAG_TE5</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0">DMA_FLAG_GL6</a>&#160;&#160;&#160;0x00100000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131">DMA_FLAG_TC6</a>&#160;&#160;&#160;0x00200000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02">DMA_FLAG_HT6</a>&#160;&#160;&#160;0x00400000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad">DMA_FLAG_TE6</a>&#160;&#160;&#160;0x00800000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3">DMA_FLAG_GL7</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8">DMA_FLAG_TC7</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga8216565e4c640761fa93891006d43655">DMA_FLAG_HT7</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c">DMA_FLAG_TE7</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#gaadcee34f0999c8eafd37de2f69daa0ac">__HAL_DMA_RESET_HANDLE_STATE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;State = <a class="el" href="group/group__DMA__Exported__Types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset DMA handle state.  <a href="group/group__DMA__Exported__Macros.html#gaadcee34f0999c8eafd37de2f69daa0ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(__HANDLE__)&#160;&#160;&#160;(SET_BIT((__HANDLE__)-&gt;Instance-&gt;CCR, DMA_CCR_EN))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified DMA Channel.  <a href="group/group__DMA__Exported__Macros.html#ga93900b3ef3f87ef924eb887279a434b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(__HANDLE__)&#160;&#160;&#160;(CLEAR_BIT((__HANDLE__)-&gt;Instance-&gt;CCR, DMA_CCR_EN))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Channel.  <a href="group/group__DMA__Exported__Macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#ga2124233229c04ca90b790cd8cddfa98b">__HAL_DMA_ENABLE_IT</a>(__HANDLE__, __INTERRUPT__)&#160;&#160;&#160;(SET_BIT((__HANDLE__)-&gt;Instance-&gt;CCR, (__INTERRUPT__)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the specified DMA Channel interrupts.  <a href="group/group__DMA__Exported__Macros.html#ga2124233229c04ca90b790cd8cddfa98b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a>(__HANDLE__, __INTERRUPT__)&#160;&#160;&#160;(CLEAR_BIT((__HANDLE__)-&gt;Instance-&gt;CCR , (__INTERRUPT__)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Channel interrupts.  <a href="group/group__DMA__Exported__Macros.html#ga2867eab09398df2daac55c3f327654da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(__HANDLE__, __INTERRUPT__)&#160;&#160;&#160;((((__HANDLE__)-&gt;Instance-&gt;CCR &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified DMA Channel interrupt is enabled or not.  <a href="group/group__DMA__Exported__Macros.html#ga206f24e6bee4600515b9b6b1ec79365b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Macros.html#ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CNDTR)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of remaining data units in the current DMA Channel transfer.  <a href="group/group__DMA__Exported__Macros.html#ga082d691311bac96641dc35a17cfe8e63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(DIRECTION)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(SIZE)&#160;&#160;&#160;(((SIZE) &gt;= 0x1U) &amp;&amp; ((SIZE) &lt; 0x10000U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(SIZE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(SIZE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Private__Macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(PRIORITY)</td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct____DMA__HandleTypeDef.html">__DMA_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA handle Structure definition.  <a href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a> { <a class="el" href="group/group__DMA__Exported__Types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a> =  0x00U, 
<a class="el" href="group/group__DMA__Exported__Types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> =  0x01U, 
<a class="el" href="group/group__DMA__Exported__Types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a> =  0x02U, 
<a class="el" href="group/group__DMA__Exported__Types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a> =  0x03U
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA State structures definition.  <a href="group/group__DMA__Exported__Types.html#ga9c012af359987a240826f29073bbe463">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> { <a class="el" href="group/group__DMA__Exported__Types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a> =  0x00U, 
<a class="el" href="group/group__DMA__Exported__Types.html#ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</a> =  0x01U
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA Error Code structure definition.  <a href="group/group__DMA__Exported__Types.html#gaee3245eea8fa938edeb35a6c9596fd86">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> { <br/>
&#160;&#160;<a class="el" href="group/group__DMA__Exported__Types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a> =  0x00U, 
<a class="el" href="group/group__DMA__Exported__Types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a> =  0x01U, 
<a class="el" href="group/group__DMA__Exported__Types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a> =  0x02U, 
<a class="el" href="group/group__DMA__Exported__Types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a> =  0x03U, 
<br/>
&#160;&#160;<a class="el" href="group/group__DMA__Exported__Types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a> =  0x04U
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA Callback ID structure definition.  <a href="group/group__DMA__Exported__Types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DMA according to the specified parameters in the <a class="el" href="structDMA__InitTypeDef.html" title="DMA Configuration Structure definition.">DMA_InitTypeDef</a> and initialize the associated handle.  <a href="group/group__DMA__Exported__Functions__Group1.html#ga0fbcb690074233a03f2fa366dc22ff01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitialize the DMA peripheral.  <a href="group/group__DMA__Exported__Functions__Group1.html#ga7bb8587d642da11252a97f5c41c389ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the DMA Transfer.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga96fbd9c285135f558fd9283a57406330"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the DMA Transfer with interrupt enabled.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort the DMA Transfer.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga001f9fb04328a7460f9ff16908ff987c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Aborts the DMA Transfer in Interrupt mode.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga6677d7e614747341a58ffd7a048fd390"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga676b9606af3221a6b7bd7de264809fc7">HAL_DMA_PollForTransfer</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma, uint32_t CompleteLevel, uint32_t Timeout)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Polling for transfer complete.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga676b9606af3221a6b7bd7de264809fc7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles DMA interrupt request.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group/group__DMA__Exported__Types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID, void(*pCallback)(<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *_hdma))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register callbacks.  <a href="group/group__DMA__Exported__Functions__Group2.html#gaabec77de08a59c94f2c6265ce7ae8261"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group/group__DMA__Exported__Types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UnRegister callbacks.  <a href="group/group__DMA__Exported__Functions__Group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group/group__DMA__Exported__Types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the DMA hande state.  <a href="group/group__DMA__Exported__Functions__Group3.html#gaef09509c41da57dc118c8ffb9533ce3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__Exported__Functions__Group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the DMA error code.  <a href="group/group__DMA__Exported__Functions__Group3.html#gabc0735694a0dd08e352b796d7fa7634f"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of DMA HAL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__hal__dma_8h_source.html">stm32f1xx_hal_dma.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:43 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
