(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:04:27 MDT 2018
# Start time    : Tue Feb 12 11:04:01 +0000 2019
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/madd.o -MMD -MP -MFsrc/madd.d -MTsrc/madd.o -o src/madd.o ../src/madd.cpp -sds-hw madd madd.cpp -clkid 2 -sds-end -sds-hw mmult mmult.cpp -clkid 2 -sds-end -sds-sys-config standalone -sds-proc standalone -sds-pf zed
# Log file      : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/reports/sds_madd.log
# Journal file  : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/reports/sds_madd.jou
# Report file   : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/reports/sds_madd.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/vhls/madd/solution/syn/report/madd_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8257|  8257|  8257|  8257|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  8256|  8256|       258|          -|          -|    32|    no    |
        | + Loop 1.1  |   256|   256|         8|          -|          -|    32|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     66|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    390|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     77|
|Register         |        -|      -|     145|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     350|    533|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |madd_fadd_32ns_32bkb_U1  |madd_fadd_32ns_32bkb  |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_117_p2        |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_145_p2        |     +    |      0|  0|  15|           6|           1|
    |sum_fu_151_p2        |     +    |      0|  0|  14|          10|          10|
    |exitcond1_fu_111_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_139_p2   |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  66|          34|          26|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |C_WEN_A    |   9|          2|    4|          8|
    |ap_NS_fsm  |  50|         11|    1|         11|
    |i_reg_85   |   9|          2|    6|         12|
    |j_reg_96   |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  77|         17|   17|         43|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_load_reg_198    |  32|   0|   32|          0|
    |B_load_reg_203    |  32|   0|   32|          0|
    |ap_CS_fsm         |  10|   0|   10|          0|
    |i_1_reg_165       |   6|   0|    6|          0|
    |i_reg_85          |   6|   0|    6|          0|
    |j_1_reg_178       |   6|   0|    6|          0|
    |j_reg_96          |   6|   0|    6|          0|
    |sum_cast_reg_183  |  10|   0|   32|         22|
    |tmp_3_reg_208     |  32|   0|   32|          0|
    |tmp_reg_170       |   5|   0|   10|          5|
    +------------------+----+----+-----+-----------+
    |Total             | 145|   0|  172|         27|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     madd     | return value |
|A_Addr_A  | out |   32|    bram    |       A      |     array    |
|A_EN_A    | out |    1|    bram    |       A      |     array    |
|A_WEN_A   | out |    4|    bram    |       A      |     array    |
|A_Din_A   | out |   32|    bram    |       A      |     array    |
|A_Dout_A  |  in |   32|    bram    |       A      |     array    |
|A_Clk_A   | out |    1|    bram    |       A      |     array    |
|A_Rst_A   | out |    1|    bram    |       A      |     array    |
|B_Addr_A  | out |   32|    bram    |       B      |     array    |
|B_EN_A    | out |    1|    bram    |       B      |     array    |
|B_WEN_A   | out |    4|    bram    |       B      |     array    |
|B_Din_A   | out |   32|    bram    |       B      |     array    |
|B_Dout_A  |  in |   32|    bram    |       B      |     array    |
|B_Clk_A   | out |    1|    bram    |       B      |     array    |
|B_Rst_A   | out |    1|    bram    |       B      |     array    |
|C_Addr_A  | out |   32|    bram    |       C      |     array    |
|C_EN_A    | out |    1|    bram    |       C      |     array    |
|C_WEN_A   | out |    4|    bram    |       C      |     array    |
|C_Din_A   | out |   32|    bram    |       C      |     array    |
|C_Dout_A  |  in |   32|    bram    |       C      |     array    |
|C_Clk_A   | out |    1|    bram    |       C      |     array    |
|C_Rst_A   | out |    1|    bram    |       C      |     array    |
+----------+-----+-----+------------+--------------+--------------+

