<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_53D3DF52-D30A-4489-9F27-BCB201AD194D"><title>VCCPRIM_1P05_1P25</title><body><section id="SECTION_2E676B40-AD0C-46C9-AD10-90A6702B2648" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_2E676B40-AD0C-46C9-AD10-90A6702B2648_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_2E676B40-AD0C-46C9-AD10-90A6702B2648_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Recommended minimum VCCPRIM_1P05_1P25 power plane width of 1.3 mm in the Breakout region, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</p></entry><entry><p>VCCPRIM_1P05_1P25_2</p></entry></row><row><entry><p>2</p></entry><entry><p>Merge VCCPRIM_1P05_1P25 pin with VCCPRIM_1P25 main plane, keep power routing isolated along 12mm from VCCPRIM_1P05_1P25 power via.</p></entry><entry><p>VCCPRIM_1P05_1P25_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p05_1p25_1_1"><title>VCCPRIM_1P05_1P25_1</title><image href="FIG_vccprim_1p05_1p25_1_1.png" scalefit="yes" id="IMG_vccprim_1p05_1p25_1_1_png" /></fig><fig id="FIG_vccprim_1p05_1p25_2_1"><title>VCCPRIM_1P05_1P25_2</title><image href="FIG_vccprim_1p05_1p25_2_1.png" scalefit="yes" id="IMG_vccprim_1p05_1p25_2_1_png" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_2E676B40-AD0C-46C9-AD10-90A6702B2648_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>VCCPRIM_1P05_1P25 requires and isolation scheme when merging to VCCPRIM_1P25</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_2E676B40-AD0C-46C9-AD10-90A6702B2648_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary/Secondary</p></entry><entry><p>0402</p></entry><entry><p>1 uF</p></entry><entry><p>1</p></entry><entry><p>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</p></entry><entry><p>VCCPRIM_1P05_1P25_1, VCCPRIM_1P05_1P25_3</p></entry></row></tbody></tgroup></table></section></body></topic>