// Seed: 2346016866
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    output logic id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12
);
  logic id_13;
  assign id_10 = 1;
  assign id_10 = id_3 & id_3;
  type_20(
      1'b0, id_11, 1
  );
endmodule
