read_aiger -clk_name clk -module_name top ../aiger_latch1.aiger

synth -top top
write_verilog synth.v
