module top #(
    parameter int XLEN  = 32,
    parameter int DEPTH = 64
) (
    input  logic            clk,
    input  logic            rst_n,
    output logic [XLEN-1:0] pc,
    output logic [XLEN-1:0] alu_result,
    output logic [XLEN-1:0] write_data,
    output logic            mem_write
);

  logic [XLEN-1:0] instr;
  logic [XLEN-1:0] read_data;
  logic [XLEN-1:0] dmem_rdata;
  logic [XLEN-1:0] clint_rdata;
  logic [     3:0] store_wstrb;
  logic [XLEN-1:0] store_data;
  logic            timer_irq;
  logic            clint_sel;

  assign clint_sel = alu_result[31:24] == 8'h02;
  assign read_data = clint_sel ? clint_rdata : dmem_rdata;

  riscv_single #(
      .XLEN(XLEN)
  ) riscv_single_inst (
      .clk        (clk),
      .core_en    (1'b1),
      .rst_n      (rst_n),
      .instr      (instr),
      .read_data  (read_data),
      .timer_irq  (timer_irq),
      .pc         (pc),
      .mem_write  (mem_write),
      .alu_result (alu_result),
      .write_data (write_data),
      .store_wstrb(store_wstrb),
      .store_data (store_data)
  );

  imem #(
      .XLEN (XLEN),
      .DEPTH(DEPTH)
  ) imem_inst (
      .addr (pc),
      .instr(instr)
  );

  dmem #(
      .XLEN (XLEN),
      .DEPTH(DEPTH)
  ) dmem_inst (
      .clk  (clk),
      .wstrb(clint_sel ? 4'b0 : store_wstrb),
      .addr (alu_result),
      .wdata(store_data),
      .rdata(dmem_rdata)
  );

  clint #(
      .XLEN(XLEN)
  ) clint_inst (
      .clk(clk),
      .core_en(1'b1),
      .rst_n(rst_n),
      .sel(clint_sel),
      .wstrb(store_wstrb),
      .addr(alu_result),
      .wdata(store_data),
      .rdata(clint_rdata),
      .timer_irq(timer_irq)
  );

endmodule
