{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696491255924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696491255943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 09:34:15 2023 " "Processing started: Thu Oct 05 09:34:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696491255943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491255943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TransBinCPT -c TransBinCPT " "Command: quartus_map --read_settings_files=on --write_settings_files=off TransBinCPT -c TransBinCPT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491255943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696491257034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696491257034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transbincpt.v 1 1 " "Found 1 design units, including 1 entities, in source file transbincpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransBinCPT " "Found entity 1: TransBinCPT" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696491273843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TransBinCPT " "Elaborating entity \"TransBinCPT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696491273903 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TransBinCPT.v(17) " "Verilog HDL Case Statement warning at TransBinCPT.v(17): incomplete case statement has no default case item" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Max TransBinCPT.v(12) " "Verilog HDL Always Construct warning at TransBinCPT.v(12): inferring latch(es) for variable \"Max\", which holds its previous value in one or more paths through the always construct" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[0\] TransBinCPT.v(12) " "Inferred latch for \"Max\[0\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[1\] TransBinCPT.v(12) " "Inferred latch for \"Max\[1\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[2\] TransBinCPT.v(12) " "Inferred latch for \"Max\[2\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[3\] TransBinCPT.v(12) " "Inferred latch for \"Max\[3\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[4\] TransBinCPT.v(12) " "Inferred latch for \"Max\[4\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[5\] TransBinCPT.v(12) " "Inferred latch for \"Max\[5\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[6\] TransBinCPT.v(12) " "Inferred latch for \"Max\[6\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491273913 "|TransBinCPT"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Max\[1\]\$latch " "LATCH primitive \"Max\[1\]\$latch\" is permanently enabled" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696491274383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Max\[2\]\$latch " "LATCH primitive \"Max\[2\]\$latch\" is permanently enabled" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696491274383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Max\[3\]\$latch " "LATCH primitive \"Max\[3\]\$latch\" is permanently enabled" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696491274383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Max\[4\]\$latch " "LATCH primitive \"Max\[4\]\$latch\" is permanently enabled" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696491274383 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Max\[6\]\$latch Max\[5\]\$latch " "Duplicate LATCH primitive \"Max\[6\]\$latch\" merged with LATCH primitive \"Max\[5\]\$latch\"" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 12 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696491274803 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1696491274803 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Min\[1\] GND " "Pin \"Min\[1\]\" is stuck at GND" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696491274833 "|TransBinCPT|Min[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min\[2\] GND " "Pin \"Min\[2\]\" is stuck at GND" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696491274833 "|TransBinCPT|Min[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min\[3\] GND " "Pin \"Min\[3\]\" is stuck at GND" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696491274833 "|TransBinCPT|Min[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min\[4\] GND " "Pin \"Min\[4\]\" is stuck at GND" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696491274833 "|TransBinCPT|Min[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min\[5\] GND " "Pin \"Min\[5\]\" is stuck at GND" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696491274833 "|TransBinCPT|Min[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min\[6\] GND " "Pin \"Min\[6\]\" is stuck at GND" {  } { { "TransBinCPT.v" "" { Text "C:/Quartus/HDL_Projet/TransBinCPT/TransBinCPT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696491274833 "|TransBinCPT|Min[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696491274833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696491275002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696491275903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696491275903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696491275963 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696491275963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696491275963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696491275963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696491275983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 09:34:35 2023 " "Processing ended: Thu Oct 05 09:34:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696491275983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696491275983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696491275983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696491275983 ""}
