	component ED2platform is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			epcs_external_dclk    : out   std_logic;                                        -- dclk
			epcs_external_sce     : out   std_logic;                                        -- sce
			epcs_external_sdo     : out   std_logic;                                        -- sdo
			epcs_external_data0   : in    std_logic                     := 'X';             -- data0
			lcd_base_ctrl_export  : out   std_logic_vector(2 downto 0);                     -- export
			lcd_cmd_export        : out   std_logic_vector(2 downto 0);                     -- export
			lcd_data_export       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			pen_smp_period_export : out   std_logic_vector(15 downto 0);                    -- export
			reset_reset_n         : in    std_logic                     := 'X';             -- reset_n
			sd_card_b_SD_cmd      : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_card_b_SD_dat      : inout std_logic                     := 'X';             -- b_SD_dat
			sd_card_b_SD_dat3     : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_card_o_SD_clock    : out   std_logic;                                        -- o_SD_clock
			sdram_wire_addr       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n      : out   std_logic;                                        -- cas_n
			sdram_wire_cke        : out   std_logic;                                        -- cke
			sdram_wire_cs_n       : out   std_logic;                                        -- cs_n
			sdram_wire_dq         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm        : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n      : out   std_logic;                                        -- ras_n
			sdram_wire_we_n       : out   std_logic;                                        -- we_n
			touch_ctrl_export     : out   std_logic_vector(2 downto 0);                     -- export
			touch_msg_export      : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			touch_pen_intr_export : in    std_logic                     := 'X'              -- export
		);
	end component ED2platform;

