{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 11:02:03 2017 " "Info: Processing started: Wed Oct 18 11:02:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY " "Info: Assuming node \"KEY\" is an undefined clock" {  } { { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY register BIN\[1\] register BIN\[3\] 239.87 MHz 4.169 ns Internal " "Info: Clock \"KEY\" has Internal fmax of 239.87 MHz between source register \"BIN\[1\]\" and destination register \"BIN\[3\]\" (period= 4.169 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.928 ns + Longest register register " "Info: + Longest register to register delay is 3.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BIN\[1\] 1 REG LCFF_X48_Y18_N17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y18_N17; Fanout = 14; REG Node = 'BIN\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BIN[1] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.275 ns) 0.652 ns fadder:add1\|Add7~0 2 COMB LCCOMB_X48_Y18_N14 2 " "Info: 2: + IC(0.377 ns) + CELL(0.275 ns) = 0.652 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 2; COMB Node = 'fadder:add1\|Add7~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.652 ns" { BIN[1] fadder:add1|Add7~0 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.275 ns) 1.339 ns fadder:add1\|Add12~0 3 COMB LCCOMB_X47_Y18_N4 3 " "Info: 3: + IC(0.412 ns) + CELL(0.275 ns) = 1.339 ns; Loc. = LCCOMB_X47_Y18_N4; Fanout = 3; COMB Node = 'fadder:add1\|Add12~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.687 ns" { fadder:add1|Add7~0 fadder:add1|Add12~0 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 1.882 ns fadder:add1\|Add12~3 4 COMB LCCOMB_X47_Y18_N24 2 " "Info: 4: + IC(0.268 ns) + CELL(0.275 ns) = 1.882 ns; Loc. = LCCOMB_X47_Y18_N24; Fanout = 2; COMB Node = 'fadder:add1\|Add12~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.543 ns" { fadder:add1|Add12~0 fadder:add1|Add12~3 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.414 ns) 2.565 ns fadder:add1\|Add15~3 5 COMB LCCOMB_X47_Y18_N8 2 " "Info: 5: + IC(0.269 ns) + CELL(0.414 ns) = 2.565 ns; Loc. = LCCOMB_X47_Y18_N8; Fanout = 2; COMB Node = 'fadder:add1\|Add15~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.683 ns" { fadder:add1|Add12~3 fadder:add1|Add15~3 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.636 ns fadder:add1\|Add15~5 6 COMB LCCOMB_X47_Y18_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.636 ns; Loc. = LCCOMB_X47_Y18_N10; Fanout = 2; COMB Node = 'fadder:add1\|Add15~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { fadder:add1|Add15~3 fadder:add1|Add15~5 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.046 ns fadder:add1\|Add15~6 7 COMB LCCOMB_X47_Y18_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 3.046 ns; Loc. = LCCOMB_X47_Y18_N12; Fanout = 1; COMB Node = 'fadder:add1\|Add15~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fadder:add1|Add15~5 fadder:add1|Add15~6 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.439 ns fadder:add1\|Z\[3\]~6 8 COMB LCCOMB_X47_Y18_N2 1 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 3.439 ns; Loc. = LCCOMB_X47_Y18_N2; Fanout = 1; COMB Node = 'fadder:add1\|Z\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { fadder:add1|Add15~6 fadder:add1|Z[3]~6 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.844 ns fadder:add1\|Z\[3\]~8 9 COMB LCCOMB_X47_Y18_N16 1 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 3.844 ns; Loc. = LCCOMB_X47_Y18_N16; Fanout = 1; COMB Node = 'fadder:add1\|Z\[3\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fadder:add1|Z[3]~6 fadder:add1|Z[3]~8 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.928 ns BIN\[3\] 10 REG LCFF_X47_Y18_N17 13 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 3.928 ns; Loc. = LCFF_X47_Y18_N17; Fanout = 13; REG Node = 'BIN\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { fadder:add1|Z[3]~8 BIN[3] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 53.56 % ) " "Info: Total cell delay = 2.104 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.824 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.928 ns" { BIN[1] fadder:add1|Add7~0 fadder:add1|Add12~0 fadder:add1|Add12~3 fadder:add1|Add15~3 fadder:add1|Add15~5 fadder:add1|Add15~6 fadder:add1|Z[3]~6 fadder:add1|Z[3]~8 BIN[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.928 ns" { BIN[1] {} fadder:add1|Add7~0 {} fadder:add1|Add12~0 {} fadder:add1|Add12~3 {} fadder:add1|Add15~3 {} fadder:add1|Add15~5 {} fadder:add1|Add15~6 {} fadder:add1|Z[3]~6 {} fadder:add1|Z[3]~8 {} BIN[3] {} } { 0.000ns 0.377ns 0.412ns 0.268ns 0.269ns 0.000ns 0.000ns 0.243ns 0.255ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.027 ns - Smallest " "Info: - Smallest clock skew is -0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY destination 3.434 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\" to destination register is 3.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'KEY'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.537 ns) 3.434 ns BIN\[3\] 2 REG LCFF_X47_Y18_N17 13 " "Info: 2: + IC(2.035 ns) + CELL(0.537 ns) = 3.434 ns; Loc. = LCFF_X47_Y18_N17; Fanout = 13; REG Node = 'BIN\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.572 ns" { KEY BIN[3] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.74 % ) " "Info: Total cell delay = 1.399 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.035 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.035 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.434 ns" { KEY BIN[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.434 ns" { KEY {} KEY~combout {} BIN[3] {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY source 3.461 ns - Longest register " "Info: - Longest clock path from clock \"KEY\" to source register is 3.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'KEY'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.537 ns) 3.461 ns BIN\[1\] 2 REG LCFF_X48_Y18_N17 14 " "Info: 2: + IC(2.062 ns) + CELL(0.537 ns) = 3.461 ns; Loc. = LCFF_X48_Y18_N17; Fanout = 14; REG Node = 'BIN\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { KEY BIN[1] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.42 % ) " "Info: Total cell delay = 1.399 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 59.58 % ) " "Info: Total interconnect delay = 2.062 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[1] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.434 ns" { KEY BIN[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.434 ns" { KEY {} KEY~combout {} BIN[3] {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[1] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.928 ns" { BIN[1] fadder:add1|Add7~0 fadder:add1|Add12~0 fadder:add1|Add12~3 fadder:add1|Add15~3 fadder:add1|Add15~5 fadder:add1|Add15~6 fadder:add1|Z[3]~6 fadder:add1|Z[3]~8 BIN[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.928 ns" { BIN[1] {} fadder:add1|Add7~0 {} fadder:add1|Add12~0 {} fadder:add1|Add12~3 {} fadder:add1|Add15~3 {} fadder:add1|Add15~5 {} fadder:add1|Add15~6 {} fadder:add1|Z[3]~6 {} fadder:add1|Z[3]~8 {} BIN[3] {} } { 0.000ns 0.377ns 0.412ns 0.268ns 0.269ns 0.000ns 0.000ns 0.243ns 0.255ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.434 ns" { KEY BIN[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.434 ns" { KEY {} KEY~combout {} BIN[3] {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[1] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BIN\[4\] SW\[4\] KEY 4.635 ns register " "Info: tsu for register \"BIN\[4\]\" (data pin = \"SW\[4\]\", clock pin = \"KEY\") is 4.635 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.105 ns + Longest pin register " "Info: + Longest pin to register delay is 8.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 13; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.150 ns) 3.614 ns fadder:add1\|Add2~1 2 COMB LCCOMB_X51_Y18_N10 2 " "Info: 2: + IC(2.465 ns) + CELL(0.150 ns) = 3.614 ns; Loc. = LCCOMB_X51_Y18_N10; Fanout = 2; COMB Node = 'fadder:add1\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.615 ns" { SW[4] fadder:add1|Add2~1 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 4.327 ns fadder:add1\|Add4~0 3 COMB LCCOMB_X51_Y18_N30 6 " "Info: 3: + IC(0.275 ns) + CELL(0.438 ns) = 4.327 ns; Loc. = LCCOMB_X51_Y18_N30; Fanout = 6; COMB Node = 'fadder:add1\|Add4~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { fadder:add1|Add2~1 fadder:add1|Add4~0 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 4.923 ns fadder:add1\|Add5~2 4 COMB LCCOMB_X50_Y18_N16 3 " "Info: 4: + IC(0.446 ns) + CELL(0.150 ns) = 4.923 ns; Loc. = LCCOMB_X50_Y18_N16; Fanout = 3; COMB Node = 'fadder:add1\|Add5~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.596 ns" { fadder:add1|Add4~0 fadder:add1|Add5~2 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.414 ns) 5.607 ns fadder:add1\|Add13~5 5 COMB LCCOMB_X50_Y18_N4 1 " "Info: 5: + IC(0.270 ns) + CELL(0.414 ns) = 5.607 ns; Loc. = LCCOMB_X50_Y18_N4; Fanout = 1; COMB Node = 'fadder:add1\|Add13~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.684 ns" { fadder:add1|Add5~2 fadder:add1|Add13~5 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.017 ns fadder:add1\|Add13~6 6 COMB LCCOMB_X50_Y18_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 6.017 ns; Loc. = LCCOMB_X50_Y18_N6; Fanout = 2; COMB Node = 'fadder:add1\|Add13~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fadder:add1|Add13~5 fadder:add1|Add13~6 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.393 ns) 7.085 ns fadder:add1\|Add15~7 7 COMB LCCOMB_X47_Y18_N12 1 " "Info: 7: + IC(0.675 ns) + CELL(0.393 ns) = 7.085 ns; Loc. = LCCOMB_X47_Y18_N12; Fanout = 1; COMB Node = 'fadder:add1\|Add15~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.068 ns" { fadder:add1|Add13~6 fadder:add1|Add15~7 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.495 ns fadder:add1\|Add15~8 8 COMB LCCOMB_X47_Y18_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 7.495 ns; Loc. = LCCOMB_X47_Y18_N14; Fanout = 1; COMB Node = 'fadder:add1\|Add15~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fadder:add1|Add15~7 fadder:add1|Add15~8 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 8.021 ns fadder:add1\|Z\[4\]~38 9 COMB LCCOMB_X47_Y18_N0 1 " "Info: 9: + IC(0.255 ns) + CELL(0.271 ns) = 8.021 ns; Loc. = LCCOMB_X47_Y18_N0; Fanout = 1; COMB Node = 'fadder:add1\|Z\[4\]~38'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.526 ns" { fadder:add1|Add15~8 fadder:add1|Z[4]~38 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.105 ns BIN\[4\] 10 REG LCFF_X47_Y18_N1 13 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 8.105 ns; Loc. = LCFF_X47_Y18_N1; Fanout = 13; REG Node = 'BIN\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { fadder:add1|Z[4]~38 BIN[4] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.719 ns ( 45.89 % ) " "Info: Total cell delay = 3.719 ns ( 45.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.386 ns ( 54.11 % ) " "Info: Total interconnect delay = 4.386 ns ( 54.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.105 ns" { SW[4] fadder:add1|Add2~1 fadder:add1|Add4~0 fadder:add1|Add5~2 fadder:add1|Add13~5 fadder:add1|Add13~6 fadder:add1|Add15~7 fadder:add1|Add15~8 fadder:add1|Z[4]~38 BIN[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.105 ns" { SW[4] {} SW[4]~combout {} fadder:add1|Add2~1 {} fadder:add1|Add4~0 {} fadder:add1|Add5~2 {} fadder:add1|Add13~5 {} fadder:add1|Add13~6 {} fadder:add1|Add15~7 {} fadder:add1|Add15~8 {} fadder:add1|Z[4]~38 {} BIN[4] {} } { 0.000ns 0.000ns 2.465ns 0.275ns 0.446ns 0.270ns 0.000ns 0.675ns 0.000ns 0.255ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.150ns 0.414ns 0.410ns 0.393ns 0.410ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY destination 3.434 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\" to destination register is 3.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'KEY'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.537 ns) 3.434 ns BIN\[4\] 2 REG LCFF_X47_Y18_N1 13 " "Info: 2: + IC(2.035 ns) + CELL(0.537 ns) = 3.434 ns; Loc. = LCFF_X47_Y18_N1; Fanout = 13; REG Node = 'BIN\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.572 ns" { KEY BIN[4] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.74 % ) " "Info: Total cell delay = 1.399 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.035 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.035 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.434 ns" { KEY BIN[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.434 ns" { KEY {} KEY~combout {} BIN[4] {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.105 ns" { SW[4] fadder:add1|Add2~1 fadder:add1|Add4~0 fadder:add1|Add5~2 fadder:add1|Add13~5 fadder:add1|Add13~6 fadder:add1|Add15~7 fadder:add1|Add15~8 fadder:add1|Z[4]~38 BIN[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.105 ns" { SW[4] {} SW[4]~combout {} fadder:add1|Add2~1 {} fadder:add1|Add4~0 {} fadder:add1|Add5~2 {} fadder:add1|Add13~5 {} fadder:add1|Add13~6 {} fadder:add1|Add15~7 {} fadder:add1|Add15~8 {} fadder:add1|Z[4]~38 {} BIN[4] {} } { 0.000ns 0.000ns 2.465ns 0.275ns 0.446ns 0.270ns 0.000ns 0.675ns 0.000ns 0.255ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.150ns 0.414ns 0.410ns 0.393ns 0.410ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.434 ns" { KEY BIN[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.434 ns" { KEY {} KEY~combout {} BIN[4] {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY HEX0\[2\] BIN\[0\] 11.666 ns register " "Info: tco from clock \"KEY\" to destination pin \"HEX0\[2\]\" through register \"BIN\[0\]\" is 11.666 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY source 3.461 ns + Longest register " "Info: + Longest clock path from clock \"KEY\" to source register is 3.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'KEY'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.537 ns) 3.461 ns BIN\[0\] 2 REG LCFF_X48_Y18_N19 14 " "Info: 2: + IC(2.062 ns) + CELL(0.537 ns) = 3.461 ns; Loc. = LCFF_X48_Y18_N19; Fanout = 14; REG Node = 'BIN\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { KEY BIN[0] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.42 % ) " "Info: Total cell delay = 1.399 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 59.58 % ) " "Info: Total interconnect delay = 2.062 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[0] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.955 ns + Longest register pin " "Info: + Longest register to pin delay is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BIN\[0\] 1 REG LCFF_X48_Y18_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y18_N19; Fanout = 14; REG Node = 'BIN\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BIN[0] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.438 ns) 1.243 ns disp:disp0\|HEX\[2\]~2 2 COMB LCCOMB_X48_Y18_N24 1 " "Info: 2: + IC(0.805 ns) + CELL(0.438 ns) = 1.243 ns; Loc. = LCCOMB_X48_Y18_N24; Fanout = 1; COMB Node = 'disp:disp0\|HEX\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.243 ns" { BIN[0] disp:disp0|HEX[2]~2 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.934 ns) + CELL(2.778 ns) 7.955 ns HEX0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(3.934 ns) + CELL(2.778 ns) = 7.955 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.712 ns" { disp:disp0|HEX[2]~2 HEX0[2] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 40.43 % ) " "Info: Total cell delay = 3.216 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 59.57 % ) " "Info: Total interconnect delay = 4.739 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.955 ns" { BIN[0] disp:disp0|HEX[2]~2 HEX0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.955 ns" { BIN[0] {} disp:disp0|HEX[2]~2 {} HEX0[2] {} } { 0.000ns 0.805ns 3.934ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[0] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.955 ns" { BIN[0] disp:disp0|HEX[2]~2 HEX0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.955 ns" { BIN[0] {} disp:disp0|HEX[2]~2 {} HEX0[2] {} } { 0.000ns 0.805ns 3.934ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[3\] HEX2\[2\] 9.092 ns Longest " "Info: Longest tpd from source pin \"SW\[3\]\" to destination pin \"HEX2\[2\]\" is 9.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 13; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.275 ns) 3.282 ns disp:disp2\|HEX\[2\]~2 2 COMB LCCOMB_X51_Y18_N20 1 " "Info: 2: + IC(2.008 ns) + CELL(0.275 ns) = 3.282 ns; Loc. = LCCOMB_X51_Y18_N20; Fanout = 1; COMB Node = 'disp:disp2\|HEX\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.283 ns" { SW[3] disp:disp2|HEX[2]~2 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.148 ns) + CELL(2.662 ns) 9.092 ns HEX2\[2\] 3 PIN PIN_AC25 0 " "Info: 3: + IC(3.148 ns) + CELL(2.662 ns) = 9.092 ns; Loc. = PIN_AC25; Fanout = 0; PIN Node = 'HEX2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.810 ns" { disp:disp2|HEX[2]~2 HEX2[2] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.936 ns ( 43.29 % ) " "Info: Total cell delay = 3.936 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.156 ns ( 56.71 % ) " "Info: Total interconnect delay = 5.156 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.092 ns" { SW[3] disp:disp2|HEX[2]~2 HEX2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.092 ns" { SW[3] {} SW[3]~combout {} disp:disp2|HEX[2]~2 {} HEX2[2] {} } { 0.000ns 0.000ns 2.008ns 3.148ns } { 0.000ns 0.999ns 0.275ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BIN\[0\] SW\[10\] KEY 0.867 ns register " "Info: th for register \"BIN\[0\]\" (data pin = \"SW\[10\]\", clock pin = \"KEY\") is 0.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY destination 3.461 ns + Longest register " "Info: + Longest clock path from clock \"KEY\" to destination register is 3.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'KEY'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.537 ns) 3.461 ns BIN\[0\] 2 REG LCFF_X48_Y18_N19 14 " "Info: 2: + IC(2.062 ns) + CELL(0.537 ns) = 3.461 ns; Loc. = LCFF_X48_Y18_N19; Fanout = 14; REG Node = 'BIN\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { KEY BIN[0] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.42 % ) " "Info: Total cell delay = 1.399 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 59.58 % ) " "Info: Total interconnect delay = 2.062 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[0] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.860 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 14; PIN Node = 'SW\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.271 ns) 2.776 ns fadder:add1\|Z\[0\]~18 2 COMB LCCOMB_X48_Y18_N18 1 " "Info: 2: + IC(1.506 ns) + CELL(0.271 ns) = 2.776 ns; Loc. = LCCOMB_X48_Y18_N18; Fanout = 1; COMB Node = 'fadder:add1\|Z\[0\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { SW[10] fadder:add1|Z[0]~18 } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.860 ns BIN\[0\] 3 REG LCFF_X48_Y18_N19 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.860 ns; Loc. = LCFF_X48_Y18_N19; Fanout = 14; REG Node = 'BIN\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { fadder:add1|Z[0]~18 BIN[0] } "NODE_NAME" } } { "part2.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part2/part2.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 47.34 % ) " "Info: Total cell delay = 1.354 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.506 ns ( 52.66 % ) " "Info: Total interconnect delay = 1.506 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.860 ns" { SW[10] fadder:add1|Z[0]~18 BIN[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.860 ns" { SW[10] {} SW[10]~combout {} fadder:add1|Z[0]~18 {} BIN[0] {} } { 0.000ns 0.000ns 1.506ns 0.000ns } { 0.000ns 0.999ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.461 ns" { KEY BIN[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.461 ns" { KEY {} KEY~combout {} BIN[0] {} } { 0.000ns 0.000ns 2.062ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.860 ns" { SW[10] fadder:add1|Z[0]~18 BIN[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.860 ns" { SW[10] {} SW[10]~combout {} fadder:add1|Z[0]~18 {} BIN[0] {} } { 0.000ns 0.000ns 1.506ns 0.000ns } { 0.000ns 0.999ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 11:02:04 2017 " "Info: Processing ended: Wed Oct 18 11:02:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
