$date
	Thu Feb 17 16:24:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rstn $end
$scope module counter $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var reg 8 $ out [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
0#
0"
bx !
$end
#5000
b1 !
b1 $
1"
#10000
1#
0"
b0 &
#15000
b0 !
b0 $
b111 %
1"
#20000
0"
b1 &
#25000
b10000000 !
b10000000 $
b111 %
1"
#30000
0"
b10 &
#35000
b11000000 !
b11000000 $
b111 %
1"
#40000
0"
b11 &
#45000
b11100000 !
b11100000 $
b111 %
1"
#50000
0"
b100 &
#55000
b11110000 !
b11110000 $
b111 %
1"
#60000
0"
b101 &
#65000
b11111000 !
b11111000 $
b111 %
1"
#70000
0"
b110 &
#75000
b11111100 !
b11111100 $
b111 %
1"
#80000
0"
b111 &
#85000
b11111110 !
b11111110 $
b111 %
1"
#90000
0"
b1000 &
#95000
b11111111 !
b11111111 $
b111 %
1"
#100000
0"
b1001 &
#105000
b1111111 !
b1111111 $
b111 %
1"
#110000
0"
b1010 &
#115000
b111111 !
b111111 $
b111 %
1"
#120000
0"
b1011 &
#125000
b11111 !
b11111 $
b111 %
1"
#130000
0"
b1100 &
#135000
b1111 !
b1111 $
b111 %
1"
#140000
0"
b1101 &
#145000
b111 !
b111 $
b111 %
1"
#150000
0"
b1110 &
#155000
b11 !
b11 $
b111 %
1"
#160000
0"
b1111 &
#165000
b1 !
b1 $
b111 %
1"
#170000
0"
b10000 &
#175000
b0 !
b0 $
b111 %
1"
#180000
0"
b10001 &
