Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 17:31:33 2024
| Host         : NickAsusRogSrix running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 my_ccl/resolve_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_ccl/sum_x_table_reg[58][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        12.843ns  (logic 3.453ns (26.885%)  route 9.390ns (73.115%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 11.376 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.575    -2.461    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=9916, routed)        1.534    -2.502    my_ccl/clk_pixel
    SLICE_X35Y76         FDRE                                         r  my_ccl/resolve_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.046 r  my_ccl/resolve_index_reg[1]/Q
                         net (fo=153, routed)         1.405    -0.641    my_ccl/resolve_index_reg_n_2_[1]
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.124    -0.517 r  my_ccl/areas[63][15]_i_25/O
                         net (fo=1, routed)           0.616     0.099    my_ccl/areas[63][15]_i_25_n_2
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.124     0.223 f  my_ccl/areas[63][15]_i_9/O
                         net (fo=1, routed)           0.591     0.814    my_ccl/areas[63][15]_i_9_n_2
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.124     0.938 f  my_ccl/areas[63][15]_i_3/O
                         net (fo=128, routed)         0.391     1.329    my_ccl/areas[63][15]_i_3_n_2
    SLICE_X34Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.453 r  my_ccl/x_sums[63][15]_i_14/O
                         net (fo=128, routed)         1.254     2.707    my_ccl/x_sums[63][15]_i_14_n_2
    SLICE_X49Y75         MUXF7 (Prop_muxf7_S_O)       0.296     3.003 r  my_ccl/x_sums_reg[63][0]_i_10/O
                         net (fo=1, routed)           0.000     3.003    my_ccl/x_sums_reg[63][0]_i_10_n_2
    SLICE_X49Y75         MUXF8 (Prop_muxf8_I0_O)      0.104     3.107 r  my_ccl/x_sums_reg[63][0]_i_4/O
                         net (fo=1, routed)           1.206     4.313    my_ccl/x_sums_reg[63][0]_i_4_n_2
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.316     4.629 r  my_ccl/x_sums[63][0]_i_1/O
                         net (fo=65, routed)          0.600     5.229    my_ccl/sum_x_table[0]
    SLICE_X40Y78         LUT3 (Prop_lut3_I2_O)        0.124     5.353 r  my_ccl/sum_x_table[62][3]_i_22/O
                         net (fo=1, routed)           1.109     6.463    my_ccl/sum_x_table[62][3]_i_22_n_2
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.587 r  my_ccl/sum_x_table[62][3]_i_10/O
                         net (fo=1, routed)           0.000     6.587    my_ccl/sum_x_table[62][3]_i_10_n_2
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.119 r  my_ccl/sum_x_table_reg[62][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.119    my_ccl/sum_x_table_reg[62][3]_i_2_n_2
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  my_ccl/sum_x_table_reg[62][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.233    my_ccl/sum_x_table_reg[62][7]_i_2_n_2
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.347 r  my_ccl/sum_x_table_reg[62][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.347    my_ccl/sum_x_table_reg[62][11]_i_2_n_2
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  my_ccl/sum_x_table_reg[62][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    my_ccl/sum_x_table_reg[62][15]_i_2_n_2
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.795 r  my_ccl/sum_x_table_reg[62][19]_i_2/O[1]
                         net (fo=1, routed)           1.117     8.911    my_ccl/p_2_out[17]
    SLICE_X41Y106        LUT3 (Prop_lut3_I0_O)        0.329     9.240 r  my_ccl/sum_x_table[62][17]_i_1/O
                         net (fo=64, routed)          1.101    10.342    my_ccl/sum_x_table[62][17]_i_1_n_2
    SLICE_X41Y98         FDRE                                         r  my_ccl/sum_x_table_reg[58][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.457    11.396    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=9916, routed)        1.438    11.376    my_ccl/clk_pixel
    SLICE_X41Y98         FDRE                                         r  my_ccl/sum_x_table_reg[58][17]/C
                         clock pessimism             -0.500    10.877    
                         clock uncertainty           -0.210    10.667    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)       -0.260    10.407    my_ccl/sum_x_table_reg[58][17]
  -------------------------------------------------------------------
                         required time                         10.407    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  0.065    




