
SR15_BMS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009190  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08009374  08009374  00019374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009834  08009834  000201cc  2**0
                  CONTENTS
  4 .ARM          00000008  08009834  08009834  00019834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800983c  0800983c  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800983c  0800983c  0001983c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009840  08009840  00019840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  08009844  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016a8  200001cc  08009a10  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001874  08009a10  00021874  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201f5  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016936  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004516  00000000  00000000  00036b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001658  00000000  00000000  0003b088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010f0  00000000  00000000  0003c6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000234e8  00000000  00000000  0003d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c825  00000000  00000000  00060cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bee33  00000000  00000000  0007d4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000061c0  00000000  00000000  0013c310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001424d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200001cc 	.word	0x200001cc
 8000200:	00000000 	.word	0x00000000
 8000204:	0800935c 	.word	0x0800935c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200001d0 	.word	0x200001d0
 8000220:	0800935c 	.word	0x0800935c

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b972 	b.w	8000530 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000268:	9e08      	ldr	r6, [sp, #32]
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	468e      	mov	lr, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14c      	bne.n	800030e <__udivmoddi4+0xaa>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d967      	bls.n	800034a <__udivmoddi4+0xe6>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b153      	cbz	r3, 8000296 <__udivmoddi4+0x32>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	fa01 fe03 	lsl.w	lr, r1, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	ea42 0e0e 	orr.w	lr, r2, lr
 8000294:	409c      	lsls	r4, r3
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fbbe f1f7 	udiv	r1, lr, r7
 800029e:	fa1f f58c 	uxth.w	r5, ip
 80002a2:	fb07 ee11 	mls	lr, r7, r1, lr
 80002a6:	fb01 f005 	mul.w	r0, r1, r5
 80002aa:	0c22      	lsrs	r2, r4, #16
 80002ac:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80002b0:	4290      	cmp	r0, r2
 80002b2:	d90a      	bls.n	80002ca <__udivmoddi4+0x66>
 80002b4:	eb1c 0202 	adds.w	r2, ip, r2
 80002b8:	f101 3eff 	add.w	lr, r1, #4294967295
 80002bc:	f080 8119 	bcs.w	80004f2 <__udivmoddi4+0x28e>
 80002c0:	4290      	cmp	r0, r2
 80002c2:	f240 8116 	bls.w	80004f2 <__udivmoddi4+0x28e>
 80002c6:	3902      	subs	r1, #2
 80002c8:	4462      	add	r2, ip
 80002ca:	1a12      	subs	r2, r2, r0
 80002cc:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d0:	fb07 2210 	mls	r2, r7, r0, r2
 80002d4:	fb00 f505 	mul.w	r5, r0, r5
 80002d8:	b2a4      	uxth	r4, r4
 80002da:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002de:	42a5      	cmp	r5, r4
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x94>
 80002e2:	eb1c 0404 	adds.w	r4, ip, r4
 80002e6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ea:	f080 8104 	bcs.w	80004f6 <__udivmoddi4+0x292>
 80002ee:	42a5      	cmp	r5, r4
 80002f0:	f240 8101 	bls.w	80004f6 <__udivmoddi4+0x292>
 80002f4:	4464      	add	r4, ip
 80002f6:	3802      	subs	r0, #2
 80002f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	1b64      	subs	r4, r4, r5
 8000300:	b11e      	cbz	r6, 800030a <__udivmoddi4+0xa6>
 8000302:	40dc      	lsrs	r4, r3
 8000304:	2300      	movs	r3, #0
 8000306:	e9c6 4300 	strd	r4, r3, [r6]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0xc0>
 8000312:	2e00      	cmp	r6, #0
 8000314:	f000 80ea 	beq.w	80004ec <__udivmoddi4+0x288>
 8000318:	2100      	movs	r1, #0
 800031a:	e9c6 0500 	strd	r0, r5, [r6]
 800031e:	4608      	mov	r0, r1
 8000320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000324:	fab3 f183 	clz	r1, r3
 8000328:	2900      	cmp	r1, #0
 800032a:	d148      	bne.n	80003be <__udivmoddi4+0x15a>
 800032c:	42ab      	cmp	r3, r5
 800032e:	d302      	bcc.n	8000336 <__udivmoddi4+0xd2>
 8000330:	4282      	cmp	r2, r0
 8000332:	f200 80f8 	bhi.w	8000526 <__udivmoddi4+0x2c2>
 8000336:	1a84      	subs	r4, r0, r2
 8000338:	eb65 0203 	sbc.w	r2, r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	4696      	mov	lr, r2
 8000340:	2e00      	cmp	r6, #0
 8000342:	d0e2      	beq.n	800030a <__udivmoddi4+0xa6>
 8000344:	e9c6 4e00 	strd	r4, lr, [r6]
 8000348:	e7df      	b.n	800030a <__udivmoddi4+0xa6>
 800034a:	b902      	cbnz	r2, 800034e <__udivmoddi4+0xea>
 800034c:	deff      	udf	#255	; 0xff
 800034e:	fab2 f382 	clz	r3, r2
 8000352:	2b00      	cmp	r3, #0
 8000354:	f040 808e 	bne.w	8000474 <__udivmoddi4+0x210>
 8000358:	1a88      	subs	r0, r1, r2
 800035a:	2101      	movs	r1, #1
 800035c:	0c17      	lsrs	r7, r2, #16
 800035e:	fa1f fe82 	uxth.w	lr, r2
 8000362:	fbb0 f5f7 	udiv	r5, r0, r7
 8000366:	fb07 0015 	mls	r0, r7, r5, r0
 800036a:	0c22      	lsrs	r2, r4, #16
 800036c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000370:	fb0e f005 	mul.w	r0, lr, r5
 8000374:	4290      	cmp	r0, r2
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x126>
 8000378:	eb1c 0202 	adds.w	r2, ip, r2
 800037c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x124>
 8000382:	4290      	cmp	r0, r2
 8000384:	f200 80cc 	bhi.w	8000520 <__udivmoddi4+0x2bc>
 8000388:	4645      	mov	r5, r8
 800038a:	1a12      	subs	r2, r2, r0
 800038c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000390:	fb07 2210 	mls	r2, r7, r0, r2
 8000394:	fb0e fe00 	mul.w	lr, lr, r0
 8000398:	b2a4      	uxth	r4, r4
 800039a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039e:	45a6      	cmp	lr, r4
 80003a0:	d908      	bls.n	80003b4 <__udivmoddi4+0x150>
 80003a2:	eb1c 0404 	adds.w	r4, ip, r4
 80003a6:	f100 32ff 	add.w	r2, r0, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x14e>
 80003ac:	45a6      	cmp	lr, r4
 80003ae:	f200 80b4 	bhi.w	800051a <__udivmoddi4+0x2b6>
 80003b2:	4610      	mov	r0, r2
 80003b4:	eba4 040e 	sub.w	r4, r4, lr
 80003b8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003bc:	e7a0      	b.n	8000300 <__udivmoddi4+0x9c>
 80003be:	f1c1 0720 	rsb	r7, r1, #32
 80003c2:	408b      	lsls	r3, r1
 80003c4:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c8:	ea4c 0c03 	orr.w	ip, ip, r3
 80003cc:	fa25 fa07 	lsr.w	sl, r5, r7
 80003d0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003d4:	fbba f8f9 	udiv	r8, sl, r9
 80003d8:	408d      	lsls	r5, r1
 80003da:	fa20 f307 	lsr.w	r3, r0, r7
 80003de:	fb09 aa18 	mls	sl, r9, r8, sl
 80003e2:	fa1f fe8c 	uxth.w	lr, ip
 80003e6:	432b      	orrs	r3, r5
 80003e8:	fa00 f501 	lsl.w	r5, r0, r1
 80003ec:	fb08 f00e 	mul.w	r0, r8, lr
 80003f0:	0c1c      	lsrs	r4, r3, #16
 80003f2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003f6:	42a0      	cmp	r0, r4
 80003f8:	fa02 f201 	lsl.w	r2, r2, r1
 80003fc:	d90b      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000402:	f108 3aff 	add.w	sl, r8, #4294967295
 8000406:	f080 8086 	bcs.w	8000516 <__udivmoddi4+0x2b2>
 800040a:	42a0      	cmp	r0, r4
 800040c:	f240 8083 	bls.w	8000516 <__udivmoddi4+0x2b2>
 8000410:	f1a8 0802 	sub.w	r8, r8, #2
 8000414:	4464      	add	r4, ip
 8000416:	1a24      	subs	r4, r4, r0
 8000418:	b298      	uxth	r0, r3
 800041a:	fbb4 f3f9 	udiv	r3, r4, r9
 800041e:	fb09 4413 	mls	r4, r9, r3, r4
 8000422:	fb03 fe0e 	mul.w	lr, r3, lr
 8000426:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800042a:	45a6      	cmp	lr, r4
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x1dc>
 800042e:	eb1c 0404 	adds.w	r4, ip, r4
 8000432:	f103 30ff 	add.w	r0, r3, #4294967295
 8000436:	d26a      	bcs.n	800050e <__udivmoddi4+0x2aa>
 8000438:	45a6      	cmp	lr, r4
 800043a:	d968      	bls.n	800050e <__udivmoddi4+0x2aa>
 800043c:	3b02      	subs	r3, #2
 800043e:	4464      	add	r4, ip
 8000440:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000444:	fba0 9302 	umull	r9, r3, r0, r2
 8000448:	eba4 040e 	sub.w	r4, r4, lr
 800044c:	429c      	cmp	r4, r3
 800044e:	46c8      	mov	r8, r9
 8000450:	469e      	mov	lr, r3
 8000452:	d354      	bcc.n	80004fe <__udivmoddi4+0x29a>
 8000454:	d051      	beq.n	80004fa <__udivmoddi4+0x296>
 8000456:	2e00      	cmp	r6, #0
 8000458:	d067      	beq.n	800052a <__udivmoddi4+0x2c6>
 800045a:	ebb5 0308 	subs.w	r3, r5, r8
 800045e:	eb64 040e 	sbc.w	r4, r4, lr
 8000462:	40cb      	lsrs	r3, r1
 8000464:	fa04 f707 	lsl.w	r7, r4, r7
 8000468:	431f      	orrs	r7, r3
 800046a:	40cc      	lsrs	r4, r1
 800046c:	e9c6 7400 	strd	r7, r4, [r6]
 8000470:	2100      	movs	r1, #0
 8000472:	e74a      	b.n	800030a <__udivmoddi4+0xa6>
 8000474:	fa02 fc03 	lsl.w	ip, r2, r3
 8000478:	f1c3 0020 	rsb	r0, r3, #32
 800047c:	40c1      	lsrs	r1, r0
 800047e:	409d      	lsls	r5, r3
 8000480:	fa24 f000 	lsr.w	r0, r4, r0
 8000484:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000488:	4328      	orrs	r0, r5
 800048a:	fbb1 f5f7 	udiv	r5, r1, r7
 800048e:	fb07 1115 	mls	r1, r7, r5, r1
 8000492:	fa1f fe8c 	uxth.w	lr, ip
 8000496:	0c02      	lsrs	r2, r0, #16
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	fb05 f10e 	mul.w	r1, r5, lr
 80004a0:	4291      	cmp	r1, r2
 80004a2:	fa04 f403 	lsl.w	r4, r4, r3
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x256>
 80004a8:	eb1c 0202 	adds.w	r2, ip, r2
 80004ac:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b0:	d22f      	bcs.n	8000512 <__udivmoddi4+0x2ae>
 80004b2:	4291      	cmp	r1, r2
 80004b4:	d92d      	bls.n	8000512 <__udivmoddi4+0x2ae>
 80004b6:	3d02      	subs	r5, #2
 80004b8:	4462      	add	r2, ip
 80004ba:	1a52      	subs	r2, r2, r1
 80004bc:	fbb2 f1f7 	udiv	r1, r2, r7
 80004c0:	fb07 2211 	mls	r2, r7, r1, r2
 80004c4:	b280      	uxth	r0, r0
 80004c6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80004ca:	fb01 f20e 	mul.w	r2, r1, lr
 80004ce:	4282      	cmp	r2, r0
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x280>
 80004d2:	eb1c 0000 	adds.w	r0, ip, r0
 80004d6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004da:	d216      	bcs.n	800050a <__udivmoddi4+0x2a6>
 80004dc:	4282      	cmp	r2, r0
 80004de:	d914      	bls.n	800050a <__udivmoddi4+0x2a6>
 80004e0:	3902      	subs	r1, #2
 80004e2:	4460      	add	r0, ip
 80004e4:	1a80      	subs	r0, r0, r2
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	e73a      	b.n	8000362 <__udivmoddi4+0xfe>
 80004ec:	4631      	mov	r1, r6
 80004ee:	4630      	mov	r0, r6
 80004f0:	e70b      	b.n	800030a <__udivmoddi4+0xa6>
 80004f2:	4671      	mov	r1, lr
 80004f4:	e6e9      	b.n	80002ca <__udivmoddi4+0x66>
 80004f6:	4610      	mov	r0, r2
 80004f8:	e6fe      	b.n	80002f8 <__udivmoddi4+0x94>
 80004fa:	454d      	cmp	r5, r9
 80004fc:	d2ab      	bcs.n	8000456 <__udivmoddi4+0x1f2>
 80004fe:	ebb9 0802 	subs.w	r8, r9, r2
 8000502:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000506:	3801      	subs	r0, #1
 8000508:	e7a5      	b.n	8000456 <__udivmoddi4+0x1f2>
 800050a:	4641      	mov	r1, r8
 800050c:	e7ea      	b.n	80004e4 <__udivmoddi4+0x280>
 800050e:	4603      	mov	r3, r0
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000512:	4645      	mov	r5, r8
 8000514:	e7d1      	b.n	80004ba <__udivmoddi4+0x256>
 8000516:	46d0      	mov	r8, sl
 8000518:	e77d      	b.n	8000416 <__udivmoddi4+0x1b2>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e749      	b.n	80003b4 <__udivmoddi4+0x150>
 8000520:	3d02      	subs	r5, #2
 8000522:	4462      	add	r2, ip
 8000524:	e731      	b.n	800038a <__udivmoddi4+0x126>
 8000526:	4608      	mov	r0, r1
 8000528:	e70a      	b.n	8000340 <__udivmoddi4+0xdc>
 800052a:	4631      	mov	r1, r6
 800052c:	e6ed      	b.n	800030a <__udivmoddi4+0xa6>
 800052e:	bf00      	nop

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <LTC_Set_Num_Devices>:
static const uint8_t num_aux_series_groups = 6; //Number of series groups
static uint8_t num_devices; //Keep visibility within this file
static uint8_t num_series_groups; //Number of series groups

/* Set number of LTC6813/slave devices */
void LTC_Set_Num_Devices(uint8_t num) {
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]
	if (num)
 800053e:	79fb      	ldrb	r3, [r7, #7]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d002      	beq.n	800054a <LTC_Set_Num_Devices+0x16>
		num_devices = num; //Non-zero
 8000544:	4a03      	ldr	r2, [pc, #12]	; (8000554 <LTC_Set_Num_Devices+0x20>)
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	7013      	strb	r3, [r2, #0]
}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	200001e8 	.word	0x200001e8

08000558 <LTC_Get_Num_Devices>:

/* Get number of LTC6813/slave devices */
uint8_t LTC_Get_Num_Devices(void) {
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
	return num_devices;
 800055c:	4b02      	ldr	r3, [pc, #8]	; (8000568 <LTC_Get_Num_Devices+0x10>)
 800055e:	781b      	ldrb	r3, [r3, #0]
}
 8000560:	4618      	mov	r0, r3
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr
 8000568:	200001e8 	.word	0x200001e8

0800056c <LTC_Set_Num_Series_Groups>:

/* Set number of series groups per LTC6813/slave */
void LTC_Set_Num_Series_Groups(uint8_t num) {
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
	if (num && (num <= 18))
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d005      	beq.n	8000588 <LTC_Set_Num_Series_Groups+0x1c>
 800057c:	79fb      	ldrb	r3, [r7, #7]
 800057e:	2b12      	cmp	r3, #18
 8000580:	d802      	bhi.n	8000588 <LTC_Set_Num_Series_Groups+0x1c>
		num_series_groups = num; //Non-zero and 18 or less
 8000582:	4a04      	ldr	r2, [pc, #16]	; (8000594 <LTC_Set_Num_Series_Groups+0x28>)
 8000584:	79fb      	ldrb	r3, [r7, #7]
 8000586:	7013      	strb	r3, [r2, #0]
}
 8000588:	bf00      	nop
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	200001e9 	.word	0x200001e9

08000598 <LTC_Wakeup_Idle>:
uint8_t LTC_Get_Num_Series_Groups(void) {
	return num_series_groups;
}

/* Wake LTC up from IDLE state into READY state */
void LTC_Wakeup_Idle(void) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
	uint8_t hex_ff = 0xFF;
 800059e:	23ff      	movs	r3, #255	; 0xff
 80005a0:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	e00c      	b.n	80005c2 <LTC_Wakeup_Idle+0x2a>
		LTC_nCS_Low(); //Pull CS low
 80005a8:	f001 f89e 	bl	80016e8 <LTC_nCS_Low>
		HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); //Send byte 0xFF to wake LTC up
 80005ac:	1cf9      	adds	r1, r7, #3
 80005ae:	2364      	movs	r3, #100	; 0x64
 80005b0:	2201      	movs	r2, #1
 80005b2:	480a      	ldr	r0, [pc, #40]	; (80005dc <LTC_Wakeup_Idle+0x44>)
 80005b4:	f004 f916 	bl	80047e4 <HAL_SPI_Transmit>
		LTC_nCS_High(); //Pull CS high
 80005b8:	f001 f88a 	bl	80016d0 <LTC_nCS_High>
	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3301      	adds	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	f7ff ffc9 	bl	8000558 <LTC_Get_Num_Devices>
 80005c6:	4603      	mov	r3, r0
 80005c8:	461a      	mov	r2, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4293      	cmp	r3, r2
 80005ce:	dbeb      	blt.n	80005a8 <LTC_Wakeup_Idle+0x10>
	}
}
 80005d0:	bf00      	nop
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	20000298 	.word	0x20000298

080005e0 <LTC_Wakeup_Sleep>:

//wake up sleep
void LTC_Wakeup_Sleep(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0

	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 80005e6:	2300      	movs	r3, #0
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	e00e      	b.n	800060a <LTC_Wakeup_Sleep+0x2a>
		LTC_nCS_Low();
 80005ec:	f001 f87c 	bl	80016e8 <LTC_nCS_Low>
		HAL_Delay(300);
 80005f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005f4:	f001 fa00 	bl	80019f8 <HAL_Delay>
		LTC_nCS_High();
 80005f8:	f001 f86a 	bl	80016d0 <LTC_nCS_High>
		HAL_Delay(300);
 80005fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000600:	f001 f9fa 	bl	80019f8 <HAL_Delay>
	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3301      	adds	r3, #1
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	f7ff ffa5 	bl	8000558 <LTC_Get_Num_Devices>
 800060e:	4603      	mov	r3, r0
 8000610:	461a      	mov	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4293      	cmp	r3, r2
 8000616:	dbe9      	blt.n	80005ec <LTC_Wakeup_Sleep+0xc>
	}
}
 8000618:	bf00      	nop
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <ltc6811_wrcomm>:
	return ret;
}

void ltc6811_wrcomm(uint8_t total_ic, //The number of ICs being written to
		uint8_t comm[6] //A two dimensional array of the comm data that will be written
		) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	6039      	str	r1, [r7, #0]
 800062e:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 8000630:	2306      	movs	r3, #6
 8000632:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	00db      	lsls	r3, r3, #3
 8000638:	b2db      	uxtb	r3, r3
 800063a:	3304      	adds	r3, #4
 800063c:	74fb      	strb	r3, [r7, #19]
	uint8_t *cmd;
	uint16_t comm_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index; //command counter

	cmd = (uint8_t*) malloc(CMD_LEN * sizeof(uint8_t));
 800063e:	7cfb      	ldrb	r3, [r7, #19]
 8000640:	4618      	mov	r0, r3
 8000642:	f008 f9b5 	bl	80089b0 <malloc>
 8000646:	4603      	mov	r3, r0
 8000648:	60fb      	str	r3, [r7, #12]

	cmd[0] = 0x07;
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	2207      	movs	r2, #7
 800064e:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0x21;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	3301      	adds	r3, #1
 8000654:	2221      	movs	r2, #33	; 0x21
 8000656:	701a      	strb	r2, [r3, #0]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8000658:	68f9      	ldr	r1, [r7, #12]
 800065a:	2002      	movs	r0, #2
 800065c:	f000 f9e8 	bl	8000a30 <LTC_PEC15_Calc>
 8000660:	4603      	mov	r3, r0
 8000662:	817b      	strh	r3, [r7, #10]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000664:	897b      	ldrh	r3, [r7, #10]
 8000666:	0a1b      	lsrs	r3, r3, #8
 8000668:	b29a      	uxth	r2, r3
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	3302      	adds	r3, #2
 800066e:	b2d2      	uxtb	r2, r2
 8000670:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t) (cmd_pec);
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	3303      	adds	r3, #3
 8000676:	897a      	ldrh	r2, [r7, #10]
 8000678:	b2d2      	uxtb	r2, r2
 800067a:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 800067c:	2304      	movs	r3, #4
 800067e:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	75bb      	strb	r3, [r7, #22]
 8000684:	e030      	b.n	80006e8 <ltc6811_wrcomm+0xc4>
			{
		// the last IC on the stack. The first configuration written is
		// received by the last IC in the daisy chain

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 8000686:	2300      	movs	r3, #0
 8000688:	757b      	strb	r3, [r7, #21]
 800068a:	e00d      	b.n	80006a8 <ltc6811_wrcomm+0x84>
				current_byte++) // executes for each of the 6 bytes in the CFGR register
				{
			// current_byte is the byte counter
			cmd[cmd_index] = comm[current_byte]; //adding the config data to the array to be sent
 800068c:	7d7b      	ldrb	r3, [r7, #21]
 800068e:	683a      	ldr	r2, [r7, #0]
 8000690:	441a      	add	r2, r3
 8000692:	7dfb      	ldrb	r3, [r7, #23]
 8000694:	68f9      	ldr	r1, [r7, #12]
 8000696:	440b      	add	r3, r1
 8000698:	7812      	ldrb	r2, [r2, #0]
 800069a:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 800069c:	7dfb      	ldrb	r3, [r7, #23]
 800069e:	3301      	adds	r3, #1
 80006a0:	75fb      	strb	r3, [r7, #23]
				current_byte++) // executes for each of the 6 bytes in the CFGR register
 80006a2:	7d7b      	ldrb	r3, [r7, #21]
 80006a4:	3301      	adds	r3, #1
 80006a6:	757b      	strb	r3, [r7, #21]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80006a8:	7d7a      	ldrb	r2, [r7, #21]
 80006aa:	7d3b      	ldrb	r3, [r7, #20]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d3ed      	bcc.n	800068c <ltc6811_wrcomm+0x68>
		}
		comm_pec = (uint16_t) LTC_PEC15_Calc(BYTES_IN_REG,
 80006b0:	7d3b      	ldrb	r3, [r7, #20]
 80006b2:	6839      	ldr	r1, [r7, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 f9bb 	bl	8000a30 <LTC_PEC15_Calc>
 80006ba:	4603      	mov	r3, r0
 80006bc:	813b      	strh	r3, [r7, #8]
				&comm[0]); // calculating the PEC for each ICs configuration register data
		cmd[cmd_index] = (uint8_t) (comm_pec >> 8);
 80006be:	893b      	ldrh	r3, [r7, #8]
 80006c0:	0a1b      	lsrs	r3, r3, #8
 80006c2:	b299      	uxth	r1, r3
 80006c4:	7dfb      	ldrb	r3, [r7, #23]
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	4413      	add	r3, r2
 80006ca:	b2ca      	uxtb	r2, r1
 80006cc:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t) comm_pec;
 80006ce:	7dfb      	ldrb	r3, [r7, #23]
 80006d0:	3301      	adds	r3, #1
 80006d2:	68fa      	ldr	r2, [r7, #12]
 80006d4:	4413      	add	r3, r2
 80006d6:	893a      	ldrh	r2, [r7, #8]
 80006d8:	b2d2      	uxtb	r2, r2
 80006da:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 80006dc:	7dfb      	ldrb	r3, [r7, #23]
 80006de:	3302      	adds	r3, #2
 80006e0:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 80006e2:	7dbb      	ldrb	r3, [r7, #22]
 80006e4:	3b01      	subs	r3, #1
 80006e6:	75bb      	strb	r3, [r7, #22]
 80006e8:	7dbb      	ldrb	r3, [r7, #22]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d1cb      	bne.n	8000686 <ltc6811_wrcomm+0x62>
	}

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake.This command can be removed.
 80006ee:	f7ff ff53 	bl	8000598 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 80006f2:	f000 fff9 	bl	80016e8 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, CMD_LEN, 100);
 80006f6:	7cfb      	ldrb	r3, [r7, #19]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	2364      	movs	r3, #100	; 0x64
 80006fc:	68f9      	ldr	r1, [r7, #12]
 80006fe:	4806      	ldr	r0, [pc, #24]	; (8000718 <ltc6811_wrcomm+0xf4>)
 8000700:	f004 f870 	bl	80047e4 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8000704:	f000 ffe4 	bl	80016d0 <LTC_nCS_High>
	free(cmd);
 8000708:	68f8      	ldr	r0, [r7, #12]
 800070a:	f008 f959 	bl	80089c0 <free>
}
 800070e:	bf00      	nop
 8000710:	3718      	adds	r7, #24
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000298 	.word	0x20000298

0800071c <ltc6811_stcomm>:

/*
 Shifts data in COMM register out over ltc6811 SPI/I2C port
 */
void ltc6811_stcomm() {
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0

	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8000722:	2307      	movs	r3, #7
 8000724:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x23;
 8000726:	2323      	movs	r3, #35	; 0x23
 8000728:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	4619      	mov	r1, r3
 800072e:	2002      	movs	r0, #2
 8000730:	f000 f97e 	bl	8000a30 <LTC_PEC15_Calc>
 8000734:	4603      	mov	r3, r0
 8000736:	817b      	strh	r3, [r7, #10]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000738:	897b      	ldrh	r3, [r7, #10]
 800073a:	0a1b      	lsrs	r3, r3, #8
 800073c:	b29b      	uxth	r3, r3
 800073e:	b2db      	uxtb	r3, r3
 8000740:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 8000742:	897b      	ldrh	r3, [r7, #10]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	71fb      	strb	r3, [r7, #7]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8000748:	f7ff ff26 	bl	8000598 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 800074c:	f000 ffcc 	bl	80016e8 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000750:	1d39      	adds	r1, r7, #4
 8000752:	2364      	movs	r3, #100	; 0x64
 8000754:	2204      	movs	r2, #4
 8000756:	480c      	ldr	r0, [pc, #48]	; (8000788 <ltc6811_stcomm+0x6c>)
 8000758:	f004 f844 	bl	80047e4 <HAL_SPI_Transmit>
	for (int i = 0; i < 9; i++) {
 800075c:	2300      	movs	r3, #0
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	e008      	b.n	8000774 <ltc6811_stcomm+0x58>
		HAL_SPI_Transmit(&hspi1, (uint8_t*) 0xFF, 1, 100);
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	2201      	movs	r2, #1
 8000766:	21ff      	movs	r1, #255	; 0xff
 8000768:	4807      	ldr	r0, [pc, #28]	; (8000788 <ltc6811_stcomm+0x6c>)
 800076a:	f004 f83b 	bl	80047e4 <HAL_SPI_Transmit>
	for (int i = 0; i < 9; i++) {
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b08      	cmp	r3, #8
 8000778:	ddf3      	ble.n	8000762 <ltc6811_stcomm+0x46>
	}
	LTC_nCS_High();
 800077a:	f000 ffa9 	bl	80016d0 <LTC_nCS_High>
}
 800077e:	bf00      	nop
 8000780:	3710      	adds	r7, #16
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000298 	.word	0x20000298

0800078c <LTC_ReadRawCellTemps>:

		actual_temp[i] = steinhart;
	}
}

LTC_SPI_StatusTypeDef LTC_ReadRawCellTemps(uint16_t *read_auxiliary) {
 800078c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000790:	b089      	sub	sp, #36	; 0x24
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
 8000796:	466b      	mov	r3, sp
 8000798:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800079a:	2300      	movs	r3, #0
 800079c:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 800079e:	f7ff fedb 	bl	8000558 <LTC_Get_Num_Devices>
 80007a2:	4603      	mov	r3, r0
 80007a4:	461a      	mov	r2, r3
 80007a6:	2308      	movs	r3, #8
 80007a8:	fb02 f303 	mul.w	r3, r2, r3
 80007ac:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80007ae:	7f3b      	ldrb	r3, [r7, #28]
 80007b0:	3b01      	subs	r3, #1
 80007b2:	61bb      	str	r3, [r7, #24]
 80007b4:	7f3b      	ldrb	r3, [r7, #28]
 80007b6:	2200      	movs	r2, #0
 80007b8:	4698      	mov	r8, r3
 80007ba:	4691      	mov	r9, r2
 80007bc:	f04f 0200 	mov.w	r2, #0
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80007c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80007cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80007d0:	7f3b      	ldrb	r3, [r7, #28]
 80007d2:	2200      	movs	r2, #0
 80007d4:	461c      	mov	r4, r3
 80007d6:	4615      	mov	r5, r2
 80007d8:	f04f 0200 	mov.w	r2, #0
 80007dc:	f04f 0300 	mov.w	r3, #0
 80007e0:	00eb      	lsls	r3, r5, #3
 80007e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80007e6:	00e2      	lsls	r2, r4, #3
 80007e8:	7f3b      	ldrb	r3, [r7, #28]
 80007ea:	3307      	adds	r3, #7
 80007ec:	08db      	lsrs	r3, r3, #3
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	ebad 0d03 	sub.w	sp, sp, r3
 80007f4:	466b      	mov	r3, sp
 80007f6:	3300      	adds	r3, #0
 80007f8:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	77bb      	strb	r3, [r7, #30]
 80007fe:	e07c      	b.n	80008fa <LTC_ReadRawCellTemps+0x16e>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); //RDCV Register
 8000800:	7fbb      	ldrb	r3, [r7, #30]
 8000802:	4a46      	ldr	r2, [pc, #280]	; (800091c <LTC_ReadRawCellTemps+0x190>)
 8000804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	b29b      	uxth	r3, r3
 800080c:	b2db      	uxtb	r3, r3
 800080e:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i])); //RDCV Register
 8000810:	7fbb      	ldrb	r3, [r7, #30]
 8000812:	4a42      	ldr	r2, [pc, #264]	; (800091c <LTC_ReadRawCellTemps+0x190>)
 8000814:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	4619      	mov	r1, r3
 8000822:	2002      	movs	r0, #2
 8000824:	f000 f904 	bl	8000a30 <LTC_PEC15_Calc>
 8000828:	4603      	mov	r3, r0
 800082a:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 800082c:	8a7b      	ldrh	r3, [r7, #18]
 800082e:	0a1b      	lsrs	r3, r3, #8
 8000830:	b29b      	uxth	r3, r3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 8000836:	8a7b      	ldrh	r3, [r7, #18]
 8000838:	b2db      	uxtb	r3, r3
 800083a:	72fb      	strb	r3, [r7, #11]

		LTC_Wakeup_Idle(); //Wake LTC up
 800083c:	f7ff feac 	bl	8000598 <LTC_Wakeup_Idle>

		LTC_nCS_Low(); //Pull CS low
 8000840:	f000 ff52 	bl	80016e8 <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000844:	f107 0108 	add.w	r1, r7, #8
 8000848:	2364      	movs	r3, #100	; 0x64
 800084a:	2204      	movs	r2, #4
 800084c:	4834      	ldr	r0, [pc, #208]	; (8000920 <LTC_ReadRawCellTemps+0x194>)
 800084e:	f003 ffc9 	bl	80047e4 <HAL_SPI_Transmit>
 8000852:	4603      	mov	r3, r0
 8000854:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 8000856:	7c7b      	ldrb	r3, [r7, #17]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d00b      	beq.n	8000874 <LTC_ReadRawCellTemps+0xe8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 800085c:	7c7b      	ldrb	r3, [r7, #17]
 800085e:	2200      	movs	r2, #0
 8000860:	4413      	add	r3, r2
 8000862:	2201      	movs	r2, #1
 8000864:	fa02 f303 	lsl.w	r3, r2, r3
 8000868:	b25a      	sxtb	r2, r3
 800086a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800086e:	4313      	orrs	r3, r2
 8000870:	b25b      	sxtb	r3, r3
 8000872:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 8000874:	7f3b      	ldrb	r3, [r7, #28]
 8000876:	b29a      	uxth	r2, r3
 8000878:	2364      	movs	r3, #100	; 0x64
 800087a:	6979      	ldr	r1, [r7, #20]
 800087c:	4828      	ldr	r0, [pc, #160]	; (8000920 <LTC_ReadRawCellTemps+0x194>)
 800087e:	f004 f8f4 	bl	8004a6a <HAL_SPI_Receive>
 8000882:	4603      	mov	r3, r0
 8000884:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 8000886:	7c7b      	ldrb	r3, [r7, #17]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d00b      	beq.n	80008a4 <LTC_ReadRawCellTemps+0x118>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 800088c:	7c7b      	ldrb	r3, [r7, #17]
 800088e:	2204      	movs	r2, #4
 8000890:	4413      	add	r3, r2
 8000892:	2201      	movs	r2, #1
 8000894:	fa02 f303 	lsl.w	r3, r2, r3
 8000898:	b25a      	sxtb	r2, r3
 800089a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800089e:	4313      	orrs	r3, r2
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80008a4:	2300      	movs	r3, #0
 80008a6:	777b      	strb	r3, [r7, #29]
 80008a8:	e01b      	b.n	80008e2 <LTC_ReadRawCellTemps+0x156>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 80008aa:	7f7b      	ldrb	r3, [r7, #29]
 80008ac:	2208      	movs	r2, #8
 80008ae:	fb02 f303 	mul.w	r3, r2, r3
 80008b2:	697a      	ldr	r2, [r7, #20]
 80008b4:	4413      	add	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * num_aux_series_groups
 80008b8:	7f7b      	ldrb	r3, [r7, #29]
 80008ba:	2206      	movs	r2, #6
 80008bc:	fb03 f202 	mul.w	r2, r3, r2
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 80008c0:	7fbb      	ldrb	r3, [r7, #30]
 80008c2:	2103      	movs	r1, #3
 80008c4:	fb01 f303 	mul.w	r3, r1, r3
 80008c8:	4413      	add	r3, r2
					&read_auxiliary[dev_idx * num_aux_series_groups
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	4413      	add	r3, r2
					REG_LEN - 2);
 80008d0:	2208      	movs	r2, #8
 80008d2:	3a02      	subs	r2, #2
			memcpy(
 80008d4:	68f9      	ldr	r1, [r7, #12]
 80008d6:	4618      	mov	r0, r3
 80008d8:	f008 f99e 	bl	8008c18 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80008dc:	7f7b      	ldrb	r3, [r7, #29]
 80008de:	3301      	adds	r3, #1
 80008e0:	777b      	strb	r3, [r7, #29]
 80008e2:	f7ff fe39 	bl	8000558 <LTC_Get_Num_Devices>
 80008e6:	4603      	mov	r3, r0
 80008e8:	461a      	mov	r2, r3
 80008ea:	7f7b      	ldrb	r3, [r7, #29]
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d3dc      	bcc.n	80008aa <LTC_ReadRawCellTemps+0x11e>
		}

		LTC_nCS_High(); //Pull CS high
 80008f0:	f000 feee 	bl	80016d0 <LTC_nCS_High>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 80008f4:	7fbb      	ldrb	r3, [r7, #30]
 80008f6:	3301      	adds	r3, #1
 80008f8:	77bb      	strb	r3, [r7, #30]
 80008fa:	2206      	movs	r2, #6
 80008fc:	2303      	movs	r3, #3
 80008fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000902:	b2db      	uxtb	r3, r3
 8000904:	7fba      	ldrb	r2, [r7, #30]
 8000906:	429a      	cmp	r2, r3
 8000908:	f4ff af7a 	bcc.w	8000800 <LTC_ReadRawCellTemps+0x74>
	}

	return ret;
 800090c:	7ffb      	ldrb	r3, [r7, #31]
 800090e:	46b5      	mov	sp, r6
}
 8000910:	4618      	mov	r0, r3
 8000912:	3724      	adds	r7, #36	; 0x24
 8000914:	46bd      	mov	sp, r7
 8000916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800091a:	bf00      	nop
 800091c:	080093cc 	.word	0x080093cc
 8000920:	20000298 	.word	0x20000298

08000924 <LTC_ADAX>:
	LTC_nCS_High();
}

void LTC_ADAX(uint8_t MD, //ADC Mode
		uint8_t CHG //GPIO Channels to be measured)
		) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	460a      	mov	r2, r1
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	4613      	mov	r3, r2
 8000932:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	105b      	asrs	r3, r3, #1
 8000938:	b2db      	uxtb	r3, r3
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8000940:	7bfb      	ldrb	r3, [r7, #15]
 8000942:	3304      	adds	r3, #4
 8000944:	b2db      	uxtb	r3, r3
 8000946:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	01db      	lsls	r3, r3, #7
 800094c:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 800094e:	7bfa      	ldrb	r2, [r7, #15]
 8000950:	79bb      	ldrb	r3, [r7, #6]
 8000952:	4413      	add	r3, r2
 8000954:	b2db      	uxtb	r3, r3
 8000956:	3360      	adds	r3, #96	; 0x60
 8000958:	b2db      	uxtb	r3, r3
 800095a:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 800095c:	f107 0308 	add.w	r3, r7, #8
 8000960:	4619      	mov	r1, r3
 8000962:	2002      	movs	r0, #2
 8000964:	f000 f864 	bl	8000a30 <LTC_PEC15_Calc>
 8000968:	4603      	mov	r3, r0
 800096a:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	0a1b      	lsrs	r3, r3, #8
 8000970:	b29b      	uxth	r3, r3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8000976:	89bb      	ldrh	r3, [r7, #12]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	72fb      	strb	r3, [r7, #11]
	 wakeup_idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800097c:	f7ff fe0c 	bl	8000598 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 8000980:	f000 feb2 	bl	80016e8 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000984:	f107 0108 	add.w	r1, r7, #8
 8000988:	2364      	movs	r3, #100	; 0x64
 800098a:	2204      	movs	r2, #4
 800098c:	4804      	ldr	r0, [pc, #16]	; (80009a0 <LTC_ADAX+0x7c>)
 800098e:	f003 ff29 	bl	80047e4 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8000992:	f000 fe9d 	bl	80016d0 <LTC_nCS_High>
}
 8000996:	bf00      	nop
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000298 	.word	0x20000298

080009a4 <LTC_PollAdc>:

int32_t LTC_PollAdc() {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 80009b2:	2300      	movs	r3, #0
 80009b4:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 80009b6:	2307      	movs	r3, #7
 80009b8:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 80009ba:	2314      	movs	r3, #20
 80009bc:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	4619      	mov	r1, r3
 80009c2:	2002      	movs	r0, #2
 80009c4:	f000 f834 	bl	8000a30 <LTC_PEC15_Calc>
 80009c8:	4603      	mov	r3, r0
 80009ca:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80009cc:	893b      	ldrh	r3, [r7, #8]
 80009ce:	0a1b      	lsrs	r3, r3, #8
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 80009d6:	893b      	ldrh	r3, [r7, #8]
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	71fb      	strb	r3, [r7, #7]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 80009dc:	f7ff fddc 	bl	8000598 <LTC_Wakeup_Idle>

	LTC_nCS_Low();
 80009e0:	f000 fe82 	bl	80016e8 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80009e4:	1d39      	adds	r1, r7, #4
 80009e6:	2364      	movs	r3, #100	; 0x64
 80009e8:	2204      	movs	r2, #4
 80009ea:	480f      	ldr	r0, [pc, #60]	; (8000a28 <LTC_PollAdc+0x84>)
 80009ec:	f003 fefa 	bl	80047e4 <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 80009f0:	e00c      	b.n	8000a0c <LTC_PollAdc+0x68>
		current_time = HAL_GetTick();
 80009f2:	f000 fff7 	bl	80019e4 <HAL_GetTick>
 80009f6:	4603      	mov	r3, r0
 80009f8:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 80009fa:	7abb      	ldrb	r3, [r7, #10]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d002      	beq.n	8000a06 <LTC_PollAdc+0x62>
			finished = 1;
 8000a00:	2301      	movs	r3, #1
 8000a02:	72fb      	strb	r3, [r7, #11]
 8000a04:	e002      	b.n	8000a0c <LTC_PollAdc+0x68>
		} else {
			counter = counter + 10;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	330a      	adds	r3, #10
 8000a0a:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <LTC_PollAdc+0x88>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d802      	bhi.n	8000a1a <LTC_PollAdc+0x76>
 8000a14:	7afb      	ldrb	r3, [r7, #11]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d0eb      	beq.n	80009f2 <LTC_PollAdc+0x4e>
		}
	}
	LTC_nCS_High();
 8000a1a:	f000 fe59 	bl	80016d0 <LTC_nCS_High>
	return (counter);
 8000a1e:	68fb      	ldr	r3, [r7, #12]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000298 	.word	0x20000298
 8000a2c:	00030d3f 	.word	0x00030d3f

08000a30 <LTC_PEC15_Calc>:
		0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e,
		0x450c, 0x8095 };

uint16_t LTC_PEC15_Calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
		uint8_t *data //Array of data that will be used to calculate a PEC
		) {
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	6039      	str	r1, [r7, #0]
 8000a3a:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;	//Initialize the PEC to 0x10000
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000a40:	2300      	movs	r3, #0
 8000a42:	737b      	strb	r3, [r7, #13]
 8000a44:	e018      	b.n	8000a78 <LTC_PEC15_Calc+0x48>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 8000a46:	89fb      	ldrh	r3, [r7, #14]
 8000a48:	09db      	lsrs	r3, r3, #7
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	7b7b      	ldrb	r3, [r7, #13]
 8000a4e:	6839      	ldr	r1, [r7, #0]
 8000a50:	440b      	add	r3, r1
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	4053      	eors	r3, r2
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	021b      	lsls	r3, r3, #8
 8000a62:	b29a      	uxth	r2, r3
 8000a64:	897b      	ldrh	r3, [r7, #10]
 8000a66:	490a      	ldr	r1, [pc, #40]	; (8000a90 <LTC_PEC15_Calc+0x60>)
 8000a68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	4053      	eors	r3, r2
 8000a70:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000a72:	7b7b      	ldrb	r3, [r7, #13]
 8000a74:	3301      	adds	r3, #1
 8000a76:	737b      	strb	r3, [r7, #13]
 8000a78:	7b7a      	ldrb	r2, [r7, #13]
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d3e2      	bcc.n	8000a46 <LTC_PEC15_Calc+0x16>
	}

	return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8000a80:	89fb      	ldrh	r3, [r7, #14]
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	b29b      	uxth	r3, r3
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3714      	adds	r7, #20
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr
 8000a90:	080093d0 	.word	0x080093d0

08000a94 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000aa6:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <MX_ADC1_Init+0x78>)
 8000aa8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aaa:	4b17      	ldr	r3, [pc, #92]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ab0:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ab6:	4b14      	ldr	r3, [pc, #80]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000abc:	4b12      	ldr	r3, [pc, #72]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000abe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000ac2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ac4:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ad0:	480d      	ldr	r0, [pc, #52]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000ad2:	f000 ffb5 	bl	8001a40 <HAL_ADC_Init>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000adc:	f000 fd72 	bl	80015c4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ae0:	230e      	movs	r3, #14
 8000ae2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_ADC1_Init+0x74>)
 8000af2:	f001 f87d 	bl	8001bf0 <HAL_ADC_ConfigChannel>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000afc:	f000 fd62 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b00:	bf00      	nop
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200001ec 	.word	0x200001ec
 8000b0c:	40012400 	.word	0x40012400

08000b10 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b20:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b22:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <MX_ADC2_Init+0x78>)
 8000b24:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000b2c:	4b15      	ldr	r3, [pc, #84]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b32:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b38:	4b12      	ldr	r3, [pc, #72]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b3a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b3e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b40:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000b46:	4b0f      	ldr	r3, [pc, #60]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b4c:	480d      	ldr	r0, [pc, #52]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b4e:	f000 ff77 	bl	8001a40 <HAL_ADC_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000b58:	f000 fd34 	bl	80015c4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000b5c:	230a      	movs	r3, #10
 8000b5e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4805      	ldr	r0, [pc, #20]	; (8000b84 <MX_ADC2_Init+0x74>)
 8000b6e:	f001 f83f 	bl	8001bf0 <HAL_ADC_ConfigChannel>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000b78:	f000 fd24 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	2000021c 	.word	0x2000021c
 8000b88:	40012800 	.word	0x40012800

08000b8c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08a      	sub	sp, #40	; 0x28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	f107 0318 	add.w	r3, r7, #24
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a28      	ldr	r2, [pc, #160]	; (8000c48 <HAL_ADC_MspInit+0xbc>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d122      	bne.n	8000bf2 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bac:	4b27      	ldr	r3, [pc, #156]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a26      	ldr	r2, [pc, #152]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bb6:	6193      	str	r3, [r2, #24]
 8000bb8:	4b24      	ldr	r3, [pc, #144]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bc0:	617b      	str	r3, [r7, #20]
 8000bc2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc4:	4b21      	ldr	r3, [pc, #132]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	4a20      	ldr	r2, [pc, #128]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bca:	f043 0310 	orr.w	r3, r3, #16
 8000bce:	6193      	str	r3, [r2, #24]
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	f003 0310 	and.w	r3, r3, #16
 8000bd8:	613b      	str	r3, [r7, #16]
 8000bda:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000bdc:	2330      	movs	r3, #48	; 0x30
 8000bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be0:	2303      	movs	r3, #3
 8000be2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be4:	f107 0318 	add.w	r3, r7, #24
 8000be8:	4619      	mov	r1, r3
 8000bea:	4819      	ldr	r0, [pc, #100]	; (8000c50 <HAL_ADC_MspInit+0xc4>)
 8000bec:	f001 fc7a 	bl	80024e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000bf0:	e026      	b.n	8000c40 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a17      	ldr	r2, [pc, #92]	; (8000c54 <HAL_ADC_MspInit+0xc8>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d121      	bne.n	8000c40 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000c02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c06:	6193      	str	r3, [r2, #24]
 8000c08:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c14:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	4a0c      	ldr	r2, [pc, #48]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000c1a:	f043 0310 	orr.w	r3, r3, #16
 8000c1e:	6193      	str	r3, [r2, #24]
 8000c20:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <HAL_ADC_MspInit+0xc0>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	f003 0310 	and.w	r3, r3, #16
 8000c28:	60bb      	str	r3, [r7, #8]
 8000c2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c2c:	230f      	movs	r3, #15
 8000c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c30:	2303      	movs	r3, #3
 8000c32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c34:	f107 0318 	add.w	r3, r7, #24
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4805      	ldr	r0, [pc, #20]	; (8000c50 <HAL_ADC_MspInit+0xc4>)
 8000c3c:	f001 fc52 	bl	80024e4 <HAL_GPIO_Init>
}
 8000c40:	bf00      	nop
 8000c42:	3728      	adds	r7, #40	; 0x28
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40012400 	.word	0x40012400
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40011000 	.word	0x40011000
 8000c54:	40012800 	.word	0x40012800

08000c58 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000c5c:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c5e:	4a18      	ldr	r2, [pc, #96]	; (8000cc0 <MX_CAN1_Init+0x68>)
 8000c60:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8000c62:	4b16      	ldr	r3, [pc, #88]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c64:	2209      	movs	r2, #9
 8000c66:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000c68:	4b14      	ldr	r3, [pc, #80]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c6e:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000c74:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c76:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c7a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c7e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000c82:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000c96:	4b09      	ldr	r3, [pc, #36]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000c9c:	4b07      	ldr	r3, [pc, #28]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ca2:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000ca8:	4804      	ldr	r0, [pc, #16]	; (8000cbc <MX_CAN1_Init+0x64>)
 8000caa:	f001 f8da 	bl	8001e62 <HAL_CAN_Init>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000cb4:	f000 fc86 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000270 	.word	0x20000270
 8000cc0:	40006400 	.word	0x40006400

08000cc4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	; 0x28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a25      	ldr	r2, [pc, #148]	; (8000d74 <HAL_CAN_MspInit+0xb0>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d143      	bne.n	8000d6c <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ce4:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <HAL_CAN_MspInit+0xb4>)
 8000ce6:	69db      	ldr	r3, [r3, #28]
 8000ce8:	4a23      	ldr	r2, [pc, #140]	; (8000d78 <HAL_CAN_MspInit+0xb4>)
 8000cea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cee:	61d3      	str	r3, [r2, #28]
 8000cf0:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <HAL_CAN_MspInit+0xb4>)
 8000cf2:	69db      	ldr	r3, [r3, #28]
 8000cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cf8:	613b      	str	r3, [r7, #16]
 8000cfa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfc:	4b1e      	ldr	r3, [pc, #120]	; (8000d78 <HAL_CAN_MspInit+0xb4>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	4a1d      	ldr	r2, [pc, #116]	; (8000d78 <HAL_CAN_MspInit+0xb4>)
 8000d02:	f043 0308 	orr.w	r3, r3, #8
 8000d06:	6193      	str	r3, [r2, #24]
 8000d08:	4b1b      	ldr	r3, [pc, #108]	; (8000d78 <HAL_CAN_MspInit+0xb4>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f003 0308 	and.w	r3, r3, #8
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000d14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	4814      	ldr	r0, [pc, #80]	; (8000d7c <HAL_CAN_MspInit+0xb8>)
 8000d2a:	f001 fbdb 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3c:	f107 0314 	add.w	r3, r7, #20
 8000d40:	4619      	mov	r1, r3
 8000d42:	480e      	ldr	r0, [pc, #56]	; (8000d7c <HAL_CAN_MspInit+0xb8>)
 8000d44:	f001 fbce 	bl	80024e4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000d48:	4b0d      	ldr	r3, [pc, #52]	; (8000d80 <HAL_CAN_MspInit+0xbc>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24
 8000d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d58:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d64:	627b      	str	r3, [r7, #36]	; 0x24
 8000d66:	4a06      	ldr	r2, [pc, #24]	; (8000d80 <HAL_CAN_MspInit+0xbc>)
 8000d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	3728      	adds	r7, #40	; 0x28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40006400 	.word	0x40006400
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010c00 	.word	0x40010c00
 8000d80:	40010000 	.word	0x40010000

08000d84 <CAN1_Start>:
  }
}

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef CAN1_Start() {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
	return HAL_CAN_Start(&hcan1);
 8000d88:	4802      	ldr	r0, [pc, #8]	; (8000d94 <CAN1_Start+0x10>)
 8000d8a:	f001 f965 	bl	8002058 <HAL_CAN_Start>
 8000d8e:	4603      	mov	r3, r0
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000270 	.word	0x20000270

08000d98 <CAN1_Activate>:

HAL_StatusTypeDef CAN1_Activate(){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	return HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000d9c:	2102      	movs	r1, #2
 8000d9e:	4803      	ldr	r0, [pc, #12]	; (8000dac <CAN1_Activate+0x14>)
 8000da0:	f001 fa6d 	bl	800227e <HAL_CAN_ActivateNotification>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000270 	.word	0x20000270

08000db0 <CAN1_Send>:


HAL_StatusTypeDef CAN1_Send(){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	return HAL_CAN_AddTxMessage(&hcan1, &msg.TxHeader, msg.data, &msg.TxMailbox);
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <CAN1_Send+0x18>)
 8000db6:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <CAN1_Send+0x1c>)
 8000db8:	4905      	ldr	r1, [pc, #20]	; (8000dd0 <CAN1_Send+0x20>)
 8000dba:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <CAN1_Send+0x24>)
 8000dbc:	f001 f990 	bl	80020e0 <HAL_CAN_AddTxMessage>
 8000dc0:	4603      	mov	r3, r0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000264 	.word	0x20000264
 8000dcc:	20000268 	.word	0x20000268
 8000dd0:	2000024c 	.word	0x2000024c
 8000dd4:	20000270 	.word	0x20000270

08000dd8 <CAN1_SettingsInit>:

void CAN1_SettingsInit(){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
	CAN1_Start();
 8000ddc:	f7ff ffd2 	bl	8000d84 <CAN1_Start>
	CAN1_Activate();
 8000de0:	f7ff ffda 	bl	8000d98 <CAN1_Activate>
	msg.TxHeader.IDE= CAN_ID_STD;
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <CAN1_SettingsInit+0x28>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
	msg.TxHeader.StdId = 0x00;
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <CAN1_SettingsInit+0x28>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
	msg.TxHeader.RTR = CAN_RTR_DATA;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <CAN1_SettingsInit+0x28>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
	msg.TxHeader.DLC = 8;
 8000df6:	4b02      	ldr	r3, [pc, #8]	; (8000e00 <CAN1_SettingsInit+0x28>)
 8000df8:	2208      	movs	r2, #8
 8000dfa:	611a      	str	r2, [r3, #16]
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	2000024c 	.word	0x2000024c

08000e04 <setCANId>:

void setCANId(uint32_t id){
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	msg.TxHeader.StdId = id;
 8000e0c:	4a03      	ldr	r2, [pc, #12]	; (8000e1c <setCANId+0x18>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6013      	str	r3, [r2, #0]
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr
 8000e1c:	2000024c 	.word	0x2000024c

08000e20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 0310 	add.w	r3, r7, #16
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e34:	4b33      	ldr	r3, [pc, #204]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	4a32      	ldr	r2, [pc, #200]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e3a:	f043 0310 	orr.w	r3, r3, #16
 8000e3e:	6193      	str	r3, [r2, #24]
 8000e40:	4b30      	ldr	r3, [pc, #192]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	f003 0310 	and.w	r3, r3, #16
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a2c      	ldr	r2, [pc, #176]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e52:	f043 0320 	orr.w	r3, r3, #32
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0320 	and.w	r3, r3, #32
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e64:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	4a26      	ldr	r2, [pc, #152]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e6a:	f043 0304 	orr.w	r3, r3, #4
 8000e6e:	6193      	str	r3, [r2, #24]
 8000e70:	4b24      	ldr	r3, [pc, #144]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	607b      	str	r3, [r7, #4]
 8000e7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7c:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	4a20      	ldr	r2, [pc, #128]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e82:	f043 0308 	orr.w	r3, r3, #8
 8000e86:	6193      	str	r3, [r2, #24]
 8000e88:	4b1e      	ldr	r3, [pc, #120]	; (8000f04 <MX_GPIO_Init+0xe4>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	f003 0308 	and.w	r3, r3, #8
 8000e90:	603b      	str	r3, [r7, #0]
 8000e92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2110      	movs	r1, #16
 8000e98:	481b      	ldr	r0, [pc, #108]	; (8000f08 <MX_GPIO_Init+0xe8>)
 8000e9a:	f001 fca7 	bl	80027ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2140      	movs	r1, #64	; 0x40
 8000ea2:	481a      	ldr	r0, [pc, #104]	; (8000f0c <MX_GPIO_Init+0xec>)
 8000ea4:	f001 fca2 	bl	80027ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 8000ea8:	2310      	movs	r3, #16
 8000eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4812      	ldr	r0, [pc, #72]	; (8000f08 <MX_GPIO_Init+0xe8>)
 8000ec0:	f001 fb10 	bl	80024e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 8000ec4:	2340      	movs	r3, #64	; 0x40
 8000ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4619      	mov	r1, r3
 8000eda:	480c      	ldr	r0, [pc, #48]	; (8000f0c <MX_GPIO_Init+0xec>)
 8000edc:	f001 fb02 	bl	80024e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMUX_ST_Pin;
 8000ee0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ee4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PMUX_ST_GPIO_Port, &GPIO_InitStruct);
 8000eee:	f107 0310 	add.w	r3, r7, #16
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4805      	ldr	r0, [pc, #20]	; (8000f0c <MX_GPIO_Init+0xec>)
 8000ef6:	f001 faf5 	bl	80024e4 <HAL_GPIO_Init>

}
 8000efa:	bf00      	nop
 8000efc:	3720      	adds	r7, #32
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40021000 	.word	0x40021000
 8000f08:	40010800 	.word	0x40010800
 8000f0c:	40011000 	.word	0x40011000

08000f10 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	f6ad 0da8 	subw	sp, sp, #2216	; 0x8a8
 8000f16:	af00      	add	r7, sp, #0
	GpioTimePacket tp_led_heartbeat;
	TimerPacket timerpacket_ltc;
	TimerPacket timerpacket_can1;

	uint16_t *read_volt;
	read_volt = (uint16_t*) malloc(NUM_CELLS * sizeof(uint16_t));
 8000f18:	2018      	movs	r0, #24
 8000f1a:	f007 fd49 	bl	80089b0 <malloc>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	f8c7 389c 	str.w	r3, [r7, #2204]	; 0x89c
	uint16_t *read_temp;
	read_temp = (uint16_t*) malloc(NUM_CELLS * sizeof(uint16_t));
 8000f24:	2018      	movs	r0, #24
 8000f26:	f007 fd43 	bl	80089b0 <malloc>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	f8c7 3898 	str.w	r3, [r7, #2200]	; 0x898
	uint16_t *read_auxreg = (uint16_t*) malloc(6 * sizeof(uint16_t));
 8000f30:	200c      	movs	r0, #12
 8000f32:	f007 fd3d 	bl	80089b0 <malloc>
 8000f36:	4603      	mov	r3, r0
 8000f38:	f8c7 3894 	str.w	r3, [r7, #2196]	; 0x894
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f3c:	f000 fcfa 	bl	8001934 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f40:	f000 fa64 	bl	800140c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f44:	f7ff ff6c 	bl	8000e20 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000f48:	f7ff fda4 	bl	8000a94 <MX_ADC1_Init>
	MX_ADC2_Init();
 8000f4c:	f7ff fde0 	bl	8000b10 <MX_ADC2_Init>
	MX_CAN1_Init();
 8000f50:	f7ff fe82 	bl	8000c58 <MX_CAN1_Init>
	MX_TIM7_Init();
 8000f54:	f000 fc74 	bl	8001840 <MX_TIM7_Init>
	MX_SPI1_Init();
 8000f58:	f000 fb3a 	bl	80015d0 <MX_SPI1_Init>
	MX_USB_DEVICE_Init();
 8000f5c:	f007 f840 	bl	8007fe0 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */
	CAN1_SettingsInit(); // Start CAN at 0x00
 8000f60:	f7ff ff3a 	bl	8000dd8 <CAN1_SettingsInit>
	//Start timer
	GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port,
 8000f64:	f507 6308 	add.w	r3, r7, #2176	; 0x880
 8000f68:	2240      	movs	r2, #64	; 0x40
 8000f6a:	49da      	ldr	r1, [pc, #872]	; (80012d4 <main+0x3c4>)
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 fab9 	bl	80014e4 <GpioTimePacket_Init>
	MCU_HEARTBEAT_LED_Pin);
	TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 8000f72:	f607 0374 	addw	r3, r7, #2164	; 0x874
 8000f76:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 faf2 	bl	8001564 <TimerPacket_Init>
	TimerPacket_Init(&timerpacket_can1, CAN1_DELAY);
 8000f80:	f607 0368 	addw	r3, r7, #2152	; 0x868
 8000f84:	210a      	movs	r1, #10
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 faec 	bl	8001564 <TimerPacket_Init>
	//Pull SPI1 nCS HIGH (deselect)
	LTC_nCS_High();
 8000f8c:	f000 fba0 	bl	80016d0 <LTC_nCS_High>
	LTC_Set_Num_Devices(NUM_DEVICES);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f7ff facf 	bl	8000534 <LTC_Set_Num_Devices>
	LTC_Set_Num_Series_Groups(NUM_SERIES_GROUP);
 8000f96:	200c      	movs	r0, #12
 8000f98:	f7ff fae8 	bl	800056c <LTC_Set_Num_Series_Groups>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint8_t BMS_IC[12][6] = { };
 8000f9c:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 8000fa0:	2248      	movs	r2, #72	; 0x48
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f007 fddf 	bl	8008b68 <memset>
	BMS_IC[0][0] = 0x69; // Icom Start(6) + I2C_address D0 (0x90)
 8000faa:	2369      	movs	r3, #105	; 0x69
 8000fac:	f887 3820 	strb.w	r3, [r7, #2080]	; 0x820
	BMS_IC[0][1] = 0x28; // Fcom master NACK(8)
 8000fb0:	2328      	movs	r3, #40	; 0x28
 8000fb2:	f887 3821 	strb.w	r3, [r7, #2081]	; 0x821
	BMS_IC[0][2] = 0x0F; // Icom Blank (0) + eeprom address D1 (0xF8)
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	f887 3822 	strb.w	r3, [r7, #2082]	; 0x822
	BMS_IC[0][3] = 0xF9; // Fcom master NACK + Stop(9)
 8000fbc:	23f9      	movs	r3, #249	; 0xf9
 8000fbe:	f887 3823 	strb.w	r3, [r7, #2083]	; 0x823
	BMS_IC[0][4] = 0x7F; // NO TRANSMIT
 8000fc2:	237f      	movs	r3, #127	; 0x7f
 8000fc4:	f887 3824 	strb.w	r3, [r7, #2084]	; 0x824
	BMS_IC[0][5] = 0xF9; // Fcom master NACK + Stop(9)
 8000fc8:	23f9      	movs	r3, #249	; 0xf9
 8000fca:	f887 3825 	strb.w	r3, [r7, #2085]	; 0x825

	BMS_IC[1][0] = 0x69;
 8000fce:	2369      	movs	r3, #105	; 0x69
 8000fd0:	f887 3826 	strb.w	r3, [r7, #2086]	; 0x826
	BMS_IC[1][1] = 0x28;
 8000fd4:	2328      	movs	r3, #40	; 0x28
 8000fd6:	f887 3827 	strb.w	r3, [r7, #2087]	; 0x827
	BMS_IC[1][2] = 0x0F;
 8000fda:	230f      	movs	r3, #15
 8000fdc:	f887 3828 	strb.w	r3, [r7, #2088]	; 0x828
	BMS_IC[1][3] = 0xE9;
 8000fe0:	23e9      	movs	r3, #233	; 0xe9
 8000fe2:	f887 3829 	strb.w	r3, [r7, #2089]	; 0x829
	BMS_IC[1][4] = 0x7F;
 8000fe6:	237f      	movs	r3, #127	; 0x7f
 8000fe8:	f887 382a 	strb.w	r3, [r7, #2090]	; 0x82a
	BMS_IC[1][5] = 0xF9;
 8000fec:	23f9      	movs	r3, #249	; 0xf9
 8000fee:	f887 382b 	strb.w	r3, [r7, #2091]	; 0x82b

	BMS_IC[2][0] = 0x69;
 8000ff2:	2369      	movs	r3, #105	; 0x69
 8000ff4:	f887 382c 	strb.w	r3, [r7, #2092]	; 0x82c
	BMS_IC[2][1] = 0x28;
 8000ff8:	2328      	movs	r3, #40	; 0x28
 8000ffa:	f887 382d 	strb.w	r3, [r7, #2093]	; 0x82d
	BMS_IC[2][2] = 0x0F;
 8000ffe:	230f      	movs	r3, #15
 8001000:	f887 382e 	strb.w	r3, [r7, #2094]	; 0x82e
	BMS_IC[2][3] = 0xD9;
 8001004:	23d9      	movs	r3, #217	; 0xd9
 8001006:	f887 382f 	strb.w	r3, [r7, #2095]	; 0x82f
	BMS_IC[2][4] = 0x7F;
 800100a:	237f      	movs	r3, #127	; 0x7f
 800100c:	f887 3830 	strb.w	r3, [r7, #2096]	; 0x830
	BMS_IC[2][5] = 0xF9;
 8001010:	23f9      	movs	r3, #249	; 0xf9
 8001012:	f887 3831 	strb.w	r3, [r7, #2097]	; 0x831

	BMS_IC[3][0] = 0x69;
 8001016:	2369      	movs	r3, #105	; 0x69
 8001018:	f887 3832 	strb.w	r3, [r7, #2098]	; 0x832
	BMS_IC[3][1] = 0x28;
 800101c:	2328      	movs	r3, #40	; 0x28
 800101e:	f887 3833 	strb.w	r3, [r7, #2099]	; 0x833
	BMS_IC[3][2] = 0x0F;
 8001022:	230f      	movs	r3, #15
 8001024:	f887 3834 	strb.w	r3, [r7, #2100]	; 0x834
	BMS_IC[3][3] = 0xC9;
 8001028:	23c9      	movs	r3, #201	; 0xc9
 800102a:	f887 3835 	strb.w	r3, [r7, #2101]	; 0x835
	BMS_IC[3][4] = 0x7F;
 800102e:	237f      	movs	r3, #127	; 0x7f
 8001030:	f887 3836 	strb.w	r3, [r7, #2102]	; 0x836
	BMS_IC[3][5] = 0xF9;
 8001034:	23f9      	movs	r3, #249	; 0xf9
 8001036:	f887 3837 	strb.w	r3, [r7, #2103]	; 0x837

	BMS_IC[4][0] = 0x69;
 800103a:	2369      	movs	r3, #105	; 0x69
 800103c:	f887 3838 	strb.w	r3, [r7, #2104]	; 0x838
	BMS_IC[4][1] = 0x28;
 8001040:	2328      	movs	r3, #40	; 0x28
 8001042:	f887 3839 	strb.w	r3, [r7, #2105]	; 0x839
	BMS_IC[4][2] = 0x0F;
 8001046:	230f      	movs	r3, #15
 8001048:	f887 383a 	strb.w	r3, [r7, #2106]	; 0x83a
	BMS_IC[4][3] = 0xB9;
 800104c:	23b9      	movs	r3, #185	; 0xb9
 800104e:	f887 383b 	strb.w	r3, [r7, #2107]	; 0x83b
	BMS_IC[4][4] = 0x7F;
 8001052:	237f      	movs	r3, #127	; 0x7f
 8001054:	f887 383c 	strb.w	r3, [r7, #2108]	; 0x83c
	BMS_IC[4][5] = 0xF9;
 8001058:	23f9      	movs	r3, #249	; 0xf9
 800105a:	f887 383d 	strb.w	r3, [r7, #2109]	; 0x83d

	BMS_IC[5][0] = 0x69;
 800105e:	2369      	movs	r3, #105	; 0x69
 8001060:	f887 383e 	strb.w	r3, [r7, #2110]	; 0x83e
	BMS_IC[5][1] = 0x28;
 8001064:	2328      	movs	r3, #40	; 0x28
 8001066:	f887 383f 	strb.w	r3, [r7, #2111]	; 0x83f
	BMS_IC[5][2] = 0x0F;
 800106a:	230f      	movs	r3, #15
 800106c:	f887 3840 	strb.w	r3, [r7, #2112]	; 0x840
	BMS_IC[5][3] = 0xA9;
 8001070:	23a9      	movs	r3, #169	; 0xa9
 8001072:	f887 3841 	strb.w	r3, [r7, #2113]	; 0x841
	BMS_IC[5][4] = 0x7F;
 8001076:	237f      	movs	r3, #127	; 0x7f
 8001078:	f887 3842 	strb.w	r3, [r7, #2114]	; 0x842
	BMS_IC[5][5] = 0xF9;
 800107c:	23f9      	movs	r3, #249	; 0xf9
 800107e:	f887 3843 	strb.w	r3, [r7, #2115]	; 0x843

	BMS_IC[6][0] = 0x69;
 8001082:	2369      	movs	r3, #105	; 0x69
 8001084:	f887 3844 	strb.w	r3, [r7, #2116]	; 0x844
	BMS_IC[6][1] = 0x28;
 8001088:	2328      	movs	r3, #40	; 0x28
 800108a:	f887 3845 	strb.w	r3, [r7, #2117]	; 0x845
	BMS_IC[6][2] = 0x0F;
 800108e:	230f      	movs	r3, #15
 8001090:	f887 3846 	strb.w	r3, [r7, #2118]	; 0x846
	BMS_IC[6][3] = 0x99;
 8001094:	2399      	movs	r3, #153	; 0x99
 8001096:	f887 3847 	strb.w	r3, [r7, #2119]	; 0x847
	BMS_IC[6][4] = 0x7F;
 800109a:	237f      	movs	r3, #127	; 0x7f
 800109c:	f887 3848 	strb.w	r3, [r7, #2120]	; 0x848
	BMS_IC[6][5] = 0xF9;
 80010a0:	23f9      	movs	r3, #249	; 0xf9
 80010a2:	f887 3849 	strb.w	r3, [r7, #2121]	; 0x849

	BMS_IC[7][0] = 0x69;
 80010a6:	2369      	movs	r3, #105	; 0x69
 80010a8:	f887 384a 	strb.w	r3, [r7, #2122]	; 0x84a
	BMS_IC[7][1] = 0x28;
 80010ac:	2328      	movs	r3, #40	; 0x28
 80010ae:	f887 384b 	strb.w	r3, [r7, #2123]	; 0x84b
	BMS_IC[7][2] = 0x0F;
 80010b2:	230f      	movs	r3, #15
 80010b4:	f887 384c 	strb.w	r3, [r7, #2124]	; 0x84c
	BMS_IC[7][3] = 0x89;
 80010b8:	2389      	movs	r3, #137	; 0x89
 80010ba:	f887 384d 	strb.w	r3, [r7, #2125]	; 0x84d
	BMS_IC[7][4] = 0x7F;
 80010be:	237f      	movs	r3, #127	; 0x7f
 80010c0:	f887 384e 	strb.w	r3, [r7, #2126]	; 0x84e
	BMS_IC[7][5] = 0xF9;
 80010c4:	23f9      	movs	r3, #249	; 0xf9
 80010c6:	f887 384f 	strb.w	r3, [r7, #2127]	; 0x84f

	BMS_IC[8][0] = 0x69;
 80010ca:	2369      	movs	r3, #105	; 0x69
 80010cc:	f887 3850 	strb.w	r3, [r7, #2128]	; 0x850
	BMS_IC[8][1] = 0x08;
 80010d0:	2308      	movs	r3, #8
 80010d2:	f887 3851 	strb.w	r3, [r7, #2129]	; 0x851
	BMS_IC[8][2] = 0x0F;
 80010d6:	230f      	movs	r3, #15
 80010d8:	f887 3852 	strb.w	r3, [r7, #2130]	; 0x852
	BMS_IC[8][3] = 0xF9;
 80010dc:	23f9      	movs	r3, #249	; 0xf9
 80010de:	f887 3853 	strb.w	r3, [r7, #2131]	; 0x853
	BMS_IC[8][4] = 0x7F;
 80010e2:	237f      	movs	r3, #127	; 0x7f
 80010e4:	f887 3854 	strb.w	r3, [r7, #2132]	; 0x854
	BMS_IC[8][5] = 0xF9;
 80010e8:	23f9      	movs	r3, #249	; 0xf9
 80010ea:	f887 3855 	strb.w	r3, [r7, #2133]	; 0x855

	BMS_IC[9][0] = 0x69;
 80010ee:	2369      	movs	r3, #105	; 0x69
 80010f0:	f887 3856 	strb.w	r3, [r7, #2134]	; 0x856
	BMS_IC[9][1] = 0x08;
 80010f4:	2308      	movs	r3, #8
 80010f6:	f887 3857 	strb.w	r3, [r7, #2135]	; 0x857
	BMS_IC[9][2] = 0x0F;
 80010fa:	230f      	movs	r3, #15
 80010fc:	f887 3858 	strb.w	r3, [r7, #2136]	; 0x858
	BMS_IC[9][3] = 0xE9;
 8001100:	23e9      	movs	r3, #233	; 0xe9
 8001102:	f887 3859 	strb.w	r3, [r7, #2137]	; 0x859
	BMS_IC[9][4] = 0x7F;
 8001106:	237f      	movs	r3, #127	; 0x7f
 8001108:	f887 385a 	strb.w	r3, [r7, #2138]	; 0x85a
	BMS_IC[9][5] = 0xF9;
 800110c:	23f9      	movs	r3, #249	; 0xf9
 800110e:	f887 385b 	strb.w	r3, [r7, #2139]	; 0x85b

	BMS_IC[10][0] = 0x69;
 8001112:	2369      	movs	r3, #105	; 0x69
 8001114:	f887 385c 	strb.w	r3, [r7, #2140]	; 0x85c
	BMS_IC[10][1] = 0x08;
 8001118:	2308      	movs	r3, #8
 800111a:	f887 385d 	strb.w	r3, [r7, #2141]	; 0x85d
	BMS_IC[10][2] = 0x0F;
 800111e:	230f      	movs	r3, #15
 8001120:	f887 385e 	strb.w	r3, [r7, #2142]	; 0x85e
	BMS_IC[10][3] = 0xD9;
 8001124:	23d9      	movs	r3, #217	; 0xd9
 8001126:	f887 385f 	strb.w	r3, [r7, #2143]	; 0x85f
	BMS_IC[10][4] = 0x7F;
 800112a:	237f      	movs	r3, #127	; 0x7f
 800112c:	f887 3860 	strb.w	r3, [r7, #2144]	; 0x860
	BMS_IC[10][5] = 0xF9;
 8001130:	23f9      	movs	r3, #249	; 0xf9
 8001132:	f887 3861 	strb.w	r3, [r7, #2145]	; 0x861

	BMS_IC[11][0] = 0x69;
 8001136:	2369      	movs	r3, #105	; 0x69
 8001138:	f887 3862 	strb.w	r3, [r7, #2146]	; 0x862
	BMS_IC[11][1] = 0x08;
 800113c:	2308      	movs	r3, #8
 800113e:	f887 3863 	strb.w	r3, [r7, #2147]	; 0x863
	BMS_IC[11][2] = 0x0F;
 8001142:	230f      	movs	r3, #15
 8001144:	f887 3864 	strb.w	r3, [r7, #2148]	; 0x864
	BMS_IC[11][3] = 0xC9;
 8001148:	23c9      	movs	r3, #201	; 0xc9
 800114a:	f887 3865 	strb.w	r3, [r7, #2149]	; 0x865
	BMS_IC[11][4] = 0x7F;
 800114e:	237f      	movs	r3, #127	; 0x7f
 8001150:	f887 3866 	strb.w	r3, [r7, #2150]	; 0x866
	BMS_IC[11][5] = 0xF9;
 8001154:	23f9      	movs	r3, #249	; 0xf9
 8001156:	f887 3867 	strb.w	r3, [r7, #2151]	; 0x867
	uint8_t tempindex = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	f887 38a7 	strb.w	r3, [r7, #2215]	; 0x8a7
	uint8_t increment = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	f887 3893 	strb.w	r3, [r7, #2195]	; 0x893
	uint16_t data = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	f8a7 381e 	strh.w	r3, [r7, #2078]	; 0x81e
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 800116c:	f507 6308 	add.w	r3, r7, #2176	; 0x880
 8001170:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f9d2 	bl	800151e <GpioFixedToggle>
		if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 800117a:	f607 0374 	addw	r3, r7, #2164	; 0x874
 800117e:	4618      	mov	r0, r3
 8001180:	f000 fa03 	bl	800158a <TimerPacket_FixedPulse>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 808e 	beq.w	80012a8 <main+0x398>
//			int packvoltage = 0;

			//starting for printing over serial
//			char packV[30];
			char buf[20];
			char out_buf[2048] = "";
 800118c:	f607 03a8 	addw	r3, r7, #2216	; 0x8a8
 8001190:	f6a3 03a4 	subw	r3, r3, #2212	; 0x8a4
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	3304      	adds	r3, #4
 800119a:	f240 72fc 	movw	r2, #2044	; 0x7fc
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f007 fce1 	bl	8008b68 <memset>
			char char_to_str[2];
			char_to_str[0] = '\n';
 80011a6:	230a      	movs	r3, #10
 80011a8:	f887 3804 	strb.w	r3, [r7, #2052]	; 0x804
			char_to_str[1] = '\0';
 80011ac:	2300      	movs	r3, #0
 80011ae:	f887 3805 	strb.w	r3, [r7, #2053]	; 0x805
//			LTC_ReadRawCellVoltages((uint16_t*) read_volt);
//			packvoltage = LTC_CalcPackVoltage((uint16_t*) read_volt);
			//stop reading voltages

			//start sending to mux to read temperatures
			LTC_Wakeup_Sleep();
 80011b2:	f7ff fa15 	bl	80005e0 <LTC_Wakeup_Sleep>
			ltc6811_wrcomm(NUM_DEVICES, BMS_IC[tempindex]);
 80011b6:	f897 28a7 	ldrb.w	r2, [r7, #2215]	; 0x8a7
 80011ba:	f507 6102 	add.w	r1, r7, #2080	; 0x820
 80011be:	4613      	mov	r3, r2
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4413      	add	r3, r2
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	440b      	add	r3, r1
 80011c8:	4619      	mov	r1, r3
 80011ca:	2001      	movs	r0, #1
 80011cc:	f7ff fa2a 	bl	8000624 <ltc6811_wrcomm>
			LTC_Wakeup_Idle();
 80011d0:	f7ff f9e2 	bl	8000598 <LTC_Wakeup_Idle>
			ltc6811_stcomm();
 80011d4:	f7ff faa2 	bl	800071c <ltc6811_stcomm>
//			sprintf(packV, "Pack Voltage: %d/10000 V", packvoltage);
//			strncat(out_buf, packV, 30);
//			strncat(out_buf, char_to_str, 2);
			//end for printing over serial for pack voltage

			LTC_Wakeup_Idle();
 80011d8:	f7ff f9de 	bl	8000598 <LTC_Wakeup_Idle>
			LTC_ADAX(MD_7KHZ_3KHZ, 0); //doing GPIO all conversion
 80011dc:	2302      	movs	r3, #2
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fb9f 	bl	8000924 <LTC_ADAX>
			LTC_PollAdc();
 80011e6:	f7ff fbdd 	bl	80009a4 <LTC_PollAdc>
			LTC_ReadRawCellTemps((uint16_t*) read_auxreg); // Set to read back all aux registers
 80011ea:	f8d7 0894 	ldr.w	r0, [r7, #2196]	; 0x894
 80011ee:	f7ff facd 	bl	800078c <LTC_ReadRawCellTemps>
			data = read_auxreg[0];
 80011f2:	f8d7 3894 	ldr.w	r3, [r7, #2196]	; 0x894
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	f8a7 381e 	strh.w	r3, [r7, #2078]	; 0x81e
			//read_temp[tempindex] = *data;
			memcpy((void*) &read_temp[tempindex], (void*) &data, sizeof(uint16_t));
 80011fc:	f897 38a7 	ldrb.w	r3, [r7, #2215]	; 0x8a7
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	f8d7 2898 	ldr.w	r2, [r7, #2200]	; 0x898
 8001206:	4413      	add	r3, r2
 8001208:	f8b7 281e 	ldrh.w	r2, [r7, #2078]	; 0x81e
 800120c:	801a      	strh	r2, [r3, #0]
			//read_temp[tempindex] = (uint16_t) read_auxreg[0];

			//start for printing over serial for voltages
			for (uint8_t i = 0; i < 8; i++) {
 800120e:	2300      	movs	r3, #0
 8001210:	f887 38a6 	strb.w	r3, [r7, #2214]	; 0x8a6
 8001214:	e022      	b.n	800125c <main+0x34c>
				sprintf(buf, "C%u:%u/10000", i + 1, read_temp[i]);
 8001216:	f897 38a6 	ldrb.w	r3, [r7, #2214]	; 0x8a6
 800121a:	1c59      	adds	r1, r3, #1
 800121c:	f897 38a6 	ldrb.w	r3, [r7, #2214]	; 0x8a6
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	f8d7 2898 	ldr.w	r2, [r7, #2200]	; 0x898
 8001226:	4413      	add	r3, r2
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	f607 0008 	addw	r0, r7, #2056	; 0x808
 800122e:	460a      	mov	r2, r1
 8001230:	4929      	ldr	r1, [pc, #164]	; (80012d8 <main+0x3c8>)
 8001232:	f007 fc79 	bl	8008b28 <siprintf>
				strncat(out_buf, buf, 20);
 8001236:	f607 0108 	addw	r1, r7, #2056	; 0x808
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2214      	movs	r2, #20
 800123e:	4618      	mov	r0, r3
 8001240:	f007 fc9a 	bl	8008b78 <strncat>
				strncat(out_buf, char_to_str, 2);
 8001244:	f607 0104 	addw	r1, r7, #2052	; 0x804
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	2202      	movs	r2, #2
 800124c:	4618      	mov	r0, r3
 800124e:	f007 fc93 	bl	8008b78 <strncat>
			for (uint8_t i = 0; i < 8; i++) {
 8001252:	f897 38a6 	ldrb.w	r3, [r7, #2214]	; 0x8a6
 8001256:	3301      	adds	r3, #1
 8001258:	f887 38a6 	strb.w	r3, [r7, #2214]	; 0x8a6
 800125c:	f897 38a6 	ldrb.w	r3, [r7, #2214]	; 0x8a6
 8001260:	2b07      	cmp	r3, #7
 8001262:	d9d8      	bls.n	8001216 <main+0x306>
			}
			strncat(out_buf, char_to_str, 2);
 8001264:	f607 0104 	addw	r1, r7, #2052	; 0x804
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	2202      	movs	r2, #2
 800126c:	4618      	mov	r0, r3
 800126e:	f007 fc83 	bl	8008b78 <strncat>
			HAL_Delay(400);
 8001272:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001276:	f000 fbbf 	bl	80019f8 <HAL_Delay>
			USB_Transmit(out_buf, strlen(out_buf));
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4618      	mov	r0, r3
 800127e:	f7fe ffd1 	bl	8000224 <strlen>
 8001282:	4603      	mov	r3, r0
 8001284:	b29a      	uxth	r2, r3
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f006 fe99 	bl	8007fc2 <USB_Transmit>
			//end for printing over serial for voltages

			tempindex++;
 8001290:	f897 38a7 	ldrb.w	r3, [r7, #2215]	; 0x8a7
 8001294:	3301      	adds	r3, #1
 8001296:	f887 38a7 	strb.w	r3, [r7, #2215]	; 0x8a7

			if (tempindex == 8) {
 800129a:	f897 38a7 	ldrb.w	r3, [r7, #2215]	; 0x8a7
 800129e:	2b08      	cmp	r3, #8
 80012a0:	d102      	bne.n	80012a8 <main+0x398>
				tempindex = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	f887 38a7 	strb.w	r3, [r7, #2215]	; 0x8a7
			}

		} //STOPSTOSPTOPSOTSTPO

		if (TimerPacket_FixedPulse(&timerpacket_can1)) {
 80012a8:	f607 0368 	addw	r3, r7, #2152	; 0x868
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 f96c 	bl	800158a <TimerPacket_FixedPulse>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	f43f af59 	beq.w	800116c <main+0x25c>

			uint16_t CAN_ID = 0x630;
 80012ba:	f44f 63c6 	mov.w	r3, #1584	; 0x630
 80012be:	f8a7 38a4 	strh.w	r3, [r7, #2212]	; 0x8a4
			setCANId(CAN_ID);
 80012c2:	f8b7 38a4 	ldrh.w	r3, [r7, #2212]	; 0x8a4
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fd9c 	bl	8000e04 <setCANId>
			for (int i = 0; i < NUM_CELLS; i++) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 38a0 	str.w	r3, [r7, #2208]	; 0x8a0
 80012d2:	e092      	b.n	80013fa <main+0x4ea>
 80012d4:	40011000 	.word	0x40011000
 80012d8:	08009374 	.word	0x08009374
				if (i % 4 == 0) {
 80012dc:	f8d7 38a0 	ldr.w	r3, [r7, #2208]	; 0x8a0
 80012e0:	f003 0303 	and.w	r3, r3, #3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d16e      	bne.n	80013c6 <main+0x4b6>
					uint8_t temp_volt = i;
 80012e8:	f8d7 38a0 	ldr.w	r3, [r7, #2208]	; 0x8a0
 80012ec:	f887 3892 	strb.w	r3, [r7, #2194]	; 0x892
					msg.data[0] = read_volt[temp_volt];
 80012f0:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 80012fa:	4413      	add	r3, r2
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b41      	ldr	r3, [pc, #260]	; (8001408 <main+0x4f8>)
 8001302:	771a      	strb	r2, [r3, #28]
					msg.data[1] = read_volt[temp_volt] >> 8;
 8001304:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 800130e:	4413      	add	r3, r2
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	0a1b      	lsrs	r3, r3, #8
 8001314:	b29b      	uxth	r3, r3
 8001316:	b2da      	uxtb	r2, r3
 8001318:	4b3b      	ldr	r3, [pc, #236]	; (8001408 <main+0x4f8>)
 800131a:	775a      	strb	r2, [r3, #29]
					temp_volt += 1;
 800131c:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 8001320:	3301      	adds	r3, #1
 8001322:	f887 3892 	strb.w	r3, [r7, #2194]	; 0x892
					msg.data[2] = read_volt[temp_volt];
 8001326:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 8001330:	4413      	add	r3, r2
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b34      	ldr	r3, [pc, #208]	; (8001408 <main+0x4f8>)
 8001338:	779a      	strb	r2, [r3, #30]
					msg.data[3] = read_volt[temp_volt] >> 8;
 800133a:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 8001344:	4413      	add	r3, r2
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	0a1b      	lsrs	r3, r3, #8
 800134a:	b29b      	uxth	r3, r3
 800134c:	b2da      	uxtb	r2, r3
 800134e:	4b2e      	ldr	r3, [pc, #184]	; (8001408 <main+0x4f8>)
 8001350:	77da      	strb	r2, [r3, #31]
					temp_volt += 1;
 8001352:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 8001356:	3301      	adds	r3, #1
 8001358:	f887 3892 	strb.w	r3, [r7, #2194]	; 0x892
					msg.data[4] = read_volt[temp_volt];
 800135c:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 8001366:	4413      	add	r3, r2
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	4b26      	ldr	r3, [pc, #152]	; (8001408 <main+0x4f8>)
 800136e:	f883 2020 	strb.w	r2, [r3, #32]
					msg.data[5] = read_volt[temp_volt] >> 8;
 8001372:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 800137c:	4413      	add	r3, r2
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	0a1b      	lsrs	r3, r3, #8
 8001382:	b29b      	uxth	r3, r3
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b20      	ldr	r3, [pc, #128]	; (8001408 <main+0x4f8>)
 8001388:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					temp_volt += 1;
 800138c:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 8001390:	3301      	adds	r3, #1
 8001392:	f887 3892 	strb.w	r3, [r7, #2194]	; 0x892
					msg.data[6] = read_volt[temp_volt];
 8001396:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 80013a0:	4413      	add	r3, r2
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4b18      	ldr	r3, [pc, #96]	; (8001408 <main+0x4f8>)
 80013a8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					msg.data[7] = read_volt[temp_volt] >> 8;
 80013ac:	f897 3892 	ldrb.w	r3, [r7, #2194]	; 0x892
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	f8d7 289c 	ldr.w	r2, [r7, #2204]	; 0x89c
 80013b6:	4413      	add	r3, r2
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b29b      	uxth	r3, r3
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	4b11      	ldr	r3, [pc, #68]	; (8001408 <main+0x4f8>)
 80013c2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				}
				if (i % 4 == 0) {
 80013c6:	f8d7 38a0 	ldr.w	r3, [r7, #2208]	; 0x8a0
 80013ca:	f003 0303 	and.w	r3, r3, #3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d109      	bne.n	80013e6 <main+0x4d6>
					CAN_ID = CAN_ID + 0x01;
 80013d2:	f8b7 38a4 	ldrh.w	r3, [r7, #2212]	; 0x8a4
 80013d6:	3301      	adds	r3, #1
 80013d8:	f8a7 38a4 	strh.w	r3, [r7, #2212]	; 0x8a4
					setCANId(CAN_ID);
 80013dc:	f8b7 38a4 	ldrh.w	r3, [r7, #2212]	; 0x8a4
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fd0f 	bl	8000e04 <setCANId>
				}
				HAL_Delay(10);
 80013e6:	200a      	movs	r0, #10
 80013e8:	f000 fb06 	bl	80019f8 <HAL_Delay>
				CAN1_Send();
 80013ec:	f7ff fce0 	bl	8000db0 <CAN1_Send>
			for (int i = 0; i < NUM_CELLS; i++) {
 80013f0:	f8d7 38a0 	ldr.w	r3, [r7, #2208]	; 0x8a0
 80013f4:	3301      	adds	r3, #1
 80013f6:	f8c7 38a0 	str.w	r3, [r7, #2208]	; 0x8a0
 80013fa:	f8d7 38a0 	ldr.w	r3, [r7, #2208]	; 0x8a0
 80013fe:	2b0b      	cmp	r3, #11
 8001400:	f77f af6c 	ble.w	80012dc <main+0x3cc>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8001404:	e6b2      	b.n	800116c <main+0x25c>
 8001406:	bf00      	nop
 8001408:	2000024c 	.word	0x2000024c

0800140c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b09c      	sub	sp, #112	; 0x70
 8001410:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001412:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001416:	2238      	movs	r2, #56	; 0x38
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f007 fba4 	bl	8008b68 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	2220      	movs	r2, #32
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f007 fb96 	bl	8008b68 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800143c:	2301      	movs	r3, #1
 800143e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001444:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8001446:	2304      	movs	r3, #4
 8001448:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800144a:	2301      	movs	r3, #1
 800144c:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800144e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001452:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001454:	2302      	movs	r3, #2
 8001456:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001458:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800145c:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800145e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001462:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8001464:	2302      	movs	r3, #2
 8001466:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8001468:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800146c:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800146e:	2340      	movs	r3, #64	; 0x40
 8001470:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001472:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001476:	4618      	mov	r0, r3
 8001478:	f002 fb1a 	bl	8003ab0 <HAL_RCC_OscConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <SystemClock_Config+0x7a>
		Error_Handler();
 8001482:	f000 f89f 	bl	80015c4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001486:	230f      	movs	r3, #15
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800148a:	2302      	movs	r3, #2
 800148c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800148e:	2300      	movs	r3, #0
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001496:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	637b      	str	r3, [r7, #52]	; 0x34

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800149c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a0:	2102      	movs	r1, #2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f002 fe1a 	bl	80040dc <HAL_RCC_ClockConfig>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <SystemClock_Config+0xa6>
		Error_Handler();
 80014ae:	f000 f889 	bl	80015c4 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_USB;
 80014b2:	2312      	movs	r3, #18
 80014b4:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014ba:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80014c0:	1d3b      	adds	r3, r7, #4
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 ffd8 	bl	8004478 <HAL_RCCEx_PeriphCLKConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <SystemClock_Config+0xc6>
		Error_Handler();
 80014ce:	f000 f879 	bl	80015c4 <Error_Handler>
	}

	/** Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 80014d2:	4b03      	ldr	r3, [pc, #12]	; (80014e0 <SystemClock_Config+0xd4>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	601a      	str	r2, [r3, #0]
}
 80014d8:	bf00      	nop
 80014da:	3770      	adds	r7, #112	; 0x70
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	42420070 	.word	0x42420070

080014e4 <GpioTimePacket_Init>:

/* USER CODE BEGIN 4 */
//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	4613      	mov	r3, r2
 80014f0:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	2200      	movs	r2, #0
 80014f6:	4619      	mov	r1, r3
 80014f8:	68b8      	ldr	r0, [r7, #8]
 80014fa:	f001 f977 	bl	80027ec <HAL_GPIO_WritePin>
	gtp->gpio_port = port;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	68ba      	ldr	r2, [r7, #8]
 8001502:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin = pin;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	88fa      	ldrh	r2, [r7, #6]
 8001508:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev = 0; //Init to 0
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
	gtp->ts_curr = 0; //Init to 0
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
}
 8001516:	bf00      	nop
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <GpioFixedToggle>:
//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms) {
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
 8001526:	460b      	mov	r3, r1
 8001528:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 800152a:	f000 fa5b 	bl	80019e4 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	60da      	str	r2, [r3, #12]
	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	1ad2      	subs	r2, r2, r3
 800153e:	887b      	ldrh	r3, [r7, #2]
 8001540:	429a      	cmp	r2, r3
 8001542:	d90b      	bls.n	800155c <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	889b      	ldrh	r3, [r3, #4]
 800154c:	4619      	mov	r1, r3
 800154e:	4610      	mov	r0, r2
 8001550:	f001 f964 	bl	800281c <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]
	}
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <TimerPacket_Init>:
//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay) {
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	tp->ts_prev = 0;		//Init to 0
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
	tp->ts_curr = 0; 		//Init to 0
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	605a      	str	r2, [r3, #4]
	tp->delay = delay;	//Init to user value
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	609a      	str	r2, [r3, #8]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <TimerPacket_FixedPulse>:
//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp) {
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 8001592:	f000 fa27 	bl	80019e4 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	605a      	str	r2, [r3, #4]
	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	1ad2      	subs	r2, r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d905      	bls.n	80015ba <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c8:	b672      	cpsid	i
}
 80015ca:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015cc:	e7fe      	b.n	80015cc <Error_Handler+0x8>
	...

080015d0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <MX_SPI1_Init+0x64>)
 80015d6:	4a18      	ldr	r2, [pc, #96]	; (8001638 <MX_SPI1_Init+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015da:	4b16      	ldr	r3, [pc, #88]	; (8001634 <MX_SPI1_Init+0x64>)
 80015dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015e2:	4b14      	ldr	r3, [pc, #80]	; (8001634 <MX_SPI1_Init+0x64>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_SPI1_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_SPI1_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_SPI1_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <MX_SPI1_Init+0x64>)
 80015fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001600:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_SPI1_Init+0x64>)
 8001604:	2228      	movs	r2, #40	; 0x28
 8001606:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <MX_SPI1_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_SPI1_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <MX_SPI1_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <MX_SPI1_Init+0x64>)
 800161c:	220a      	movs	r2, #10
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <MX_SPI1_Init+0x64>)
 8001622:	f003 f85b 	bl	80046dc <HAL_SPI_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800162c:	f7ff ffca 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000298 	.word	0x20000298
 8001638:	40013000 	.word	0x40013000

0800163c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001644:	f107 0310 	add.w	r3, r7, #16
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a1b      	ldr	r2, [pc, #108]	; (80016c4 <HAL_SPI_MspInit+0x88>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d12f      	bne.n	80016bc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800165c:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <HAL_SPI_MspInit+0x8c>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a19      	ldr	r2, [pc, #100]	; (80016c8 <HAL_SPI_MspInit+0x8c>)
 8001662:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <HAL_SPI_MspInit+0x8c>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <HAL_SPI_MspInit+0x8c>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a13      	ldr	r2, [pc, #76]	; (80016c8 <HAL_SPI_MspInit+0x8c>)
 800167a:	f043 0304 	orr.w	r3, r3, #4
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <HAL_SPI_MspInit+0x8c>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800168c:	23a0      	movs	r3, #160	; 0xa0
 800168e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001694:	2303      	movs	r3, #3
 8001696:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4619      	mov	r1, r3
 800169e:	480b      	ldr	r0, [pc, #44]	; (80016cc <HAL_SPI_MspInit+0x90>)
 80016a0:	f000 ff20 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016a4:	2340      	movs	r3, #64	; 0x40
 80016a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	4619      	mov	r1, r3
 80016b6:	4805      	ldr	r0, [pc, #20]	; (80016cc <HAL_SPI_MspInit+0x90>)
 80016b8:	f000 ff14 	bl	80024e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80016bc:	bf00      	nop
 80016be:	3720      	adds	r7, #32
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40013000 	.word	0x40013000
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010800 	.word	0x40010800

080016d0 <LTC_nCS_High>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTC_nCS_High(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 80016d4:	2201      	movs	r2, #1
 80016d6:	2110      	movs	r1, #16
 80016d8:	4802      	ldr	r0, [pc, #8]	; (80016e4 <LTC_nCS_High+0x14>)
 80016da:	f001 f887 	bl	80027ec <HAL_GPIO_WritePin>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40010800 	.word	0x40010800

080016e8 <LTC_nCS_Low>:
/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 80016ec:	2200      	movs	r2, #0
 80016ee:	2110      	movs	r1, #16
 80016f0:	4802      	ldr	r0, [pc, #8]	; (80016fc <LTC_nCS_Low+0x14>)
 80016f2:	f001 f87b 	bl	80027ec <HAL_GPIO_WritePin>
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40010800 	.word	0x40010800

08001700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001706:	4b15      	ldr	r3, [pc, #84]	; (800175c <HAL_MspInit+0x5c>)
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	4a14      	ldr	r2, [pc, #80]	; (800175c <HAL_MspInit+0x5c>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6193      	str	r3, [r2, #24]
 8001712:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_MspInit+0x5c>)
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	4b0f      	ldr	r3, [pc, #60]	; (800175c <HAL_MspInit+0x5c>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	4a0e      	ldr	r2, [pc, #56]	; (800175c <HAL_MspInit+0x5c>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001728:	61d3      	str	r3, [r2, #28]
 800172a:	4b0c      	ldr	r3, [pc, #48]	; (800175c <HAL_MspInit+0x5c>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <HAL_MspInit+0x60>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	4a04      	ldr	r2, [pc, #16]	; (8001760 <HAL_MspInit+0x60>)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	40021000 	.word	0x40021000
 8001760:	40010000 	.word	0x40010000

08001764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001768:	e7fe      	b.n	8001768 <NMI_Handler+0x4>

0800176a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800176e:	e7fe      	b.n	800176e <HardFault_Handler+0x4>

08001770 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001774:	e7fe      	b.n	8001774 <MemManage_Handler+0x4>

08001776 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800177a:	e7fe      	b.n	800177a <BusFault_Handler+0x4>

0800177c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <UsageFault_Handler+0x4>

08001782 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr

0800178e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr

080017a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017aa:	f000 f909 	bl	80019c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017b8:	4802      	ldr	r0, [pc, #8]	; (80017c4 <OTG_FS_IRQHandler+0x10>)
 80017ba:	f001 f987 	bl	8002acc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20001008 	.word	0x20001008

080017c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017d0:	4a14      	ldr	r2, [pc, #80]	; (8001824 <_sbrk+0x5c>)
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <_sbrk+0x60>)
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017dc:	4b13      	ldr	r3, [pc, #76]	; (800182c <_sbrk+0x64>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d102      	bne.n	80017ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <_sbrk+0x64>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	; (8001830 <_sbrk+0x68>)
 80017e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <_sbrk+0x64>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d207      	bcs.n	8001808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f8:	f007 f9e2 	bl	8008bc0 <__errno>
 80017fc:	4603      	mov	r3, r0
 80017fe:	220c      	movs	r2, #12
 8001800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295
 8001806:	e009      	b.n	800181c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <_sbrk+0x64>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800180e:	4b07      	ldr	r3, [pc, #28]	; (800182c <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	4a05      	ldr	r2, [pc, #20]	; (800182c <_sbrk+0x64>)
 8001818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800181a:	68fb      	ldr	r3, [r7, #12]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20010000 	.word	0x20010000
 8001828:	00000400 	.word	0x00000400
 800182c:	200002f0 	.word	0x200002f0
 8001830:	20001878 	.word	0x20001878

08001834 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001846:	463b      	mov	r3, r7
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <MX_TIM7_Init+0x64>)
 8001850:	4a15      	ldr	r2, [pc, #84]	; (80018a8 <MX_TIM7_Init+0x68>)
 8001852:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <MX_TIM7_Init+0x64>)
 8001856:	2200      	movs	r2, #0
 8001858:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <MX_TIM7_Init+0x64>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001860:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <MX_TIM7_Init+0x64>)
 8001862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001866:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_TIM7_Init+0x64>)
 800186a:	2280      	movs	r2, #128	; 0x80
 800186c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800186e:	480d      	ldr	r0, [pc, #52]	; (80018a4 <MX_TIM7_Init+0x64>)
 8001870:	f003 fcbc 	bl	80051ec <HAL_TIM_Base_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800187a:	f7ff fea3 	bl	80015c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001886:	463b      	mov	r3, r7
 8001888:	4619      	mov	r1, r3
 800188a:	4806      	ldr	r0, [pc, #24]	; (80018a4 <MX_TIM7_Init+0x64>)
 800188c:	f003 fd6a 	bl	8005364 <HAL_TIMEx_MasterConfigSynchronization>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001896:	f7ff fe95 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200002f4 	.word	0x200002f4
 80018a8:	40001400 	.word	0x40001400

080018ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a09      	ldr	r2, [pc, #36]	; (80018e0 <HAL_TIM_Base_MspInit+0x34>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d10b      	bne.n	80018d6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <HAL_TIM_Base_MspInit+0x38>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a08      	ldr	r2, [pc, #32]	; (80018e4 <HAL_TIM_Base_MspInit+0x38>)
 80018c4:	f043 0320 	orr.w	r3, r3, #32
 80018c8:	61d3      	str	r3, [r2, #28]
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <HAL_TIM_Base_MspInit+0x38>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 0320 	and.w	r3, r3, #32
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80018d6:	bf00      	nop
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	40001400 	.word	0x40001400
 80018e4:	40021000 	.word	0x40021000

080018e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e8:	f7ff ffa4 	bl	8001834 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ee:	490c      	ldr	r1, [pc, #48]	; (8001920 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018f0:	4a0c      	ldr	r2, [pc, #48]	; (8001924 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f4:	e002      	b.n	80018fc <LoopCopyDataInit>

080018f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018fa:	3304      	adds	r3, #4

080018fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001900:	d3f9      	bcc.n	80018f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001904:	4c09      	ldr	r4, [pc, #36]	; (800192c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001908:	e001      	b.n	800190e <LoopFillZerobss>

0800190a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800190a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800190c:	3204      	adds	r2, #4

0800190e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001910:	d3fb      	bcc.n	800190a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001912:	f007 f95b 	bl	8008bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001916:	f7ff fafb 	bl	8000f10 <main>
  bx lr
 800191a:	4770      	bx	lr
  ldr r0, =_sdata
 800191c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001920:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8001924:	08009844 	.word	0x08009844
  ldr r2, =_sbss
 8001928:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 800192c:	20001874 	.word	0x20001874

08001930 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001930:	e7fe      	b.n	8001930 <ADC1_2_IRQHandler>
	...

08001934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_Init+0x28>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_Init+0x28>)
 800193e:	f043 0310 	orr.w	r3, r3, #16
 8001942:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001944:	2003      	movs	r0, #3
 8001946:	f000 fd8b 	bl	8002460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194a:	200f      	movs	r0, #15
 800194c:	f000 f808 	bl	8001960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001950:	f7ff fed6 	bl	8001700 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40022000 	.word	0x40022000

08001960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001968:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <HAL_InitTick+0x54>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_InitTick+0x58>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	4619      	mov	r1, r3
 8001972:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001976:	fbb3 f3f1 	udiv	r3, r3, r1
 800197a:	fbb2 f3f3 	udiv	r3, r2, r3
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fda3 	bl	80024ca <HAL_SYSTICK_Config>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e00e      	b.n	80019ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b0f      	cmp	r3, #15
 8001992:	d80a      	bhi.n	80019aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001994:	2200      	movs	r2, #0
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	f04f 30ff 	mov.w	r0, #4294967295
 800199c:	f000 fd6b 	bl	8002476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a0:	4a06      	ldr	r2, [pc, #24]	; (80019bc <HAL_InitTick+0x5c>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
 80019a8:	e000      	b.n	80019ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000000 	.word	0x20000000
 80019b8:	20000008 	.word	0x20000008
 80019bc:	20000004 	.word	0x20000004

080019c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <HAL_IncTick+0x1c>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_IncTick+0x20>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4413      	add	r3, r2
 80019d0:	4a03      	ldr	r2, [pc, #12]	; (80019e0 <HAL_IncTick+0x20>)
 80019d2:	6013      	str	r3, [r2, #0]
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr
 80019dc:	20000008 	.word	0x20000008
 80019e0:	2000033c 	.word	0x2000033c

080019e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return uwTick;
 80019e8:	4b02      	ldr	r3, [pc, #8]	; (80019f4 <HAL_GetTick+0x10>)
 80019ea:	681b      	ldr	r3, [r3, #0]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	2000033c 	.word	0x2000033c

080019f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a00:	f7ff fff0 	bl	80019e4 <HAL_GetTick>
 8001a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a10:	d005      	beq.n	8001a1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a12:	4b0a      	ldr	r3, [pc, #40]	; (8001a3c <HAL_Delay+0x44>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a1e:	bf00      	nop
 8001a20:	f7ff ffe0 	bl	80019e4 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d8f7      	bhi.n	8001a20 <HAL_Delay+0x28>
  {
  }
}
 8001a30:	bf00      	nop
 8001a32:	bf00      	nop
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000008 	.word	0x20000008

08001a40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e0be      	b.n	8001be0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d109      	bne.n	8001a84 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff f884 	bl	8000b8c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f9ab 	bl	8001de0 <ADC_ConversionStop_Disable>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a92:	f003 0310 	and.w	r3, r3, #16
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f040 8099 	bne.w	8001bce <HAL_ADC_Init+0x18e>
 8001a9c:	7dfb      	ldrb	r3, [r7, #23]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f040 8095 	bne.w	8001bce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001aac:	f023 0302 	bic.w	r3, r3, #2
 8001ab0:	f043 0202 	orr.w	r2, r3, #2
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ac0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	7b1b      	ldrb	r3, [r3, #12]
 8001ac6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ac8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ad8:	d003      	beq.n	8001ae2 <HAL_ADC_Init+0xa2>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d102      	bne.n	8001ae8 <HAL_ADC_Init+0xa8>
 8001ae2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ae6:	e000      	b.n	8001aea <HAL_ADC_Init+0xaa>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7d1b      	ldrb	r3, [r3, #20]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d119      	bne.n	8001b2c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	7b1b      	ldrb	r3, [r3, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d109      	bne.n	8001b14 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	3b01      	subs	r3, #1
 8001b06:	035a      	lsls	r2, r3, #13
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	e00b      	b.n	8001b2c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b18:	f043 0220 	orr.w	r2, r3, #32
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b24:	f043 0201 	orr.w	r2, r3, #1
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	689a      	ldr	r2, [r3, #8]
 8001b46:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <HAL_ADC_Init+0x1a8>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	6812      	ldr	r2, [r2, #0]
 8001b4e:	68b9      	ldr	r1, [r7, #8]
 8001b50:	430b      	orrs	r3, r1
 8001b52:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b5c:	d003      	beq.n	8001b66 <HAL_ADC_Init+0x126>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d104      	bne.n	8001b70 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	051b      	lsls	r3, r3, #20
 8001b6e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b76:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	430a      	orrs	r2, r1
 8001b82:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689a      	ldr	r2, [r3, #8]
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <HAL_ADC_Init+0x1ac>)
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d10b      	bne.n	8001bac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9e:	f023 0303 	bic.w	r3, r3, #3
 8001ba2:	f043 0201 	orr.w	r2, r3, #1
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001baa:	e018      	b.n	8001bde <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb0:	f023 0312 	bic.w	r3, r3, #18
 8001bb4:	f043 0210 	orr.w	r2, r3, #16
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc0:	f043 0201 	orr.w	r2, r3, #1
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bcc:	e007      	b.n	8001bde <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd2:	f043 0210 	orr.w	r2, r3, #16
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	ffe1f7fd 	.word	0xffe1f7fd
 8001bec:	ff1f0efe 	.word	0xff1f0efe

08001bf0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d101      	bne.n	8001c10 <HAL_ADC_ConfigChannel+0x20>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e0dc      	b.n	8001dca <HAL_ADC_ConfigChannel+0x1da>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b06      	cmp	r3, #6
 8001c1e:	d81c      	bhi.n	8001c5a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	3b05      	subs	r3, #5
 8001c32:	221f      	movs	r2, #31
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	4019      	ands	r1, r3
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	6818      	ldr	r0, [r3, #0]
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	4613      	mov	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	4413      	add	r3, r2
 8001c4a:	3b05      	subs	r3, #5
 8001c4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	430a      	orrs	r2, r1
 8001c56:	635a      	str	r2, [r3, #52]	; 0x34
 8001c58:	e03c      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b0c      	cmp	r3, #12
 8001c60:	d81c      	bhi.n	8001c9c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	3b23      	subs	r3, #35	; 0x23
 8001c74:	221f      	movs	r2, #31
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	4019      	ands	r1, r3
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	6818      	ldr	r0, [r3, #0]
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685a      	ldr	r2, [r3, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3b23      	subs	r3, #35	; 0x23
 8001c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	430a      	orrs	r2, r1
 8001c98:	631a      	str	r2, [r3, #48]	; 0x30
 8001c9a:	e01b      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	3b41      	subs	r3, #65	; 0x41
 8001cae:	221f      	movs	r2, #31
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	4019      	ands	r1, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	6818      	ldr	r0, [r3, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3b41      	subs	r3, #65	; 0x41
 8001cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2b09      	cmp	r3, #9
 8001cda:	d91c      	bls.n	8001d16 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68d9      	ldr	r1, [r3, #12]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	3b1e      	subs	r3, #30
 8001cee:	2207      	movs	r2, #7
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	4019      	ands	r1, r3
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	6898      	ldr	r0, [r3, #8]
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	3b1e      	subs	r3, #30
 8001d08:	fa00 f203 	lsl.w	r2, r0, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	60da      	str	r2, [r3, #12]
 8001d14:	e019      	b.n	8001d4a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6919      	ldr	r1, [r3, #16]
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4613      	mov	r3, r2
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4413      	add	r3, r2
 8001d26:	2207      	movs	r2, #7
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	4019      	ands	r1, r3
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	6898      	ldr	r0, [r3, #8]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	4413      	add	r3, r2
 8001d3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2b10      	cmp	r3, #16
 8001d50:	d003      	beq.n	8001d5a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d56:	2b11      	cmp	r3, #17
 8001d58:	d132      	bne.n	8001dc0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a1d      	ldr	r2, [pc, #116]	; (8001dd4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d125      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d126      	bne.n	8001dc0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001d80:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2b10      	cmp	r3, #16
 8001d88:	d11a      	bne.n	8001dc0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d8a:	4b13      	ldr	r3, [pc, #76]	; (8001dd8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a13      	ldr	r2, [pc, #76]	; (8001ddc <HAL_ADC_ConfigChannel+0x1ec>)
 8001d90:	fba2 2303 	umull	r2, r3, r2, r3
 8001d94:	0c9a      	lsrs	r2, r3, #18
 8001d96:	4613      	mov	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4413      	add	r3, r2
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001da0:	e002      	b.n	8001da8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	3b01      	subs	r3, #1
 8001da6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f9      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x1b2>
 8001dae:	e007      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db4:	f043 0220 	orr.w	r2, r3, #32
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	40012400 	.word	0x40012400
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	431bde83 	.word	0x431bde83

08001de0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d12e      	bne.n	8001e58 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f022 0201 	bic.w	r2, r2, #1
 8001e08:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e0a:	f7ff fdeb 	bl	80019e4 <HAL_GetTick>
 8001e0e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e10:	e01b      	b.n	8001e4a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e12:	f7ff fde7 	bl	80019e4 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d914      	bls.n	8001e4a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d10d      	bne.n	8001e4a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e32:	f043 0210 	orr.w	r2, r3, #16
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e3e:	f043 0201 	orr.w	r2, r3, #1
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e007      	b.n	8001e5a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d0dc      	beq.n	8001e12 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b084      	sub	sp, #16
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0ed      	b.n	8002050 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7fe ff1f 	bl	8000cc4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 0201 	orr.w	r2, r2, #1
 8001e94:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e96:	f7ff fda5 	bl	80019e4 <HAL_GetTick>
 8001e9a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e9c:	e012      	b.n	8001ec4 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e9e:	f7ff fda1 	bl	80019e4 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b0a      	cmp	r3, #10
 8001eaa:	d90b      	bls.n	8001ec4 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2205      	movs	r2, #5
 8001ebc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0c5      	b.n	8002050 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0e5      	beq.n	8001e9e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 0202 	bic.w	r2, r2, #2
 8001ee0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee2:	f7ff fd7f 	bl	80019e4 <HAL_GetTick>
 8001ee6:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ee8:	e012      	b.n	8001f10 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001eea:	f7ff fd7b 	bl	80019e4 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b0a      	cmp	r3, #10
 8001ef6:	d90b      	bls.n	8001f10 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2205      	movs	r2, #5
 8001f08:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e09f      	b.n	8002050 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1e5      	bne.n	8001eea <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	7e1b      	ldrb	r3, [r3, #24]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d108      	bne.n	8001f38 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	e007      	b.n	8001f48 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f46:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	7e5b      	ldrb	r3, [r3, #25]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d108      	bne.n	8001f62 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	e007      	b.n	8001f72 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	7e9b      	ldrb	r3, [r3, #26]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d108      	bne.n	8001f8c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f042 0220 	orr.w	r2, r2, #32
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	e007      	b.n	8001f9c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f022 0220 	bic.w	r2, r2, #32
 8001f9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	7edb      	ldrb	r3, [r3, #27]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d108      	bne.n	8001fb6 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 0210 	bic.w	r2, r2, #16
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	e007      	b.n	8001fc6 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f042 0210 	orr.w	r2, r2, #16
 8001fc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	7f1b      	ldrb	r3, [r3, #28]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d108      	bne.n	8001fe0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f042 0208 	orr.w	r2, r2, #8
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	e007      	b.n	8001ff0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0208 	bic.w	r2, r2, #8
 8001fee:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7f5b      	ldrb	r3, [r3, #29]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d108      	bne.n	800200a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0204 	orr.w	r2, r2, #4
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	e007      	b.n	800201a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 0204 	bic.w	r2, r2, #4
 8002018:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689a      	ldr	r2, [r3, #8]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	431a      	orrs	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	431a      	orrs	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	ea42 0103 	orr.w	r1, r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	1e5a      	subs	r2, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b01      	cmp	r3, #1
 800206a:	d12e      	bne.n	80020ca <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2202      	movs	r2, #2
 8002070:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0201 	bic.w	r2, r2, #1
 8002082:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002084:	f7ff fcae 	bl	80019e4 <HAL_GetTick>
 8002088:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800208a:	e012      	b.n	80020b2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800208c:	f7ff fcaa 	bl	80019e4 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b0a      	cmp	r3, #10
 8002098:	d90b      	bls.n	80020b2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2205      	movs	r2, #5
 80020aa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e012      	b.n	80020d8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1e5      	bne.n	800208c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80020c6:	2300      	movs	r3, #0
 80020c8:	e006      	b.n	80020d8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
  }
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	; 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
 80020ec:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020f4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80020fe:	7ffb      	ldrb	r3, [r7, #31]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d003      	beq.n	800210c <HAL_CAN_AddTxMessage+0x2c>
 8002104:	7ffb      	ldrb	r3, [r7, #31]
 8002106:	2b02      	cmp	r3, #2
 8002108:	f040 80ad 	bne.w	8002266 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10a      	bne.n	800212c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800211c:	2b00      	cmp	r3, #0
 800211e:	d105      	bne.n	800212c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 8095 	beq.w	8002256 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	0e1b      	lsrs	r3, r3, #24
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002136:	2201      	movs	r2, #1
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	409a      	lsls	r2, r3
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10d      	bne.n	8002164 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002152:	68f9      	ldr	r1, [r7, #12]
 8002154:	6809      	ldr	r1, [r1, #0]
 8002156:	431a      	orrs	r2, r3
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3318      	adds	r3, #24
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	440b      	add	r3, r1
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	e00f      	b.n	8002184 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800216e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002174:	68f9      	ldr	r1, [r7, #12]
 8002176:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002178:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	3318      	adds	r3, #24
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	440b      	add	r3, r1
 8002182:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6819      	ldr	r1, [r3, #0]
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	3318      	adds	r3, #24
 8002190:	011b      	lsls	r3, r3, #4
 8002192:	440b      	add	r3, r1
 8002194:	3304      	adds	r3, #4
 8002196:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	7d1b      	ldrb	r3, [r3, #20]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d111      	bne.n	80021c4 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	3318      	adds	r3, #24
 80021a8:	011b      	lsls	r3, r3, #4
 80021aa:	4413      	add	r3, r2
 80021ac:	3304      	adds	r3, #4
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	6811      	ldr	r1, [r2, #0]
 80021b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	3318      	adds	r3, #24
 80021bc:	011b      	lsls	r3, r3, #4
 80021be:	440b      	add	r3, r1
 80021c0:	3304      	adds	r3, #4
 80021c2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	3307      	adds	r3, #7
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	061a      	lsls	r2, r3, #24
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3306      	adds	r3, #6
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	041b      	lsls	r3, r3, #16
 80021d4:	431a      	orrs	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3305      	adds	r3, #5
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	021b      	lsls	r3, r3, #8
 80021de:	4313      	orrs	r3, r2
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	3204      	adds	r2, #4
 80021e4:	7812      	ldrb	r2, [r2, #0]
 80021e6:	4610      	mov	r0, r2
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	6811      	ldr	r1, [r2, #0]
 80021ec:	ea43 0200 	orr.w	r2, r3, r0
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	011b      	lsls	r3, r3, #4
 80021f4:	440b      	add	r3, r1
 80021f6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80021fa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3303      	adds	r3, #3
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	061a      	lsls	r2, r3, #24
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3302      	adds	r3, #2
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	041b      	lsls	r3, r3, #16
 800220c:	431a      	orrs	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3301      	adds	r3, #1
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	4313      	orrs	r3, r2
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	7812      	ldrb	r2, [r2, #0]
 800221c:	4610      	mov	r0, r2
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	6811      	ldr	r1, [r2, #0]
 8002222:	ea43 0200 	orr.w	r2, r3, r0
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	440b      	add	r3, r1
 800222c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002230:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	3318      	adds	r3, #24
 800223a:	011b      	lsls	r3, r3, #4
 800223c:	4413      	add	r3, r2
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	6811      	ldr	r1, [r2, #0]
 8002244:	f043 0201 	orr.w	r2, r3, #1
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	3318      	adds	r3, #24
 800224c:	011b      	lsls	r3, r3, #4
 800224e:	440b      	add	r3, r1
 8002250:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002252:	2300      	movs	r3, #0
 8002254:	e00e      	b.n	8002274 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e006      	b.n	8002274 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
  }
}
 8002274:	4618      	mov	r0, r3
 8002276:	3724      	adds	r7, #36	; 0x24
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr

0800227e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800227e:	b480      	push	{r7}
 8002280:	b085      	sub	sp, #20
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800228e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d002      	beq.n	800229c <HAL_CAN_ActivateNotification+0x1e>
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d109      	bne.n	80022b0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6959      	ldr	r1, [r3, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	430a      	orrs	r2, r1
 80022aa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	e006      	b.n	80022be <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
  }
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <__NVIC_SetPriorityGrouping+0x44>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022e4:	4013      	ands	r3, r2
 80022e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022fa:	4a04      	ldr	r2, [pc, #16]	; (800230c <__NVIC_SetPriorityGrouping+0x44>)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	60d3      	str	r3, [r2, #12]
}
 8002300:	bf00      	nop
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002314:	4b04      	ldr	r3, [pc, #16]	; (8002328 <__NVIC_GetPriorityGrouping+0x18>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	0a1b      	lsrs	r3, r3, #8
 800231a:	f003 0307 	and.w	r3, r3, #7
}
 800231e:	4618      	mov	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	bc80      	pop	{r7}
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	2b00      	cmp	r3, #0
 800233c:	db0b      	blt.n	8002356 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	f003 021f 	and.w	r2, r3, #31
 8002344:	4906      	ldr	r1, [pc, #24]	; (8002360 <__NVIC_EnableIRQ+0x34>)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	095b      	lsrs	r3, r3, #5
 800234c:	2001      	movs	r0, #1
 800234e:	fa00 f202 	lsl.w	r2, r0, r2
 8002352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002356:	bf00      	nop
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr
 8002360:	e000e100 	.word	0xe000e100

08002364 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	6039      	str	r1, [r7, #0]
 800236e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002374:	2b00      	cmp	r3, #0
 8002376:	db0a      	blt.n	800238e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	b2da      	uxtb	r2, r3
 800237c:	490c      	ldr	r1, [pc, #48]	; (80023b0 <__NVIC_SetPriority+0x4c>)
 800237e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002382:	0112      	lsls	r2, r2, #4
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	440b      	add	r3, r1
 8002388:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800238c:	e00a      	b.n	80023a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	b2da      	uxtb	r2, r3
 8002392:	4908      	ldr	r1, [pc, #32]	; (80023b4 <__NVIC_SetPriority+0x50>)
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	f003 030f 	and.w	r3, r3, #15
 800239a:	3b04      	subs	r3, #4
 800239c:	0112      	lsls	r2, r2, #4
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	440b      	add	r3, r1
 80023a2:	761a      	strb	r2, [r3, #24]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	e000e100 	.word	0xe000e100
 80023b4:	e000ed00 	.word	0xe000ed00

080023b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b089      	sub	sp, #36	; 0x24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f003 0307 	and.w	r3, r3, #7
 80023ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f1c3 0307 	rsb	r3, r3, #7
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	bf28      	it	cs
 80023d6:	2304      	movcs	r3, #4
 80023d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	3304      	adds	r3, #4
 80023de:	2b06      	cmp	r3, #6
 80023e0:	d902      	bls.n	80023e8 <NVIC_EncodePriority+0x30>
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	3b03      	subs	r3, #3
 80023e6:	e000      	b.n	80023ea <NVIC_EncodePriority+0x32>
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ec:	f04f 32ff 	mov.w	r2, #4294967295
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43da      	mvns	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	401a      	ands	r2, r3
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002400:	f04f 31ff 	mov.w	r1, #4294967295
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	fa01 f303 	lsl.w	r3, r1, r3
 800240a:	43d9      	mvns	r1, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002410:	4313      	orrs	r3, r2
         );
}
 8002412:	4618      	mov	r0, r3
 8002414:	3724      	adds	r7, #36	; 0x24
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800242c:	d301      	bcc.n	8002432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800242e:	2301      	movs	r3, #1
 8002430:	e00f      	b.n	8002452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002432:	4a0a      	ldr	r2, [pc, #40]	; (800245c <SysTick_Config+0x40>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800243a:	210f      	movs	r1, #15
 800243c:	f04f 30ff 	mov.w	r0, #4294967295
 8002440:	f7ff ff90 	bl	8002364 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002444:	4b05      	ldr	r3, [pc, #20]	; (800245c <SysTick_Config+0x40>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800244a:	4b04      	ldr	r3, [pc, #16]	; (800245c <SysTick_Config+0x40>)
 800244c:	2207      	movs	r2, #7
 800244e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	e000e010 	.word	0xe000e010

08002460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff ff2d 	bl	80022c8 <__NVIC_SetPriorityGrouping>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	4603      	mov	r3, r0
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
 8002482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002488:	f7ff ff42 	bl	8002310 <__NVIC_GetPriorityGrouping>
 800248c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	68b9      	ldr	r1, [r7, #8]
 8002492:	6978      	ldr	r0, [r7, #20]
 8002494:	f7ff ff90 	bl	80023b8 <NVIC_EncodePriority>
 8002498:	4602      	mov	r2, r0
 800249a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff ff5f 	bl	8002364 <__NVIC_SetPriority>
}
 80024a6:	bf00      	nop
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b082      	sub	sp, #8
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	4603      	mov	r3, r0
 80024b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff35 	bl	800232c <__NVIC_EnableIRQ>
}
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b082      	sub	sp, #8
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff ffa2 	bl	800241c <SysTick_Config>
 80024d8:	4603      	mov	r3, r0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b08b      	sub	sp, #44	; 0x2c
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ee:	2300      	movs	r3, #0
 80024f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024f2:	2300      	movs	r3, #0
 80024f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f6:	e169      	b.n	80027cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024f8:	2201      	movs	r2, #1
 80024fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	429a      	cmp	r2, r3
 8002512:	f040 8158 	bne.w	80027c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	4a9a      	ldr	r2, [pc, #616]	; (8002784 <HAL_GPIO_Init+0x2a0>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d05e      	beq.n	80025de <HAL_GPIO_Init+0xfa>
 8002520:	4a98      	ldr	r2, [pc, #608]	; (8002784 <HAL_GPIO_Init+0x2a0>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d875      	bhi.n	8002612 <HAL_GPIO_Init+0x12e>
 8002526:	4a98      	ldr	r2, [pc, #608]	; (8002788 <HAL_GPIO_Init+0x2a4>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d058      	beq.n	80025de <HAL_GPIO_Init+0xfa>
 800252c:	4a96      	ldr	r2, [pc, #600]	; (8002788 <HAL_GPIO_Init+0x2a4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d86f      	bhi.n	8002612 <HAL_GPIO_Init+0x12e>
 8002532:	4a96      	ldr	r2, [pc, #600]	; (800278c <HAL_GPIO_Init+0x2a8>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d052      	beq.n	80025de <HAL_GPIO_Init+0xfa>
 8002538:	4a94      	ldr	r2, [pc, #592]	; (800278c <HAL_GPIO_Init+0x2a8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d869      	bhi.n	8002612 <HAL_GPIO_Init+0x12e>
 800253e:	4a94      	ldr	r2, [pc, #592]	; (8002790 <HAL_GPIO_Init+0x2ac>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d04c      	beq.n	80025de <HAL_GPIO_Init+0xfa>
 8002544:	4a92      	ldr	r2, [pc, #584]	; (8002790 <HAL_GPIO_Init+0x2ac>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d863      	bhi.n	8002612 <HAL_GPIO_Init+0x12e>
 800254a:	4a92      	ldr	r2, [pc, #584]	; (8002794 <HAL_GPIO_Init+0x2b0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d046      	beq.n	80025de <HAL_GPIO_Init+0xfa>
 8002550:	4a90      	ldr	r2, [pc, #576]	; (8002794 <HAL_GPIO_Init+0x2b0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d85d      	bhi.n	8002612 <HAL_GPIO_Init+0x12e>
 8002556:	2b12      	cmp	r3, #18
 8002558:	d82a      	bhi.n	80025b0 <HAL_GPIO_Init+0xcc>
 800255a:	2b12      	cmp	r3, #18
 800255c:	d859      	bhi.n	8002612 <HAL_GPIO_Init+0x12e>
 800255e:	a201      	add	r2, pc, #4	; (adr r2, 8002564 <HAL_GPIO_Init+0x80>)
 8002560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002564:	080025df 	.word	0x080025df
 8002568:	080025b9 	.word	0x080025b9
 800256c:	080025cb 	.word	0x080025cb
 8002570:	0800260d 	.word	0x0800260d
 8002574:	08002613 	.word	0x08002613
 8002578:	08002613 	.word	0x08002613
 800257c:	08002613 	.word	0x08002613
 8002580:	08002613 	.word	0x08002613
 8002584:	08002613 	.word	0x08002613
 8002588:	08002613 	.word	0x08002613
 800258c:	08002613 	.word	0x08002613
 8002590:	08002613 	.word	0x08002613
 8002594:	08002613 	.word	0x08002613
 8002598:	08002613 	.word	0x08002613
 800259c:	08002613 	.word	0x08002613
 80025a0:	08002613 	.word	0x08002613
 80025a4:	08002613 	.word	0x08002613
 80025a8:	080025c1 	.word	0x080025c1
 80025ac:	080025d5 	.word	0x080025d5
 80025b0:	4a79      	ldr	r2, [pc, #484]	; (8002798 <HAL_GPIO_Init+0x2b4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d013      	beq.n	80025de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025b6:	e02c      	b.n	8002612 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	623b      	str	r3, [r7, #32]
          break;
 80025be:	e029      	b.n	8002614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	3304      	adds	r3, #4
 80025c6:	623b      	str	r3, [r7, #32]
          break;
 80025c8:	e024      	b.n	8002614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	3308      	adds	r3, #8
 80025d0:	623b      	str	r3, [r7, #32]
          break;
 80025d2:	e01f      	b.n	8002614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	330c      	adds	r3, #12
 80025da:	623b      	str	r3, [r7, #32]
          break;
 80025dc:	e01a      	b.n	8002614 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d102      	bne.n	80025ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025e6:	2304      	movs	r3, #4
 80025e8:	623b      	str	r3, [r7, #32]
          break;
 80025ea:	e013      	b.n	8002614 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d105      	bne.n	8002600 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025f4:	2308      	movs	r3, #8
 80025f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	611a      	str	r2, [r3, #16]
          break;
 80025fe:	e009      	b.n	8002614 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002600:	2308      	movs	r3, #8
 8002602:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69fa      	ldr	r2, [r7, #28]
 8002608:	615a      	str	r2, [r3, #20]
          break;
 800260a:	e003      	b.n	8002614 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800260c:	2300      	movs	r3, #0
 800260e:	623b      	str	r3, [r7, #32]
          break;
 8002610:	e000      	b.n	8002614 <HAL_GPIO_Init+0x130>
          break;
 8002612:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	2bff      	cmp	r3, #255	; 0xff
 8002618:	d801      	bhi.n	800261e <HAL_GPIO_Init+0x13a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	e001      	b.n	8002622 <HAL_GPIO_Init+0x13e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3304      	adds	r3, #4
 8002622:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	2bff      	cmp	r3, #255	; 0xff
 8002628:	d802      	bhi.n	8002630 <HAL_GPIO_Init+0x14c>
 800262a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	e002      	b.n	8002636 <HAL_GPIO_Init+0x152>
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	3b08      	subs	r3, #8
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	210f      	movs	r1, #15
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	fa01 f303 	lsl.w	r3, r1, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	401a      	ands	r2, r3
 8002648:	6a39      	ldr	r1, [r7, #32]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	431a      	orrs	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	f000 80b1 	beq.w	80027c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002664:	4b4d      	ldr	r3, [pc, #308]	; (800279c <HAL_GPIO_Init+0x2b8>)
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	4a4c      	ldr	r2, [pc, #304]	; (800279c <HAL_GPIO_Init+0x2b8>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	6193      	str	r3, [r2, #24]
 8002670:	4b4a      	ldr	r3, [pc, #296]	; (800279c <HAL_GPIO_Init+0x2b8>)
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800267c:	4a48      	ldr	r2, [pc, #288]	; (80027a0 <HAL_GPIO_Init+0x2bc>)
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	089b      	lsrs	r3, r3, #2
 8002682:	3302      	adds	r3, #2
 8002684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002688:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	220f      	movs	r2, #15
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	4013      	ands	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a40      	ldr	r2, [pc, #256]	; (80027a4 <HAL_GPIO_Init+0x2c0>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d013      	beq.n	80026d0 <HAL_GPIO_Init+0x1ec>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a3f      	ldr	r2, [pc, #252]	; (80027a8 <HAL_GPIO_Init+0x2c4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d00d      	beq.n	80026cc <HAL_GPIO_Init+0x1e8>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a3e      	ldr	r2, [pc, #248]	; (80027ac <HAL_GPIO_Init+0x2c8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d007      	beq.n	80026c8 <HAL_GPIO_Init+0x1e4>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a3d      	ldr	r2, [pc, #244]	; (80027b0 <HAL_GPIO_Init+0x2cc>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d101      	bne.n	80026c4 <HAL_GPIO_Init+0x1e0>
 80026c0:	2303      	movs	r3, #3
 80026c2:	e006      	b.n	80026d2 <HAL_GPIO_Init+0x1ee>
 80026c4:	2304      	movs	r3, #4
 80026c6:	e004      	b.n	80026d2 <HAL_GPIO_Init+0x1ee>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e002      	b.n	80026d2 <HAL_GPIO_Init+0x1ee>
 80026cc:	2301      	movs	r3, #1
 80026ce:	e000      	b.n	80026d2 <HAL_GPIO_Init+0x1ee>
 80026d0:	2300      	movs	r3, #0
 80026d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d4:	f002 0203 	and.w	r2, r2, #3
 80026d8:	0092      	lsls	r2, r2, #2
 80026da:	4093      	lsls	r3, r2
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	4313      	orrs	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026e2:	492f      	ldr	r1, [pc, #188]	; (80027a0 <HAL_GPIO_Init+0x2bc>)
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	089b      	lsrs	r3, r3, #2
 80026e8:	3302      	adds	r3, #2
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026fc:	4b2d      	ldr	r3, [pc, #180]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	492c      	ldr	r1, [pc, #176]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	608b      	str	r3, [r1, #8]
 8002708:	e006      	b.n	8002718 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800270a:	4b2a      	ldr	r3, [pc, #168]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 800270c:	689a      	ldr	r2, [r3, #8]
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	43db      	mvns	r3, r3
 8002712:	4928      	ldr	r1, [pc, #160]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002714:	4013      	ands	r3, r2
 8002716:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d006      	beq.n	8002732 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002724:	4b23      	ldr	r3, [pc, #140]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	4922      	ldr	r1, [pc, #136]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4313      	orrs	r3, r2
 800272e:	60cb      	str	r3, [r1, #12]
 8002730:	e006      	b.n	8002740 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002732:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	43db      	mvns	r3, r3
 800273a:	491e      	ldr	r1, [pc, #120]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 800273c:	4013      	ands	r3, r2
 800273e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d006      	beq.n	800275a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800274c:	4b19      	ldr	r3, [pc, #100]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	4918      	ldr	r1, [pc, #96]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]
 8002758:	e006      	b.n	8002768 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800275a:	4b16      	ldr	r3, [pc, #88]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	43db      	mvns	r3, r3
 8002762:	4914      	ldr	r1, [pc, #80]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002764:	4013      	ands	r3, r2
 8002766:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d021      	beq.n	80027b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002774:	4b0f      	ldr	r3, [pc, #60]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	490e      	ldr	r1, [pc, #56]	; (80027b4 <HAL_GPIO_Init+0x2d0>)
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	600b      	str	r3, [r1, #0]
 8002780:	e021      	b.n	80027c6 <HAL_GPIO_Init+0x2e2>
 8002782:	bf00      	nop
 8002784:	10320000 	.word	0x10320000
 8002788:	10310000 	.word	0x10310000
 800278c:	10220000 	.word	0x10220000
 8002790:	10210000 	.word	0x10210000
 8002794:	10120000 	.word	0x10120000
 8002798:	10110000 	.word	0x10110000
 800279c:	40021000 	.word	0x40021000
 80027a0:	40010000 	.word	0x40010000
 80027a4:	40010800 	.word	0x40010800
 80027a8:	40010c00 	.word	0x40010c00
 80027ac:	40011000 	.word	0x40011000
 80027b0:	40011400 	.word	0x40011400
 80027b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_GPIO_Init+0x304>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	43db      	mvns	r3, r3
 80027c0:	4909      	ldr	r1, [pc, #36]	; (80027e8 <HAL_GPIO_Init+0x304>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	3301      	adds	r3, #1
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d2:	fa22 f303 	lsr.w	r3, r2, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f47f ae8e 	bne.w	80024f8 <HAL_GPIO_Init+0x14>
  }
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	372c      	adds	r7, #44	; 0x2c
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr
 80027e8:	40010400 	.word	0x40010400

080027ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	460b      	mov	r3, r1
 80027f6:	807b      	strh	r3, [r7, #2]
 80027f8:	4613      	mov	r3, r2
 80027fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027fc:	787b      	ldrb	r3, [r7, #1]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002802:	887a      	ldrh	r2, [r7, #2]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002808:	e003      	b.n	8002812 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800280a:	887b      	ldrh	r3, [r7, #2]
 800280c:	041a      	lsls	r2, r3, #16
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	611a      	str	r2, [r3, #16]
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800282e:	887a      	ldrh	r2, [r7, #2]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	4013      	ands	r3, r2
 8002834:	041a      	lsls	r2, r3, #16
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	43d9      	mvns	r1, r3
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	400b      	ands	r3, r1
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	611a      	str	r2, [r3, #16]
}
 8002844:	bf00      	nop
 8002846:	3714      	adds	r7, #20
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr

0800284e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800284e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002850:	b08f      	sub	sp, #60	; 0x3c
 8002852:	af0a      	add	r7, sp, #40	; 0x28
 8002854:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e10f      	b.n	8002a80 <HAL_PCD_Init+0x232>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d106      	bne.n	8002880 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f005 fda2 	bl	80083c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2203      	movs	r2, #3
 8002884:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f002 fe94 	bl	80055cc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	603b      	str	r3, [r7, #0]
 80028aa:	687e      	ldr	r6, [r7, #4]
 80028ac:	466d      	mov	r5, sp
 80028ae:	f106 0410 	add.w	r4, r6, #16
 80028b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80028be:	e885 0003 	stmia.w	r5, {r0, r1}
 80028c2:	1d33      	adds	r3, r6, #4
 80028c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028c6:	6838      	ldr	r0, [r7, #0]
 80028c8:	f002 fdb2 	bl	8005430 <USB_CoreInit>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2202      	movs	r2, #2
 80028d6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e0d0      	b.n	8002a80 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2100      	movs	r1, #0
 80028e4:	4618      	mov	r0, r3
 80028e6:	f002 fe81 	bl	80055ec <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
 80028ee:	e04a      	b.n	8002986 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80028f0:	7bfa      	ldrb	r2, [r7, #15]
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	4613      	mov	r3, r2
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	4413      	add	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	440b      	add	r3, r1
 80028fe:	333d      	adds	r3, #61	; 0x3d
 8002900:	2201      	movs	r2, #1
 8002902:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002904:	7bfa      	ldrb	r2, [r7, #15]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	333c      	adds	r3, #60	; 0x3c
 8002914:	7bfa      	ldrb	r2, [r7, #15]
 8002916:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002918:	7bfa      	ldrb	r2, [r7, #15]
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	b298      	uxth	r0, r3
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	4413      	add	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	3356      	adds	r3, #86	; 0x56
 800292c:	4602      	mov	r2, r0
 800292e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002930:	7bfa      	ldrb	r2, [r7, #15]
 8002932:	6879      	ldr	r1, [r7, #4]
 8002934:	4613      	mov	r3, r2
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	4413      	add	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	440b      	add	r3, r1
 800293e:	3340      	adds	r3, #64	; 0x40
 8002940:	2200      	movs	r2, #0
 8002942:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002944:	7bfa      	ldrb	r2, [r7, #15]
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	4613      	mov	r3, r2
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	440b      	add	r3, r1
 8002952:	3344      	adds	r3, #68	; 0x44
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002958:	7bfa      	ldrb	r2, [r7, #15]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4413      	add	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	3348      	adds	r3, #72	; 0x48
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800296c:	7bfa      	ldrb	r2, [r7, #15]
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	334c      	adds	r3, #76	; 0x4c
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002980:	7bfb      	ldrb	r3, [r7, #15]
 8002982:	3301      	adds	r3, #1
 8002984:	73fb      	strb	r3, [r7, #15]
 8002986:	7bfa      	ldrb	r2, [r7, #15]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	429a      	cmp	r2, r3
 800298e:	d3af      	bcc.n	80028f0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002990:	2300      	movs	r3, #0
 8002992:	73fb      	strb	r3, [r7, #15]
 8002994:	e044      	b.n	8002a20 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002996:	7bfa      	ldrb	r2, [r7, #15]
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	4613      	mov	r3, r2
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	440b      	add	r3, r1
 80029a4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80029a8:	2200      	movs	r2, #0
 80029aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80029ac:	7bfa      	ldrb	r2, [r7, #15]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80029be:	7bfa      	ldrb	r2, [r7, #15]
 80029c0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029c2:	7bfa      	ldrb	r2, [r7, #15]
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	4613      	mov	r3, r2
 80029c8:	00db      	lsls	r3, r3, #3
 80029ca:	4413      	add	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	440b      	add	r3, r1
 80029d0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80029d4:	2200      	movs	r2, #0
 80029d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029d8:	7bfa      	ldrb	r2, [r7, #15]
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	4413      	add	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80029ee:	7bfa      	ldrb	r2, [r7, #15]
 80029f0:	6879      	ldr	r1, [r7, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	4413      	add	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	440b      	add	r3, r1
 80029fc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a04:	7bfa      	ldrb	r2, [r7, #15]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	4413      	add	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	73fb      	strb	r3, [r7, #15]
 8002a20:	7bfa      	ldrb	r2, [r7, #15]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d3b5      	bcc.n	8002996 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	687e      	ldr	r6, [r7, #4]
 8002a32:	466d      	mov	r5, sp
 8002a34:	f106 0410 	add.w	r4, r6, #16
 8002a38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a40:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a44:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a48:	1d33      	adds	r3, r6, #4
 8002a4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a4c:	6838      	ldr	r0, [r7, #0]
 8002a4e:	f002 fe19 	bl	8005684 <USB_DevInit>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2202      	movs	r2, #2
 8002a5c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e00d      	b.n	8002a80 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f003 fda3 	bl	80065c4 <USB_DevDisconnect>

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a88 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d101      	bne.n	8002a9e <HAL_PCD_Start+0x16>
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	e012      	b.n	8002ac4 <HAL_PCD_Start+0x3c>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f002 fd7e 	bl	80055ac <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f003 fd65 	bl	8006584 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002acc:	b590      	push	{r4, r7, lr}
 8002ace:	b08d      	sub	sp, #52	; 0x34
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f003 fe1c 	bl	8006720 <USB_GetMode>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f040 8443 	bne.w	8003376 <HAL_PCD_IRQHandler+0x8aa>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f003 fd85 	bl	8006604 <USB_ReadInterrupts>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 8439 	beq.w	8003374 <HAL_PCD_IRQHandler+0x8a8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	0a1b      	lsrs	r3, r3, #8
 8002b0c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f003 fd72 	bl	8006604 <USB_ReadInterrupts>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d107      	bne.n	8002b3a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	695a      	ldr	r2, [r3, #20]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f002 0202 	and.w	r2, r2, #2
 8002b38:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f003 fd60 	bl	8006604 <USB_ReadInterrupts>
 8002b44:	4603      	mov	r3, r0
 8002b46:	f003 0310 	and.w	r3, r3, #16
 8002b4a:	2b10      	cmp	r3, #16
 8002b4c:	d161      	bne.n	8002c12 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	699a      	ldr	r2, [r3, #24]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 0210 	bic.w	r2, r2, #16
 8002b5c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	f003 020f 	and.w	r2, r3, #15
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	4413      	add	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	4413      	add	r3, r2
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	0c5b      	lsrs	r3, r3, #17
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d124      	bne.n	8002bd4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002b90:	4013      	ands	r3, r2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d035      	beq.n	8002c02 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	091b      	lsrs	r3, r3, #4
 8002b9e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002ba0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	6a38      	ldr	r0, [r7, #32]
 8002baa:	f003 fb9d 	bl	80062e8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bba:	441a      	add	r2, r3
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	695a      	ldr	r2, [r3, #20]
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	091b      	lsrs	r3, r3, #4
 8002bc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bcc:	441a      	add	r2, r3
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	615a      	str	r2, [r3, #20]
 8002bd2:	e016      	b.n	8002c02 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	0c5b      	lsrs	r3, r3, #17
 8002bd8:	f003 030f 	and.w	r3, r3, #15
 8002bdc:	2b06      	cmp	r3, #6
 8002bde:	d110      	bne.n	8002c02 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002be6:	2208      	movs	r2, #8
 8002be8:	4619      	mov	r1, r3
 8002bea:	6a38      	ldr	r0, [r7, #32]
 8002bec:	f003 fb7c 	bl	80062e8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	695a      	ldr	r2, [r3, #20]
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	091b      	lsrs	r3, r3, #4
 8002bf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bfc:	441a      	add	r2, r3
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699a      	ldr	r2, [r3, #24]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f042 0210 	orr.w	r2, r2, #16
 8002c10:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f003 fcf4 	bl	8006604 <USB_ReadInterrupts>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c22:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c26:	f040 80a7 	bne.w	8002d78 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f003 fcf8 	bl	8006628 <USB_ReadDevAllOutEpInterrupt>
 8002c38:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002c3a:	e099      	b.n	8002d70 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 808e 	beq.w	8002d64 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	4611      	mov	r1, r2
 8002c52:	4618      	mov	r0, r3
 8002c54:	f003 fd1a 	bl	800668c <USB_ReadDevOutEPInterrupt>
 8002c58:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00c      	beq.n	8002c7e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	015a      	lsls	r2, r3, #5
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c70:	461a      	mov	r2, r3
 8002c72:	2301      	movs	r3, #1
 8002c74:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002c76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 fe41 	bl	8003900 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	f003 0308 	and.w	r3, r3, #8
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00c      	beq.n	8002ca2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8a:	015a      	lsls	r2, r3, #5
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	4413      	add	r3, r2
 8002c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c94:	461a      	mov	r2, r3
 8002c96:	2308      	movs	r3, #8
 8002c98:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002c9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 fe7d 	bl	800399c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d008      	beq.n	8002cbe <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	015a      	lsls	r2, r3, #5
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cb8:	461a      	mov	r2, r3
 8002cba:	2310      	movs	r3, #16
 8002cbc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d030      	beq.n	8002d2a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd0:	2b80      	cmp	r3, #128	; 0x80
 8002cd2:	d109      	bne.n	8002ce8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	69fa      	ldr	r2, [r7, #28]
 8002cde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ce2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ce6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cea:	4613      	mov	r3, r2
 8002cec:	00db      	lsls	r3, r3, #3
 8002cee:	4413      	add	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	78db      	ldrb	r3, [r3, #3]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d108      	bne.n	8002d18 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	4619      	mov	r1, r3
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f005 fc44 	bl	80085a0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	015a      	lsls	r2, r3, #5
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	4413      	add	r3, r2
 8002d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d24:	461a      	mov	r2, r3
 8002d26:	2302      	movs	r3, #2
 8002d28:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	f003 0320 	and.w	r3, r3, #32
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	015a      	lsls	r2, r3, #5
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d40:	461a      	mov	r2, r3
 8002d42:	2320      	movs	r3, #32
 8002d44:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d009      	beq.n	8002d64 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	015a      	lsls	r2, r3, #5
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d62:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	3301      	adds	r3, #1
 8002d68:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6c:	085b      	lsrs	r3, r3, #1
 8002d6e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f47f af62 	bne.w	8002c3c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f003 fc41 	bl	8006604 <USB_ReadInterrupts>
 8002d82:	4603      	mov	r3, r0
 8002d84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d88:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d8c:	f040 80a4 	bne.w	8002ed8 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f003 fc60 	bl	800665a <USB_ReadDevAllInEpInterrupt>
 8002d9a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002da0:	e096      	b.n	8002ed0 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 808b 	beq.w	8002ec4 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	4611      	mov	r1, r2
 8002db8:	4618      	mov	r0, r3
 8002dba:	f003 fc84 	bl	80066c6 <USB_ReadDevInEPInterrupt>
 8002dbe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d020      	beq.n	8002e0c <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dcc:	f003 030f 	and.w	r3, r3, #15
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	43db      	mvns	r3, r3
 8002de4:	69f9      	ldr	r1, [r7, #28]
 8002de6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002dea:	4013      	ands	r3, r2
 8002dec:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	015a      	lsls	r2, r3, #5
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	4413      	add	r3, r2
 8002df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	4619      	mov	r1, r3
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f005 fb4f 	bl	80084aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d008      	beq.n	8002e28 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	015a      	lsls	r2, r3, #5
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e22:	461a      	mov	r2, r3
 8002e24:	2308      	movs	r3, #8
 8002e26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d008      	beq.n	8002e44 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	015a      	lsls	r2, r3, #5
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	4413      	add	r3, r2
 8002e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e3e:	461a      	mov	r2, r3
 8002e40:	2310      	movs	r3, #16
 8002e42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d008      	beq.n	8002e60 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e50:	015a      	lsls	r2, r3, #5
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	4413      	add	r3, r2
 8002e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	2340      	movs	r3, #64	; 0x40
 8002e5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d023      	beq.n	8002eb2 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002e6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e6c:	6a38      	ldr	r0, [r7, #32]
 8002e6e:	f002 fd2b 	bl	80058c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e74:	4613      	mov	r3, r2
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	4413      	add	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	3338      	adds	r3, #56	; 0x38
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	4413      	add	r3, r2
 8002e82:	3304      	adds	r3, #4
 8002e84:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	78db      	ldrb	r3, [r3, #3]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d108      	bne.n	8002ea0 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	2200      	movs	r2, #0
 8002e92:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	4619      	mov	r1, r3
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f005 fb92 	bl	80085c4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea2:	015a      	lsls	r2, r3, #5
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002eac:	461a      	mov	r2, r3
 8002eae:	2302      	movs	r3, #2
 8002eb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002ebc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fc96 	bl	80037f0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ecc:	085b      	lsrs	r3, r3, #1
 8002ece:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f47f af65 	bne.w	8002da2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f003 fb91 	bl	8006604 <USB_ReadInterrupts>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002ee8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002eec:	d114      	bne.n	8002f18 <HAL_PCD_IRQHandler+0x44c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	69fa      	ldr	r2, [r7, #28]
 8002ef8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002efc:	f023 0301 	bic.w	r3, r3, #1
 8002f00:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f005 fb3e 	bl	8008584 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695a      	ldr	r2, [r3, #20]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002f16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f003 fb71 	bl	8006604 <USB_ReadInterrupts>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f2c:	d112      	bne.n	8002f54 <HAL_PCD_IRQHandler+0x488>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d102      	bne.n	8002f44 <HAL_PCD_IRQHandler+0x478>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f005 fafa 	bl	8008538 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695a      	ldr	r2, [r3, #20]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002f52:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f003 fb53 	bl	8006604 <USB_ReadInterrupts>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f68:	f040 80b5 	bne.w	80030d6 <HAL_PCD_IRQHandler+0x60a>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	69fa      	ldr	r2, [r7, #28]
 8002f76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f7a:	f023 0301 	bic.w	r3, r3, #1
 8002f7e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2110      	movs	r1, #16
 8002f86:	4618      	mov	r0, r3
 8002f88:	f002 fc9e 	bl	80058c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f90:	e046      	b.n	8003020 <HAL_PCD_IRQHandler+0x554>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002fa4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fa8:	015a      	lsls	r2, r3, #5
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	4413      	add	r3, r2
 8002fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fb6:	0151      	lsls	r1, r2, #5
 8002fb8:	69fa      	ldr	r2, [r7, #28]
 8002fba:	440a      	add	r2, r1
 8002fbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002fc0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002fc4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc8:	015a      	lsls	r2, r3, #5
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	4413      	add	r3, r2
 8002fce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002fd8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fdc:	015a      	lsls	r2, r3, #5
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fea:	0151      	lsls	r1, r2, #5
 8002fec:	69fa      	ldr	r2, [r7, #28]
 8002fee:	440a      	add	r2, r1
 8002ff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002ff4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002ff8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffc:	015a      	lsls	r2, r3, #5
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	4413      	add	r3, r2
 8003002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800300a:	0151      	lsls	r1, r2, #5
 800300c:	69fa      	ldr	r2, [r7, #28]
 800300e:	440a      	add	r2, r1
 8003010:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003014:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003018:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800301a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800301c:	3301      	adds	r3, #1
 800301e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003026:	429a      	cmp	r2, r3
 8003028:	d3b3      	bcc.n	8002f92 <HAL_PCD_IRQHandler+0x4c6>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	69fa      	ldr	r2, [r7, #28]
 8003034:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003038:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800303c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	2b00      	cmp	r3, #0
 8003044:	d016      	beq.n	8003074 <HAL_PCD_IRQHandler+0x5a8>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800304c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003050:	69fa      	ldr	r2, [r7, #28]
 8003052:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003056:	f043 030b 	orr.w	r3, r3, #11
 800305a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	69fa      	ldr	r2, [r7, #28]
 8003068:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800306c:	f043 030b 	orr.w	r3, r3, #11
 8003070:	6453      	str	r3, [r2, #68]	; 0x44
 8003072:	e015      	b.n	80030a0 <HAL_PCD_IRQHandler+0x5d4>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	69fa      	ldr	r2, [r7, #28]
 800307e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003082:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003086:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800308a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	69fa      	ldr	r2, [r7, #28]
 8003096:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800309a:	f043 030b 	orr.w	r3, r3, #11
 800309e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	69fa      	ldr	r2, [r7, #28]
 80030aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030ae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80030b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80030be:	4619      	mov	r1, r3
 80030c0:	4610      	mov	r0, r2
 80030c2:	f003 fb5d 	bl	8006780 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80030d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f003 fa92 	bl	8006604 <USB_ReadInterrupts>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030ea:	d124      	bne.n	8003136 <HAL_PCD_IRQHandler+0x66a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f003 fb22 	bl	800673a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f002 fc60 	bl	80059c0 <USB_GetDevSpeed>
 8003100:	4603      	mov	r3, r0
 8003102:	461a      	mov	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681c      	ldr	r4, [r3, #0]
 800310c:	f001 f98c 	bl	8004428 <HAL_RCC_GetHCLKFreq>
 8003110:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003116:	b2db      	uxtb	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	4620      	mov	r0, r4
 800311c:	f002 f9aa 	bl	8005474 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f005 f9ea 	bl	80084fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	695a      	ldr	r2, [r3, #20]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003134:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f003 fa62 	bl	8006604 <USB_ReadInterrupts>
 8003140:	4603      	mov	r3, r0
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b08      	cmp	r3, #8
 8003148:	d10a      	bne.n	8003160 <HAL_PCD_IRQHandler+0x694>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f005 f9c7 	bl	80084de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	695a      	ldr	r2, [r3, #20]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f002 0208 	and.w	r2, r2, #8
 800315e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4618      	mov	r0, r3
 8003166:	f003 fa4d 	bl	8006604 <USB_ReadInterrupts>
 800316a:	4603      	mov	r3, r0
 800316c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003170:	2b80      	cmp	r3, #128	; 0x80
 8003172:	d122      	bne.n	80031ba <HAL_PCD_IRQHandler+0x6ee>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800317c:	6a3b      	ldr	r3, [r7, #32]
 800317e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003180:	2301      	movs	r3, #1
 8003182:	627b      	str	r3, [r7, #36]	; 0x24
 8003184:	e014      	b.n	80031b0 <HAL_PCD_IRQHandler+0x6e4>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800318a:	4613      	mov	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	4413      	add	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d105      	bne.n	80031aa <HAL_PCD_IRQHandler+0x6de>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800319e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	4619      	mov	r1, r3
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 faf2 	bl	800378e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	3301      	adds	r3, #1
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d3e5      	bcc.n	8003186 <HAL_PCD_IRQHandler+0x6ba>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f003 fa20 	bl	8006604 <USB_ReadInterrupts>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031ce:	d13b      	bne.n	8003248 <HAL_PCD_IRQHandler+0x77c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031d0:	2301      	movs	r3, #1
 80031d2:	627b      	str	r3, [r7, #36]	; 0x24
 80031d4:	e02b      	b.n	800322e <HAL_PCD_IRQHandler+0x762>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80031d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d8:	015a      	lsls	r2, r3, #5
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	4413      	add	r3, r2
 80031de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ea:	4613      	mov	r3, r2
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	4413      	add	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	3340      	adds	r3, #64	; 0x40
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d115      	bne.n	8003228 <HAL_PCD_IRQHandler+0x75c>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80031fc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80031fe:	2b00      	cmp	r3, #0
 8003200:	da12      	bge.n	8003228 <HAL_PCD_IRQHandler+0x75c>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003206:	4613      	mov	r3, r2
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	4413      	add	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	333f      	adds	r3, #63	; 0x3f
 8003212:	2201      	movs	r2, #1
 8003214:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003218:	b2db      	uxtb	r3, r3
 800321a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800321e:	b2db      	uxtb	r3, r3
 8003220:	4619      	mov	r1, r3
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fab3 	bl	800378e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322a:	3301      	adds	r3, #1
 800322c:	627b      	str	r3, [r7, #36]	; 0x24
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003234:	429a      	cmp	r2, r3
 8003236:	d3ce      	bcc.n	80031d6 <HAL_PCD_IRQHandler+0x70a>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003246:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f003 f9d9 	bl	8006604 <USB_ReadInterrupts>
 8003252:	4603      	mov	r3, r0
 8003254:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003258:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800325c:	d155      	bne.n	800330a <HAL_PCD_IRQHandler+0x83e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800325e:	2301      	movs	r3, #1
 8003260:	627b      	str	r3, [r7, #36]	; 0x24
 8003262:	e045      	b.n	80032f0 <HAL_PCD_IRQHandler+0x824>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	015a      	lsls	r2, r3, #5
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	4413      	add	r3, r2
 800326c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003278:	4613      	mov	r3, r2
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	4413      	add	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d12e      	bne.n	80032ea <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800328c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800328e:	2b00      	cmp	r3, #0
 8003290:	da2b      	bge.n	80032ea <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800329e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d121      	bne.n	80032ea <HAL_PCD_IRQHandler+0x81e>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032aa:	4613      	mov	r3, r2
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80032b8:	2201      	movs	r2, #1
 80032ba:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80032c4:	6a3b      	ldr	r3, [r7, #32]
 80032c6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10a      	bne.n	80032ea <HAL_PCD_IRQHandler+0x81e>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	69fa      	ldr	r2, [r7, #28]
 80032de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032e6:	6053      	str	r3, [r2, #4]
            break;
 80032e8:	e007      	b.n	80032fa <HAL_PCD_IRQHandler+0x82e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	3301      	adds	r3, #1
 80032ee:	627b      	str	r3, [r7, #36]	; 0x24
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d3b4      	bcc.n	8003264 <HAL_PCD_IRQHandler+0x798>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695a      	ldr	r2, [r3, #20]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003308:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f003 f978 	bl	8006604 <USB_ReadInterrupts>
 8003314:	4603      	mov	r3, r0
 8003316:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800331a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800331e:	d10a      	bne.n	8003336 <HAL_PCD_IRQHandler+0x86a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f005 f961 	bl	80085e8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695a      	ldr	r2, [r3, #20]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003334:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f003 f962 	bl	8006604 <USB_ReadInterrupts>
 8003340:	4603      	mov	r3, r0
 8003342:	f003 0304 	and.w	r3, r3, #4
 8003346:	2b04      	cmp	r3, #4
 8003348:	d115      	bne.n	8003376 <HAL_PCD_IRQHandler+0x8aa>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <HAL_PCD_IRQHandler+0x896>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f005 f951 	bl	8008604 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6859      	ldr	r1, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	430a      	orrs	r2, r1
 8003370:	605a      	str	r2, [r3, #4]
 8003372:	e000      	b.n	8003376 <HAL_PCD_IRQHandler+0x8aa>
      return;
 8003374:	bf00      	nop
    }
  }
}
 8003376:	3734      	adds	r7, #52	; 0x34
 8003378:	46bd      	mov	sp, r7
 800337a:	bd90      	pop	{r4, r7, pc}

0800337c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800338e:	2b01      	cmp	r3, #1
 8003390:	d101      	bne.n	8003396 <HAL_PCD_SetAddress+0x1a>
 8003392:	2302      	movs	r3, #2
 8003394:	e013      	b.n	80033be <HAL_PCD_SetAddress+0x42>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	78fa      	ldrb	r2, [r7, #3]
 80033ac:	4611      	mov	r1, r2
 80033ae:	4618      	mov	r0, r3
 80033b0:	f003 f8c3 	bl	800653a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b084      	sub	sp, #16
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	4608      	mov	r0, r1
 80033d0:	4611      	mov	r1, r2
 80033d2:	461a      	mov	r2, r3
 80033d4:	4603      	mov	r3, r0
 80033d6:	70fb      	strb	r3, [r7, #3]
 80033d8:	460b      	mov	r3, r1
 80033da:	803b      	strh	r3, [r7, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80033e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	da0f      	bge.n	800340c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033ec:	78fb      	ldrb	r3, [r7, #3]
 80033ee:	f003 020f 	and.w	r2, r3, #15
 80033f2:	4613      	mov	r3, r2
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	3338      	adds	r3, #56	; 0x38
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	4413      	add	r3, r2
 8003400:	3304      	adds	r3, #4
 8003402:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2201      	movs	r2, #1
 8003408:	705a      	strb	r2, [r3, #1]
 800340a:	e00f      	b.n	800342c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	f003 020f 	and.w	r2, r3, #15
 8003412:	4613      	mov	r3, r2
 8003414:	00db      	lsls	r3, r3, #3
 8003416:	4413      	add	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	4413      	add	r3, r2
 8003422:	3304      	adds	r3, #4
 8003424:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800342c:	78fb      	ldrb	r3, [r7, #3]
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	b2da      	uxtb	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003438:	883a      	ldrh	r2, [r7, #0]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	78ba      	ldrb	r2, [r7, #2]
 8003442:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	785b      	ldrb	r3, [r3, #1]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d004      	beq.n	8003456 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003456:	78bb      	ldrb	r3, [r7, #2]
 8003458:	2b02      	cmp	r3, #2
 800345a:	d102      	bne.n	8003462 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_PCD_EP_Open+0xaa>
 800346c:	2302      	movs	r3, #2
 800346e:	e00e      	b.n	800348e <HAL_PCD_EP_Open+0xc8>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68f9      	ldr	r1, [r7, #12]
 800347e:	4618      	mov	r0, r3
 8003480:	f002 fabc 	bl	80059fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800348c:	7afb      	ldrb	r3, [r7, #11]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b084      	sub	sp, #16
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
 800349e:	460b      	mov	r3, r1
 80034a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80034a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	da0f      	bge.n	80034ca <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034aa:	78fb      	ldrb	r3, [r7, #3]
 80034ac:	f003 020f 	and.w	r2, r3, #15
 80034b0:	4613      	mov	r3, r2
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	4413      	add	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	3338      	adds	r3, #56	; 0x38
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	4413      	add	r3, r2
 80034be:	3304      	adds	r3, #4
 80034c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2201      	movs	r2, #1
 80034c6:	705a      	strb	r2, [r3, #1]
 80034c8:	e00f      	b.n	80034ea <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034ca:	78fb      	ldrb	r3, [r7, #3]
 80034cc:	f003 020f 	and.w	r2, r3, #15
 80034d0:	4613      	mov	r3, r2
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	4413      	add	r3, r2
 80034e0:	3304      	adds	r3, #4
 80034e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80034ea:	78fb      	ldrb	r3, [r7, #3]
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_PCD_EP_Close+0x6e>
 8003500:	2302      	movs	r3, #2
 8003502:	e00e      	b.n	8003522 <HAL_PCD_EP_Close+0x8c>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68f9      	ldr	r1, [r7, #12]
 8003512:	4618      	mov	r0, r3
 8003514:	f002 faf8 	bl	8005b08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b086      	sub	sp, #24
 800352e:	af00      	add	r7, sp, #0
 8003530:	60f8      	str	r0, [r7, #12]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
 8003536:	460b      	mov	r3, r1
 8003538:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800353a:	7afb      	ldrb	r3, [r7, #11]
 800353c:	f003 020f 	and.w	r2, r3, #15
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4413      	add	r3, r2
 8003550:	3304      	adds	r3, #4
 8003552:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	2200      	movs	r2, #0
 8003564:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2200      	movs	r2, #0
 800356a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800356c:	7afb      	ldrb	r3, [r7, #11]
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	b2da      	uxtb	r2, r3
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6979      	ldr	r1, [r7, #20]
 800357e:	4618      	mov	r0, r3
 8003580:	f002 fb9e 	bl	8005cc0 <USB_EPStartXfer>

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800358e:	b480      	push	{r7}
 8003590:	b083      	sub	sp, #12
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
 8003596:	460b      	mov	r3, r1
 8003598:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800359a:	78fb      	ldrb	r3, [r7, #3]
 800359c:	f003 020f 	and.w	r2, r3, #15
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80035b0:	681b      	ldr	r3, [r3, #0]
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr

080035bc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	607a      	str	r2, [r7, #4]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	460b      	mov	r3, r1
 80035ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035cc:	7afb      	ldrb	r3, [r7, #11]
 80035ce:	f003 020f 	and.w	r2, r3, #15
 80035d2:	4613      	mov	r3, r2
 80035d4:	00db      	lsls	r3, r3, #3
 80035d6:	4413      	add	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	3338      	adds	r3, #56	; 0x38
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	4413      	add	r3, r2
 80035e0:	3304      	adds	r3, #4
 80035e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	2200      	movs	r2, #0
 80035f4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2201      	movs	r2, #1
 80035fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035fc:	7afb      	ldrb	r3, [r7, #11]
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	b2da      	uxtb	r2, r3
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6979      	ldr	r1, [r7, #20]
 800360e:	4618      	mov	r0, r3
 8003610:	f002 fb56 	bl	8005cc0 <USB_EPStartXfer>

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3718      	adds	r7, #24
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b084      	sub	sp, #16
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
 8003626:	460b      	mov	r3, r1
 8003628:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800362a:	78fb      	ldrb	r3, [r7, #3]
 800362c:	f003 020f 	and.w	r2, r3, #15
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	429a      	cmp	r2, r3
 8003636:	d901      	bls.n	800363c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e04e      	b.n	80036da <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800363c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003640:	2b00      	cmp	r3, #0
 8003642:	da0f      	bge.n	8003664 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	f003 020f 	and.w	r2, r3, #15
 800364a:	4613      	mov	r3, r2
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	4413      	add	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	3338      	adds	r3, #56	; 0x38
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	4413      	add	r3, r2
 8003658:	3304      	adds	r3, #4
 800365a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2201      	movs	r2, #1
 8003660:	705a      	strb	r2, [r3, #1]
 8003662:	e00d      	b.n	8003680 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003664:	78fa      	ldrb	r2, [r7, #3]
 8003666:	4613      	mov	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	4413      	add	r3, r2
 8003676:	3304      	adds	r3, #4
 8003678:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003686:	78fb      	ldrb	r3, [r7, #3]
 8003688:	f003 030f 	and.w	r3, r3, #15
 800368c:	b2da      	uxtb	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <HAL_PCD_EP_SetStall+0x82>
 800369c:	2302      	movs	r3, #2
 800369e:	e01c      	b.n	80036da <HAL_PCD_EP_SetStall+0xbc>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68f9      	ldr	r1, [r7, #12]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f002 fe71 	bl	8006396 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80036b4:	78fb      	ldrb	r3, [r7, #3]
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d108      	bne.n	80036d0 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80036c8:	4619      	mov	r1, r3
 80036ca:	4610      	mov	r0, r2
 80036cc:	f003 f858 	bl	8006780 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
 80036ea:	460b      	mov	r3, r1
 80036ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80036ee:	78fb      	ldrb	r3, [r7, #3]
 80036f0:	f003 020f 	and.w	r2, r3, #15
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d901      	bls.n	8003700 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e042      	b.n	8003786 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003700:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003704:	2b00      	cmp	r3, #0
 8003706:	da0f      	bge.n	8003728 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003708:	78fb      	ldrb	r3, [r7, #3]
 800370a:	f003 020f 	and.w	r2, r3, #15
 800370e:	4613      	mov	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	4413      	add	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	3338      	adds	r3, #56	; 0x38
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	4413      	add	r3, r2
 800371c:	3304      	adds	r3, #4
 800371e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2201      	movs	r2, #1
 8003724:	705a      	strb	r2, [r3, #1]
 8003726:	e00f      	b.n	8003748 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	f003 020f 	and.w	r2, r3, #15
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4413      	add	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	4413      	add	r3, r2
 800373e:	3304      	adds	r3, #4
 8003740:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800374e:	78fb      	ldrb	r3, [r7, #3]
 8003750:	f003 030f 	and.w	r3, r3, #15
 8003754:	b2da      	uxtb	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_PCD_EP_ClrStall+0x86>
 8003764:	2302      	movs	r3, #2
 8003766:	e00e      	b.n	8003786 <HAL_PCD_EP_ClrStall+0xa4>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68f9      	ldr	r1, [r7, #12]
 8003776:	4618      	mov	r0, r3
 8003778:	f002 fe7a 	bl	8006470 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b084      	sub	sp, #16
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
 8003796:	460b      	mov	r3, r1
 8003798:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800379a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	da0c      	bge.n	80037bc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037a2:	78fb      	ldrb	r3, [r7, #3]
 80037a4:	f003 020f 	and.w	r2, r3, #15
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	3338      	adds	r3, #56	; 0x38
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	4413      	add	r3, r2
 80037b6:	3304      	adds	r3, #4
 80037b8:	60fb      	str	r3, [r7, #12]
 80037ba:	e00c      	b.n	80037d6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037bc:	78fb      	ldrb	r3, [r7, #3]
 80037be:	f003 020f 	and.w	r2, r3, #15
 80037c2:	4613      	mov	r3, r2
 80037c4:	00db      	lsls	r3, r3, #3
 80037c6:	4413      	add	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	4413      	add	r3, r2
 80037d2:	3304      	adds	r3, #4
 80037d4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68f9      	ldr	r1, [r7, #12]
 80037dc:	4618      	mov	r0, r3
 80037de:	f002 fca1 	bl	8006124 <USB_EPStopXfer>
 80037e2:	4603      	mov	r3, r0
 80037e4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80037e6:	7afb      	ldrb	r3, [r7, #11]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b088      	sub	sp, #32
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	4613      	mov	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	3338      	adds	r3, #56	; 0x38
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	4413      	add	r3, r2
 8003814:	3304      	adds	r3, #4
 8003816:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	695a      	ldr	r2, [r3, #20]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	429a      	cmp	r2, r3
 8003822:	d901      	bls.n	8003828 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e067      	b.n	80038f8 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	691a      	ldr	r2, [r3, #16]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	69fa      	ldr	r2, [r7, #28]
 800383a:	429a      	cmp	r2, r3
 800383c:	d902      	bls.n	8003844 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	3303      	adds	r3, #3
 8003848:	089b      	lsrs	r3, r3, #2
 800384a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800384c:	e026      	b.n	800389c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	69fa      	ldr	r2, [r7, #28]
 8003860:	429a      	cmp	r2, r3
 8003862:	d902      	bls.n	800386a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	3303      	adds	r3, #3
 800386e:	089b      	lsrs	r3, r3, #2
 8003870:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	68d9      	ldr	r1, [r3, #12]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	b2da      	uxtb	r2, r3
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	b29b      	uxth	r3, r3
 800387e:	6978      	ldr	r0, [r7, #20]
 8003880:	f002 fcf9 	bl	8006276 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	68da      	ldr	r2, [r3, #12]
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	441a      	add	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	695a      	ldr	r2, [r3, #20]
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	441a      	add	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	015a      	lsls	r2, r3, #5
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	4413      	add	r3, r2
 80038a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d809      	bhi.n	80038c6 <PCD_WriteEmptyTxFifo+0xd6>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	695a      	ldr	r2, [r3, #20]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d203      	bcs.n	80038c6 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1c3      	bne.n	800384e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	691a      	ldr	r2, [r3, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d811      	bhi.n	80038f6 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	f003 030f 	and.w	r3, r3, #15
 80038d8:	2201      	movs	r2, #1
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	43db      	mvns	r3, r3
 80038ec:	6939      	ldr	r1, [r7, #16]
 80038ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038f2:	4013      	ands	r3, r2
 80038f4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3720      	adds	r7, #32
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	333c      	adds	r3, #60	; 0x3c
 8003918:	3304      	adds	r3, #4
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	015a      	lsls	r2, r3, #5
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4413      	add	r3, r2
 8003926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4a19      	ldr	r2, [pc, #100]	; (8003998 <PCD_EP_OutXfrComplete_int+0x98>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d124      	bne.n	8003980 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00a      	beq.n	8003956 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	4413      	add	r3, r2
 8003948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800394c:	461a      	mov	r2, r3
 800394e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003952:	6093      	str	r3, [r2, #8]
 8003954:	e01a      	b.n	800398c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	f003 0320 	and.w	r3, r3, #32
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	015a      	lsls	r2, r3, #5
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4413      	add	r3, r2
 8003968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800396c:	461a      	mov	r2, r3
 800396e:	2320      	movs	r3, #32
 8003970:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	b2db      	uxtb	r3, r3
 8003976:	4619      	mov	r1, r3
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f004 fd7b 	bl	8008474 <HAL_PCD_DataOutStageCallback>
 800397e:	e005      	b.n	800398c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	b2db      	uxtb	r3, r3
 8003984:	4619      	mov	r1, r3
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f004 fd74 	bl	8008474 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	4f54310a 	.word	0x4f54310a

0800399c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	333c      	adds	r3, #60	; 0x3c
 80039b4:	3304      	adds	r3, #4
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	015a      	lsls	r2, r3, #5
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	4413      	add	r3, r2
 80039c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a0c      	ldr	r2, [pc, #48]	; (8003a00 <PCD_EP_OutSetupPacket_int+0x64>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d90e      	bls.n	80039f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d009      	beq.n	80039f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	015a      	lsls	r2, r3, #5
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	4413      	add	r3, r2
 80039e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039e8:	461a      	mov	r2, r3
 80039ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f004 fd2d 	bl	8008450 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3718      	adds	r7, #24
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	4f54300a 	.word	0x4f54300a

08003a04 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	70fb      	strb	r3, [r7, #3]
 8003a10:	4613      	mov	r3, r2
 8003a12:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a1c:	78fb      	ldrb	r3, [r7, #3]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d107      	bne.n	8003a32 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a22:	883b      	ldrh	r3, [r7, #0]
 8003a24:	0419      	lsls	r1, r3, #16
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28
 8003a30:	e028      	b.n	8003a84 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a38:	0c1b      	lsrs	r3, r3, #16
 8003a3a:	68ba      	ldr	r2, [r7, #8]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a40:	2300      	movs	r3, #0
 8003a42:	73fb      	strb	r3, [r7, #15]
 8003a44:	e00d      	b.n	8003a62 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
 8003a4c:	3340      	adds	r3, #64	; 0x40
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	0c1b      	lsrs	r3, r3, #16
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	4413      	add	r3, r2
 8003a5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
 8003a62:	7bfa      	ldrb	r2, [r7, #15]
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d3ec      	bcc.n	8003a46 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003a6c:	883b      	ldrh	r3, [r7, #0]
 8003a6e:	0418      	lsls	r0, r3, #16
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6819      	ldr	r1, [r3, #0]
 8003a74:	78fb      	ldrb	r3, [r7, #3]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	4302      	orrs	r2, r0
 8003a7c:	3340      	adds	r3, #64	; 0x40
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	887a      	ldrh	r2, [r7, #2]
 8003aa2:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bc80      	pop	{r7}
 8003aae:	4770      	bx	lr

08003ab0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e304      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 8087 	beq.w	8003bde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ad0:	4b92      	ldr	r3, [pc, #584]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 030c 	and.w	r3, r3, #12
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d00c      	beq.n	8003af6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003adc:	4b8f      	ldr	r3, [pc, #572]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f003 030c 	and.w	r3, r3, #12
 8003ae4:	2b08      	cmp	r3, #8
 8003ae6:	d112      	bne.n	8003b0e <HAL_RCC_OscConfig+0x5e>
 8003ae8:	4b8c      	ldr	r3, [pc, #560]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af4:	d10b      	bne.n	8003b0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af6:	4b89      	ldr	r3, [pc, #548]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d06c      	beq.n	8003bdc <HAL_RCC_OscConfig+0x12c>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d168      	bne.n	8003bdc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e2de      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b16:	d106      	bne.n	8003b26 <HAL_RCC_OscConfig+0x76>
 8003b18:	4b80      	ldr	r3, [pc, #512]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a7f      	ldr	r2, [pc, #508]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b22:	6013      	str	r3, [r2, #0]
 8003b24:	e02e      	b.n	8003b84 <HAL_RCC_OscConfig+0xd4>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10c      	bne.n	8003b48 <HAL_RCC_OscConfig+0x98>
 8003b2e:	4b7b      	ldr	r3, [pc, #492]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a7a      	ldr	r2, [pc, #488]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	4b78      	ldr	r3, [pc, #480]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a77      	ldr	r2, [pc, #476]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b44:	6013      	str	r3, [r2, #0]
 8003b46:	e01d      	b.n	8003b84 <HAL_RCC_OscConfig+0xd4>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b50:	d10c      	bne.n	8003b6c <HAL_RCC_OscConfig+0xbc>
 8003b52:	4b72      	ldr	r3, [pc, #456]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a71      	ldr	r2, [pc, #452]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	4b6f      	ldr	r3, [pc, #444]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a6e      	ldr	r2, [pc, #440]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	e00b      	b.n	8003b84 <HAL_RCC_OscConfig+0xd4>
 8003b6c:	4b6b      	ldr	r3, [pc, #428]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a6a      	ldr	r2, [pc, #424]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b76:	6013      	str	r3, [r2, #0]
 8003b78:	4b68      	ldr	r3, [pc, #416]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a67      	ldr	r2, [pc, #412]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003b7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d013      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b8c:	f7fd ff2a 	bl	80019e4 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b94:	f7fd ff26 	bl	80019e4 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b64      	cmp	r3, #100	; 0x64
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e292      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba6:	4b5d      	ldr	r3, [pc, #372]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f0      	beq.n	8003b94 <HAL_RCC_OscConfig+0xe4>
 8003bb2:	e014      	b.n	8003bde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fd ff16 	bl	80019e4 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bbc:	f7fd ff12 	bl	80019e4 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b64      	cmp	r3, #100	; 0x64
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e27e      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bce:	4b53      	ldr	r3, [pc, #332]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1f0      	bne.n	8003bbc <HAL_RCC_OscConfig+0x10c>
 8003bda:	e000      	b.n	8003bde <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d063      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bea:	4b4c      	ldr	r3, [pc, #304]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f003 030c 	and.w	r3, r3, #12
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00b      	beq.n	8003c0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003bf6:	4b49      	ldr	r3, [pc, #292]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d11c      	bne.n	8003c3c <HAL_RCC_OscConfig+0x18c>
 8003c02:	4b46      	ldr	r3, [pc, #280]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d116      	bne.n	8003c3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c0e:	4b43      	ldr	r3, [pc, #268]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d005      	beq.n	8003c26 <HAL_RCC_OscConfig+0x176>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d001      	beq.n	8003c26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e252      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c26:	4b3d      	ldr	r3, [pc, #244]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4939      	ldr	r1, [pc, #228]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c3a:	e03a      	b.n	8003cb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d020      	beq.n	8003c86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c44:	4b36      	ldr	r3, [pc, #216]	; (8003d20 <HAL_RCC_OscConfig+0x270>)
 8003c46:	2201      	movs	r2, #1
 8003c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c4a:	f7fd fecb 	bl	80019e4 <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c52:	f7fd fec7 	bl	80019e4 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e233      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c64:	4b2d      	ldr	r3, [pc, #180]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c70:	4b2a      	ldr	r3, [pc, #168]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	4927      	ldr	r1, [pc, #156]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	600b      	str	r3, [r1, #0]
 8003c84:	e015      	b.n	8003cb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c86:	4b26      	ldr	r3, [pc, #152]	; (8003d20 <HAL_RCC_OscConfig+0x270>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8c:	f7fd feaa 	bl	80019e4 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c94:	f7fd fea6 	bl	80019e4 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e212      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ca6:	4b1d      	ldr	r3, [pc, #116]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1f0      	bne.n	8003c94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d03a      	beq.n	8003d34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d019      	beq.n	8003cfa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cc6:	4b17      	ldr	r3, [pc, #92]	; (8003d24 <HAL_RCC_OscConfig+0x274>)
 8003cc8:	2201      	movs	r2, #1
 8003cca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ccc:	f7fd fe8a 	bl	80019e4 <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cd4:	f7fd fe86 	bl	80019e4 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e1f2      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ce6:	4b0d      	ldr	r3, [pc, #52]	; (8003d1c <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0f0      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cf2:	2001      	movs	r0, #1
 8003cf4:	f000 fba2 	bl	800443c <RCC_Delay>
 8003cf8:	e01c      	b.n	8003d34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cfa:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <HAL_RCC_OscConfig+0x274>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d00:	f7fd fe70 	bl	80019e4 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d06:	e00f      	b.n	8003d28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d08:	f7fd fe6c 	bl	80019e4 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d908      	bls.n	8003d28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e1d8      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
 8003d1a:	bf00      	nop
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	42420000 	.word	0x42420000
 8003d24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d28:	4b9b      	ldr	r3, [pc, #620]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1e9      	bne.n	8003d08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 80a6 	beq.w	8003e8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d42:	2300      	movs	r3, #0
 8003d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d46:	4b94      	ldr	r3, [pc, #592]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10d      	bne.n	8003d6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d52:	4b91      	ldr	r3, [pc, #580]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	4a90      	ldr	r2, [pc, #576]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d5c:	61d3      	str	r3, [r2, #28]
 8003d5e:	4b8e      	ldr	r3, [pc, #568]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d66:	60bb      	str	r3, [r7, #8]
 8003d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d6e:	4b8b      	ldr	r3, [pc, #556]	; (8003f9c <HAL_RCC_OscConfig+0x4ec>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d118      	bne.n	8003dac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d7a:	4b88      	ldr	r3, [pc, #544]	; (8003f9c <HAL_RCC_OscConfig+0x4ec>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a87      	ldr	r2, [pc, #540]	; (8003f9c <HAL_RCC_OscConfig+0x4ec>)
 8003d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d86:	f7fd fe2d 	bl	80019e4 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d8c:	e008      	b.n	8003da0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d8e:	f7fd fe29 	bl	80019e4 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b64      	cmp	r3, #100	; 0x64
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e195      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da0:	4b7e      	ldr	r3, [pc, #504]	; (8003f9c <HAL_RCC_OscConfig+0x4ec>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0f0      	beq.n	8003d8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d106      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x312>
 8003db4:	4b78      	ldr	r3, [pc, #480]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	4a77      	ldr	r2, [pc, #476]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dba:	f043 0301 	orr.w	r3, r3, #1
 8003dbe:	6213      	str	r3, [r2, #32]
 8003dc0:	e02d      	b.n	8003e1e <HAL_RCC_OscConfig+0x36e>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10c      	bne.n	8003de4 <HAL_RCC_OscConfig+0x334>
 8003dca:	4b73      	ldr	r3, [pc, #460]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	4a72      	ldr	r2, [pc, #456]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dd0:	f023 0301 	bic.w	r3, r3, #1
 8003dd4:	6213      	str	r3, [r2, #32]
 8003dd6:	4b70      	ldr	r3, [pc, #448]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dd8:	6a1b      	ldr	r3, [r3, #32]
 8003dda:	4a6f      	ldr	r2, [pc, #444]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003ddc:	f023 0304 	bic.w	r3, r3, #4
 8003de0:	6213      	str	r3, [r2, #32]
 8003de2:	e01c      	b.n	8003e1e <HAL_RCC_OscConfig+0x36e>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	2b05      	cmp	r3, #5
 8003dea:	d10c      	bne.n	8003e06 <HAL_RCC_OscConfig+0x356>
 8003dec:	4b6a      	ldr	r3, [pc, #424]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	4a69      	ldr	r2, [pc, #420]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003df2:	f043 0304 	orr.w	r3, r3, #4
 8003df6:	6213      	str	r3, [r2, #32]
 8003df8:	4b67      	ldr	r3, [pc, #412]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	4a66      	ldr	r2, [pc, #408]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	6213      	str	r3, [r2, #32]
 8003e04:	e00b      	b.n	8003e1e <HAL_RCC_OscConfig+0x36e>
 8003e06:	4b64      	ldr	r3, [pc, #400]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	4a63      	ldr	r2, [pc, #396]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e0c:	f023 0301 	bic.w	r3, r3, #1
 8003e10:	6213      	str	r3, [r2, #32]
 8003e12:	4b61      	ldr	r3, [pc, #388]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	4a60      	ldr	r2, [pc, #384]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e18:	f023 0304 	bic.w	r3, r3, #4
 8003e1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d015      	beq.n	8003e52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e26:	f7fd fddd 	bl	80019e4 <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e2c:	e00a      	b.n	8003e44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e2e:	f7fd fdd9 	bl	80019e4 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e143      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e44:	4b54      	ldr	r3, [pc, #336]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0ee      	beq.n	8003e2e <HAL_RCC_OscConfig+0x37e>
 8003e50:	e014      	b.n	8003e7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e52:	f7fd fdc7 	bl	80019e4 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e58:	e00a      	b.n	8003e70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e5a:	f7fd fdc3 	bl	80019e4 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e12d      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e70:	4b49      	ldr	r3, [pc, #292]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1ee      	bne.n	8003e5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e7c:	7dfb      	ldrb	r3, [r7, #23]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d105      	bne.n	8003e8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e82:	4b45      	ldr	r3, [pc, #276]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	4a44      	ldr	r2, [pc, #272]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e8c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 808c 	beq.w	8003fb0 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003e98:	4b3f      	ldr	r3, [pc, #252]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ea4:	d10e      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003ea6:	4b3c      	ldr	r3, [pc, #240]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d108      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003eb2:	4b39      	ldr	r3, [pc, #228]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003eba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e103      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d14e      	bne.n	8003f6a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003ecc:	4b32      	ldr	r3, [pc, #200]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d009      	beq.n	8003eec <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8003ed8:	4b2f      	ldr	r3, [pc, #188]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003edc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d001      	beq.n	8003eec <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0ef      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003eec:	4b2c      	ldr	r3, [pc, #176]	; (8003fa0 <HAL_RCC_OscConfig+0x4f0>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef2:	f7fd fd77 	bl	80019e4 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003efa:	f7fd fd73 	bl	80019e4 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b64      	cmp	r3, #100	; 0x64
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e0df      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003f0c:	4b22      	ldr	r3, [pc, #136]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f0      	bne.n	8003efa <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8003f18:	4b1f      	ldr	r3, [pc, #124]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f24:	491c      	ldr	r1, [pc, #112]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f36:	4918      	ldr	r1, [pc, #96]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8003f3c:	4b18      	ldr	r3, [pc, #96]	; (8003fa0 <HAL_RCC_OscConfig+0x4f0>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f42:	f7fd fd4f 	bl	80019e4 <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003f4a:	f7fd fd4b 	bl	80019e4 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b64      	cmp	r3, #100	; 0x64
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e0b7      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003f5c:	4b0e      	ldr	r3, [pc, #56]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0f0      	beq.n	8003f4a <HAL_RCC_OscConfig+0x49a>
 8003f68:	e022      	b.n	8003fb0 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <HAL_RCC_OscConfig+0x4e8>)
 8003f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f74:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003f76:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <HAL_RCC_OscConfig+0x4f0>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7c:	f7fd fd32 	bl	80019e4 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003f82:	e00f      	b.n	8003fa4 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003f84:	f7fd fd2e 	bl	80019e4 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b64      	cmp	r3, #100	; 0x64
 8003f90:	d908      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e09a      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
 8003f96:	bf00      	nop
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	40007000 	.word	0x40007000
 8003fa0:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003fa4:	4b4b      	ldr	r3, [pc, #300]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e9      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 8088 	beq.w	80040ca <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fba:	4b46      	ldr	r3, [pc, #280]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b08      	cmp	r3, #8
 8003fc4:	d068      	beq.n	8004098 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d14d      	bne.n	800406a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fce:	4b42      	ldr	r3, [pc, #264]	; (80040d8 <HAL_RCC_OscConfig+0x628>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd4:	f7fd fd06 	bl	80019e4 <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fdc:	f7fd fd02 	bl	80019e4 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e06e      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fee:	4b39      	ldr	r3, [pc, #228]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f0      	bne.n	8003fdc <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004002:	d10f      	bne.n	8004024 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004004:	4b33      	ldr	r3, [pc, #204]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8004006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	4931      	ldr	r1, [pc, #196]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 800400e:	4313      	orrs	r3, r2
 8004010:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004012:	4b30      	ldr	r3, [pc, #192]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8004014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004016:	f023 020f 	bic.w	r2, r3, #15
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	492d      	ldr	r1, [pc, #180]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8004020:	4313      	orrs	r3, r2
 8004022:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004024:	4b2b      	ldr	r3, [pc, #172]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004034:	430b      	orrs	r3, r1
 8004036:	4927      	ldr	r1, [pc, #156]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 8004038:	4313      	orrs	r3, r2
 800403a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800403c:	4b26      	ldr	r3, [pc, #152]	; (80040d8 <HAL_RCC_OscConfig+0x628>)
 800403e:	2201      	movs	r2, #1
 8004040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004042:	f7fd fccf 	bl	80019e4 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800404a:	f7fd fccb 	bl	80019e4 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e037      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800405c:	4b1d      	ldr	r3, [pc, #116]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0f0      	beq.n	800404a <HAL_RCC_OscConfig+0x59a>
 8004068:	e02f      	b.n	80040ca <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800406a:	4b1b      	ldr	r3, [pc, #108]	; (80040d8 <HAL_RCC_OscConfig+0x628>)
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004070:	f7fd fcb8 	bl	80019e4 <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004078:	f7fd fcb4 	bl	80019e4 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e020      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800408a:	4b12      	ldr	r3, [pc, #72]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1f0      	bne.n	8004078 <HAL_RCC_OscConfig+0x5c8>
 8004096:	e018      	b.n	80040ca <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e013      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040a4:	4b0b      	ldr	r3, [pc, #44]	; (80040d4 <HAL_RCC_OscConfig+0x624>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d106      	bne.n	80040c6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d001      	beq.n	80040ca <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	40021000 	.word	0x40021000
 80040d8:	42420060 	.word	0x42420060

080040dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d101      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0d0      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040f0:	4b6a      	ldr	r3, [pc, #424]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d910      	bls.n	8004120 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fe:	4b67      	ldr	r3, [pc, #412]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f023 0207 	bic.w	r2, r3, #7
 8004106:	4965      	ldr	r1, [pc, #404]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800410e:	4b63      	ldr	r3, [pc, #396]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0307 	and.w	r3, r3, #7
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	429a      	cmp	r2, r3
 800411a:	d001      	beq.n	8004120 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e0b8      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d020      	beq.n	800416e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004138:	4b59      	ldr	r3, [pc, #356]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	4a58      	ldr	r2, [pc, #352]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800413e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004142:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004150:	4b53      	ldr	r3, [pc, #332]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	4a52      	ldr	r2, [pc, #328]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004156:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800415a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800415c:	4b50      	ldr	r3, [pc, #320]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	494d      	ldr	r1, [pc, #308]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800416a:	4313      	orrs	r3, r2
 800416c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d040      	beq.n	80041fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d107      	bne.n	8004192 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004182:	4b47      	ldr	r3, [pc, #284]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d115      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e07f      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	2b02      	cmp	r3, #2
 8004198:	d107      	bne.n	80041aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800419a:	4b41      	ldr	r3, [pc, #260]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d109      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e073      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041aa:	4b3d      	ldr	r3, [pc, #244]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e06b      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ba:	4b39      	ldr	r3, [pc, #228]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f023 0203 	bic.w	r2, r3, #3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	4936      	ldr	r1, [pc, #216]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041cc:	f7fd fc0a 	bl	80019e4 <HAL_GetTick>
 80041d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d2:	e00a      	b.n	80041ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d4:	f7fd fc06 	bl	80019e4 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	f241 3288 	movw	r2, #5000	; 0x1388
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e053      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ea:	4b2d      	ldr	r3, [pc, #180]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f003 020c 	and.w	r2, r3, #12
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d1eb      	bne.n	80041d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041fc:	4b27      	ldr	r3, [pc, #156]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d210      	bcs.n	800422c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	4b24      	ldr	r3, [pc, #144]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f023 0207 	bic.w	r2, r3, #7
 8004212:	4922      	ldr	r1, [pc, #136]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	4313      	orrs	r3, r2
 8004218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800421a:	4b20      	ldr	r3, [pc, #128]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d001      	beq.n	800422c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e032      	b.n	8004292 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b00      	cmp	r3, #0
 8004236:	d008      	beq.n	800424a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004238:	4b19      	ldr	r3, [pc, #100]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	4916      	ldr	r1, [pc, #88]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004246:	4313      	orrs	r3, r2
 8004248:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004256:	4b12      	ldr	r3, [pc, #72]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	00db      	lsls	r3, r3, #3
 8004264:	490e      	ldr	r1, [pc, #56]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004266:	4313      	orrs	r3, r2
 8004268:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800426a:	f000 f821 	bl	80042b0 <HAL_RCC_GetSysClockFreq>
 800426e:	4602      	mov	r2, r0
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	091b      	lsrs	r3, r3, #4
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	490a      	ldr	r1, [pc, #40]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800427c:	5ccb      	ldrb	r3, [r1, r3]
 800427e:	fa22 f303 	lsr.w	r3, r2, r3
 8004282:	4a09      	ldr	r2, [pc, #36]	; (80042a8 <HAL_RCC_ClockConfig+0x1cc>)
 8004284:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004286:	4b09      	ldr	r3, [pc, #36]	; (80042ac <HAL_RCC_ClockConfig+0x1d0>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4618      	mov	r0, r3
 800428c:	f7fd fb68 	bl	8001960 <HAL_InitTick>

  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	40022000 	.word	0x40022000
 80042a0:	40021000 	.word	0x40021000
 80042a4:	080097d0 	.word	0x080097d0
 80042a8:	20000000 	.word	0x20000000
 80042ac:	20000004 	.word	0x20000004

080042b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042b4:	b08e      	sub	sp, #56	; 0x38
 80042b6:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042bc:	2300      	movs	r3, #0
 80042be:	62bb      	str	r3, [r7, #40]	; 0x28
 80042c0:	2300      	movs	r3, #0
 80042c2:	637b      	str	r3, [r7, #52]	; 0x34
 80042c4:	2300      	movs	r3, #0
 80042c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80042c8:	2300      	movs	r3, #0
 80042ca:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80042cc:	2300      	movs	r3, #0
 80042ce:	623b      	str	r3, [r7, #32]
 80042d0:	2300      	movs	r3, #0
 80042d2:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80042d4:	4b4e      	ldr	r3, [pc, #312]	; (8004410 <HAL_RCC_GetSysClockFreq+0x160>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042dc:	f003 030c 	and.w	r3, r3, #12
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d002      	beq.n	80042ea <HAL_RCC_GetSysClockFreq+0x3a>
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d003      	beq.n	80042f0 <HAL_RCC_GetSysClockFreq+0x40>
 80042e8:	e089      	b.n	80043fe <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042ea:	4b4a      	ldr	r3, [pc, #296]	; (8004414 <HAL_RCC_GetSysClockFreq+0x164>)
 80042ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80042ee:	e089      	b.n	8004404 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f2:	0c9b      	lsrs	r3, r3, #18
 80042f4:	f003 020f 	and.w	r2, r3, #15
 80042f8:	4b47      	ldr	r3, [pc, #284]	; (8004418 <HAL_RCC_GetSysClockFreq+0x168>)
 80042fa:	5c9b      	ldrb	r3, [r3, r2]
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004300:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d072      	beq.n	80043ee <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004308:	4b41      	ldr	r3, [pc, #260]	; (8004410 <HAL_RCC_GetSysClockFreq+0x160>)
 800430a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430c:	f003 020f 	and.w	r2, r3, #15
 8004310:	4b42      	ldr	r3, [pc, #264]	; (800441c <HAL_RCC_GetSysClockFreq+0x16c>)
 8004312:	5c9b      	ldrb	r3, [r3, r2]
 8004314:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004316:	4b3e      	ldr	r3, [pc, #248]	; (8004410 <HAL_RCC_GetSysClockFreq+0x160>)
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800431a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d053      	beq.n	80043ca <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004322:	4b3b      	ldr	r3, [pc, #236]	; (8004410 <HAL_RCC_GetSysClockFreq+0x160>)
 8004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004326:	091b      	lsrs	r3, r3, #4
 8004328:	f003 030f 	and.w	r3, r3, #15
 800432c:	3301      	adds	r3, #1
 800432e:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004330:	4b37      	ldr	r3, [pc, #220]	; (8004410 <HAL_RCC_GetSysClockFreq+0x160>)
 8004332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004334:	0a1b      	lsrs	r3, r3, #8
 8004336:	f003 030f 	and.w	r3, r3, #15
 800433a:	3302      	adds	r3, #2
 800433c:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	2200      	movs	r2, #0
 8004342:	469a      	mov	sl, r3
 8004344:	4693      	mov	fp, r2
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	2200      	movs	r2, #0
 800434a:	613b      	str	r3, [r7, #16]
 800434c:	617a      	str	r2, [r7, #20]
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	fb03 f20b 	mul.w	r2, r3, fp
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	fb0a f303 	mul.w	r3, sl, r3
 800435a:	4413      	add	r3, r2
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	fbaa 0102 	umull	r0, r1, sl, r2
 8004362:	440b      	add	r3, r1
 8004364:	4619      	mov	r1, r3
 8004366:	4b2b      	ldr	r3, [pc, #172]	; (8004414 <HAL_RCC_GetSysClockFreq+0x164>)
 8004368:	fb03 f201 	mul.w	r2, r3, r1
 800436c:	2300      	movs	r3, #0
 800436e:	fb00 f303 	mul.w	r3, r0, r3
 8004372:	4413      	add	r3, r2
 8004374:	4a27      	ldr	r2, [pc, #156]	; (8004414 <HAL_RCC_GetSysClockFreq+0x164>)
 8004376:	fba0 4502 	umull	r4, r5, r0, r2
 800437a:	442b      	add	r3, r5
 800437c:	461d      	mov	r5, r3
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	2200      	movs	r2, #0
 8004382:	60bb      	str	r3, [r7, #8]
 8004384:	60fa      	str	r2, [r7, #12]
 8004386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004388:	2200      	movs	r2, #0
 800438a:	603b      	str	r3, [r7, #0]
 800438c:	607a      	str	r2, [r7, #4]
 800438e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004392:	460b      	mov	r3, r1
 8004394:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004398:	4652      	mov	r2, sl
 800439a:	fb02 f203 	mul.w	r2, r2, r3
 800439e:	465b      	mov	r3, fp
 80043a0:	4684      	mov	ip, r0
 80043a2:	fb0c f303 	mul.w	r3, ip, r3
 80043a6:	4413      	add	r3, r2
 80043a8:	4602      	mov	r2, r0
 80043aa:	4651      	mov	r1, sl
 80043ac:	fba2 8901 	umull	r8, r9, r2, r1
 80043b0:	444b      	add	r3, r9
 80043b2:	4699      	mov	r9, r3
 80043b4:	4642      	mov	r2, r8
 80043b6:	464b      	mov	r3, r9
 80043b8:	4620      	mov	r0, r4
 80043ba:	4629      	mov	r1, r5
 80043bc:	f7fb ff3a 	bl	8000234 <__aeabi_uldivmod>
 80043c0:	4602      	mov	r2, r0
 80043c2:	460b      	mov	r3, r1
 80043c4:	4613      	mov	r3, r2
 80043c6:	637b      	str	r3, [r7, #52]	; 0x34
 80043c8:	e007      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	4a11      	ldr	r2, [pc, #68]	; (8004414 <HAL_RCC_GetSysClockFreq+0x164>)
 80043ce:	fb03 f202 	mul.w	r2, r3, r2
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d8:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80043da:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <HAL_RCC_GetSysClockFreq+0x168>)
 80043dc:	7b5b      	ldrb	r3, [r3, #13]
 80043de:	461a      	mov	r2, r3
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d108      	bne.n	80043f8 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 80043e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043e8:	085b      	lsrs	r3, r3, #1
 80043ea:	637b      	str	r3, [r7, #52]	; 0x34
 80043ec:	e004      	b.n	80043f8 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	4a0b      	ldr	r2, [pc, #44]	; (8004420 <HAL_RCC_GetSysClockFreq+0x170>)
 80043f2:	fb02 f303 	mul.w	r3, r2, r3
 80043f6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 80043f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80043fc:	e002      	b.n	8004404 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80043fe:	4b09      	ldr	r3, [pc, #36]	; (8004424 <HAL_RCC_GetSysClockFreq+0x174>)
 8004400:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004402:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004406:	4618      	mov	r0, r3
 8004408:	3738      	adds	r7, #56	; 0x38
 800440a:	46bd      	mov	sp, r7
 800440c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004410:	40021000 	.word	0x40021000
 8004414:	017d7840 	.word	0x017d7840
 8004418:	080097e0 	.word	0x080097e0
 800441c:	080097f0 	.word	0x080097f0
 8004420:	003d0900 	.word	0x003d0900
 8004424:	007a1200 	.word	0x007a1200

08004428 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800442c:	4b02      	ldr	r3, [pc, #8]	; (8004438 <HAL_RCC_GetHCLKFreq+0x10>)
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	4618      	mov	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	bc80      	pop	{r7}
 8004436:	4770      	bx	lr
 8004438:	20000000 	.word	0x20000000

0800443c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004444:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <RCC_Delay+0x34>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a0a      	ldr	r2, [pc, #40]	; (8004474 <RCC_Delay+0x38>)
 800444a:	fba2 2303 	umull	r2, r3, r2, r3
 800444e:	0a5b      	lsrs	r3, r3, #9
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	fb02 f303 	mul.w	r3, r2, r3
 8004456:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004458:	bf00      	nop
  }
  while (Delay --);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1e5a      	subs	r2, r3, #1
 800445e:	60fa      	str	r2, [r7, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1f9      	bne.n	8004458 <RCC_Delay+0x1c>
}
 8004464:	bf00      	nop
 8004466:	bf00      	nop
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr
 8004470:	20000000 	.word	0x20000000
 8004474:	10624dd3 	.word	0x10624dd3

08004478 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]
 8004484:	2300      	movs	r3, #0
 8004486:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004488:	2300      	movs	r3, #0
 800448a:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d07d      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004498:	2300      	movs	r3, #0
 800449a:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800449c:	4b8b      	ldr	r3, [pc, #556]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10d      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044a8:	4b88      	ldr	r3, [pc, #544]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	4a87      	ldr	r2, [pc, #540]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80044ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044b2:	61d3      	str	r3, [r2, #28]
 80044b4:	4b85      	ldr	r3, [pc, #532]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044bc:	60fb      	str	r3, [r7, #12]
 80044be:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80044c0:	2301      	movs	r3, #1
 80044c2:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c4:	4b82      	ldr	r3, [pc, #520]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d118      	bne.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044d0:	4b7f      	ldr	r3, [pc, #508]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a7e      	ldr	r2, [pc, #504]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044dc:	f7fd fa82 	bl	80019e4 <HAL_GetTick>
 80044e0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044e2:	e008      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044e4:	f7fd fa7e 	bl	80019e4 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b64      	cmp	r3, #100	; 0x64
 80044f0:	d901      	bls.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e0e5      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044f6:	4b76      	ldr	r3, [pc, #472]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004502:	4b72      	ldr	r3, [pc, #456]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800450a:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d02e      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	429a      	cmp	r2, r3
 800451e:	d027      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004520:	4b6a      	ldr	r3, [pc, #424]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004522:	6a1b      	ldr	r3, [r3, #32]
 8004524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004528:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800452a:	4b6a      	ldr	r3, [pc, #424]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800452c:	2201      	movs	r2, #1
 800452e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004530:	4b68      	ldr	r3, [pc, #416]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004536:	4a65      	ldr	r2, [pc, #404]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d014      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004546:	f7fd fa4d 	bl	80019e4 <HAL_GetTick>
 800454a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800454c:	e00a      	b.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800454e:	f7fd fa49 	bl	80019e4 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	f241 3288 	movw	r2, #5000	; 0x1388
 800455c:	4293      	cmp	r3, r2
 800455e:	d901      	bls.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e0ae      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004564:	4b59      	ldr	r3, [pc, #356]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0ee      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004570:	4b56      	ldr	r3, [pc, #344]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	4953      	ldr	r1, [pc, #332]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800457e:	4313      	orrs	r3, r2
 8004580:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004582:	7efb      	ldrb	r3, [r7, #27]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d105      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004588:	4b50      	ldr	r3, [pc, #320]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	4a4f      	ldr	r2, [pc, #316]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800458e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004592:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d008      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045a0:	4b4a      	ldr	r3, [pc, #296]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	4947      	ldr	r1, [pc, #284]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0304 	and.w	r3, r3, #4
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d008      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80045be:	4b43      	ldr	r3, [pc, #268]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	4940      	ldr	r1, [pc, #256]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80045dc:	4b3b      	ldr	r3, [pc, #236]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	4938      	ldr	r1, [pc, #224]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80045ee:	4b37      	ldr	r3, [pc, #220]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d105      	bne.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80045fa:	4b34      	ldr	r3, [pc, #208]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8004606:	2301      	movs	r3, #1
 8004608:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d148      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8004610:	4b2e      	ldr	r3, [pc, #184]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d138      	bne.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 800461c:	4b2b      	ldr	r3, [pc, #172]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8004628:	4b28      	ldr	r3, [pc, #160]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004634:	429a      	cmp	r2, r3
 8004636:	d001      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e042      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 800463c:	4b23      	ldr	r3, [pc, #140]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	4920      	ldr	r1, [pc, #128]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800464a:	4313      	orrs	r3, r2
 800464c:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 800464e:	4b1f      	ldr	r3, [pc, #124]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004652:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	491c      	ldr	r1, [pc, #112]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800465c:	4313      	orrs	r3, r2
 800465e:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004660:	4b1d      	ldr	r3, [pc, #116]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004662:	2201      	movs	r2, #1
 8004664:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004666:	f7fd f9bd 	bl	80019e4 <HAL_GetTick>
 800466a:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800466c:	e008      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800466e:	f7fd f9b9 	bl	80019e4 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b64      	cmp	r3, #100	; 0x64
 800467a:	d901      	bls.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e020      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004680:	4b12      	ldr	r3, [pc, #72]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f0      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800468c:	e009      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 800468e:	4b0f      	ldr	r3, [pc, #60]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004692:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	429a      	cmp	r2, r3
 800469c:	d001      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e00f      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0310 	and.w	r3, r3, #16
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d008      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046ae:	4b07      	ldr	r3, [pc, #28]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	4904      	ldr	r1, [pc, #16]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3720      	adds	r7, #32
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40007000 	.word	0x40007000
 80046d4:	42420440 	.word	0x42420440
 80046d8:	42420070 	.word	0x42420070

080046dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e076      	b.n	80047dc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d108      	bne.n	8004708 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046fe:	d009      	beq.n	8004714 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	61da      	str	r2, [r3, #28]
 8004706:	e005      	b.n	8004714 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d106      	bne.n	8004734 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7fc ff84 	bl	800163c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2202      	movs	r2, #2
 8004738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800474a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800475c:	431a      	orrs	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a1b      	ldr	r3, [r3, #32]
 8004794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004798:	ea42 0103 	orr.w	r1, r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	0c1a      	lsrs	r2, r3, #16
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f002 0204 	and.w	r2, r2, #4
 80047ba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	69da      	ldr	r2, [r3, #28]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b088      	sub	sp, #32
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	603b      	str	r3, [r7, #0]
 80047f0:	4613      	mov	r3, r2
 80047f2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d101      	bne.n	8004806 <HAL_SPI_Transmit+0x22>
 8004802:	2302      	movs	r3, #2
 8004804:	e12d      	b.n	8004a62 <HAL_SPI_Transmit+0x27e>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800480e:	f7fd f8e9 	bl	80019e4 <HAL_GetTick>
 8004812:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b01      	cmp	r3, #1
 8004822:	d002      	beq.n	800482a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004824:	2302      	movs	r3, #2
 8004826:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004828:	e116      	b.n	8004a58 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <HAL_SPI_Transmit+0x52>
 8004830:	88fb      	ldrh	r3, [r7, #6]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d102      	bne.n	800483c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	77fb      	strb	r3, [r7, #31]
    goto error;
 800483a:	e10d      	b.n	8004a58 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2203      	movs	r2, #3
 8004840:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	88fa      	ldrh	r2, [r7, #6]
 8004854:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	88fa      	ldrh	r2, [r7, #6]
 800485a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004882:	d10f      	bne.n	80048a4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004892:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ae:	2b40      	cmp	r3, #64	; 0x40
 80048b0:	d007      	beq.n	80048c2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ca:	d14f      	bne.n	800496c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d002      	beq.n	80048da <HAL_SPI_Transmit+0xf6>
 80048d4:	8afb      	ldrh	r3, [r7, #22]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d142      	bne.n	8004960 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	881a      	ldrh	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	1c9a      	adds	r2, r3, #2
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048fe:	e02f      	b.n	8004960 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d112      	bne.n	8004934 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004912:	881a      	ldrh	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491e:	1c9a      	adds	r2, r3, #2
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	86da      	strh	r2, [r3, #54]	; 0x36
 8004932:	e015      	b.n	8004960 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004934:	f7fd f856 	bl	80019e4 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	429a      	cmp	r2, r3
 8004942:	d803      	bhi.n	800494c <HAL_SPI_Transmit+0x168>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494a:	d102      	bne.n	8004952 <HAL_SPI_Transmit+0x16e>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800495e:	e07b      	b.n	8004a58 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1ca      	bne.n	8004900 <HAL_SPI_Transmit+0x11c>
 800496a:	e050      	b.n	8004a0e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d002      	beq.n	800497a <HAL_SPI_Transmit+0x196>
 8004974:	8afb      	ldrh	r3, [r7, #22]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d144      	bne.n	8004a04 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	330c      	adds	r3, #12
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498c:	1c5a      	adds	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80049a0:	e030      	b.n	8004a04 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d113      	bne.n	80049d8 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	330c      	adds	r3, #12
 80049ba:	7812      	ldrb	r2, [r2, #0]
 80049bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	3b01      	subs	r3, #1
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80049d6:	e015      	b.n	8004a04 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049d8:	f7fd f804 	bl	80019e4 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d803      	bhi.n	80049f0 <HAL_SPI_Transmit+0x20c>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ee:	d102      	bne.n	80049f6 <HAL_SPI_Transmit+0x212>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d106      	bne.n	8004a04 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004a02:	e029      	b.n	8004a58 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1c9      	bne.n	80049a2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	6839      	ldr	r1, [r7, #0]
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 fbcc 	bl	80051b0 <SPI_EndRxTxTransaction>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10a      	bne.n	8004a42 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	613b      	str	r3, [r7, #16]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	613b      	str	r3, [r7, #16]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	613b      	str	r3, [r7, #16]
 8004a40:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	77fb      	strb	r3, [r7, #31]
 8004a4e:	e003      	b.n	8004a58 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a60:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3720      	adds	r7, #32
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b088      	sub	sp, #32
 8004a6e:	af02      	add	r7, sp, #8
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	603b      	str	r3, [r7, #0]
 8004a76:	4613      	mov	r3, r2
 8004a78:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d002      	beq.n	8004a90 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a8e:	e0fb      	b.n	8004c88 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a98:	d112      	bne.n	8004ac0 <HAL_SPI_Receive+0x56>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10e      	bne.n	8004ac0 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2204      	movs	r2, #4
 8004aa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004aaa:	88fa      	ldrh	r2, [r7, #6]
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	68b9      	ldr	r1, [r7, #8]
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 f8ef 	bl	8004c9a <HAL_SPI_TransmitReceive>
 8004abc:	4603      	mov	r3, r0
 8004abe:	e0e8      	b.n	8004c92 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_SPI_Receive+0x64>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e0e1      	b.n	8004c92 <HAL_SPI_Receive+0x228>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ad6:	f7fc ff85 	bl	80019e4 <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d002      	beq.n	8004ae8 <HAL_SPI_Receive+0x7e>
 8004ae2:	88fb      	ldrh	r3, [r7, #6]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d102      	bne.n	8004aee <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004aec:	e0cc      	b.n	8004c88 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2204      	movs	r2, #4
 8004af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	88fa      	ldrh	r2, [r7, #6]
 8004b06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	88fa      	ldrh	r2, [r7, #6]
 8004b0c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b34:	d10f      	bne.n	8004b56 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b54:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b60:	2b40      	cmp	r3, #64	; 0x40
 8004b62:	d007      	beq.n	8004b74 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b72:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d16a      	bne.n	8004c52 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b7c:	e032      	b.n	8004be4 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d115      	bne.n	8004bb8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f103 020c 	add.w	r2, r3, #12
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b98:	7812      	ldrb	r2, [r2, #0]
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba2:	1c5a      	adds	r2, r3, #1
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004bb6:	e015      	b.n	8004be4 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bb8:	f7fc ff14 	bl	80019e4 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d803      	bhi.n	8004bd0 <HAL_SPI_Receive+0x166>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bce:	d102      	bne.n	8004bd6 <HAL_SPI_Receive+0x16c>
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d106      	bne.n	8004be4 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004be2:	e051      	b.n	8004c88 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1c7      	bne.n	8004b7e <HAL_SPI_Receive+0x114>
 8004bee:	e035      	b.n	8004c5c <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d113      	bne.n	8004c26 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c08:	b292      	uxth	r2, r2
 8004c0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c10:	1c9a      	adds	r2, r3, #2
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c24:	e015      	b.n	8004c52 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c26:	f7fc fedd 	bl	80019e4 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d803      	bhi.n	8004c3e <HAL_SPI_Receive+0x1d4>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3c:	d102      	bne.n	8004c44 <HAL_SPI_Receive+0x1da>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d106      	bne.n	8004c52 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004c50:	e01a      	b.n	8004c88 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1c9      	bne.n	8004bf0 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	6839      	ldr	r1, [r7, #0]
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 fa53 	bl	800510c <SPI_EndRxTransaction>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d002      	beq.n	8004c72 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d002      	beq.n	8004c80 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	75fb      	strb	r3, [r7, #23]
 8004c7e:	e003      	b.n	8004c88 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b08c      	sub	sp, #48	; 0x30
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	607a      	str	r2, [r7, #4]
 8004ca6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d101      	bne.n	8004cc0 <HAL_SPI_TransmitReceive+0x26>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	e198      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x358>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cc8:	f7fc fe8c 	bl	80019e4 <HAL_GetTick>
 8004ccc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004cde:	887b      	ldrh	r3, [r7, #2]
 8004ce0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ce2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d00f      	beq.n	8004d0a <HAL_SPI_TransmitReceive+0x70>
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cf0:	d107      	bne.n	8004d02 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <HAL_SPI_TransmitReceive+0x68>
 8004cfa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cfe:	2b04      	cmp	r3, #4
 8004d00:	d003      	beq.n	8004d0a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004d02:	2302      	movs	r3, #2
 8004d04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004d08:	e16d      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d005      	beq.n	8004d1c <HAL_SPI_TransmitReceive+0x82>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_SPI_TransmitReceive+0x82>
 8004d16:	887b      	ldrh	r3, [r7, #2]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d103      	bne.n	8004d24 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004d22:	e160      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d003      	beq.n	8004d38 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2205      	movs	r2, #5
 8004d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	887a      	ldrh	r2, [r7, #2]
 8004d48:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	887a      	ldrh	r2, [r7, #2]
 8004d4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	887a      	ldrh	r2, [r7, #2]
 8004d5a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	887a      	ldrh	r2, [r7, #2]
 8004d60:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d78:	2b40      	cmp	r3, #64	; 0x40
 8004d7a:	d007      	beq.n	8004d8c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d94:	d17c      	bne.n	8004e90 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d002      	beq.n	8004da4 <HAL_SPI_TransmitReceive+0x10a>
 8004d9e:	8b7b      	ldrh	r3, [r7, #26]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d16a      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da8:	881a      	ldrh	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	1c9a      	adds	r2, r3, #2
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dc8:	e057      	b.n	8004e7a <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d11b      	bne.n	8004e10 <HAL_SPI_TransmitReceive+0x176>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d016      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x176>
 8004de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d113      	bne.n	8004e10 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dec:	881a      	ldrh	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df8:	1c9a      	adds	r2, r3, #2
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	3b01      	subs	r3, #1
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d119      	bne.n	8004e52 <HAL_SPI_TransmitReceive+0x1b8>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d014      	beq.n	8004e52 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e32:	b292      	uxth	r2, r2
 8004e34:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3a:	1c9a      	adds	r2, r3, #2
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e52:	f7fc fdc7 	bl	80019e4 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d80b      	bhi.n	8004e7a <HAL_SPI_TransmitReceive+0x1e0>
 8004e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e68:	d007      	beq.n	8004e7a <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004e78:	e0b5      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1a2      	bne.n	8004dca <HAL_SPI_TransmitReceive+0x130>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d19d      	bne.n	8004dca <HAL_SPI_TransmitReceive+0x130>
 8004e8e:	e080      	b.n	8004f92 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_SPI_TransmitReceive+0x204>
 8004e98:	8b7b      	ldrh	r3, [r7, #26]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d16f      	bne.n	8004f7e <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	330c      	adds	r3, #12
 8004ea8:	7812      	ldrb	r2, [r2, #0]
 8004eaa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb0:	1c5a      	adds	r2, r3, #1
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ec4:	e05b      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d11c      	bne.n	8004f0e <HAL_SPI_TransmitReceive+0x274>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d017      	beq.n	8004f0e <HAL_SPI_TransmitReceive+0x274>
 8004ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d114      	bne.n	8004f0e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	330c      	adds	r3, #12
 8004eee:	7812      	ldrb	r2, [r2, #0]
 8004ef0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef6:	1c5a      	adds	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d119      	bne.n	8004f50 <HAL_SPI_TransmitReceive+0x2b6>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d014      	beq.n	8004f50 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f30:	b2d2      	uxtb	r2, r2
 8004f32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f38:	1c5a      	adds	r2, r3, #1
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f50:	f7fc fd48 	bl	80019e4 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d803      	bhi.n	8004f68 <HAL_SPI_TransmitReceive+0x2ce>
 8004f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f66:	d102      	bne.n	8004f6e <HAL_SPI_TransmitReceive+0x2d4>
 8004f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d107      	bne.n	8004f7e <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004f7c:	e033      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d19e      	bne.n	8004ec6 <HAL_SPI_TransmitReceive+0x22c>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d199      	bne.n	8004ec6 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f000 f90a 	bl	80051b0 <SPI_EndRxTxTransaction>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d006      	beq.n	8004fb0 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2220      	movs	r2, #32
 8004fac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004fae:	e01a      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10a      	bne.n	8004fce <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fdc:	e003      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004fee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3730      	adds	r7, #48	; 0x30
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b088      	sub	sp, #32
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	603b      	str	r3, [r7, #0]
 8005008:	4613      	mov	r3, r2
 800500a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800500c:	f7fc fcea 	bl	80019e4 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005014:	1a9b      	subs	r3, r3, r2
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	4413      	add	r3, r2
 800501a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800501c:	f7fc fce2 	bl	80019e4 <HAL_GetTick>
 8005020:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005022:	4b39      	ldr	r3, [pc, #228]	; (8005108 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	015b      	lsls	r3, r3, #5
 8005028:	0d1b      	lsrs	r3, r3, #20
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	fb02 f303 	mul.w	r3, r2, r3
 8005030:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005032:	e054      	b.n	80050de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503a:	d050      	beq.n	80050de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800503c:	f7fc fcd2 	bl	80019e4 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	69fa      	ldr	r2, [r7, #28]
 8005048:	429a      	cmp	r2, r3
 800504a:	d902      	bls.n	8005052 <SPI_WaitFlagStateUntilTimeout+0x56>
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d13d      	bne.n	80050ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005060:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800506a:	d111      	bne.n	8005090 <SPI_WaitFlagStateUntilTimeout+0x94>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005074:	d004      	beq.n	8005080 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800507e:	d107      	bne.n	8005090 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800508e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005094:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005098:	d10f      	bne.n	80050ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e017      	b.n	80050fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	3b01      	subs	r3, #1
 80050dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	4013      	ands	r3, r2
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	bf0c      	ite	eq
 80050ee:	2301      	moveq	r3, #1
 80050f0:	2300      	movne	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	461a      	mov	r2, r3
 80050f6:	79fb      	ldrb	r3, [r7, #7]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d19b      	bne.n	8005034 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3720      	adds	r7, #32
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20000000 	.word	0x20000000

0800510c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af02      	add	r7, sp, #8
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005120:	d111      	bne.n	8005146 <SPI_EndRxTransaction+0x3a>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800512a:	d004      	beq.n	8005136 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005134:	d107      	bne.n	8005146 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005144:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800514e:	d117      	bne.n	8005180 <SPI_EndRxTransaction+0x74>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005158:	d112      	bne.n	8005180 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2200      	movs	r2, #0
 8005162:	2101      	movs	r1, #1
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff ff49 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d01a      	beq.n	80051a6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005174:	f043 0220 	orr.w	r2, r3, #32
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e013      	b.n	80051a8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2200      	movs	r2, #0
 8005188:	2180      	movs	r1, #128	; 0x80
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f7ff ff36 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d007      	beq.n	80051a6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800519a:	f043 0220 	orr.w	r2, r3, #32
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e000      	b.n	80051a8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af02      	add	r7, sp, #8
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2200      	movs	r2, #0
 80051c4:	2180      	movs	r1, #128	; 0x80
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f7ff ff18 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d007      	beq.n	80051e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d6:	f043 0220 	orr.w	r2, r3, #32
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e000      	b.n	80051e4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3710      	adds	r7, #16
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e041      	b.n	8005282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d106      	bne.n	8005218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7fc fb4a 	bl	80018ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2202      	movs	r2, #2
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4610      	mov	r0, r2
 800522c:	f000 f82e 	bl	800528c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
	...

0800528c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a2d      	ldr	r2, [pc, #180]	; (8005354 <TIM_Base_SetConfig+0xc8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d00f      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052aa:	d00b      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a2a      	ldr	r2, [pc, #168]	; (8005358 <TIM_Base_SetConfig+0xcc>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d007      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a29      	ldr	r2, [pc, #164]	; (800535c <TIM_Base_SetConfig+0xd0>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d003      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a28      	ldr	r2, [pc, #160]	; (8005360 <TIM_Base_SetConfig+0xd4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d108      	bne.n	80052d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a1e      	ldr	r2, [pc, #120]	; (8005354 <TIM_Base_SetConfig+0xc8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d00f      	beq.n	80052fe <TIM_Base_SetConfig+0x72>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052e4:	d00b      	beq.n	80052fe <TIM_Base_SetConfig+0x72>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a1b      	ldr	r2, [pc, #108]	; (8005358 <TIM_Base_SetConfig+0xcc>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d007      	beq.n	80052fe <TIM_Base_SetConfig+0x72>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a1a      	ldr	r2, [pc, #104]	; (800535c <TIM_Base_SetConfig+0xd0>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d003      	beq.n	80052fe <TIM_Base_SetConfig+0x72>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a19      	ldr	r2, [pc, #100]	; (8005360 <TIM_Base_SetConfig+0xd4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d108      	bne.n	8005310 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	4313      	orrs	r3, r2
 800530e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a07      	ldr	r2, [pc, #28]	; (8005354 <TIM_Base_SetConfig+0xc8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d103      	bne.n	8005344 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	691a      	ldr	r2, [r3, #16]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	615a      	str	r2, [r3, #20]
}
 800534a:	bf00      	nop
 800534c:	3714      	adds	r7, #20
 800534e:	46bd      	mov	sp, r7
 8005350:	bc80      	pop	{r7}
 8005352:	4770      	bx	lr
 8005354:	40012c00 	.word	0x40012c00
 8005358:	40000400 	.word	0x40000400
 800535c:	40000800 	.word	0x40000800
 8005360:	40000c00 	.word	0x40000c00

08005364 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005364:	b480      	push	{r7}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005374:	2b01      	cmp	r3, #1
 8005376:	d101      	bne.n	800537c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005378:	2302      	movs	r3, #2
 800537a:	e04b      	b.n	8005414 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a19      	ldr	r2, [pc, #100]	; (8005420 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d013      	beq.n	80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c8:	d00e      	beq.n	80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a15      	ldr	r2, [pc, #84]	; (8005424 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d009      	beq.n	80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a13      	ldr	r2, [pc, #76]	; (8005428 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d004      	beq.n	80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a12      	ldr	r2, [pc, #72]	; (800542c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d10c      	bne.n	8005402 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	68ba      	ldr	r2, [r7, #8]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	bc80      	pop	{r7}
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40012c00 	.word	0x40012c00
 8005424:	40000400 	.word	0x40000400
 8005428:	40000800 	.word	0x40000800
 800542c:	40000c00 	.word	0x40000c00

08005430 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005430:	b084      	sub	sp, #16
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	f107 001c 	add.w	r0, r7, #28
 800543e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f001 f9de 	bl	8006810 <USB_CoreReset>
 8005454:	4603      	mov	r3, r0
 8005456:	73fb      	strb	r3, [r7, #15]

  /* Activate the USB Transceiver */
  USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	639a      	str	r2, [r3, #56]	; 0x38

  return ret;
 8005464:	7bfb      	ldrb	r3, [r7, #15]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005470:	b004      	add	sp, #16
 8005472:	4770      	bx	lr

08005474 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005474:	b480      	push	{r7}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	4613      	mov	r3, r2
 8005480:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005482:	79fb      	ldrb	r3, [r7, #7]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d165      	bne.n	8005554 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	4a3e      	ldr	r2, [pc, #248]	; (8005584 <USB_SetTurnaroundTime+0x110>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d906      	bls.n	800549e <USB_SetTurnaroundTime+0x2a>
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4a3d      	ldr	r2, [pc, #244]	; (8005588 <USB_SetTurnaroundTime+0x114>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d202      	bcs.n	800549e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005498:	230f      	movs	r3, #15
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	e05c      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	4a39      	ldr	r2, [pc, #228]	; (8005588 <USB_SetTurnaroundTime+0x114>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d306      	bcc.n	80054b4 <USB_SetTurnaroundTime+0x40>
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	4a38      	ldr	r2, [pc, #224]	; (800558c <USB_SetTurnaroundTime+0x118>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d202      	bcs.n	80054b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80054ae:	230e      	movs	r3, #14
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	e051      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	4a35      	ldr	r2, [pc, #212]	; (800558c <USB_SetTurnaroundTime+0x118>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d306      	bcc.n	80054ca <USB_SetTurnaroundTime+0x56>
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	4a34      	ldr	r2, [pc, #208]	; (8005590 <USB_SetTurnaroundTime+0x11c>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d202      	bcs.n	80054ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80054c4:	230d      	movs	r3, #13
 80054c6:	617b      	str	r3, [r7, #20]
 80054c8:	e046      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	4a30      	ldr	r2, [pc, #192]	; (8005590 <USB_SetTurnaroundTime+0x11c>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d306      	bcc.n	80054e0 <USB_SetTurnaroundTime+0x6c>
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	4a2f      	ldr	r2, [pc, #188]	; (8005594 <USB_SetTurnaroundTime+0x120>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d802      	bhi.n	80054e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80054da:	230c      	movs	r3, #12
 80054dc:	617b      	str	r3, [r7, #20]
 80054de:	e03b      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4a2c      	ldr	r2, [pc, #176]	; (8005594 <USB_SetTurnaroundTime+0x120>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d906      	bls.n	80054f6 <USB_SetTurnaroundTime+0x82>
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	4a2b      	ldr	r2, [pc, #172]	; (8005598 <USB_SetTurnaroundTime+0x124>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d802      	bhi.n	80054f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80054f0:	230b      	movs	r3, #11
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	e030      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	4a27      	ldr	r2, [pc, #156]	; (8005598 <USB_SetTurnaroundTime+0x124>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d906      	bls.n	800550c <USB_SetTurnaroundTime+0x98>
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	4a26      	ldr	r2, [pc, #152]	; (800559c <USB_SetTurnaroundTime+0x128>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d802      	bhi.n	800550c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005506:	230a      	movs	r3, #10
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	e025      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	4a23      	ldr	r2, [pc, #140]	; (800559c <USB_SetTurnaroundTime+0x128>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d906      	bls.n	8005522 <USB_SetTurnaroundTime+0xae>
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4a22      	ldr	r2, [pc, #136]	; (80055a0 <USB_SetTurnaroundTime+0x12c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d202      	bcs.n	8005522 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800551c:	2309      	movs	r3, #9
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	e01a      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	4a1e      	ldr	r2, [pc, #120]	; (80055a0 <USB_SetTurnaroundTime+0x12c>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d306      	bcc.n	8005538 <USB_SetTurnaroundTime+0xc4>
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	4a1d      	ldr	r2, [pc, #116]	; (80055a4 <USB_SetTurnaroundTime+0x130>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d802      	bhi.n	8005538 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005532:	2308      	movs	r3, #8
 8005534:	617b      	str	r3, [r7, #20]
 8005536:	e00f      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4a1a      	ldr	r2, [pc, #104]	; (80055a4 <USB_SetTurnaroundTime+0x130>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d906      	bls.n	800554e <USB_SetTurnaroundTime+0xda>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4a19      	ldr	r2, [pc, #100]	; (80055a8 <USB_SetTurnaroundTime+0x134>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d202      	bcs.n	800554e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005548:	2307      	movs	r3, #7
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	e004      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800554e:	2306      	movs	r3, #6
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	e001      	b.n	8005558 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005554:	2309      	movs	r3, #9
 8005556:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	029b      	lsls	r3, r3, #10
 800556c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005570:	431a      	orrs	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005576:	2300      	movs	r3, #0
}
 8005578:	4618      	mov	r0, r3
 800557a:	371c      	adds	r7, #28
 800557c:	46bd      	mov	sp, r7
 800557e:	bc80      	pop	{r7}
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	00d8acbf 	.word	0x00d8acbf
 8005588:	00e4e1c0 	.word	0x00e4e1c0
 800558c:	00f42400 	.word	0x00f42400
 8005590:	01067380 	.word	0x01067380
 8005594:	011a499f 	.word	0x011a499f
 8005598:	01312cff 	.word	0x01312cff
 800559c:	014ca43f 	.word	0x014ca43f
 80055a0:	016e3600 	.word	0x016e3600
 80055a4:	01a6ab1f 	.word	0x01a6ab1f
 80055a8:	01e84800 	.word	0x01e84800

080055ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f043 0201 	orr.w	r2, r3, #1
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bc80      	pop	{r7}
 80055ca:	4770      	bx	lr

080055cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f023 0201 	bic.w	r2, r3, #1
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	460b      	mov	r3, r1
 80055f6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005608:	78fb      	ldrb	r3, [r7, #3]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d115      	bne.n	800563a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800561a:	2001      	movs	r0, #1
 800561c:	f7fc f9ec 	bl	80019f8 <HAL_Delay>
      ms++;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	3301      	adds	r3, #1
 8005624:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f001 f87a 	bl	8006720 <USB_GetMode>
 800562c:	4603      	mov	r3, r0
 800562e:	2b01      	cmp	r3, #1
 8005630:	d01e      	beq.n	8005670 <USB_SetCurrentMode+0x84>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2b31      	cmp	r3, #49	; 0x31
 8005636:	d9f0      	bls.n	800561a <USB_SetCurrentMode+0x2e>
 8005638:	e01a      	b.n	8005670 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800563a:	78fb      	ldrb	r3, [r7, #3]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d115      	bne.n	800566c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800564c:	2001      	movs	r0, #1
 800564e:	f7fc f9d3 	bl	80019f8 <HAL_Delay>
      ms++;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	3301      	adds	r3, #1
 8005656:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f001 f861 	bl	8006720 <USB_GetMode>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d005      	beq.n	8005670 <USB_SetCurrentMode+0x84>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b31      	cmp	r3, #49	; 0x31
 8005668:	d9f0      	bls.n	800564c <USB_SetCurrentMode+0x60>
 800566a:	e001      	b.n	8005670 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e005      	b.n	800567c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2b32      	cmp	r3, #50	; 0x32
 8005674:	d101      	bne.n	800567a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e000      	b.n	800567c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005684:	b084      	sub	sp, #16
 8005686:	b580      	push	{r7, lr}
 8005688:	b086      	sub	sp, #24
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
 800568e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005692:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005696:	2300      	movs	r3, #0
 8005698:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800569e:	2300      	movs	r3, #0
 80056a0:	613b      	str	r3, [r7, #16]
 80056a2:	e009      	b.n	80056b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	3340      	adds	r3, #64	; 0x40
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4413      	add	r3, r2
 80056ae:	2200      	movs	r2, #0
 80056b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	3301      	adds	r3, #1
 80056b6:	613b      	str	r3, [r7, #16]
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	2b0e      	cmp	r3, #14
 80056bc:	d9f2      	bls.n	80056a4 <USB_DevInit+0x20>
  }

  /* Enable HW VBUS sensing */
  USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056d0:	461a      	mov	r2, r3
 80056d2:	2300      	movs	r3, #0
 80056d4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80056d6:	2103      	movs	r1, #3
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f959 	bl	8005990 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80056de:	2110      	movs	r1, #16
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f8f1 	bl	80058c8 <USB_FlushTxFifo>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <USB_DevInit+0x6c>
  {
    ret = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f91d 	bl	8005930 <USB_FlushRxFifo>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <USB_DevInit+0x7c>
  {
    ret = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005706:	461a      	mov	r2, r3
 8005708:	2300      	movs	r3, #0
 800570a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005712:	461a      	mov	r2, r3
 8005714:	2300      	movs	r3, #0
 8005716:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800571e:	461a      	mov	r2, r3
 8005720:	2300      	movs	r3, #0
 8005722:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005724:	2300      	movs	r3, #0
 8005726:	613b      	str	r3, [r7, #16]
 8005728:	e043      	b.n	80057b2 <USB_DevInit+0x12e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800573c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005740:	d118      	bne.n	8005774 <USB_DevInit+0xf0>
    {
      if (i == 0U)
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d10a      	bne.n	800575e <USB_DevInit+0xda>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	015a      	lsls	r2, r3, #5
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005754:	461a      	mov	r2, r3
 8005756:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	e013      	b.n	8005786 <USB_DevInit+0x102>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	015a      	lsls	r2, r3, #5
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	4413      	add	r3, r2
 8005766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800576a:	461a      	mov	r2, r3
 800576c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	e008      	b.n	8005786 <USB_DevInit+0x102>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	4413      	add	r3, r2
 800577c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005780:	461a      	mov	r2, r3
 8005782:	2300      	movs	r3, #0
 8005784:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	015a      	lsls	r2, r3, #5
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	4413      	add	r3, r2
 800578e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005792:	461a      	mov	r2, r3
 8005794:	2300      	movs	r3, #0
 8005796:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	015a      	lsls	r2, r3, #5
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4413      	add	r3, r2
 80057a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057a4:	461a      	mov	r2, r3
 80057a6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80057aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	3301      	adds	r3, #1
 80057b0:	613b      	str	r3, [r7, #16]
 80057b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d3b7      	bcc.n	800572a <USB_DevInit+0xa6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057ba:	2300      	movs	r3, #0
 80057bc:	613b      	str	r3, [r7, #16]
 80057be:	e043      	b.n	8005848 <USB_DevInit+0x1c4>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057d6:	d118      	bne.n	800580a <USB_DevInit+0x186>
    {
      if (i == 0U)
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10a      	bne.n	80057f4 <USB_DevInit+0x170>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	015a      	lsls	r2, r3, #5
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	4413      	add	r3, r2
 80057e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ea:	461a      	mov	r2, r3
 80057ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80057f0:	6013      	str	r3, [r2, #0]
 80057f2:	e013      	b.n	800581c <USB_DevInit+0x198>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	015a      	lsls	r2, r3, #5
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005800:	461a      	mov	r2, r3
 8005802:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005806:	6013      	str	r3, [r2, #0]
 8005808:	e008      	b.n	800581c <USB_DevInit+0x198>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	015a      	lsls	r2, r3, #5
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	4413      	add	r3, r2
 8005812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005816:	461a      	mov	r2, r3
 8005818:	2300      	movs	r3, #0
 800581a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	015a      	lsls	r2, r3, #5
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4413      	add	r3, r2
 8005824:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005828:	461a      	mov	r2, r3
 800582a:	2300      	movs	r3, #0
 800582c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	4413      	add	r3, r2
 8005836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583a:	461a      	mov	r2, r3
 800583c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005840:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	3301      	adds	r3, #1
 8005846:	613b      	str	r3, [r7, #16]
 8005848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	429a      	cmp	r2, r3
 800584e:	d3b7      	bcc.n	80057c0 <USB_DevInit+0x13c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800585e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005862:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005870:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	f043 0210 	orr.w	r2, r3, #16
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	699a      	ldr	r2, [r3, #24]
 8005882:	4b10      	ldr	r3, [pc, #64]	; (80058c4 <USB_DevInit+0x240>)
 8005884:	4313      	orrs	r3, r2
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800588a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <USB_DevInit+0x218>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	f043 0208 	orr.w	r2, r3, #8
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800589c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d107      	bne.n	80058b2 <USB_DevInit+0x22e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058aa:	f043 0304 	orr.w	r3, r3, #4
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80058b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058be:	b004      	add	sp, #16
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	803c3800 	.word	0x803c3800

080058c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	3301      	adds	r3, #1
 80058da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	4a13      	ldr	r2, [pc, #76]	; (800592c <USB_FlushTxFifo+0x64>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d901      	bls.n	80058e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e01b      	b.n	8005920 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	daf2      	bge.n	80058d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	019b      	lsls	r3, r3, #6
 80058f8:	f043 0220 	orr.w	r2, r3, #32
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	3301      	adds	r3, #1
 8005904:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	4a08      	ldr	r2, [pc, #32]	; (800592c <USB_FlushTxFifo+0x64>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d901      	bls.n	8005912 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e006      	b.n	8005920 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	f003 0320 	and.w	r3, r3, #32
 800591a:	2b20      	cmp	r3, #32
 800591c:	d0f0      	beq.n	8005900 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3714      	adds	r7, #20
 8005924:	46bd      	mov	sp, r7
 8005926:	bc80      	pop	{r7}
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	00030d40 	.word	0x00030d40

08005930 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	3301      	adds	r3, #1
 8005940:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	4a11      	ldr	r2, [pc, #68]	; (800598c <USB_FlushRxFifo+0x5c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d901      	bls.n	800594e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e018      	b.n	8005980 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	2b00      	cmp	r3, #0
 8005954:	daf2      	bge.n	800593c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2210      	movs	r2, #16
 800595e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	3301      	adds	r3, #1
 8005964:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4a08      	ldr	r2, [pc, #32]	; (800598c <USB_FlushRxFifo+0x5c>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d901      	bls.n	8005972 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e006      	b.n	8005980 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	f003 0310 	and.w	r3, r3, #16
 800597a:	2b10      	cmp	r3, #16
 800597c:	d0f0      	beq.n	8005960 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	00030d40 	.word	0x00030d40

08005990 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	460b      	mov	r3, r1
 800599a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	78fb      	ldrb	r3, [r7, #3]
 80059aa:	68f9      	ldr	r1, [r7, #12]
 80059ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059b0:	4313      	orrs	r3, r2
 80059b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc80      	pop	{r7}
 80059be:	4770      	bx	lr

080059c0 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f003 0306 	and.w	r3, r3, #6
 80059d8:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d002      	beq.n	80059e6 <USB_GetDevSpeed+0x26>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2b06      	cmp	r3, #6
 80059e4:	d102      	bne.n	80059ec <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80059e6:	2302      	movs	r3, #2
 80059e8:	75fb      	strb	r3, [r7, #23]
 80059ea:	e001      	b.n	80059f0 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80059ec:	230f      	movs	r3, #15
 80059ee:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80059f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	371c      	adds	r7, #28
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bc80      	pop	{r7}
 80059fa:	4770      	bx	lr

080059fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	785b      	ldrb	r3, [r3, #1]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d13a      	bne.n	8005a8e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a1e:	69da      	ldr	r2, [r3, #28]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	f003 030f 	and.w	r3, r3, #15
 8005a28:	2101      	movs	r1, #1
 8005a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	68f9      	ldr	r1, [r7, #12]
 8005a32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a36:	4313      	orrs	r3, r2
 8005a38:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	015a      	lsls	r2, r3, #5
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d155      	bne.n	8005afc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	015a      	lsls	r2, r3, #5
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	791b      	ldrb	r3, [r3, #4]
 8005a6a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a6c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	059b      	lsls	r3, r3, #22
 8005a72:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a74:	4313      	orrs	r3, r2
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	0151      	lsls	r1, r2, #5
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	440a      	add	r2, r1
 8005a7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a8a:	6013      	str	r3, [r2, #0]
 8005a8c:	e036      	b.n	8005afc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	f003 030f 	and.w	r3, r3, #15
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa4:	041b      	lsls	r3, r3, #16
 8005aa6:	68f9      	ldr	r1, [r7, #12]
 8005aa8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005aac:	4313      	orrs	r3, r2
 8005aae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d11a      	bne.n	8005afc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	015a      	lsls	r2, r3, #5
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	4413      	add	r3, r2
 8005ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	791b      	ldrb	r3, [r3, #4]
 8005ae0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ae2:	430b      	orrs	r3, r1
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	0151      	lsls	r1, r2, #5
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	440a      	add	r2, r1
 8005aee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005af6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005afa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr

08005b08 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	785b      	ldrb	r3, [r3, #1]
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d161      	bne.n	8005be8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	015a      	lsls	r2, r3, #5
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b3a:	d11f      	bne.n	8005b7c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	015a      	lsls	r2, r3, #5
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4413      	add	r3, r2
 8005b44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	0151      	lsls	r1, r2, #5
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	440a      	add	r2, r1
 8005b52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b56:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b5a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	015a      	lsls	r2, r3, #5
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	4413      	add	r3, r2
 8005b64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	0151      	lsls	r1, r2, #5
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	440a      	add	r2, r1
 8005b72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	43db      	mvns	r3, r3
 8005b96:	68f9      	ldr	r1, [r7, #12]
 8005b98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ba6:	69da      	ldr	r2, [r3, #28]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	f003 030f 	and.w	r3, r3, #15
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	43db      	mvns	r3, r3
 8005bba:	68f9      	ldr	r1, [r7, #12]
 8005bbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	0159      	lsls	r1, r3, #5
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	440b      	add	r3, r1
 8005bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bde:	4619      	mov	r1, r3
 8005be0:	4b35      	ldr	r3, [pc, #212]	; (8005cb8 <USB_DeactivateEndpoint+0x1b0>)
 8005be2:	4013      	ands	r3, r2
 8005be4:	600b      	str	r3, [r1, #0]
 8005be6:	e060      	b.n	8005caa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	015a      	lsls	r2, r3, #5
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bfe:	d11f      	bne.n	8005c40 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	015a      	lsls	r2, r3, #5
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	4413      	add	r3, r2
 8005c08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	0151      	lsls	r1, r2, #5
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	440a      	add	r2, r1
 8005c16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c1e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	0151      	lsls	r1, r2, #5
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	440a      	add	r2, r1
 8005c36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	f003 030f 	and.w	r3, r3, #15
 8005c50:	2101      	movs	r1, #1
 8005c52:	fa01 f303 	lsl.w	r3, r1, r3
 8005c56:	041b      	lsls	r3, r3, #16
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	68f9      	ldr	r1, [r7, #12]
 8005c5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c60:	4013      	ands	r3, r2
 8005c62:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c6a:	69da      	ldr	r2, [r3, #28]
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	f003 030f 	and.w	r3, r3, #15
 8005c74:	2101      	movs	r1, #1
 8005c76:	fa01 f303 	lsl.w	r3, r1, r3
 8005c7a:	041b      	lsls	r3, r3, #16
 8005c7c:	43db      	mvns	r3, r3
 8005c7e:	68f9      	ldr	r1, [r7, #12]
 8005c80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c84:	4013      	ands	r3, r2
 8005c86:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	015a      	lsls	r2, r3, #5
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	4413      	add	r3, r2
 8005c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	0159      	lsls	r1, r3, #5
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	440b      	add	r3, r1
 8005c9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <USB_DeactivateEndpoint+0x1b4>)
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bc80      	pop	{r7}
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	ec337800 	.word	0xec337800
 8005cbc:	eff37800 	.word	0xeff37800

08005cc0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b086      	sub	sp, #24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	785b      	ldrb	r3, [r3, #1]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	f040 8128 	bne.w	8005f2e <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d132      	bne.n	8005d4c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	0151      	lsls	r1, r2, #5
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	440a      	add	r2, r1
 8005cfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d00:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d04:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	015a      	lsls	r2, r3, #5
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	0151      	lsls	r1, r2, #5
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	440a      	add	r2, r1
 8005d20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	015a      	lsls	r2, r3, #5
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	4413      	add	r3, r2
 8005d32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	0151      	lsls	r1, r2, #5
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	440a      	add	r2, r1
 8005d40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d44:	0cdb      	lsrs	r3, r3, #19
 8005d46:	04db      	lsls	r3, r3, #19
 8005d48:	6113      	str	r3, [r2, #16]
 8005d4a:	e092      	b.n	8005e72 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	015a      	lsls	r2, r3, #5
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	4413      	add	r3, r2
 8005d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	0151      	lsls	r1, r2, #5
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	440a      	add	r2, r1
 8005d62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d66:	0cdb      	lsrs	r3, r3, #19
 8005d68:	04db      	lsls	r3, r3, #19
 8005d6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	0151      	lsls	r1, r2, #5
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	440a      	add	r2, r1
 8005d82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d86:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d8a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d8e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d11a      	bne.n	8005dcc <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	691a      	ldr	r2, [r3, #16]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d903      	bls.n	8005daa <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	689a      	ldr	r2, [r3, #8]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	0151      	lsls	r1, r2, #5
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	440a      	add	r2, r1
 8005dc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dc4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005dc8:	6113      	str	r3, [r2, #16]
 8005dca:	e01b      	b.n	8005e04 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	015a      	lsls	r2, r3, #5
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dd8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	6919      	ldr	r1, [r3, #16]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	440b      	add	r3, r1
 8005de4:	1e59      	subs	r1, r3, #1
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dee:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005df0:	4b8d      	ldr	r3, [pc, #564]	; (8006028 <USB_EPStartXfer+0x368>)
 8005df2:	400b      	ands	r3, r1
 8005df4:	6939      	ldr	r1, [r7, #16]
 8005df6:	0148      	lsls	r0, r1, #5
 8005df8:	6979      	ldr	r1, [r7, #20]
 8005dfa:	4401      	add	r1, r0
 8005dfc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005e00:	4313      	orrs	r3, r2
 8005e02:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e10:	691a      	ldr	r2, [r3, #16]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e1a:	6939      	ldr	r1, [r7, #16]
 8005e1c:	0148      	lsls	r0, r1, #5
 8005e1e:	6979      	ldr	r1, [r7, #20]
 8005e20:	4401      	add	r1, r0
 8005e22:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005e26:	4313      	orrs	r3, r2
 8005e28:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	791b      	ldrb	r3, [r3, #4]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d11f      	bne.n	8005e72 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	015a      	lsls	r2, r3, #5
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	0151      	lsls	r1, r2, #5
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	440a      	add	r2, r1
 8005e48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e4c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005e50:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	015a      	lsls	r2, r3, #5
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	4413      	add	r3, r2
 8005e5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	0151      	lsls	r1, r2, #5
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	440a      	add	r2, r1
 8005e68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e6c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e70:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	0151      	lsls	r1, r2, #5
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	440a      	add	r2, r1
 8005e88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e8c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e90:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	791b      	ldrb	r3, [r3, #4]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d015      	beq.n	8005ec6 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f000 8139 	beq.w	8006116 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	f003 030f 	and.w	r3, r3, #15
 8005eb4:	2101      	movs	r1, #1
 8005eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eba:	6979      	ldr	r1, [r7, #20]
 8005ebc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	634b      	str	r3, [r1, #52]	; 0x34
 8005ec4:	e127      	b.n	8006116 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d110      	bne.n	8005ef8 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	015a      	lsls	r2, r3, #5
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	0151      	lsls	r1, r2, #5
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	440a      	add	r2, r1
 8005eec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ef0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005ef4:	6013      	str	r3, [r2, #0]
 8005ef6:	e00f      	b.n	8005f18 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	015a      	lsls	r2, r3, #5
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	4413      	add	r3, r2
 8005f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	0151      	lsls	r1, r2, #5
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	440a      	add	r2, r1
 8005f0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f16:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	68d9      	ldr	r1, [r3, #12]
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	781a      	ldrb	r2, [r3, #0]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f9a5 	bl	8006276 <USB_WritePacket>
 8005f2c:	e0f3      	b.n	8006116 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	0151      	lsls	r1, r2, #5
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	440a      	add	r2, r1
 8005f44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f48:	0cdb      	lsrs	r3, r3, #19
 8005f4a:	04db      	lsls	r3, r3, #19
 8005f4c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	0151      	lsls	r1, r2, #5
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	440a      	add	r2, r1
 8005f64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f68:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005f6c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005f70:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d12f      	bne.n	8005fd8 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	689a      	ldr	r2, [r3, #8]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f9c:	691a      	ldr	r2, [r3, #16]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fa6:	6939      	ldr	r1, [r7, #16]
 8005fa8:	0148      	lsls	r0, r1, #5
 8005faa:	6979      	ldr	r1, [r7, #20]
 8005fac:	4401      	add	r1, r0
 8005fae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	015a      	lsls	r2, r3, #5
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	0151      	lsls	r1, r2, #5
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	440a      	add	r2, r1
 8005fcc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005fd4:	6113      	str	r3, [r2, #16]
 8005fd6:	e061      	b.n	800609c <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d125      	bne.n	800602c <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	015a      	lsls	r2, r3, #5
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fec:	691a      	ldr	r2, [r3, #16]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ff6:	6939      	ldr	r1, [r7, #16]
 8005ff8:	0148      	lsls	r0, r1, #5
 8005ffa:	6979      	ldr	r1, [r7, #20]
 8005ffc:	4401      	add	r1, r0
 8005ffe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006002:	4313      	orrs	r3, r2
 8006004:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	015a      	lsls	r2, r3, #5
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	4413      	add	r3, r2
 800600e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	0151      	lsls	r1, r2, #5
 8006018:	697a      	ldr	r2, [r7, #20]
 800601a:	440a      	add	r2, r1
 800601c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006020:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006024:	6113      	str	r3, [r2, #16]
 8006026:	e039      	b.n	800609c <USB_EPStartXfer+0x3dc>
 8006028:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	691a      	ldr	r2, [r3, #16]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	4413      	add	r3, r2
 8006036:	1e5a      	subs	r2, r3, #1
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006040:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	89fa      	ldrh	r2, [r7, #14]
 8006048:	fb03 f202 	mul.w	r2, r3, r2
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	4413      	add	r3, r2
 8006058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800605c:	691a      	ldr	r2, [r3, #16]
 800605e:	89fb      	ldrh	r3, [r7, #14]
 8006060:	04d9      	lsls	r1, r3, #19
 8006062:	4b2f      	ldr	r3, [pc, #188]	; (8006120 <USB_EPStartXfer+0x460>)
 8006064:	400b      	ands	r3, r1
 8006066:	6939      	ldr	r1, [r7, #16]
 8006068:	0148      	lsls	r0, r1, #5
 800606a:	6979      	ldr	r1, [r7, #20]
 800606c:	4401      	add	r1, r0
 800606e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006072:	4313      	orrs	r3, r2
 8006074:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	4413      	add	r3, r2
 800607e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006082:	691a      	ldr	r2, [r3, #16]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	6a1b      	ldr	r3, [r3, #32]
 8006088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800608c:	6939      	ldr	r1, [r7, #16]
 800608e:	0148      	lsls	r0, r1, #5
 8006090:	6979      	ldr	r1, [r7, #20]
 8006092:	4401      	add	r1, r0
 8006094:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006098:	4313      	orrs	r3, r2
 800609a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	791b      	ldrb	r3, [r3, #4]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d128      	bne.n	80060f6 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d110      	bne.n	80060d6 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	0151      	lsls	r1, r2, #5
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	440a      	add	r2, r1
 80060ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80060d2:	6013      	str	r3, [r2, #0]
 80060d4:	e00f      	b.n	80060f6 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	4413      	add	r3, r2
 80060de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	0151      	lsls	r1, r2, #5
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	440a      	add	r2, r1
 80060ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060f4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	0151      	lsls	r1, r2, #5
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	440a      	add	r2, r1
 800610c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006110:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006114:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3718      	adds	r7, #24
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	1ff80000 	.word	0x1ff80000

08006124 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006124:	b480      	push	{r7}
 8006126:	b087      	sub	sp, #28
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800612e:	2300      	movs	r3, #0
 8006130:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	785b      	ldrb	r3, [r3, #1]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d14a      	bne.n	80061d8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4413      	add	r3, r2
 800614c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800615a:	f040 8086 	bne.w	800626a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	4413      	add	r3, r2
 8006168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	7812      	ldrb	r2, [r2, #0]
 8006172:	0151      	lsls	r1, r2, #5
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	440a      	add	r2, r1
 8006178:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800617c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006180:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	4413      	add	r3, r2
 800618c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	683a      	ldr	r2, [r7, #0]
 8006194:	7812      	ldrb	r2, [r2, #0]
 8006196:	0151      	lsls	r1, r2, #5
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	440a      	add	r2, r1
 800619c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061a4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	3301      	adds	r3, #1
 80061aa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f242 7210 	movw	r2, #10000	; 0x2710
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d902      	bls.n	80061bc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	75fb      	strb	r3, [r7, #23]
          break;
 80061ba:	e056      	b.n	800626a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	015a      	lsls	r2, r3, #5
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	4413      	add	r3, r2
 80061c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061d4:	d0e7      	beq.n	80061a6 <USB_EPStopXfer+0x82>
 80061d6:	e048      	b.n	800626a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061f0:	d13b      	bne.n	800626a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	015a      	lsls	r2, r3, #5
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	4413      	add	r3, r2
 80061fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	7812      	ldrb	r2, [r2, #0]
 8006206:	0151      	lsls	r1, r2, #5
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	440a      	add	r2, r1
 800620c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006210:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006214:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	015a      	lsls	r2, r3, #5
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	4413      	add	r3, r2
 8006220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	7812      	ldrb	r2, [r2, #0]
 800622a:	0151      	lsls	r1, r2, #5
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	440a      	add	r2, r1
 8006230:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006234:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006238:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3301      	adds	r3, #1
 800623e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f242 7210 	movw	r2, #10000	; 0x2710
 8006246:	4293      	cmp	r3, r2
 8006248:	d902      	bls.n	8006250 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	75fb      	strb	r3, [r7, #23]
          break;
 800624e:	e00c      	b.n	800626a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	015a      	lsls	r2, r3, #5
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	4413      	add	r3, r2
 800625a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006264:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006268:	d0e7      	beq.n	800623a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800626a:	7dfb      	ldrb	r3, [r7, #23]
}
 800626c:	4618      	mov	r0, r3
 800626e:	371c      	adds	r7, #28
 8006270:	46bd      	mov	sp, r7
 8006272:	bc80      	pop	{r7}
 8006274:	4770      	bx	lr

08006276 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8006276:	b480      	push	{r7}
 8006278:	b089      	sub	sp, #36	; 0x24
 800627a:	af00      	add	r7, sp, #0
 800627c:	60f8      	str	r0, [r7, #12]
 800627e:	60b9      	str	r1, [r7, #8]
 8006280:	4611      	mov	r1, r2
 8006282:	461a      	mov	r2, r3
 8006284:	460b      	mov	r3, r1
 8006286:	71fb      	strb	r3, [r7, #7]
 8006288:	4613      	mov	r3, r2
 800628a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8006294:	88bb      	ldrh	r3, [r7, #4]
 8006296:	3303      	adds	r3, #3
 8006298:	089b      	lsrs	r3, r3, #2
 800629a:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800629c:	2300      	movs	r3, #0
 800629e:	61bb      	str	r3, [r7, #24]
 80062a0:	e018      	b.n	80062d4 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80062a2:	79fb      	ldrb	r3, [r7, #7]
 80062a4:	031a      	lsls	r2, r3, #12
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062ae:	461a      	mov	r2, r3
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	6013      	str	r3, [r2, #0]
    pSrc++;
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	3301      	adds	r3, #1
 80062ba:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	3301      	adds	r3, #1
 80062c0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	3301      	adds	r3, #1
 80062c6:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	3301      	adds	r3, #1
 80062cc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	3301      	adds	r3, #1
 80062d2:	61bb      	str	r3, [r7, #24]
 80062d4:	69ba      	ldr	r2, [r7, #24]
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d3e2      	bcc.n	80062a2 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80062dc:	2300      	movs	r3, #0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3724      	adds	r7, #36	; 0x24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bc80      	pop	{r7}
 80062e6:	4770      	bx	lr

080062e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b08b      	sub	sp, #44	; 0x2c
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	4613      	mov	r3, r2
 80062f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80062fe:	88fb      	ldrh	r3, [r7, #6]
 8006300:	089b      	lsrs	r3, r3, #2
 8006302:	b29b      	uxth	r3, r3
 8006304:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006306:	88fb      	ldrh	r3, [r7, #6]
 8006308:	f003 0303 	and.w	r3, r3, #3
 800630c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800630e:	2300      	movs	r3, #0
 8006310:	623b      	str	r3, [r7, #32]
 8006312:	e014      	b.n	800633e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006322:	3301      	adds	r3, #1
 8006324:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006328:	3301      	adds	r3, #1
 800632a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800632c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632e:	3301      	adds	r3, #1
 8006330:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006334:	3301      	adds	r3, #1
 8006336:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	3301      	adds	r3, #1
 800633c:	623b      	str	r3, [r7, #32]
 800633e:	6a3a      	ldr	r2, [r7, #32]
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	429a      	cmp	r2, r3
 8006344:	d3e6      	bcc.n	8006314 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006346:	8bfb      	ldrh	r3, [r7, #30]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01e      	beq.n	800638a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006356:	461a      	mov	r2, r3
 8006358:	f107 0310 	add.w	r3, r7, #16
 800635c:	6812      	ldr	r2, [r2, #0]
 800635e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006360:	693a      	ldr	r2, [r7, #16]
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	b2db      	uxtb	r3, r3
 8006366:	00db      	lsls	r3, r3, #3
 8006368:	fa22 f303 	lsr.w	r3, r2, r3
 800636c:	b2da      	uxtb	r2, r3
 800636e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006370:	701a      	strb	r2, [r3, #0]
      i++;
 8006372:	6a3b      	ldr	r3, [r7, #32]
 8006374:	3301      	adds	r3, #1
 8006376:	623b      	str	r3, [r7, #32]
      pDest++;
 8006378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637a:	3301      	adds	r3, #1
 800637c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800637e:	8bfb      	ldrh	r3, [r7, #30]
 8006380:	3b01      	subs	r3, #1
 8006382:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006384:	8bfb      	ldrh	r3, [r7, #30]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1ea      	bne.n	8006360 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800638a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800638c:	4618      	mov	r0, r3
 800638e:	372c      	adds	r7, #44	; 0x2c
 8006390:	46bd      	mov	sp, r7
 8006392:	bc80      	pop	{r7}
 8006394:	4770      	bx	lr

08006396 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006396:	b480      	push	{r7}
 8006398:	b085      	sub	sp, #20
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	785b      	ldrb	r3, [r3, #1]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d12c      	bne.n	800640c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	015a      	lsls	r2, r3, #5
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4413      	add	r3, r2
 80063ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	db12      	blt.n	80063ea <USB_EPSetStall+0x54>
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00f      	beq.n	80063ea <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	0151      	lsls	r1, r2, #5
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	440a      	add	r2, r1
 80063e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80063e8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	015a      	lsls	r2, r3, #5
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	0151      	lsls	r1, r2, #5
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	440a      	add	r2, r1
 8006400:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006404:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	e02b      	b.n	8006464 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	db12      	blt.n	8006444 <USB_EPSetStall+0xae>
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d00f      	beq.n	8006444 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	015a      	lsls	r2, r3, #5
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	4413      	add	r3, r2
 800642c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	0151      	lsls	r1, r2, #5
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	440a      	add	r2, r1
 800643a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800643e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006442:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	015a      	lsls	r2, r3, #5
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	4413      	add	r3, r2
 800644c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	0151      	lsls	r1, r2, #5
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	440a      	add	r2, r1
 800645a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800645e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006462:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3714      	adds	r7, #20
 800646a:	46bd      	mov	sp, r7
 800646c:	bc80      	pop	{r7}
 800646e:	4770      	bx	lr

08006470 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	785b      	ldrb	r3, [r3, #1]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d128      	bne.n	80064de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	4413      	add	r3, r2
 8006494:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	0151      	lsls	r1, r2, #5
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	440a      	add	r2, r1
 80064a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	791b      	ldrb	r3, [r3, #4]
 80064b0:	2b03      	cmp	r3, #3
 80064b2:	d003      	beq.n	80064bc <USB_EPClearStall+0x4c>
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	791b      	ldrb	r3, [r3, #4]
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d138      	bne.n	800652e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	0151      	lsls	r1, r2, #5
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	440a      	add	r2, r1
 80064d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064da:	6013      	str	r3, [r2, #0]
 80064dc:	e027      	b.n	800652e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	015a      	lsls	r2, r3, #5
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	4413      	add	r3, r2
 80064e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	0151      	lsls	r1, r2, #5
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	440a      	add	r2, r1
 80064f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	791b      	ldrb	r3, [r3, #4]
 8006502:	2b03      	cmp	r3, #3
 8006504:	d003      	beq.n	800650e <USB_EPClearStall+0x9e>
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	791b      	ldrb	r3, [r3, #4]
 800650a:	2b02      	cmp	r3, #2
 800650c:	d10f      	bne.n	800652e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	015a      	lsls	r2, r3, #5
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	4413      	add	r3, r2
 8006516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	0151      	lsls	r1, r2, #5
 8006520:	68fa      	ldr	r2, [r7, #12]
 8006522:	440a      	add	r2, r1
 8006524:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800652c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3714      	adds	r7, #20
 8006534:	46bd      	mov	sp, r7
 8006536:	bc80      	pop	{r7}
 8006538:	4770      	bx	lr

0800653a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800653a:	b480      	push	{r7}
 800653c:	b085      	sub	sp, #20
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	460b      	mov	r3, r1
 8006544:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006558:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800655c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	78fb      	ldrb	r3, [r7, #3]
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800656e:	68f9      	ldr	r1, [r7, #12]
 8006570:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006574:	4313      	orrs	r3, r2
 8006576:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	bc80      	pop	{r7}
 8006582:	4770      	bx	lr

08006584 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800659e:	f023 0303 	bic.w	r3, r3, #3
 80065a2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065b2:	f023 0302 	bic.w	r3, r3, #2
 80065b6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	bc80      	pop	{r7}
 80065c2:	4770      	bx	lr

080065c4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b085      	sub	sp, #20
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80065de:	f023 0303 	bic.w	r3, r3, #3
 80065e2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065f2:	f043 0302 	orr.w	r3, r3, #2
 80065f6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	bc80      	pop	{r7}
 8006602:	4770      	bx	lr

08006604 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	695b      	ldr	r3, [r3, #20]
 8006610:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	4013      	ands	r3, r2
 800661a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800661c:	68fb      	ldr	r3, [r7, #12]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr

08006628 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800663a:	699b      	ldr	r3, [r3, #24]
 800663c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	4013      	ands	r3, r2
 800664a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	0c1b      	lsrs	r3, r3, #16
}
 8006650:	4618      	mov	r0, r3
 8006652:	3714      	adds	r7, #20
 8006654:	46bd      	mov	sp, r7
 8006656:	bc80      	pop	{r7}
 8006658:	4770      	bx	lr

0800665a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800665a:	b480      	push	{r7}
 800665c:	b085      	sub	sp, #20
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006676:	69db      	ldr	r3, [r3, #28]
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	4013      	ands	r3, r2
 800667c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	b29b      	uxth	r3, r3
}
 8006682:	4618      	mov	r0, r3
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	bc80      	pop	{r7}
 800668a:	4770      	bx	lr

0800668c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800668c:	b480      	push	{r7}
 800668e:	b085      	sub	sp, #20
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	460b      	mov	r3, r1
 8006696:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800669c:	78fb      	ldrb	r3, [r7, #3]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b2:	695b      	ldr	r3, [r3, #20]
 80066b4:	68ba      	ldr	r2, [r7, #8]
 80066b6:	4013      	ands	r3, r2
 80066b8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066ba:	68bb      	ldr	r3, [r7, #8]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bc80      	pop	{r7}
 80066c4:	4770      	bx	lr

080066c6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b087      	sub	sp, #28
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
 80066ce:	460b      	mov	r3, r1
 80066d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80066ea:	78fb      	ldrb	r3, [r7, #3]
 80066ec:	f003 030f 	and.w	r3, r3, #15
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	fa22 f303 	lsr.w	r3, r2, r3
 80066f6:	01db      	lsls	r3, r3, #7
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006700:	78fb      	ldrb	r3, [r7, #3]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	4013      	ands	r3, r2
 8006712:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006714:	68bb      	ldr	r3, [r7, #8]
}
 8006716:	4618      	mov	r0, r3
 8006718:	371c      	adds	r7, #28
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr

08006720 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	f003 0301 	and.w	r3, r3, #1
}
 8006730:	4618      	mov	r0, r3
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	bc80      	pop	{r7}
 8006738:	4770      	bx	lr

0800673a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800673a:	b480      	push	{r7}
 800673c:	b085      	sub	sp, #20
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006754:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006758:	f023 0307 	bic.w	r3, r3, #7
 800675c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800676c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006770:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	4618      	mov	r0, r3
 8006776:	3714      	adds	r7, #20
 8006778:	46bd      	mov	sp, r7
 800677a:	bc80      	pop	{r7}
 800677c:	4770      	bx	lr
	...

08006780 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	333c      	adds	r3, #60	; 0x3c
 8006792:	3304      	adds	r3, #4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	4a1c      	ldr	r2, [pc, #112]	; (800680c <USB_EP0_OutStart+0x8c>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d90a      	bls.n	80067b6 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067b0:	d101      	bne.n	80067b6 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e024      	b.n	8006800 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067bc:	461a      	mov	r2, r3
 80067be:	2300      	movs	r3, #0
 80067c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80067d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	68fa      	ldr	r2, [r7, #12]
 80067e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067e4:	f043 0318 	orr.w	r3, r3, #24
 80067e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067f8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80067fc:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3714      	adds	r7, #20
 8006804:	46bd      	mov	sp, r7
 8006806:	bc80      	pop	{r7}
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	4f54300a 	.word	0x4f54300a

08006810 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006810:	b480      	push	{r7}
 8006812:	b085      	sub	sp, #20
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	3301      	adds	r3, #1
 8006820:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	4a12      	ldr	r2, [pc, #72]	; (8006870 <USB_CoreReset+0x60>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d901      	bls.n	800682e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e01b      	b.n	8006866 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	daf2      	bge.n	800681c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006836:	2300      	movs	r3, #0
 8006838:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f043 0201 	orr.w	r2, r3, #1
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3301      	adds	r3, #1
 800684a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	4a08      	ldr	r2, [pc, #32]	; (8006870 <USB_CoreReset+0x60>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d901      	bls.n	8006858 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e006      	b.n	8006866 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b01      	cmp	r3, #1
 8006862:	d0f0      	beq.n	8006846 <USB_CoreReset+0x36>

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	bc80      	pop	{r7}
 800686e:	4770      	bx	lr
 8006870:	00030d40 	.word	0x00030d40

08006874 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	460b      	mov	r3, r1
 800687e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	7c1b      	ldrb	r3, [r3, #16]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d115      	bne.n	80068b8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800688c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006890:	2202      	movs	r2, #2
 8006892:	2181      	movs	r1, #129	; 0x81
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f001 ff22 	bl	80086de <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80068a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068a4:	2202      	movs	r2, #2
 80068a6:	2101      	movs	r1, #1
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f001 ff18 	bl	80086de <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2201      	movs	r2, #1
 80068b2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80068b6:	e012      	b.n	80068de <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80068b8:	2340      	movs	r3, #64	; 0x40
 80068ba:	2202      	movs	r2, #2
 80068bc:	2181      	movs	r1, #129	; 0x81
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f001 ff0d 	bl	80086de <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80068ca:	2340      	movs	r3, #64	; 0x40
 80068cc:	2202      	movs	r2, #2
 80068ce:	2101      	movs	r1, #1
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f001 ff04 	bl	80086de <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80068de:	2308      	movs	r3, #8
 80068e0:	2203      	movs	r2, #3
 80068e2:	2182      	movs	r1, #130	; 0x82
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f001 fefa 	bl	80086de <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80068f0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80068f4:	f002 f81a 	bl	800892c <USBD_static_malloc>
 80068f8:	4602      	mov	r2, r0
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006906:	2b00      	cmp	r3, #0
 8006908:	d102      	bne.n	8006910 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800690a:	2301      	movs	r3, #1
 800690c:	73fb      	strb	r3, [r7, #15]
 800690e:	e026      	b.n	800695e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006916:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	2200      	movs	r2, #0
 8006926:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2200      	movs	r2, #0
 800692e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	7c1b      	ldrb	r3, [r3, #16]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d109      	bne.n	800694e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006940:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006944:	2101      	movs	r1, #1
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f001 ffb9 	bl	80088be <USBD_LL_PrepareReceive>
 800694c:	e007      	b.n	800695e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006954:	2340      	movs	r3, #64	; 0x40
 8006956:	2101      	movs	r1, #1
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f001 ffb0 	bl	80088be <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800695e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006960:	4618      	mov	r0, r3
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	460b      	mov	r3, r1
 8006972:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006978:	2181      	movs	r1, #129	; 0x81
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f001 fed5 	bl	800872a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006986:	2101      	movs	r1, #1
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f001 fece 	bl	800872a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006996:	2182      	movs	r1, #130	; 0x82
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f001 fec6 	bl	800872a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00e      	beq.n	80069cc <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069be:	4618      	mov	r0, r3
 80069c0:	f001 ffc0 	bl	8008944 <USBD_static_free>
    pdev->pClassData = NULL;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b086      	sub	sp, #24
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
 80069de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069e6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80069e8:	2300      	movs	r3, #0
 80069ea:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80069f0:	2300      	movs	r3, #0
 80069f2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d039      	beq.n	8006a74 <USBD_CDC_Setup+0x9e>
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	d17f      	bne.n	8006b04 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	88db      	ldrh	r3, [r3, #6]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d029      	beq.n	8006a60 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	b25b      	sxtb	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	da11      	bge.n	8006a3a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	683a      	ldr	r2, [r7, #0]
 8006a20:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006a22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	88d2      	ldrh	r2, [r2, #6]
 8006a28:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006a2a:	6939      	ldr	r1, [r7, #16]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	88db      	ldrh	r3, [r3, #6]
 8006a30:	461a      	mov	r2, r3
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f001 fa41 	bl	8007eba <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006a38:	e06b      	b.n	8006b12 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	785a      	ldrb	r2, [r3, #1]
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	88db      	ldrh	r3, [r3, #6]
 8006a48:	b2da      	uxtb	r2, r3
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006a50:	6939      	ldr	r1, [r7, #16]
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	88db      	ldrh	r3, [r3, #6]
 8006a56:	461a      	mov	r2, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f001 fa5c 	bl	8007f16 <USBD_CtlPrepareRx>
      break;
 8006a5e:	e058      	b.n	8006b12 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	7850      	ldrb	r0, [r2, #1]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	4798      	blx	r3
      break;
 8006a72:	e04e      	b.n	8006b12 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	785b      	ldrb	r3, [r3, #1]
 8006a78:	2b0b      	cmp	r3, #11
 8006a7a:	d02e      	beq.n	8006ada <USBD_CDC_Setup+0x104>
 8006a7c:	2b0b      	cmp	r3, #11
 8006a7e:	dc38      	bgt.n	8006af2 <USBD_CDC_Setup+0x11c>
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <USBD_CDC_Setup+0xb4>
 8006a84:	2b0a      	cmp	r3, #10
 8006a86:	d014      	beq.n	8006ab2 <USBD_CDC_Setup+0xdc>
 8006a88:	e033      	b.n	8006af2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a90:	2b03      	cmp	r3, #3
 8006a92:	d107      	bne.n	8006aa4 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006a94:	f107 030c 	add.w	r3, r7, #12
 8006a98:	2202      	movs	r2, #2
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f001 fa0c 	bl	8007eba <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006aa2:	e02e      	b.n	8006b02 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f001 f99d 	bl	8007de6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006aac:	2302      	movs	r3, #2
 8006aae:	75fb      	strb	r3, [r7, #23]
          break;
 8006ab0:	e027      	b.n	8006b02 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ab8:	2b03      	cmp	r3, #3
 8006aba:	d107      	bne.n	8006acc <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006abc:	f107 030f 	add.w	r3, r7, #15
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f001 f9f8 	bl	8007eba <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006aca:	e01a      	b.n	8006b02 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006acc:	6839      	ldr	r1, [r7, #0]
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f001 f989 	bl	8007de6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ad4:	2302      	movs	r3, #2
 8006ad6:	75fb      	strb	r3, [r7, #23]
          break;
 8006ad8:	e013      	b.n	8006b02 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d00d      	beq.n	8006b00 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f001 f97d 	bl	8007de6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006aec:	2302      	movs	r3, #2
 8006aee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006af0:	e006      	b.n	8006b00 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006af2:	6839      	ldr	r1, [r7, #0]
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f001 f976 	bl	8007de6 <USBD_CtlError>
          ret = USBD_FAIL;
 8006afa:	2302      	movs	r3, #2
 8006afc:	75fb      	strb	r3, [r7, #23]
          break;
 8006afe:	e000      	b.n	8006b02 <USBD_CDC_Setup+0x12c>
          break;
 8006b00:	bf00      	nop
      }
      break;
 8006b02:	e006      	b.n	8006b12 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006b04:	6839      	ldr	r1, [r7, #0]
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f001 f96d 	bl	8007de6 <USBD_CtlError>
      ret = USBD_FAIL;
 8006b0c:	2302      	movs	r3, #2
 8006b0e:	75fb      	strb	r3, [r7, #23]
      break;
 8006b10:	bf00      	nop
  }

  return ret;
 8006b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3718      	adds	r7, #24
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b2e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006b36:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d03a      	beq.n	8006bb8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006b42:	78fa      	ldrb	r2, [r7, #3]
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	4613      	mov	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4413      	add	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	440b      	add	r3, r1
 8006b50:	331c      	adds	r3, #28
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d029      	beq.n	8006bac <USBD_CDC_DataIn+0x90>
 8006b58:	78fa      	ldrb	r2, [r7, #3]
 8006b5a:	6879      	ldr	r1, [r7, #4]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	4413      	add	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	440b      	add	r3, r1
 8006b66:	331c      	adds	r3, #28
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	78f9      	ldrb	r1, [r7, #3]
 8006b6c:	68b8      	ldr	r0, [r7, #8]
 8006b6e:	460b      	mov	r3, r1
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	440b      	add	r3, r1
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4403      	add	r3, r0
 8006b78:	3344      	adds	r3, #68	; 0x44
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006b80:	fb01 f303 	mul.w	r3, r1, r3
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d110      	bne.n	8006bac <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006b8a:	78fa      	ldrb	r2, [r7, #3]
 8006b8c:	6879      	ldr	r1, [r7, #4]
 8006b8e:	4613      	mov	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	4413      	add	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	440b      	add	r3, r1
 8006b98:	331c      	adds	r3, #28
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006b9e:	78f9      	ldrb	r1, [r7, #3]
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f001 fe67 	bl	8008878 <USBD_LL_Transmit>
 8006baa:	e003      	b.n	8006bb4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	e000      	b.n	8006bba <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8006bb8:	2302      	movs	r3, #2
  }
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b084      	sub	sp, #16
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
 8006bca:	460b      	mov	r3, r1
 8006bcc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006bd4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006bd6:	78fb      	ldrb	r3, [r7, #3]
 8006bd8:	4619      	mov	r1, r3
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f001 fe92 	bl	8008904 <USBD_LL_GetRxDataSize>
 8006be0:	4602      	mov	r2, r0
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00d      	beq.n	8006c0e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	68fa      	ldr	r2, [r7, #12]
 8006bfc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006c06:	4611      	mov	r1, r2
 8006c08:	4798      	blx	r3

    return USBD_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e000      	b.n	8006c10 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006c0e:	2302      	movs	r3, #2
  }
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c26:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d015      	beq.n	8006c5e <USBD_CDC_EP0_RxReady+0x46>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006c38:	2bff      	cmp	r3, #255	; 0xff
 8006c3a:	d010      	beq.n	8006c5e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006c4a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006c52:	b292      	uxth	r2, r2
 8006c54:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	22ff      	movs	r2, #255	; 0xff
 8006c5a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2243      	movs	r2, #67	; 0x43
 8006c74:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006c76:	4b03      	ldr	r3, [pc, #12]	; (8006c84 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bc80      	pop	{r7}
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	20000094 	.word	0x20000094

08006c88 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2243      	movs	r2, #67	; 0x43
 8006c94:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006c96:	4b03      	ldr	r3, [pc, #12]	; (8006ca4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bc80      	pop	{r7}
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	20000050 	.word	0x20000050

08006ca8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2243      	movs	r2, #67	; 0x43
 8006cb4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006cb6:	4b03      	ldr	r3, [pc, #12]	; (8006cc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bc80      	pop	{r7}
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	200000d8 	.word	0x200000d8

08006cc8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	220a      	movs	r2, #10
 8006cd4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006cd6:	4b03      	ldr	r3, [pc, #12]	; (8006ce4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bc80      	pop	{r7}
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	2000000c 	.word	0x2000000c

08006ce8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d005      	beq.n	8006d08 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	683a      	ldr	r2, [r7, #0]
 8006d00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006d04:	2300      	movs	r3, #0
 8006d06:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bc80      	pop	{r7}
 8006d12:	4770      	bx	lr

08006d14 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d28:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006d32:	88fa      	ldrh	r2, [r7, #6]
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bc80      	pop	{r7}
 8006d44:	4770      	bx	lr

08006d46 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b085      	sub	sp, #20
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d56:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bc80      	pop	{r7}
 8006d6a:	4770      	bx	lr

08006d6c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d7a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d01c      	beq.n	8006dc0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d115      	bne.n	8006dbc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	2181      	movs	r1, #129	; 0x81
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f001 fd60 	bl	8008878 <USBD_LL_Transmit>

      return USBD_OK;
 8006db8:	2300      	movs	r3, #0
 8006dba:	e002      	b.n	8006dc2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e000      	b.n	8006dc2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8006dc0:	2302      	movs	r3, #2
  }
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006dd8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d017      	beq.n	8006e14 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	7c1b      	ldrb	r3, [r3, #16]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d109      	bne.n	8006e00 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006df2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006df6:	2101      	movs	r1, #1
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fd60 	bl	80088be <USBD_LL_PrepareReceive>
 8006dfe:	e007      	b.n	8006e10 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e06:	2340      	movs	r3, #64	; 0x40
 8006e08:	2101      	movs	r1, #1
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f001 fd57 	bl	80088be <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006e10:	2300      	movs	r3, #0
 8006e12:	e000      	b.n	8006e16 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006e14:	2302      	movs	r3, #2
  }
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b084      	sub	sp, #16
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	60f8      	str	r0, [r7, #12]
 8006e26:	60b9      	str	r1, [r7, #8]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d101      	bne.n	8006e36 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006e32:	2302      	movs	r3, #2
 8006e34:	e01a      	b.n	8006e6c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d003      	beq.n	8006e48 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d003      	beq.n	8006e56 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	79fa      	ldrb	r2, [r7, #7]
 8006e62:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f001 fbdb 	bl	8008620 <USBD_LL_Init>

  return USBD_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d006      	beq.n	8006e96 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	683a      	ldr	r2, [r7, #0]
 8006e8c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8006e90:	2300      	movs	r3, #0
 8006e92:	73fb      	strb	r3, [r7, #15]
 8006e94:	e001      	b.n	8006e9a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006e96:	2302      	movs	r3, #2
 8006e98:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bc80      	pop	{r7}
 8006ea4:	4770      	bx	lr

08006ea6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b082      	sub	sp, #8
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f001 fbfa 	bl	80086a8 <USBD_LL_Start>

  return USBD_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b083      	sub	sp, #12
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bc80      	pop	{r7}
 8006ed0:	4770      	bx	lr

08006ed2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b084      	sub	sp, #16
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	460b      	mov	r3, r1
 8006edc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006ede:	2302      	movs	r3, #2
 8006ee0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00c      	beq.n	8006f06 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	78fa      	ldrb	r2, [r7, #3]
 8006ef6:	4611      	mov	r1, r2
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	4798      	blx	r3
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006f02:	2300      	movs	r3, #0
 8006f04:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	460b      	mov	r3, r1
 8006f1a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	78fa      	ldrb	r2, [r7, #3]
 8006f26:	4611      	mov	r1, r2
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	4798      	blx	r3

  return USBD_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3708      	adds	r7, #8
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}

08006f36 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b082      	sub	sp, #8
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
 8006f3e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006f46:	6839      	ldr	r1, [r7, #0]
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f000 ff10 	bl	8007d6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006f6a:	f003 031f 	and.w	r3, r3, #31
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d016      	beq.n	8006fa0 <USBD_LL_SetupStage+0x6a>
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d81c      	bhi.n	8006fb0 <USBD_LL_SetupStage+0x7a>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d002      	beq.n	8006f80 <USBD_LL_SetupStage+0x4a>
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d008      	beq.n	8006f90 <USBD_LL_SetupStage+0x5a>
 8006f7e:	e017      	b.n	8006fb0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006f86:	4619      	mov	r1, r3
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 fa03 	bl	8007394 <USBD_StdDevReq>
      break;
 8006f8e:	e01a      	b.n	8006fc6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006f96:	4619      	mov	r1, r3
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fa65 	bl	8007468 <USBD_StdItfReq>
      break;
 8006f9e:	e012      	b.n	8006fc6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 faa5 	bl	80074f8 <USBD_StdEPReq>
      break;
 8006fae:	e00a      	b.n	8006fc6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006fb6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f001 fbd2 	bl	8008768 <USBD_LL_StallEP>
      break;
 8006fc4:	bf00      	nop
  }

  return USBD_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3708      	adds	r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	607a      	str	r2, [r7, #4]
 8006fdc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006fde:	7afb      	ldrb	r3, [r7, #11]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d14b      	bne.n	800707c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006fea:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006ff2:	2b03      	cmp	r3, #3
 8006ff4:	d134      	bne.n	8007060 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	68da      	ldr	r2, [r3, #12]
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d919      	bls.n	8007036 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	68da      	ldr	r2, [r3, #12]
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	1ad2      	subs	r2, r2, r3
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007018:	429a      	cmp	r2, r3
 800701a:	d203      	bcs.n	8007024 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007020:	b29b      	uxth	r3, r3
 8007022:	e002      	b.n	800702a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007028:	b29b      	uxth	r3, r3
 800702a:	461a      	mov	r2, r3
 800702c:	6879      	ldr	r1, [r7, #4]
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f000 ff8f 	bl	8007f52 <USBD_CtlContinueRx>
 8007034:	e038      	b.n	80070a8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00a      	beq.n	8007058 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007048:	2b03      	cmp	r3, #3
 800704a:	d105      	bne.n	8007058 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007058:	68f8      	ldr	r0, [r7, #12]
 800705a:	f000 ff8c 	bl	8007f76 <USBD_CtlSendStatus>
 800705e:	e023      	b.n	80070a8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007066:	2b05      	cmp	r3, #5
 8007068:	d11e      	bne.n	80070a8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2200      	movs	r2, #0
 800706e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007072:	2100      	movs	r1, #0
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f001 fb77 	bl	8008768 <USBD_LL_StallEP>
 800707a:	e015      	b.n	80070a8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d00d      	beq.n	80070a4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800708e:	2b03      	cmp	r3, #3
 8007090:	d108      	bne.n	80070a4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	7afa      	ldrb	r2, [r7, #11]
 800709c:	4611      	mov	r1, r2
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	4798      	blx	r3
 80070a2:	e001      	b.n	80070a8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80070a4:	2302      	movs	r3, #2
 80070a6:	e000      	b.n	80070aa <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3718      	adds	r7, #24
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b086      	sub	sp, #24
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	60f8      	str	r0, [r7, #12]
 80070ba:	460b      	mov	r3, r1
 80070bc:	607a      	str	r2, [r7, #4]
 80070be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80070c0:	7afb      	ldrb	r3, [r7, #11]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d17f      	bne.n	80071c6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	3314      	adds	r3, #20
 80070ca:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d15c      	bne.n	8007190 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	68da      	ldr	r2, [r3, #12]
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d915      	bls.n	800710e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	68da      	ldr	r2, [r3, #12]
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	1ad2      	subs	r2, r2, r3
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	461a      	mov	r2, r3
 80070f8:	6879      	ldr	r1, [r7, #4]
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	f000 fef9 	bl	8007ef2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007100:	2300      	movs	r3, #0
 8007102:	2200      	movs	r2, #0
 8007104:	2100      	movs	r1, #0
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f001 fbd9 	bl	80088be <USBD_LL_PrepareReceive>
 800710c:	e04e      	b.n	80071ac <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	6912      	ldr	r2, [r2, #16]
 8007116:	fbb3 f1f2 	udiv	r1, r3, r2
 800711a:	fb01 f202 	mul.w	r2, r1, r2
 800711e:	1a9b      	subs	r3, r3, r2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d11c      	bne.n	800715e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800712c:	429a      	cmp	r2, r3
 800712e:	d316      	bcc.n	800715e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	689a      	ldr	r2, [r3, #8]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800713a:	429a      	cmp	r2, r3
 800713c:	d20f      	bcs.n	800715e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800713e:	2200      	movs	r2, #0
 8007140:	2100      	movs	r1, #0
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f000 fed5 	bl	8007ef2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007150:	2300      	movs	r3, #0
 8007152:	2200      	movs	r2, #0
 8007154:	2100      	movs	r1, #0
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f001 fbb1 	bl	80088be <USBD_LL_PrepareReceive>
 800715c:	e026      	b.n	80071ac <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007170:	2b03      	cmp	r3, #3
 8007172:	d105      	bne.n	8007180 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007180:	2180      	movs	r1, #128	; 0x80
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f001 faf0 	bl	8008768 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007188:	68f8      	ldr	r0, [r7, #12]
 800718a:	f000 ff07 	bl	8007f9c <USBD_CtlReceiveStatus>
 800718e:	e00d      	b.n	80071ac <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007196:	2b04      	cmp	r3, #4
 8007198:	d004      	beq.n	80071a4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d103      	bne.n	80071ac <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80071a4:	2180      	movs	r1, #128	; 0x80
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f001 fade 	bl	8008768 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d11d      	bne.n	80071f2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f7ff fe81 	bl	8006ebe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80071c4:	e015      	b.n	80071f2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00d      	beq.n	80071ee <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80071d8:	2b03      	cmp	r3, #3
 80071da:	d108      	bne.n	80071ee <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071e2:	695b      	ldr	r3, [r3, #20]
 80071e4:	7afa      	ldrb	r2, [r7, #11]
 80071e6:	4611      	mov	r1, r2
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	4798      	blx	r3
 80071ec:	e001      	b.n	80071f2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80071ee:	2302      	movs	r3, #2
 80071f0:	e000      	b.n	80071f4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3718      	adds	r7, #24
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007204:	2340      	movs	r3, #64	; 0x40
 8007206:	2200      	movs	r2, #0
 8007208:	2100      	movs	r1, #0
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f001 fa67 	bl	80086de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2240      	movs	r2, #64	; 0x40
 800721c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007220:	2340      	movs	r3, #64	; 0x40
 8007222:	2200      	movs	r2, #0
 8007224:	2180      	movs	r1, #128	; 0x80
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f001 fa59 	bl	80086de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2240      	movs	r2, #64	; 0x40
 8007236:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800725c:	2b00      	cmp	r3, #0
 800725e:	d009      	beq.n	8007274 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	6852      	ldr	r2, [r2, #4]
 800726c:	b2d2      	uxtb	r2, r2
 800726e:	4611      	mov	r1, r2
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	4798      	blx	r3
  }

  return USBD_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800727e:	b480      	push	{r7}
 8007280:	b083      	sub	sp, #12
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
 8007286:	460b      	mov	r3, r1
 8007288:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	78fa      	ldrb	r2, [r7, #3]
 800728e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	bc80      	pop	{r7}
 800729a:	4770      	bx	lr

0800729c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2204      	movs	r2, #4
 80072b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	bc80      	pop	{r7}
 80072c2:	4770      	bx	lr

080072c4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	d105      	bne.n	80072e2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr

080072ee <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b082      	sub	sp, #8
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072fc:	2b03      	cmp	r3, #3
 80072fe:	d10b      	bne.n	8007318 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007306:	69db      	ldr	r3, [r3, #28]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d005      	beq.n	8007318 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007312:	69db      	ldr	r3, [r3, #28]
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007322:	b480      	push	{r7}
 8007324:	b083      	sub	sp, #12
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	460b      	mov	r3, r1
 800732c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	bc80      	pop	{r7}
 8007338:	4770      	bx	lr

0800733a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800733a:	b480      	push	{r7}
 800733c:	b083      	sub	sp, #12
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
 8007342:	460b      	mov	r3, r1
 8007344:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	bc80      	pop	{r7}
 8007350:	4770      	bx	lr

08007352 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	bc80      	pop	{r7}
 8007364:	4770      	bx	lr

08007366 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007366:	b580      	push	{r7, lr}
 8007368:	b082      	sub	sp, #8
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	6852      	ldr	r2, [r2, #4]
 8007382:	b2d2      	uxtb	r2, r2
 8007384:	4611      	mov	r1, r2
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	4798      	blx	r3

  return USBD_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3708      	adds	r7, #8
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800739e:	2300      	movs	r3, #0
 80073a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80073aa:	2b40      	cmp	r3, #64	; 0x40
 80073ac:	d005      	beq.n	80073ba <USBD_StdDevReq+0x26>
 80073ae:	2b40      	cmp	r3, #64	; 0x40
 80073b0:	d84f      	bhi.n	8007452 <USBD_StdDevReq+0xbe>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d009      	beq.n	80073ca <USBD_StdDevReq+0x36>
 80073b6:	2b20      	cmp	r3, #32
 80073b8:	d14b      	bne.n	8007452 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	6839      	ldr	r1, [r7, #0]
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	4798      	blx	r3
      break;
 80073c8:	e048      	b.n	800745c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	785b      	ldrb	r3, [r3, #1]
 80073ce:	2b09      	cmp	r3, #9
 80073d0:	d839      	bhi.n	8007446 <USBD_StdDevReq+0xb2>
 80073d2:	a201      	add	r2, pc, #4	; (adr r2, 80073d8 <USBD_StdDevReq+0x44>)
 80073d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d8:	08007429 	.word	0x08007429
 80073dc:	0800743d 	.word	0x0800743d
 80073e0:	08007447 	.word	0x08007447
 80073e4:	08007433 	.word	0x08007433
 80073e8:	08007447 	.word	0x08007447
 80073ec:	0800740b 	.word	0x0800740b
 80073f0:	08007401 	.word	0x08007401
 80073f4:	08007447 	.word	0x08007447
 80073f8:	0800741f 	.word	0x0800741f
 80073fc:	08007415 	.word	0x08007415
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007400:	6839      	ldr	r1, [r7, #0]
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f9dc 	bl	80077c0 <USBD_GetDescriptor>
          break;
 8007408:	e022      	b.n	8007450 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800740a:	6839      	ldr	r1, [r7, #0]
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 fb3f 	bl	8007a90 <USBD_SetAddress>
          break;
 8007412:	e01d      	b.n	8007450 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007414:	6839      	ldr	r1, [r7, #0]
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 fb7e 	bl	8007b18 <USBD_SetConfig>
          break;
 800741c:	e018      	b.n	8007450 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800741e:	6839      	ldr	r1, [r7, #0]
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 fc07 	bl	8007c34 <USBD_GetConfig>
          break;
 8007426:	e013      	b.n	8007450 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007428:	6839      	ldr	r1, [r7, #0]
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 fc37 	bl	8007c9e <USBD_GetStatus>
          break;
 8007430:	e00e      	b.n	8007450 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007432:	6839      	ldr	r1, [r7, #0]
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 fc65 	bl	8007d04 <USBD_SetFeature>
          break;
 800743a:	e009      	b.n	8007450 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800743c:	6839      	ldr	r1, [r7, #0]
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 fc74 	bl	8007d2c <USBD_ClrFeature>
          break;
 8007444:	e004      	b.n	8007450 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007446:	6839      	ldr	r1, [r7, #0]
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 fccc 	bl	8007de6 <USBD_CtlError>
          break;
 800744e:	bf00      	nop
      }
      break;
 8007450:	e004      	b.n	800745c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007452:	6839      	ldr	r1, [r7, #0]
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fcc6 	bl	8007de6 <USBD_CtlError>
      break;
 800745a:	bf00      	nop
  }

  return ret;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop

08007468 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800747e:	2b40      	cmp	r3, #64	; 0x40
 8007480:	d005      	beq.n	800748e <USBD_StdItfReq+0x26>
 8007482:	2b40      	cmp	r3, #64	; 0x40
 8007484:	d82e      	bhi.n	80074e4 <USBD_StdItfReq+0x7c>
 8007486:	2b00      	cmp	r3, #0
 8007488:	d001      	beq.n	800748e <USBD_StdItfReq+0x26>
 800748a:	2b20      	cmp	r3, #32
 800748c:	d12a      	bne.n	80074e4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007494:	3b01      	subs	r3, #1
 8007496:	2b02      	cmp	r3, #2
 8007498:	d81d      	bhi.n	80074d6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	889b      	ldrh	r3, [r3, #4]
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d813      	bhi.n	80074cc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	6839      	ldr	r1, [r7, #0]
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	4798      	blx	r3
 80074b2:	4603      	mov	r3, r0
 80074b4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	88db      	ldrh	r3, [r3, #6]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d110      	bne.n	80074e0 <USBD_StdItfReq+0x78>
 80074be:	7bfb      	ldrb	r3, [r7, #15]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d10d      	bne.n	80074e0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 fd56 	bl	8007f76 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80074ca:	e009      	b.n	80074e0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80074cc:	6839      	ldr	r1, [r7, #0]
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fc89 	bl	8007de6 <USBD_CtlError>
          break;
 80074d4:	e004      	b.n	80074e0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80074d6:	6839      	ldr	r1, [r7, #0]
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 fc84 	bl	8007de6 <USBD_CtlError>
          break;
 80074de:	e000      	b.n	80074e2 <USBD_StdItfReq+0x7a>
          break;
 80074e0:	bf00      	nop
      }
      break;
 80074e2:	e004      	b.n	80074ee <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80074e4:	6839      	ldr	r1, [r7, #0]
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fc7d 	bl	8007de6 <USBD_CtlError>
      break;
 80074ec:	bf00      	nop
  }

  return USBD_OK;
 80074ee:	2300      	movs	r3, #0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007502:	2300      	movs	r3, #0
 8007504:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	889b      	ldrh	r3, [r3, #4]
 800750a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	781b      	ldrb	r3, [r3, #0]
 8007510:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007514:	2b40      	cmp	r3, #64	; 0x40
 8007516:	d007      	beq.n	8007528 <USBD_StdEPReq+0x30>
 8007518:	2b40      	cmp	r3, #64	; 0x40
 800751a:	f200 8146 	bhi.w	80077aa <USBD_StdEPReq+0x2b2>
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00a      	beq.n	8007538 <USBD_StdEPReq+0x40>
 8007522:	2b20      	cmp	r3, #32
 8007524:	f040 8141 	bne.w	80077aa <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	4798      	blx	r3
      break;
 8007536:	e13d      	b.n	80077b4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007540:	2b20      	cmp	r3, #32
 8007542:	d10a      	bne.n	800755a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	6839      	ldr	r1, [r7, #0]
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	4798      	blx	r3
 8007552:	4603      	mov	r3, r0
 8007554:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007556:	7bfb      	ldrb	r3, [r7, #15]
 8007558:	e12d      	b.n	80077b6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	785b      	ldrb	r3, [r3, #1]
 800755e:	2b03      	cmp	r3, #3
 8007560:	d007      	beq.n	8007572 <USBD_StdEPReq+0x7a>
 8007562:	2b03      	cmp	r3, #3
 8007564:	f300 811b 	bgt.w	800779e <USBD_StdEPReq+0x2a6>
 8007568:	2b00      	cmp	r3, #0
 800756a:	d072      	beq.n	8007652 <USBD_StdEPReq+0x15a>
 800756c:	2b01      	cmp	r3, #1
 800756e:	d03a      	beq.n	80075e6 <USBD_StdEPReq+0xee>
 8007570:	e115      	b.n	800779e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007578:	2b02      	cmp	r3, #2
 800757a:	d002      	beq.n	8007582 <USBD_StdEPReq+0x8a>
 800757c:	2b03      	cmp	r3, #3
 800757e:	d015      	beq.n	80075ac <USBD_StdEPReq+0xb4>
 8007580:	e02b      	b.n	80075da <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007582:	7bbb      	ldrb	r3, [r7, #14]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00c      	beq.n	80075a2 <USBD_StdEPReq+0xaa>
 8007588:	7bbb      	ldrb	r3, [r7, #14]
 800758a:	2b80      	cmp	r3, #128	; 0x80
 800758c:	d009      	beq.n	80075a2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800758e:	7bbb      	ldrb	r3, [r7, #14]
 8007590:	4619      	mov	r1, r3
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f001 f8e8 	bl	8008768 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007598:	2180      	movs	r1, #128	; 0x80
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f001 f8e4 	bl	8008768 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80075a0:	e020      	b.n	80075e4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80075a2:	6839      	ldr	r1, [r7, #0]
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fc1e 	bl	8007de6 <USBD_CtlError>
              break;
 80075aa:	e01b      	b.n	80075e4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	885b      	ldrh	r3, [r3, #2]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10e      	bne.n	80075d2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80075b4:	7bbb      	ldrb	r3, [r7, #14]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <USBD_StdEPReq+0xda>
 80075ba:	7bbb      	ldrb	r3, [r7, #14]
 80075bc:	2b80      	cmp	r3, #128	; 0x80
 80075be:	d008      	beq.n	80075d2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	88db      	ldrh	r3, [r3, #6]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d104      	bne.n	80075d2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80075c8:	7bbb      	ldrb	r3, [r7, #14]
 80075ca:	4619      	mov	r1, r3
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f001 f8cb 	bl	8008768 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fccf 	bl	8007f76 <USBD_CtlSendStatus>

              break;
 80075d8:	e004      	b.n	80075e4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80075da:	6839      	ldr	r1, [r7, #0]
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 fc02 	bl	8007de6 <USBD_CtlError>
              break;
 80075e2:	bf00      	nop
          }
          break;
 80075e4:	e0e0      	b.n	80077a8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d002      	beq.n	80075f6 <USBD_StdEPReq+0xfe>
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d015      	beq.n	8007620 <USBD_StdEPReq+0x128>
 80075f4:	e026      	b.n	8007644 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80075f6:	7bbb      	ldrb	r3, [r7, #14]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00c      	beq.n	8007616 <USBD_StdEPReq+0x11e>
 80075fc:	7bbb      	ldrb	r3, [r7, #14]
 80075fe:	2b80      	cmp	r3, #128	; 0x80
 8007600:	d009      	beq.n	8007616 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007602:	7bbb      	ldrb	r3, [r7, #14]
 8007604:	4619      	mov	r1, r3
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f001 f8ae 	bl	8008768 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800760c:	2180      	movs	r1, #128	; 0x80
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f001 f8aa 	bl	8008768 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007614:	e01c      	b.n	8007650 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007616:	6839      	ldr	r1, [r7, #0]
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 fbe4 	bl	8007de6 <USBD_CtlError>
              break;
 800761e:	e017      	b.n	8007650 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	885b      	ldrh	r3, [r3, #2]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d112      	bne.n	800764e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007628:	7bbb      	ldrb	r3, [r7, #14]
 800762a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800762e:	2b00      	cmp	r3, #0
 8007630:	d004      	beq.n	800763c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007632:	7bbb      	ldrb	r3, [r7, #14]
 8007634:	4619      	mov	r1, r3
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f001 f8b5 	bl	80087a6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fc9a 	bl	8007f76 <USBD_CtlSendStatus>
              }
              break;
 8007642:	e004      	b.n	800764e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 fbcd 	bl	8007de6 <USBD_CtlError>
              break;
 800764c:	e000      	b.n	8007650 <USBD_StdEPReq+0x158>
              break;
 800764e:	bf00      	nop
          }
          break;
 8007650:	e0aa      	b.n	80077a8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007658:	2b02      	cmp	r3, #2
 800765a:	d002      	beq.n	8007662 <USBD_StdEPReq+0x16a>
 800765c:	2b03      	cmp	r3, #3
 800765e:	d032      	beq.n	80076c6 <USBD_StdEPReq+0x1ce>
 8007660:	e097      	b.n	8007792 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007662:	7bbb      	ldrb	r3, [r7, #14]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d007      	beq.n	8007678 <USBD_StdEPReq+0x180>
 8007668:	7bbb      	ldrb	r3, [r7, #14]
 800766a:	2b80      	cmp	r3, #128	; 0x80
 800766c:	d004      	beq.n	8007678 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800766e:	6839      	ldr	r1, [r7, #0]
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 fbb8 	bl	8007de6 <USBD_CtlError>
                break;
 8007676:	e091      	b.n	800779c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800767c:	2b00      	cmp	r3, #0
 800767e:	da0b      	bge.n	8007698 <USBD_StdEPReq+0x1a0>
 8007680:	7bbb      	ldrb	r3, [r7, #14]
 8007682:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007686:	4613      	mov	r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	4413      	add	r3, r2
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	3310      	adds	r3, #16
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	4413      	add	r3, r2
 8007694:	3304      	adds	r3, #4
 8007696:	e00b      	b.n	80076b0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007698:	7bbb      	ldrb	r3, [r7, #14]
 800769a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800769e:	4613      	mov	r3, r2
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	4413      	add	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	4413      	add	r3, r2
 80076ae:	3304      	adds	r3, #4
 80076b0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	2200      	movs	r2, #0
 80076b6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	2202      	movs	r2, #2
 80076bc:	4619      	mov	r1, r3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 fbfb 	bl	8007eba <USBD_CtlSendData>
              break;
 80076c4:	e06a      	b.n	800779c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80076c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	da11      	bge.n	80076f2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80076ce:	7bbb      	ldrb	r3, [r7, #14]
 80076d0:	f003 020f 	and.w	r2, r3, #15
 80076d4:	6879      	ldr	r1, [r7, #4]
 80076d6:	4613      	mov	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	440b      	add	r3, r1
 80076e0:	3318      	adds	r3, #24
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d117      	bne.n	8007718 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80076e8:	6839      	ldr	r1, [r7, #0]
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fb7b 	bl	8007de6 <USBD_CtlError>
                  break;
 80076f0:	e054      	b.n	800779c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80076f2:	7bbb      	ldrb	r3, [r7, #14]
 80076f4:	f003 020f 	and.w	r2, r3, #15
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	4613      	mov	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4413      	add	r3, r2
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	440b      	add	r3, r1
 8007704:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d104      	bne.n	8007718 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800770e:	6839      	ldr	r1, [r7, #0]
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fb68 	bl	8007de6 <USBD_CtlError>
                  break;
 8007716:	e041      	b.n	800779c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007718:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800771c:	2b00      	cmp	r3, #0
 800771e:	da0b      	bge.n	8007738 <USBD_StdEPReq+0x240>
 8007720:	7bbb      	ldrb	r3, [r7, #14]
 8007722:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007726:	4613      	mov	r3, r2
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	4413      	add	r3, r2
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	3310      	adds	r3, #16
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	4413      	add	r3, r2
 8007734:	3304      	adds	r3, #4
 8007736:	e00b      	b.n	8007750 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007738:	7bbb      	ldrb	r3, [r7, #14]
 800773a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800773e:	4613      	mov	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	4413      	add	r3, r2
 800774e:	3304      	adds	r3, #4
 8007750:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007752:	7bbb      	ldrb	r3, [r7, #14]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d002      	beq.n	800775e <USBD_StdEPReq+0x266>
 8007758:	7bbb      	ldrb	r3, [r7, #14]
 800775a:	2b80      	cmp	r3, #128	; 0x80
 800775c:	d103      	bne.n	8007766 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	2200      	movs	r2, #0
 8007762:	601a      	str	r2, [r3, #0]
 8007764:	e00e      	b.n	8007784 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007766:	7bbb      	ldrb	r3, [r7, #14]
 8007768:	4619      	mov	r1, r3
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f001 f83a 	bl	80087e4 <USBD_LL_IsStallEP>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d003      	beq.n	800777e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	2201      	movs	r2, #1
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	e002      	b.n	8007784 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	2200      	movs	r2, #0
 8007782:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2202      	movs	r2, #2
 8007788:	4619      	mov	r1, r3
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 fb95 	bl	8007eba <USBD_CtlSendData>
              break;
 8007790:	e004      	b.n	800779c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007792:	6839      	ldr	r1, [r7, #0]
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fb26 	bl	8007de6 <USBD_CtlError>
              break;
 800779a:	bf00      	nop
          }
          break;
 800779c:	e004      	b.n	80077a8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800779e:	6839      	ldr	r1, [r7, #0]
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 fb20 	bl	8007de6 <USBD_CtlError>
          break;
 80077a6:	bf00      	nop
      }
      break;
 80077a8:	e004      	b.n	80077b4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80077aa:	6839      	ldr	r1, [r7, #0]
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fb1a 	bl	8007de6 <USBD_CtlError>
      break;
 80077b2:	bf00      	nop
  }

  return ret;
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
	...

080077c0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80077ca:	2300      	movs	r3, #0
 80077cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80077ce:	2300      	movs	r3, #0
 80077d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	885b      	ldrh	r3, [r3, #2]
 80077da:	0a1b      	lsrs	r3, r3, #8
 80077dc:	b29b      	uxth	r3, r3
 80077de:	3b01      	subs	r3, #1
 80077e0:	2b06      	cmp	r3, #6
 80077e2:	f200 8128 	bhi.w	8007a36 <USBD_GetDescriptor+0x276>
 80077e6:	a201      	add	r2, pc, #4	; (adr r2, 80077ec <USBD_GetDescriptor+0x2c>)
 80077e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ec:	08007809 	.word	0x08007809
 80077f0:	08007821 	.word	0x08007821
 80077f4:	08007861 	.word	0x08007861
 80077f8:	08007a37 	.word	0x08007a37
 80077fc:	08007a37 	.word	0x08007a37
 8007800:	080079d7 	.word	0x080079d7
 8007804:	08007a03 	.word	0x08007a03
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	7c12      	ldrb	r2, [r2, #16]
 8007814:	f107 0108 	add.w	r1, r7, #8
 8007818:	4610      	mov	r0, r2
 800781a:	4798      	blx	r3
 800781c:	60f8      	str	r0, [r7, #12]
      break;
 800781e:	e112      	b.n	8007a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	7c1b      	ldrb	r3, [r3, #16]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d10d      	bne.n	8007844 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800782e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007830:	f107 0208 	add.w	r2, r7, #8
 8007834:	4610      	mov	r0, r2
 8007836:	4798      	blx	r3
 8007838:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	3301      	adds	r3, #1
 800783e:	2202      	movs	r2, #2
 8007840:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007842:	e100      	b.n	8007a46 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800784a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800784c:	f107 0208 	add.w	r2, r7, #8
 8007850:	4610      	mov	r0, r2
 8007852:	4798      	blx	r3
 8007854:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	3301      	adds	r3, #1
 800785a:	2202      	movs	r2, #2
 800785c:	701a      	strb	r2, [r3, #0]
      break;
 800785e:	e0f2      	b.n	8007a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	885b      	ldrh	r3, [r3, #2]
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b05      	cmp	r3, #5
 8007868:	f200 80ac 	bhi.w	80079c4 <USBD_GetDescriptor+0x204>
 800786c:	a201      	add	r2, pc, #4	; (adr r2, 8007874 <USBD_GetDescriptor+0xb4>)
 800786e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007872:	bf00      	nop
 8007874:	0800788d 	.word	0x0800788d
 8007878:	080078c1 	.word	0x080078c1
 800787c:	080078f5 	.word	0x080078f5
 8007880:	08007929 	.word	0x08007929
 8007884:	0800795d 	.word	0x0800795d
 8007888:	08007991 	.word	0x08007991
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00b      	beq.n	80078b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	7c12      	ldrb	r2, [r2, #16]
 80078a4:	f107 0108 	add.w	r1, r7, #8
 80078a8:	4610      	mov	r0, r2
 80078aa:	4798      	blx	r3
 80078ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80078ae:	e091      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80078b0:	6839      	ldr	r1, [r7, #0]
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 fa97 	bl	8007de6 <USBD_CtlError>
            err++;
 80078b8:	7afb      	ldrb	r3, [r7, #11]
 80078ba:	3301      	adds	r3, #1
 80078bc:	72fb      	strb	r3, [r7, #11]
          break;
 80078be:	e089      	b.n	80079d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00b      	beq.n	80078e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	7c12      	ldrb	r2, [r2, #16]
 80078d8:	f107 0108 	add.w	r1, r7, #8
 80078dc:	4610      	mov	r0, r2
 80078de:	4798      	blx	r3
 80078e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80078e2:	e077      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80078e4:	6839      	ldr	r1, [r7, #0]
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fa7d 	bl	8007de6 <USBD_CtlError>
            err++;
 80078ec:	7afb      	ldrb	r3, [r7, #11]
 80078ee:	3301      	adds	r3, #1
 80078f0:	72fb      	strb	r3, [r7, #11]
          break;
 80078f2:	e06f      	b.n	80079d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00b      	beq.n	8007918 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	7c12      	ldrb	r2, [r2, #16]
 800790c:	f107 0108 	add.w	r1, r7, #8
 8007910:	4610      	mov	r0, r2
 8007912:	4798      	blx	r3
 8007914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007916:	e05d      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007918:	6839      	ldr	r1, [r7, #0]
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fa63 	bl	8007de6 <USBD_CtlError>
            err++;
 8007920:	7afb      	ldrb	r3, [r7, #11]
 8007922:	3301      	adds	r3, #1
 8007924:	72fb      	strb	r3, [r7, #11]
          break;
 8007926:	e055      	b.n	80079d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00b      	beq.n	800794c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	7c12      	ldrb	r2, [r2, #16]
 8007940:	f107 0108 	add.w	r1, r7, #8
 8007944:	4610      	mov	r0, r2
 8007946:	4798      	blx	r3
 8007948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800794a:	e043      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800794c:	6839      	ldr	r1, [r7, #0]
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fa49 	bl	8007de6 <USBD_CtlError>
            err++;
 8007954:	7afb      	ldrb	r3, [r7, #11]
 8007956:	3301      	adds	r3, #1
 8007958:	72fb      	strb	r3, [r7, #11]
          break;
 800795a:	e03b      	b.n	80079d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007962:	695b      	ldr	r3, [r3, #20]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00b      	beq.n	8007980 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	7c12      	ldrb	r2, [r2, #16]
 8007974:	f107 0108 	add.w	r1, r7, #8
 8007978:	4610      	mov	r0, r2
 800797a:	4798      	blx	r3
 800797c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800797e:	e029      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007980:	6839      	ldr	r1, [r7, #0]
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 fa2f 	bl	8007de6 <USBD_CtlError>
            err++;
 8007988:	7afb      	ldrb	r3, [r7, #11]
 800798a:	3301      	adds	r3, #1
 800798c:	72fb      	strb	r3, [r7, #11]
          break;
 800798e:	e021      	b.n	80079d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00b      	beq.n	80079b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	7c12      	ldrb	r2, [r2, #16]
 80079a8:	f107 0108 	add.w	r1, r7, #8
 80079ac:	4610      	mov	r0, r2
 80079ae:	4798      	blx	r3
 80079b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80079b2:	e00f      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80079b4:	6839      	ldr	r1, [r7, #0]
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 fa15 	bl	8007de6 <USBD_CtlError>
            err++;
 80079bc:	7afb      	ldrb	r3, [r7, #11]
 80079be:	3301      	adds	r3, #1
 80079c0:	72fb      	strb	r3, [r7, #11]
          break;
 80079c2:	e007      	b.n	80079d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 fa0d 	bl	8007de6 <USBD_CtlError>
          err++;
 80079cc:	7afb      	ldrb	r3, [r7, #11]
 80079ce:	3301      	adds	r3, #1
 80079d0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80079d2:	e038      	b.n	8007a46 <USBD_GetDescriptor+0x286>
 80079d4:	e037      	b.n	8007a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	7c1b      	ldrb	r3, [r3, #16]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d109      	bne.n	80079f2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079e6:	f107 0208 	add.w	r2, r7, #8
 80079ea:	4610      	mov	r0, r2
 80079ec:	4798      	blx	r3
 80079ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80079f0:	e029      	b.n	8007a46 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80079f2:	6839      	ldr	r1, [r7, #0]
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 f9f6 	bl	8007de6 <USBD_CtlError>
        err++;
 80079fa:	7afb      	ldrb	r3, [r7, #11]
 80079fc:	3301      	adds	r3, #1
 80079fe:	72fb      	strb	r3, [r7, #11]
      break;
 8007a00:	e021      	b.n	8007a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	7c1b      	ldrb	r3, [r3, #16]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d10d      	bne.n	8007a26 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a12:	f107 0208 	add.w	r2, r7, #8
 8007a16:	4610      	mov	r0, r2
 8007a18:	4798      	blx	r3
 8007a1a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	3301      	adds	r3, #1
 8007a20:	2207      	movs	r2, #7
 8007a22:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a24:	e00f      	b.n	8007a46 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007a26:	6839      	ldr	r1, [r7, #0]
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 f9dc 	bl	8007de6 <USBD_CtlError>
        err++;
 8007a2e:	7afb      	ldrb	r3, [r7, #11]
 8007a30:	3301      	adds	r3, #1
 8007a32:	72fb      	strb	r3, [r7, #11]
      break;
 8007a34:	e007      	b.n	8007a46 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007a36:	6839      	ldr	r1, [r7, #0]
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f9d4 	bl	8007de6 <USBD_CtlError>
      err++;
 8007a3e:	7afb      	ldrb	r3, [r7, #11]
 8007a40:	3301      	adds	r3, #1
 8007a42:	72fb      	strb	r3, [r7, #11]
      break;
 8007a44:	bf00      	nop
  }

  if (err != 0U)
 8007a46:	7afb      	ldrb	r3, [r7, #11]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d11c      	bne.n	8007a86 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007a4c:	893b      	ldrh	r3, [r7, #8]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d011      	beq.n	8007a76 <USBD_GetDescriptor+0x2b6>
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	88db      	ldrh	r3, [r3, #6]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00d      	beq.n	8007a76 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	88da      	ldrh	r2, [r3, #6]
 8007a5e:	893b      	ldrh	r3, [r7, #8]
 8007a60:	4293      	cmp	r3, r2
 8007a62:	bf28      	it	cs
 8007a64:	4613      	movcs	r3, r2
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007a6a:	893b      	ldrh	r3, [r7, #8]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	68f9      	ldr	r1, [r7, #12]
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 fa22 	bl	8007eba <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	88db      	ldrh	r3, [r3, #6]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d104      	bne.n	8007a88 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fa79 	bl	8007f76 <USBD_CtlSendStatus>
 8007a84:	e000      	b.n	8007a88 <USBD_GetDescriptor+0x2c8>
    return;
 8007a86:	bf00      	nop
    }
  }
}
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop

08007a90 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	889b      	ldrh	r3, [r3, #4]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d130      	bne.n	8007b04 <USBD_SetAddress+0x74>
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	88db      	ldrh	r3, [r3, #6]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d12c      	bne.n	8007b04 <USBD_SetAddress+0x74>
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	885b      	ldrh	r3, [r3, #2]
 8007aae:	2b7f      	cmp	r3, #127	; 0x7f
 8007ab0:	d828      	bhi.n	8007b04 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	885b      	ldrh	r3, [r3, #2]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007abc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ac4:	2b03      	cmp	r3, #3
 8007ac6:	d104      	bne.n	8007ad2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f98b 	bl	8007de6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ad0:	e01d      	b.n	8007b0e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	7bfa      	ldrb	r2, [r7, #15]
 8007ad6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
 8007adc:	4619      	mov	r1, r3
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 feab 	bl	800883a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 fa46 	bl	8007f76 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007aea:	7bfb      	ldrb	r3, [r7, #15]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d004      	beq.n	8007afa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2202      	movs	r2, #2
 8007af4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007af8:	e009      	b.n	8007b0e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b02:	e004      	b.n	8007b0e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007b04:	6839      	ldr	r1, [r7, #0]
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f96d 	bl	8007de6 <USBD_CtlError>
  }
}
 8007b0c:	bf00      	nop
 8007b0e:	bf00      	nop
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
	...

08007b18 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	885b      	ldrh	r3, [r3, #2]
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	4b41      	ldr	r3, [pc, #260]	; (8007c30 <USBD_SetConfig+0x118>)
 8007b2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007b2c:	4b40      	ldr	r3, [pc, #256]	; (8007c30 <USBD_SetConfig+0x118>)
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d904      	bls.n	8007b3e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007b34:	6839      	ldr	r1, [r7, #0]
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f955 	bl	8007de6 <USBD_CtlError>
 8007b3c:	e075      	b.n	8007c2a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d002      	beq.n	8007b4e <USBD_SetConfig+0x36>
 8007b48:	2b03      	cmp	r3, #3
 8007b4a:	d023      	beq.n	8007b94 <USBD_SetConfig+0x7c>
 8007b4c:	e062      	b.n	8007c14 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007b4e:	4b38      	ldr	r3, [pc, #224]	; (8007c30 <USBD_SetConfig+0x118>)
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d01a      	beq.n	8007b8c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007b56:	4b36      	ldr	r3, [pc, #216]	; (8007c30 <USBD_SetConfig+0x118>)
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2203      	movs	r2, #3
 8007b64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007b68:	4b31      	ldr	r3, [pc, #196]	; (8007c30 <USBD_SetConfig+0x118>)
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7ff f9af 	bl	8006ed2 <USBD_SetClassConfig>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d104      	bne.n	8007b84 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 f932 	bl	8007de6 <USBD_CtlError>
            return;
 8007b82:	e052      	b.n	8007c2a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 f9f6 	bl	8007f76 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007b8a:	e04e      	b.n	8007c2a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 f9f2 	bl	8007f76 <USBD_CtlSendStatus>
        break;
 8007b92:	e04a      	b.n	8007c2a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007b94:	4b26      	ldr	r3, [pc, #152]	; (8007c30 <USBD_SetConfig+0x118>)
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d112      	bne.n	8007bc2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007ba4:	4b22      	ldr	r3, [pc, #136]	; (8007c30 <USBD_SetConfig+0x118>)
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	461a      	mov	r2, r3
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007bae:	4b20      	ldr	r3, [pc, #128]	; (8007c30 <USBD_SetConfig+0x118>)
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7ff f9ab 	bl	8006f10 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 f9db 	bl	8007f76 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007bc0:	e033      	b.n	8007c2a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007bc2:	4b1b      	ldr	r3, [pc, #108]	; (8007c30 <USBD_SetConfig+0x118>)
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d01d      	beq.n	8007c0c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f7ff f999 	bl	8006f10 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007bde:	4b14      	ldr	r3, [pc, #80]	; (8007c30 <USBD_SetConfig+0x118>)
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007be8:	4b11      	ldr	r3, [pc, #68]	; (8007c30 <USBD_SetConfig+0x118>)
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	4619      	mov	r1, r3
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f7ff f96f 	bl	8006ed2 <USBD_SetClassConfig>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d104      	bne.n	8007c04 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007bfa:	6839      	ldr	r1, [r7, #0]
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f8f2 	bl	8007de6 <USBD_CtlError>
            return;
 8007c02:	e012      	b.n	8007c2a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f9b6 	bl	8007f76 <USBD_CtlSendStatus>
        break;
 8007c0a:	e00e      	b.n	8007c2a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f9b2 	bl	8007f76 <USBD_CtlSendStatus>
        break;
 8007c12:	e00a      	b.n	8007c2a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007c14:	6839      	ldr	r1, [r7, #0]
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f000 f8e5 	bl	8007de6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007c1c:	4b04      	ldr	r3, [pc, #16]	; (8007c30 <USBD_SetConfig+0x118>)
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	4619      	mov	r1, r3
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7ff f974 	bl	8006f10 <USBD_ClrClassConfig>
        break;
 8007c28:	bf00      	nop
    }
  }
}
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	20000340 	.word	0x20000340

08007c34 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b082      	sub	sp, #8
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	88db      	ldrh	r3, [r3, #6]
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d004      	beq.n	8007c50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007c46:	6839      	ldr	r1, [r7, #0]
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 f8cc 	bl	8007de6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007c4e:	e022      	b.n	8007c96 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	dc02      	bgt.n	8007c60 <USBD_GetConfig+0x2c>
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	dc03      	bgt.n	8007c66 <USBD_GetConfig+0x32>
 8007c5e:	e015      	b.n	8007c8c <USBD_GetConfig+0x58>
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d00b      	beq.n	8007c7c <USBD_GetConfig+0x48>
 8007c64:	e012      	b.n	8007c8c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	3308      	adds	r3, #8
 8007c70:	2201      	movs	r2, #1
 8007c72:	4619      	mov	r1, r3
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f000 f920 	bl	8007eba <USBD_CtlSendData>
        break;
 8007c7a:	e00c      	b.n	8007c96 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	3304      	adds	r3, #4
 8007c80:	2201      	movs	r2, #1
 8007c82:	4619      	mov	r1, r3
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 f918 	bl	8007eba <USBD_CtlSendData>
        break;
 8007c8a:	e004      	b.n	8007c96 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8007c8c:	6839      	ldr	r1, [r7, #0]
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f8a9 	bl	8007de6 <USBD_CtlError>
        break;
 8007c94:	bf00      	nop
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b082      	sub	sp, #8
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d81e      	bhi.n	8007cf2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	88db      	ldrh	r3, [r3, #6]
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d004      	beq.n	8007cc6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007cbc:	6839      	ldr	r1, [r7, #0]
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f891 	bl	8007de6 <USBD_CtlError>
        break;
 8007cc4:	e01a      	b.n	8007cfc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d005      	beq.n	8007ce2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	f043 0202 	orr.w	r2, r3, #2
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	330c      	adds	r3, #12
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	4619      	mov	r1, r3
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f8e5 	bl	8007eba <USBD_CtlSendData>
      break;
 8007cf0:	e004      	b.n	8007cfc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007cf2:	6839      	ldr	r1, [r7, #0]
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f876 	bl	8007de6 <USBD_CtlError>
      break;
 8007cfa:	bf00      	nop
  }
}
 8007cfc:	bf00      	nop
 8007cfe:	3708      	adds	r7, #8
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	885b      	ldrh	r3, [r3, #2]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d106      	bne.n	8007d24 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 f929 	bl	8007f76 <USBD_CtlSendStatus>
  }
}
 8007d24:	bf00      	nop
 8007d26:	3708      	adds	r7, #8
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b082      	sub	sp, #8
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	d80b      	bhi.n	8007d5a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	885b      	ldrh	r3, [r3, #2]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d10c      	bne.n	8007d64 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 f90f 	bl	8007f76 <USBD_CtlSendStatus>
      }
      break;
 8007d58:	e004      	b.n	8007d64 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007d5a:	6839      	ldr	r1, [r7, #0]
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 f842 	bl	8007de6 <USBD_CtlError>
      break;
 8007d62:	e000      	b.n	8007d66 <USBD_ClrFeature+0x3a>
      break;
 8007d64:	bf00      	nop
  }
}
 8007d66:	bf00      	nop
 8007d68:	3708      	adds	r7, #8
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b083      	sub	sp, #12
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	781a      	ldrb	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	785a      	ldrb	r2, [r3, #1]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	3302      	adds	r3, #2
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	3303      	adds	r3, #3
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	021b      	lsls	r3, r3, #8
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	4413      	add	r3, r2
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	3304      	adds	r3, #4
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	3305      	adds	r3, #5
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	021b      	lsls	r3, r3, #8
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	4413      	add	r3, r2
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	3306      	adds	r3, #6
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	3307      	adds	r3, #7
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	021b      	lsls	r3, r3, #8
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	4413      	add	r3, r2
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	80da      	strh	r2, [r3, #6]

}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bc80      	pop	{r7}
 8007de4:	4770      	bx	lr

08007de6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b082      	sub	sp, #8
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	6078      	str	r0, [r7, #4]
 8007dee:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007df0:	2180      	movs	r1, #128	; 0x80
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 fcb8 	bl	8008768 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007df8:	2100      	movs	r1, #0
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 fcb4 	bl	8008768 <USBD_LL_StallEP>
}
 8007e00:	bf00      	nop
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007e14:	2300      	movs	r3, #0
 8007e16:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d032      	beq.n	8007e84 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007e1e:	68f8      	ldr	r0, [r7, #12]
 8007e20:	f000 f834 	bl	8007e8c <USBD_GetLen>
 8007e24:	4603      	mov	r3, r0
 8007e26:	3301      	adds	r3, #1
 8007e28:	b29b      	uxth	r3, r3
 8007e2a:	005b      	lsls	r3, r3, #1
 8007e2c:	b29a      	uxth	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007e32:	7dfb      	ldrb	r3, [r7, #23]
 8007e34:	1c5a      	adds	r2, r3, #1
 8007e36:	75fa      	strb	r2, [r7, #23]
 8007e38:	461a      	mov	r2, r3
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	7812      	ldrb	r2, [r2, #0]
 8007e42:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
 8007e46:	1c5a      	adds	r2, r3, #1
 8007e48:	75fa      	strb	r2, [r7, #23]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	4413      	add	r3, r2
 8007e50:	2203      	movs	r2, #3
 8007e52:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007e54:	e012      	b.n	8007e7c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	60fa      	str	r2, [r7, #12]
 8007e5c:	7dfa      	ldrb	r2, [r7, #23]
 8007e5e:	1c51      	adds	r1, r2, #1
 8007e60:	75f9      	strb	r1, [r7, #23]
 8007e62:	4611      	mov	r1, r2
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	440a      	add	r2, r1
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007e6c:	7dfb      	ldrb	r3, [r7, #23]
 8007e6e:	1c5a      	adds	r2, r3, #1
 8007e70:	75fa      	strb	r2, [r7, #23]
 8007e72:	461a      	mov	r2, r3
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	4413      	add	r3, r2
 8007e78:	2200      	movs	r2, #0
 8007e7a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1e8      	bne.n	8007e56 <USBD_GetString+0x4e>
    }
  }
}
 8007e84:	bf00      	nop
 8007e86:	3718      	adds	r7, #24
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007e94:	2300      	movs	r3, #0
 8007e96:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007e98:	e005      	b.n	8007ea6 <USBD_GetLen+0x1a>
  {
    len++;
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1f5      	bne.n	8007e9a <USBD_GetLen+0xe>
  }

  return len;
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bc80      	pop	{r7}
 8007eb8:	4770      	bx	lr

08007eba <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b084      	sub	sp, #16
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	60f8      	str	r0, [r7, #12]
 8007ec2:	60b9      	str	r1, [r7, #8]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2202      	movs	r2, #2
 8007ecc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007ed0:	88fa      	ldrh	r2, [r7, #6]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007ed6:	88fa      	ldrh	r2, [r7, #6]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007edc:	88fb      	ldrh	r3, [r7, #6]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f000 fcc8 	bl	8008878 <USBD_LL_Transmit>

  return USBD_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b084      	sub	sp, #16
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	60f8      	str	r0, [r7, #12]
 8007efa:	60b9      	str	r1, [r7, #8]
 8007efc:	4613      	mov	r3, r2
 8007efe:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007f00:	88fb      	ldrh	r3, [r7, #6]
 8007f02:	68ba      	ldr	r2, [r7, #8]
 8007f04:	2100      	movs	r1, #0
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	f000 fcb6 	bl	8008878 <USBD_LL_Transmit>

  return USBD_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	60f8      	str	r0, [r7, #12]
 8007f1e:	60b9      	str	r1, [r7, #8]
 8007f20:	4613      	mov	r3, r2
 8007f22:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2203      	movs	r2, #3
 8007f28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007f2c:	88fa      	ldrh	r2, [r7, #6]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007f34:	88fa      	ldrh	r2, [r7, #6]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007f3c:	88fb      	ldrh	r3, [r7, #6]
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	2100      	movs	r1, #0
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f000 fcbb 	bl	80088be <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}

08007f52 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007f52:	b580      	push	{r7, lr}
 8007f54:	b084      	sub	sp, #16
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	60f8      	str	r0, [r7, #12]
 8007f5a:	60b9      	str	r1, [r7, #8]
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007f60:	88fb      	ldrh	r3, [r7, #6]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	2100      	movs	r1, #0
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f000 fca9 	bl	80088be <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b082      	sub	sp, #8
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2204      	movs	r2, #4
 8007f82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007f86:	2300      	movs	r3, #0
 8007f88:	2200      	movs	r2, #0
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fc73 	bl	8008878 <USBD_LL_Transmit>

  return USBD_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2205      	movs	r2, #5
 8007fa8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007fac:	2300      	movs	r3, #0
 8007fae:	2200      	movs	r2, #0
 8007fb0:	2100      	movs	r1, #0
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 fc83 	bl	80088be <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3708      	adds	r7, #8
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <USB_Transmit>:
/* USER CODE END PV */

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
void USB_Transmit(char* Buf, uint16_t Len)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b082      	sub	sp, #8
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	807b      	strh	r3, [r7, #2]
	CDC_Transmit_FS((uint8_t*)Buf, Len); //Explicit conversion of char ptr to uint8_t ptr
 8007fce:	887b      	ldrh	r3, [r7, #2]
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f8c2 	bl	800815c <CDC_Transmit_FS>
}
 8007fd8:	bf00      	nop
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	4912      	ldr	r1, [pc, #72]	; (8008030 <MX_USB_DEVICE_Init+0x50>)
 8007fe8:	4812      	ldr	r0, [pc, #72]	; (8008034 <MX_USB_DEVICE_Init+0x54>)
 8007fea:	f7fe ff18 	bl	8006e1e <USBD_Init>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d001      	beq.n	8007ff8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007ff4:	f7f9 fae6 	bl	80015c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007ff8:	490f      	ldr	r1, [pc, #60]	; (8008038 <MX_USB_DEVICE_Init+0x58>)
 8007ffa:	480e      	ldr	r0, [pc, #56]	; (8008034 <MX_USB_DEVICE_Init+0x54>)
 8007ffc:	f7fe ff3a 	bl	8006e74 <USBD_RegisterClass>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008006:	f7f9 fadd 	bl	80015c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800800a:	490c      	ldr	r1, [pc, #48]	; (800803c <MX_USB_DEVICE_Init+0x5c>)
 800800c:	4809      	ldr	r0, [pc, #36]	; (8008034 <MX_USB_DEVICE_Init+0x54>)
 800800e:	f7fe fe6b 	bl	8006ce8 <USBD_CDC_RegisterInterface>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d001      	beq.n	800801c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008018:	f7f9 fad4 	bl	80015c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800801c:	4805      	ldr	r0, [pc, #20]	; (8008034 <MX_USB_DEVICE_Init+0x54>)
 800801e:	f7fe ff42 	bl	8006ea6 <USBD_Start>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008028:	f7f9 facc 	bl	80015c4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800802c:	bf00      	nop
 800802e:	bd80      	pop	{r7, pc}
 8008030:	2000012c 	.word	0x2000012c
 8008034:	20000344 	.word	0x20000344
 8008038:	20000018 	.word	0x20000018
 800803c:	2000011c 	.word	0x2000011c

08008040 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008044:	2200      	movs	r2, #0
 8008046:	4905      	ldr	r1, [pc, #20]	; (800805c <CDC_Init_FS+0x1c>)
 8008048:	4805      	ldr	r0, [pc, #20]	; (8008060 <CDC_Init_FS+0x20>)
 800804a:	f7fe fe63 	bl	8006d14 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800804e:	4905      	ldr	r1, [pc, #20]	; (8008064 <CDC_Init_FS+0x24>)
 8008050:	4803      	ldr	r0, [pc, #12]	; (8008060 <CDC_Init_FS+0x20>)
 8008052:	f7fe fe78 	bl	8006d46 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008056:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008058:	4618      	mov	r0, r3
 800805a:	bd80      	pop	{r7, pc}
 800805c:	20000a08 	.word	0x20000a08
 8008060:	20000344 	.word	0x20000344
 8008064:	20000608 	.word	0x20000608

08008068 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008068:	b480      	push	{r7}
 800806a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800806c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800806e:	4618      	mov	r0, r3
 8008070:	46bd      	mov	sp, r7
 8008072:	bc80      	pop	{r7}
 8008074:	4770      	bx	lr
	...

08008078 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	6039      	str	r1, [r7, #0]
 8008082:	71fb      	strb	r3, [r7, #7]
 8008084:	4613      	mov	r3, r2
 8008086:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008088:	79fb      	ldrb	r3, [r7, #7]
 800808a:	2b23      	cmp	r3, #35	; 0x23
 800808c:	d84a      	bhi.n	8008124 <CDC_Control_FS+0xac>
 800808e:	a201      	add	r2, pc, #4	; (adr r2, 8008094 <CDC_Control_FS+0x1c>)
 8008090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008094:	08008125 	.word	0x08008125
 8008098:	08008125 	.word	0x08008125
 800809c:	08008125 	.word	0x08008125
 80080a0:	08008125 	.word	0x08008125
 80080a4:	08008125 	.word	0x08008125
 80080a8:	08008125 	.word	0x08008125
 80080ac:	08008125 	.word	0x08008125
 80080b0:	08008125 	.word	0x08008125
 80080b4:	08008125 	.word	0x08008125
 80080b8:	08008125 	.word	0x08008125
 80080bc:	08008125 	.word	0x08008125
 80080c0:	08008125 	.word	0x08008125
 80080c4:	08008125 	.word	0x08008125
 80080c8:	08008125 	.word	0x08008125
 80080cc:	08008125 	.word	0x08008125
 80080d0:	08008125 	.word	0x08008125
 80080d4:	08008125 	.word	0x08008125
 80080d8:	08008125 	.word	0x08008125
 80080dc:	08008125 	.word	0x08008125
 80080e0:	08008125 	.word	0x08008125
 80080e4:	08008125 	.word	0x08008125
 80080e8:	08008125 	.word	0x08008125
 80080ec:	08008125 	.word	0x08008125
 80080f0:	08008125 	.word	0x08008125
 80080f4:	08008125 	.word	0x08008125
 80080f8:	08008125 	.word	0x08008125
 80080fc:	08008125 	.word	0x08008125
 8008100:	08008125 	.word	0x08008125
 8008104:	08008125 	.word	0x08008125
 8008108:	08008125 	.word	0x08008125
 800810c:	08008125 	.word	0x08008125
 8008110:	08008125 	.word	0x08008125
 8008114:	08008125 	.word	0x08008125
 8008118:	08008125 	.word	0x08008125
 800811c:	08008125 	.word	0x08008125
 8008120:	08008125 	.word	0x08008125
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008124:	bf00      	nop
  }

  return (USBD_OK);
 8008126:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008128:	4618      	mov	r0, r3
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	bc80      	pop	{r7}
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop

08008134 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800813e:	6879      	ldr	r1, [r7, #4]
 8008140:	4805      	ldr	r0, [pc, #20]	; (8008158 <CDC_Receive_FS+0x24>)
 8008142:	f7fe fe00 	bl	8006d46 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008146:	4804      	ldr	r0, [pc, #16]	; (8008158 <CDC_Receive_FS+0x24>)
 8008148:	f7fe fe3f 	bl	8006dca <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800814c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800814e:	4618      	mov	r0, r3
 8008150:	3708      	adds	r7, #8
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20000344 	.word	0x20000344

0800815c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	460b      	mov	r3, r1
 8008166:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008168:	2300      	movs	r3, #0
 800816a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800816c:	4b0d      	ldr	r3, [pc, #52]	; (80081a4 <CDC_Transmit_FS+0x48>)
 800816e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008172:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800817e:	2301      	movs	r3, #1
 8008180:	e00b      	b.n	800819a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008182:	887b      	ldrh	r3, [r7, #2]
 8008184:	461a      	mov	r2, r3
 8008186:	6879      	ldr	r1, [r7, #4]
 8008188:	4806      	ldr	r0, [pc, #24]	; (80081a4 <CDC_Transmit_FS+0x48>)
 800818a:	f7fe fdc3 	bl	8006d14 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800818e:	4805      	ldr	r0, [pc, #20]	; (80081a4 <CDC_Transmit_FS+0x48>)
 8008190:	f7fe fdec 	bl	8006d6c <USBD_CDC_TransmitPacket>
 8008194:	4603      	mov	r3, r0
 8008196:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008198:	7bfb      	ldrb	r3, [r7, #15]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	20000344 	.word	0x20000344

080081a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	4603      	mov	r3, r0
 80081b0:	6039      	str	r1, [r7, #0]
 80081b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	2212      	movs	r2, #18
 80081b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80081ba:	4b03      	ldr	r3, [pc, #12]	; (80081c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80081bc:	4618      	mov	r0, r3
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bc80      	pop	{r7}
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	20000148 	.word	0x20000148

080081cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	6039      	str	r1, [r7, #0]
 80081d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	2204      	movs	r2, #4
 80081dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80081de:	4b03      	ldr	r3, [pc, #12]	; (80081ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bc80      	pop	{r7}
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop
 80081ec:	2000015c 	.word	0x2000015c

080081f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	4603      	mov	r3, r0
 80081f8:	6039      	str	r1, [r7, #0]
 80081fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80081fc:	79fb      	ldrb	r3, [r7, #7]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d105      	bne.n	800820e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008202:	683a      	ldr	r2, [r7, #0]
 8008204:	4907      	ldr	r1, [pc, #28]	; (8008224 <USBD_FS_ProductStrDescriptor+0x34>)
 8008206:	4808      	ldr	r0, [pc, #32]	; (8008228 <USBD_FS_ProductStrDescriptor+0x38>)
 8008208:	f7ff fdfe 	bl	8007e08 <USBD_GetString>
 800820c:	e004      	b.n	8008218 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	4904      	ldr	r1, [pc, #16]	; (8008224 <USBD_FS_ProductStrDescriptor+0x34>)
 8008212:	4805      	ldr	r0, [pc, #20]	; (8008228 <USBD_FS_ProductStrDescriptor+0x38>)
 8008214:	f7ff fdf8 	bl	8007e08 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008218:	4b02      	ldr	r3, [pc, #8]	; (8008224 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800821a:	4618      	mov	r0, r3
 800821c:	3708      	adds	r7, #8
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20000e08 	.word	0x20000e08
 8008228:	08009384 	.word	0x08009384

0800822c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	4603      	mov	r3, r0
 8008234:	6039      	str	r1, [r7, #0]
 8008236:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008238:	683a      	ldr	r2, [r7, #0]
 800823a:	4904      	ldr	r1, [pc, #16]	; (800824c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800823c:	4804      	ldr	r0, [pc, #16]	; (8008250 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800823e:	f7ff fde3 	bl	8007e08 <USBD_GetString>
  return USBD_StrDesc;
 8008242:	4b02      	ldr	r3, [pc, #8]	; (800824c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008244:	4618      	mov	r0, r3
 8008246:	3708      	adds	r7, #8
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}
 800824c:	20000e08 	.word	0x20000e08
 8008250:	0800939c 	.word	0x0800939c

08008254 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	4603      	mov	r3, r0
 800825c:	6039      	str	r1, [r7, #0]
 800825e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	221a      	movs	r2, #26
 8008264:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008266:	f000 f843 	bl	80082f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800826a:	4b02      	ldr	r3, [pc, #8]	; (8008274 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800826c:	4618      	mov	r0, r3
 800826e:	3708      	adds	r7, #8
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}
 8008274:	20000160 	.word	0x20000160

08008278 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	4603      	mov	r3, r0
 8008280:	6039      	str	r1, [r7, #0]
 8008282:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008284:	79fb      	ldrb	r3, [r7, #7]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d105      	bne.n	8008296 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800828a:	683a      	ldr	r2, [r7, #0]
 800828c:	4907      	ldr	r1, [pc, #28]	; (80082ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800828e:	4808      	ldr	r0, [pc, #32]	; (80082b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008290:	f7ff fdba 	bl	8007e08 <USBD_GetString>
 8008294:	e004      	b.n	80082a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008296:	683a      	ldr	r2, [r7, #0]
 8008298:	4904      	ldr	r1, [pc, #16]	; (80082ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800829a:	4805      	ldr	r0, [pc, #20]	; (80082b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800829c:	f7ff fdb4 	bl	8007e08 <USBD_GetString>
  }
  return USBD_StrDesc;
 80082a0:	4b02      	ldr	r3, [pc, #8]	; (80082ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3708      	adds	r7, #8
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	20000e08 	.word	0x20000e08
 80082b0:	080093b0 	.word	0x080093b0

080082b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b082      	sub	sp, #8
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	4603      	mov	r3, r0
 80082bc:	6039      	str	r1, [r7, #0]
 80082be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80082c0:	79fb      	ldrb	r3, [r7, #7]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d105      	bne.n	80082d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80082c6:	683a      	ldr	r2, [r7, #0]
 80082c8:	4907      	ldr	r1, [pc, #28]	; (80082e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80082ca:	4808      	ldr	r0, [pc, #32]	; (80082ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 80082cc:	f7ff fd9c 	bl	8007e08 <USBD_GetString>
 80082d0:	e004      	b.n	80082dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80082d2:	683a      	ldr	r2, [r7, #0]
 80082d4:	4904      	ldr	r1, [pc, #16]	; (80082e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80082d6:	4805      	ldr	r0, [pc, #20]	; (80082ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 80082d8:	f7ff fd96 	bl	8007e08 <USBD_GetString>
  }
  return USBD_StrDesc;
 80082dc:	4b02      	ldr	r3, [pc, #8]	; (80082e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3708      	adds	r7, #8
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	20000e08 	.word	0x20000e08
 80082ec:	080093bc 	.word	0x080093bc

080082f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80082f6:	4b0f      	ldr	r3, [pc, #60]	; (8008334 <Get_SerialNum+0x44>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80082fc:	4b0e      	ldr	r3, [pc, #56]	; (8008338 <Get_SerialNum+0x48>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008302:	4b0e      	ldr	r3, [pc, #56]	; (800833c <Get_SerialNum+0x4c>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4413      	add	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d009      	beq.n	800832a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008316:	2208      	movs	r2, #8
 8008318:	4909      	ldr	r1, [pc, #36]	; (8008340 <Get_SerialNum+0x50>)
 800831a:	68f8      	ldr	r0, [r7, #12]
 800831c:	f000 f814 	bl	8008348 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008320:	2204      	movs	r2, #4
 8008322:	4908      	ldr	r1, [pc, #32]	; (8008344 <Get_SerialNum+0x54>)
 8008324:	68b8      	ldr	r0, [r7, #8]
 8008326:	f000 f80f 	bl	8008348 <IntToUnicode>
  }
}
 800832a:	bf00      	nop
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	1ffff7e8 	.word	0x1ffff7e8
 8008338:	1ffff7ec 	.word	0x1ffff7ec
 800833c:	1ffff7f0 	.word	0x1ffff7f0
 8008340:	20000162 	.word	0x20000162
 8008344:	20000172 	.word	0x20000172

08008348 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	4613      	mov	r3, r2
 8008354:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008356:	2300      	movs	r3, #0
 8008358:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800835a:	2300      	movs	r3, #0
 800835c:	75fb      	strb	r3, [r7, #23]
 800835e:	e027      	b.n	80083b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	0f1b      	lsrs	r3, r3, #28
 8008364:	2b09      	cmp	r3, #9
 8008366:	d80b      	bhi.n	8008380 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	0f1b      	lsrs	r3, r3, #28
 800836c:	b2da      	uxtb	r2, r3
 800836e:	7dfb      	ldrb	r3, [r7, #23]
 8008370:	005b      	lsls	r3, r3, #1
 8008372:	4619      	mov	r1, r3
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	440b      	add	r3, r1
 8008378:	3230      	adds	r2, #48	; 0x30
 800837a:	b2d2      	uxtb	r2, r2
 800837c:	701a      	strb	r2, [r3, #0]
 800837e:	e00a      	b.n	8008396 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	0f1b      	lsrs	r3, r3, #28
 8008384:	b2da      	uxtb	r2, r3
 8008386:	7dfb      	ldrb	r3, [r7, #23]
 8008388:	005b      	lsls	r3, r3, #1
 800838a:	4619      	mov	r1, r3
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	440b      	add	r3, r1
 8008390:	3237      	adds	r2, #55	; 0x37
 8008392:	b2d2      	uxtb	r2, r2
 8008394:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	011b      	lsls	r3, r3, #4
 800839a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800839c:	7dfb      	ldrb	r3, [r7, #23]
 800839e:	005b      	lsls	r3, r3, #1
 80083a0:	3301      	adds	r3, #1
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	4413      	add	r3, r2
 80083a6:	2200      	movs	r2, #0
 80083a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80083aa:	7dfb      	ldrb	r3, [r7, #23]
 80083ac:	3301      	adds	r3, #1
 80083ae:	75fb      	strb	r3, [r7, #23]
 80083b0:	7dfa      	ldrb	r2, [r7, #23]
 80083b2:	79fb      	ldrb	r3, [r7, #7]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d3d3      	bcc.n	8008360 <IntToUnicode+0x18>
  }
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	371c      	adds	r7, #28
 80083be:	46bd      	mov	sp, r7
 80083c0:	bc80      	pop	{r7}
 80083c2:	4770      	bx	lr

080083c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b088      	sub	sp, #32
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083cc:	f107 0310 	add.w	r3, r7, #16
 80083d0:	2200      	movs	r2, #0
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	605a      	str	r2, [r3, #4]
 80083d6:	609a      	str	r2, [r3, #8]
 80083d8:	60da      	str	r2, [r3, #12]
  if(pcdHandle->Instance==USB_OTG_FS)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80083e2:	d12c      	bne.n	800843e <HAL_PCD_MspInit+0x7a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083e4:	4b18      	ldr	r3, [pc, #96]	; (8008448 <HAL_PCD_MspInit+0x84>)
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	4a17      	ldr	r2, [pc, #92]	; (8008448 <HAL_PCD_MspInit+0x84>)
 80083ea:	f043 0304 	orr.w	r3, r3, #4
 80083ee:	6193      	str	r3, [r2, #24]
 80083f0:	4b15      	ldr	r3, [pc, #84]	; (8008448 <HAL_PCD_MspInit+0x84>)
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	f003 0304 	and.w	r3, r3, #4
 80083f8:	60fb      	str	r3, [r7, #12]
 80083fa:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80083fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008400:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008402:	2300      	movs	r3, #0
 8008404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008406:	2300      	movs	r3, #0
 8008408:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800840a:	f107 0310 	add.w	r3, r7, #16
 800840e:	4619      	mov	r1, r3
 8008410:	480e      	ldr	r0, [pc, #56]	; (800844c <HAL_PCD_MspInit+0x88>)
 8008412:	f7fa f867 	bl	80024e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008416:	4b0c      	ldr	r3, [pc, #48]	; (8008448 <HAL_PCD_MspInit+0x84>)
 8008418:	695b      	ldr	r3, [r3, #20]
 800841a:	4a0b      	ldr	r2, [pc, #44]	; (8008448 <HAL_PCD_MspInit+0x84>)
 800841c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008420:	6153      	str	r3, [r2, #20]
 8008422:	4b09      	ldr	r3, [pc, #36]	; (8008448 <HAL_PCD_MspInit+0x84>)
 8008424:	695b      	ldr	r3, [r3, #20]
 8008426:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800842a:	60bb      	str	r3, [r7, #8]
 800842c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800842e:	2200      	movs	r2, #0
 8008430:	2100      	movs	r1, #0
 8008432:	2043      	movs	r0, #67	; 0x43
 8008434:	f7fa f81f 	bl	8002476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008438:	2043      	movs	r0, #67	; 0x43
 800843a:	f7fa f838 	bl	80024ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800843e:	bf00      	nop
 8008440:	3720      	adds	r7, #32
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
 8008446:	bf00      	nop
 8008448:	40021000 	.word	0x40021000
 800844c:	40010800 	.word	0x40010800

08008450 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008464:	4619      	mov	r1, r3
 8008466:	4610      	mov	r0, r2
 8008468:	f7fe fd65 	bl	8006f36 <USBD_LL_SetupStage>
}
 800846c:	bf00      	nop
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	460b      	mov	r3, r1
 800847e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 8008486:	78fa      	ldrb	r2, [r7, #3]
 8008488:	6879      	ldr	r1, [r7, #4]
 800848a:	4613      	mov	r3, r2
 800848c:	00db      	lsls	r3, r3, #3
 800848e:	4413      	add	r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	440b      	add	r3, r1
 8008494:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	78fb      	ldrb	r3, [r7, #3]
 800849c:	4619      	mov	r1, r3
 800849e:	f7fe fd97 	bl	8006fd0 <USBD_LL_DataOutStage>
}
 80084a2:	bf00      	nop
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b082      	sub	sp, #8
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
 80084b2:	460b      	mov	r3, r1
 80084b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 80084bc:	78fa      	ldrb	r2, [r7, #3]
 80084be:	6879      	ldr	r1, [r7, #4]
 80084c0:	4613      	mov	r3, r2
 80084c2:	00db      	lsls	r3, r3, #3
 80084c4:	4413      	add	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	440b      	add	r3, r1
 80084ca:	3348      	adds	r3, #72	; 0x48
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	78fb      	ldrb	r3, [r7, #3]
 80084d0:	4619      	mov	r1, r3
 80084d2:	f7fe fdee 	bl	80070b2 <USBD_LL_DataInStage>
}
 80084d6:	bf00      	nop
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}

080084de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80084de:	b580      	push	{r7, lr}
 80084e0:	b082      	sub	sp, #8
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80084ec:	4618      	mov	r0, r3
 80084ee:	f7fe fefe 	bl	80072ee <USBD_LL_SOF>
}
 80084f2:	bf00      	nop
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008502:	2301      	movs	r3, #1
 8008504:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	2b02      	cmp	r3, #2
 800850c:	d001      	beq.n	8008512 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800850e:	f7f9 f859 	bl	80015c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008518:	7bfa      	ldrb	r2, [r7, #15]
 800851a:	4611      	mov	r1, r2
 800851c:	4618      	mov	r0, r3
 800851e:	f7fe feae 	bl	800727e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008528:	4618      	mov	r0, r3
 800852a:	f7fe fe67 	bl	80071fc <USBD_LL_Reset>
}
 800852e:	bf00      	nop
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
	...

08008538 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008546:	4618      	mov	r0, r3
 8008548:	f7fe fea8 	bl	800729c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	6812      	ldr	r2, [r2, #0]
 800855a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800855e:	f043 0301 	orr.w	r3, r3, #1
 8008562:	6013      	str	r3, [r2, #0]
  if (hpcd->Init.low_power_enable)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a1b      	ldr	r3, [r3, #32]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d005      	beq.n	8008578 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800856c:	4b04      	ldr	r3, [pc, #16]	; (8008580 <HAL_PCD_SuspendCallback+0x48>)
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	4a03      	ldr	r2, [pc, #12]	; (8008580 <HAL_PCD_SuspendCallback+0x48>)
 8008572:	f043 0306 	orr.w	r3, r3, #6
 8008576:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008578:	bf00      	nop
 800857a:	3708      	adds	r7, #8
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	e000ed00 	.word	0xe000ed00

08008584 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b082      	sub	sp, #8
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008592:	4618      	mov	r0, r3
 8008594:	f7fe fe96 	bl	80072c4 <USBD_LL_Resume>
}
 8008598:	bf00      	nop
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	460b      	mov	r3, r1
 80085aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80085b2:	78fa      	ldrb	r2, [r7, #3]
 80085b4:	4611      	mov	r1, r2
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7fe febf 	bl	800733a <USBD_LL_IsoOUTIncomplete>
}
 80085bc:	bf00      	nop
 80085be:	3708      	adds	r7, #8
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b082      	sub	sp, #8
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	460b      	mov	r3, r1
 80085ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80085d6:	78fa      	ldrb	r2, [r7, #3]
 80085d8:	4611      	mov	r1, r2
 80085da:	4618      	mov	r0, r3
 80085dc:	f7fe fea1 	bl	8007322 <USBD_LL_IsoINIncomplete>
}
 80085e0:	bf00      	nop
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7fe feab 	bl	8007352 <USBD_LL_DevConnected>
}
 80085fc:	bf00      	nop
 80085fe:	3708      	adds	r7, #8
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008612:	4618      	mov	r0, r3
 8008614:	f7fe fea7 	bl	8007366 <USBD_LL_DevDisconnected>
}
 8008618:	bf00      	nop
 800861a:	3708      	adds	r7, #8
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d133      	bne.n	8008698 <USBD_LL_Init+0x78>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008630:	4a1c      	ldr	r2, [pc, #112]	; (80086a4 <USBD_LL_Init+0x84>)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a1a      	ldr	r2, [pc, #104]	; (80086a4 <USBD_LL_Init+0x84>)
 800863c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008640:	4b18      	ldr	r3, [pc, #96]	; (80086a4 <USBD_LL_Init+0x84>)
 8008642:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008646:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008648:	4b16      	ldr	r3, [pc, #88]	; (80086a4 <USBD_LL_Init+0x84>)
 800864a:	2204      	movs	r2, #4
 800864c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800864e:	4b15      	ldr	r3, [pc, #84]	; (80086a4 <USBD_LL_Init+0x84>)
 8008650:	2202      	movs	r2, #2
 8008652:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008654:	4b13      	ldr	r3, [pc, #76]	; (80086a4 <USBD_LL_Init+0x84>)
 8008656:	2202      	movs	r2, #2
 8008658:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800865a:	4b12      	ldr	r3, [pc, #72]	; (80086a4 <USBD_LL_Init+0x84>)
 800865c:	2200      	movs	r2, #0
 800865e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008660:	4b10      	ldr	r3, [pc, #64]	; (80086a4 <USBD_LL_Init+0x84>)
 8008662:	2200      	movs	r2, #0
 8008664:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008666:	4b0f      	ldr	r3, [pc, #60]	; (80086a4 <USBD_LL_Init+0x84>)
 8008668:	2201      	movs	r2, #1
 800866a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800866c:	480d      	ldr	r0, [pc, #52]	; (80086a4 <USBD_LL_Init+0x84>)
 800866e:	f7fa f8ee 	bl	800284e <HAL_PCD_Init>
 8008672:	4603      	mov	r3, r0
 8008674:	2b00      	cmp	r3, #0
 8008676:	d001      	beq.n	800867c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8008678:	f7f8 ffa4 	bl	80015c4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800867c:	2180      	movs	r1, #128	; 0x80
 800867e:	4809      	ldr	r0, [pc, #36]	; (80086a4 <USBD_LL_Init+0x84>)
 8008680:	f7fb fa06 	bl	8003a90 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008684:	2240      	movs	r2, #64	; 0x40
 8008686:	2100      	movs	r1, #0
 8008688:	4806      	ldr	r0, [pc, #24]	; (80086a4 <USBD_LL_Init+0x84>)
 800868a:	f7fb f9bb 	bl	8003a04 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800868e:	2280      	movs	r2, #128	; 0x80
 8008690:	2101      	movs	r1, #1
 8008692:	4804      	ldr	r0, [pc, #16]	; (80086a4 <USBD_LL_Init+0x84>)
 8008694:	f7fb f9b6 	bl	8003a04 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	20001008 	.word	0x20001008

080086a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80086b0:	2300      	movs	r3, #0
 80086b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086b4:	2300      	movs	r3, #0
 80086b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80086be:	4618      	mov	r0, r3
 80086c0:	f7fa f9e2 	bl	8002a88 <HAL_PCD_Start>
 80086c4:	4603      	mov	r3, r0
 80086c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80086c8:	7bfb      	ldrb	r3, [r7, #15]
 80086ca:	4618      	mov	r0, r3
 80086cc:	f000 f944 	bl	8008958 <USBD_Get_USB_Status>
 80086d0:	4603      	mov	r3, r0
 80086d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b084      	sub	sp, #16
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	4608      	mov	r0, r1
 80086e8:	4611      	mov	r1, r2
 80086ea:	461a      	mov	r2, r3
 80086ec:	4603      	mov	r3, r0
 80086ee:	70fb      	strb	r3, [r7, #3]
 80086f0:	460b      	mov	r3, r1
 80086f2:	70bb      	strb	r3, [r7, #2]
 80086f4:	4613      	mov	r3, r2
 80086f6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80086f8:	2300      	movs	r3, #0
 80086fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086fc:	2300      	movs	r3, #0
 80086fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008706:	78bb      	ldrb	r3, [r7, #2]
 8008708:	883a      	ldrh	r2, [r7, #0]
 800870a:	78f9      	ldrb	r1, [r7, #3]
 800870c:	f7fa fe5b 	bl	80033c6 <HAL_PCD_EP_Open>
 8008710:	4603      	mov	r3, r0
 8008712:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008714:	7bfb      	ldrb	r3, [r7, #15]
 8008716:	4618      	mov	r0, r3
 8008718:	f000 f91e 	bl	8008958 <USBD_Get_USB_Status>
 800871c:	4603      	mov	r3, r0
 800871e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008720:	7bbb      	ldrb	r3, [r7, #14]
}
 8008722:	4618      	mov	r0, r3
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b084      	sub	sp, #16
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	460b      	mov	r3, r1
 8008734:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008736:	2300      	movs	r3, #0
 8008738:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800873a:	2300      	movs	r3, #0
 800873c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	4611      	mov	r1, r2
 8008748:	4618      	mov	r0, r3
 800874a:	f7fa fea4 	bl	8003496 <HAL_PCD_EP_Close>
 800874e:	4603      	mov	r3, r0
 8008750:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008752:	7bfb      	ldrb	r3, [r7, #15]
 8008754:	4618      	mov	r0, r3
 8008756:	f000 f8ff 	bl	8008958 <USBD_Get_USB_Status>
 800875a:	4603      	mov	r3, r0
 800875c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800875e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008760:	4618      	mov	r0, r3
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	460b      	mov	r3, r1
 8008772:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008774:	2300      	movs	r3, #0
 8008776:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008778:	2300      	movs	r3, #0
 800877a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008782:	78fa      	ldrb	r2, [r7, #3]
 8008784:	4611      	mov	r1, r2
 8008786:	4618      	mov	r0, r3
 8008788:	f7fa ff49 	bl	800361e <HAL_PCD_EP_SetStall>
 800878c:	4603      	mov	r3, r0
 800878e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008790:	7bfb      	ldrb	r3, [r7, #15]
 8008792:	4618      	mov	r0, r3
 8008794:	f000 f8e0 	bl	8008958 <USBD_Get_USB_Status>
 8008798:	4603      	mov	r3, r0
 800879a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800879c:	7bbb      	ldrb	r3, [r7, #14]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b084      	sub	sp, #16
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
 80087ae:	460b      	mov	r3, r1
 80087b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087b2:	2300      	movs	r3, #0
 80087b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087b6:	2300      	movs	r3, #0
 80087b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80087c0:	78fa      	ldrb	r2, [r7, #3]
 80087c2:	4611      	mov	r1, r2
 80087c4:	4618      	mov	r0, r3
 80087c6:	f7fa ff8c 	bl	80036e2 <HAL_PCD_EP_ClrStall>
 80087ca:	4603      	mov	r3, r0
 80087cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80087ce:	7bfb      	ldrb	r3, [r7, #15]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f000 f8c1 	bl	8008958 <USBD_Get_USB_Status>
 80087d6:	4603      	mov	r3, r0
 80087d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087da:	7bbb      	ldrb	r3, [r7, #14]
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b085      	sub	sp, #20
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	460b      	mov	r3, r1
 80087ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80087f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80087f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	da0b      	bge.n	8008818 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008800:	78fb      	ldrb	r3, [r7, #3]
 8008802:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008806:	68f9      	ldr	r1, [r7, #12]
 8008808:	4613      	mov	r3, r2
 800880a:	00db      	lsls	r3, r3, #3
 800880c:	4413      	add	r3, r2
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	440b      	add	r3, r1
 8008812:	333e      	adds	r3, #62	; 0x3e
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	e00b      	b.n	8008830 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008818:	78fb      	ldrb	r3, [r7, #3]
 800881a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800881e:	68f9      	ldr	r1, [r7, #12]
 8008820:	4613      	mov	r3, r2
 8008822:	00db      	lsls	r3, r3, #3
 8008824:	4413      	add	r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	440b      	add	r3, r1
 800882a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800882e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008830:	4618      	mov	r0, r3
 8008832:	3714      	adds	r7, #20
 8008834:	46bd      	mov	sp, r7
 8008836:	bc80      	pop	{r7}
 8008838:	4770      	bx	lr

0800883a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b084      	sub	sp, #16
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
 8008842:	460b      	mov	r3, r1
 8008844:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008846:	2300      	movs	r3, #0
 8008848:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800884a:	2300      	movs	r3, #0
 800884c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008854:	78fa      	ldrb	r2, [r7, #3]
 8008856:	4611      	mov	r1, r2
 8008858:	4618      	mov	r0, r3
 800885a:	f7fa fd8f 	bl	800337c <HAL_PCD_SetAddress>
 800885e:	4603      	mov	r3, r0
 8008860:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008862:	7bfb      	ldrb	r3, [r7, #15]
 8008864:	4618      	mov	r0, r3
 8008866:	f000 f877 	bl	8008958 <USBD_Get_USB_Status>
 800886a:	4603      	mov	r3, r0
 800886c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800886e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008870:	4618      	mov	r0, r3
 8008872:	3710      	adds	r7, #16
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b086      	sub	sp, #24
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	607a      	str	r2, [r7, #4]
 8008882:	461a      	mov	r2, r3
 8008884:	460b      	mov	r3, r1
 8008886:	72fb      	strb	r3, [r7, #11]
 8008888:	4613      	mov	r3, r2
 800888a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800888c:	2300      	movs	r3, #0
 800888e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008890:	2300      	movs	r3, #0
 8008892:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800889a:	893b      	ldrh	r3, [r7, #8]
 800889c:	7af9      	ldrb	r1, [r7, #11]
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	f7fa fe8c 	bl	80035bc <HAL_PCD_EP_Transmit>
 80088a4:	4603      	mov	r3, r0
 80088a6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088a8:	7dfb      	ldrb	r3, [r7, #23]
 80088aa:	4618      	mov	r0, r3
 80088ac:	f000 f854 	bl	8008958 <USBD_Get_USB_Status>
 80088b0:	4603      	mov	r3, r0
 80088b2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80088b4:	7dbb      	ldrb	r3, [r7, #22]
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3718      	adds	r7, #24
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b086      	sub	sp, #24
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	60f8      	str	r0, [r7, #12]
 80088c6:	607a      	str	r2, [r7, #4]
 80088c8:	461a      	mov	r2, r3
 80088ca:	460b      	mov	r3, r1
 80088cc:	72fb      	strb	r3, [r7, #11]
 80088ce:	4613      	mov	r3, r2
 80088d0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088d2:	2300      	movs	r3, #0
 80088d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088d6:	2300      	movs	r3, #0
 80088d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80088e0:	893b      	ldrh	r3, [r7, #8]
 80088e2:	7af9      	ldrb	r1, [r7, #11]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	f7fa fe20 	bl	800352a <HAL_PCD_EP_Receive>
 80088ea:	4603      	mov	r3, r0
 80088ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088ee:	7dfb      	ldrb	r3, [r7, #23]
 80088f0:	4618      	mov	r0, r3
 80088f2:	f000 f831 	bl	8008958 <USBD_Get_USB_Status>
 80088f6:	4603      	mov	r3, r0
 80088f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80088fa:	7dbb      	ldrb	r3, [r7, #22]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	460b      	mov	r3, r1
 800890e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008916:	78fa      	ldrb	r2, [r7, #3]
 8008918:	4611      	mov	r1, r2
 800891a:	4618      	mov	r0, r3
 800891c:	f7fa fe37 	bl	800358e <HAL_PCD_EP_GetRxCount>
 8008920:	4603      	mov	r3, r0
}
 8008922:	4618      	mov	r0, r3
 8008924:	3708      	adds	r7, #8
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
	...

0800892c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008934:	4b02      	ldr	r3, [pc, #8]	; (8008940 <USBD_static_malloc+0x14>)
}
 8008936:	4618      	mov	r0, r3
 8008938:	370c      	adds	r7, #12
 800893a:	46bd      	mov	sp, r7
 800893c:	bc80      	pop	{r7}
 800893e:	4770      	bx	lr
 8008940:	2000150c 	.word	0x2000150c

08008944 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]

}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	bc80      	pop	{r7}
 8008954:	4770      	bx	lr
	...

08008958 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008958:	b480      	push	{r7}
 800895a:	b085      	sub	sp, #20
 800895c:	af00      	add	r7, sp, #0
 800895e:	4603      	mov	r3, r0
 8008960:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008966:	79fb      	ldrb	r3, [r7, #7]
 8008968:	2b03      	cmp	r3, #3
 800896a:	d817      	bhi.n	800899c <USBD_Get_USB_Status+0x44>
 800896c:	a201      	add	r2, pc, #4	; (adr r2, 8008974 <USBD_Get_USB_Status+0x1c>)
 800896e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008972:	bf00      	nop
 8008974:	08008985 	.word	0x08008985
 8008978:	0800898b 	.word	0x0800898b
 800897c:	08008991 	.word	0x08008991
 8008980:	08008997 	.word	0x08008997
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	73fb      	strb	r3, [r7, #15]
    break;
 8008988:	e00b      	b.n	80089a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800898a:	2302      	movs	r3, #2
 800898c:	73fb      	strb	r3, [r7, #15]
    break;
 800898e:	e008      	b.n	80089a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008990:	2301      	movs	r3, #1
 8008992:	73fb      	strb	r3, [r7, #15]
    break;
 8008994:	e005      	b.n	80089a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008996:	2302      	movs	r3, #2
 8008998:	73fb      	strb	r3, [r7, #15]
    break;
 800899a:	e002      	b.n	80089a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800899c:	2302      	movs	r3, #2
 800899e:	73fb      	strb	r3, [r7, #15]
    break;
 80089a0:	bf00      	nop
  }
  return usb_status;
 80089a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bc80      	pop	{r7}
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop

080089b0 <malloc>:
 80089b0:	4b02      	ldr	r3, [pc, #8]	; (80089bc <malloc+0xc>)
 80089b2:	4601      	mov	r1, r0
 80089b4:	6818      	ldr	r0, [r3, #0]
 80089b6:	f000 b82b 	b.w	8008a10 <_malloc_r>
 80089ba:	bf00      	nop
 80089bc:	200001c8 	.word	0x200001c8

080089c0 <free>:
 80089c0:	4b02      	ldr	r3, [pc, #8]	; (80089cc <free+0xc>)
 80089c2:	4601      	mov	r1, r0
 80089c4:	6818      	ldr	r0, [r3, #0]
 80089c6:	f000 b935 	b.w	8008c34 <_free_r>
 80089ca:	bf00      	nop
 80089cc:	200001c8 	.word	0x200001c8

080089d0 <sbrk_aligned>:
 80089d0:	b570      	push	{r4, r5, r6, lr}
 80089d2:	4e0e      	ldr	r6, [pc, #56]	; (8008a0c <sbrk_aligned+0x3c>)
 80089d4:	460c      	mov	r4, r1
 80089d6:	6831      	ldr	r1, [r6, #0]
 80089d8:	4605      	mov	r5, r0
 80089da:	b911      	cbnz	r1, 80089e2 <sbrk_aligned+0x12>
 80089dc:	f000 f8e0 	bl	8008ba0 <_sbrk_r>
 80089e0:	6030      	str	r0, [r6, #0]
 80089e2:	4621      	mov	r1, r4
 80089e4:	4628      	mov	r0, r5
 80089e6:	f000 f8db 	bl	8008ba0 <_sbrk_r>
 80089ea:	1c43      	adds	r3, r0, #1
 80089ec:	d00a      	beq.n	8008a04 <sbrk_aligned+0x34>
 80089ee:	1cc4      	adds	r4, r0, #3
 80089f0:	f024 0403 	bic.w	r4, r4, #3
 80089f4:	42a0      	cmp	r0, r4
 80089f6:	d007      	beq.n	8008a08 <sbrk_aligned+0x38>
 80089f8:	1a21      	subs	r1, r4, r0
 80089fa:	4628      	mov	r0, r5
 80089fc:	f000 f8d0 	bl	8008ba0 <_sbrk_r>
 8008a00:	3001      	adds	r0, #1
 8008a02:	d101      	bne.n	8008a08 <sbrk_aligned+0x38>
 8008a04:	f04f 34ff 	mov.w	r4, #4294967295
 8008a08:	4620      	mov	r0, r4
 8008a0a:	bd70      	pop	{r4, r5, r6, pc}
 8008a0c:	20001730 	.word	0x20001730

08008a10 <_malloc_r>:
 8008a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a14:	1ccd      	adds	r5, r1, #3
 8008a16:	f025 0503 	bic.w	r5, r5, #3
 8008a1a:	3508      	adds	r5, #8
 8008a1c:	2d0c      	cmp	r5, #12
 8008a1e:	bf38      	it	cc
 8008a20:	250c      	movcc	r5, #12
 8008a22:	2d00      	cmp	r5, #0
 8008a24:	4607      	mov	r7, r0
 8008a26:	db01      	blt.n	8008a2c <_malloc_r+0x1c>
 8008a28:	42a9      	cmp	r1, r5
 8008a2a:	d905      	bls.n	8008a38 <_malloc_r+0x28>
 8008a2c:	230c      	movs	r3, #12
 8008a2e:	2600      	movs	r6, #0
 8008a30:	603b      	str	r3, [r7, #0]
 8008a32:	4630      	mov	r0, r6
 8008a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a38:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008b0c <_malloc_r+0xfc>
 8008a3c:	f000 f868 	bl	8008b10 <__malloc_lock>
 8008a40:	f8d8 3000 	ldr.w	r3, [r8]
 8008a44:	461c      	mov	r4, r3
 8008a46:	bb5c      	cbnz	r4, 8008aa0 <_malloc_r+0x90>
 8008a48:	4629      	mov	r1, r5
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f7ff ffc0 	bl	80089d0 <sbrk_aligned>
 8008a50:	1c43      	adds	r3, r0, #1
 8008a52:	4604      	mov	r4, r0
 8008a54:	d155      	bne.n	8008b02 <_malloc_r+0xf2>
 8008a56:	f8d8 4000 	ldr.w	r4, [r8]
 8008a5a:	4626      	mov	r6, r4
 8008a5c:	2e00      	cmp	r6, #0
 8008a5e:	d145      	bne.n	8008aec <_malloc_r+0xdc>
 8008a60:	2c00      	cmp	r4, #0
 8008a62:	d048      	beq.n	8008af6 <_malloc_r+0xe6>
 8008a64:	6823      	ldr	r3, [r4, #0]
 8008a66:	4631      	mov	r1, r6
 8008a68:	4638      	mov	r0, r7
 8008a6a:	eb04 0903 	add.w	r9, r4, r3
 8008a6e:	f000 f897 	bl	8008ba0 <_sbrk_r>
 8008a72:	4581      	cmp	r9, r0
 8008a74:	d13f      	bne.n	8008af6 <_malloc_r+0xe6>
 8008a76:	6821      	ldr	r1, [r4, #0]
 8008a78:	4638      	mov	r0, r7
 8008a7a:	1a6d      	subs	r5, r5, r1
 8008a7c:	4629      	mov	r1, r5
 8008a7e:	f7ff ffa7 	bl	80089d0 <sbrk_aligned>
 8008a82:	3001      	adds	r0, #1
 8008a84:	d037      	beq.n	8008af6 <_malloc_r+0xe6>
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	442b      	add	r3, r5
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	f8d8 3000 	ldr.w	r3, [r8]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d038      	beq.n	8008b06 <_malloc_r+0xf6>
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	42a2      	cmp	r2, r4
 8008a98:	d12b      	bne.n	8008af2 <_malloc_r+0xe2>
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	605a      	str	r2, [r3, #4]
 8008a9e:	e00f      	b.n	8008ac0 <_malloc_r+0xb0>
 8008aa0:	6822      	ldr	r2, [r4, #0]
 8008aa2:	1b52      	subs	r2, r2, r5
 8008aa4:	d41f      	bmi.n	8008ae6 <_malloc_r+0xd6>
 8008aa6:	2a0b      	cmp	r2, #11
 8008aa8:	d917      	bls.n	8008ada <_malloc_r+0xca>
 8008aaa:	1961      	adds	r1, r4, r5
 8008aac:	42a3      	cmp	r3, r4
 8008aae:	6025      	str	r5, [r4, #0]
 8008ab0:	bf18      	it	ne
 8008ab2:	6059      	strne	r1, [r3, #4]
 8008ab4:	6863      	ldr	r3, [r4, #4]
 8008ab6:	bf08      	it	eq
 8008ab8:	f8c8 1000 	streq.w	r1, [r8]
 8008abc:	5162      	str	r2, [r4, r5]
 8008abe:	604b      	str	r3, [r1, #4]
 8008ac0:	4638      	mov	r0, r7
 8008ac2:	f104 060b 	add.w	r6, r4, #11
 8008ac6:	f000 f829 	bl	8008b1c <__malloc_unlock>
 8008aca:	f026 0607 	bic.w	r6, r6, #7
 8008ace:	1d23      	adds	r3, r4, #4
 8008ad0:	1af2      	subs	r2, r6, r3
 8008ad2:	d0ae      	beq.n	8008a32 <_malloc_r+0x22>
 8008ad4:	1b9b      	subs	r3, r3, r6
 8008ad6:	50a3      	str	r3, [r4, r2]
 8008ad8:	e7ab      	b.n	8008a32 <_malloc_r+0x22>
 8008ada:	42a3      	cmp	r3, r4
 8008adc:	6862      	ldr	r2, [r4, #4]
 8008ade:	d1dd      	bne.n	8008a9c <_malloc_r+0x8c>
 8008ae0:	f8c8 2000 	str.w	r2, [r8]
 8008ae4:	e7ec      	b.n	8008ac0 <_malloc_r+0xb0>
 8008ae6:	4623      	mov	r3, r4
 8008ae8:	6864      	ldr	r4, [r4, #4]
 8008aea:	e7ac      	b.n	8008a46 <_malloc_r+0x36>
 8008aec:	4634      	mov	r4, r6
 8008aee:	6876      	ldr	r6, [r6, #4]
 8008af0:	e7b4      	b.n	8008a5c <_malloc_r+0x4c>
 8008af2:	4613      	mov	r3, r2
 8008af4:	e7cc      	b.n	8008a90 <_malloc_r+0x80>
 8008af6:	230c      	movs	r3, #12
 8008af8:	4638      	mov	r0, r7
 8008afa:	603b      	str	r3, [r7, #0]
 8008afc:	f000 f80e 	bl	8008b1c <__malloc_unlock>
 8008b00:	e797      	b.n	8008a32 <_malloc_r+0x22>
 8008b02:	6025      	str	r5, [r4, #0]
 8008b04:	e7dc      	b.n	8008ac0 <_malloc_r+0xb0>
 8008b06:	605b      	str	r3, [r3, #4]
 8008b08:	deff      	udf	#255	; 0xff
 8008b0a:	bf00      	nop
 8008b0c:	2000172c 	.word	0x2000172c

08008b10 <__malloc_lock>:
 8008b10:	4801      	ldr	r0, [pc, #4]	; (8008b18 <__malloc_lock+0x8>)
 8008b12:	f000 b87f 	b.w	8008c14 <__retarget_lock_acquire_recursive>
 8008b16:	bf00      	nop
 8008b18:	20001870 	.word	0x20001870

08008b1c <__malloc_unlock>:
 8008b1c:	4801      	ldr	r0, [pc, #4]	; (8008b24 <__malloc_unlock+0x8>)
 8008b1e:	f000 b87a 	b.w	8008c16 <__retarget_lock_release_recursive>
 8008b22:	bf00      	nop
 8008b24:	20001870 	.word	0x20001870

08008b28 <siprintf>:
 8008b28:	b40e      	push	{r1, r2, r3}
 8008b2a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b2e:	b500      	push	{lr}
 8008b30:	b09c      	sub	sp, #112	; 0x70
 8008b32:	ab1d      	add	r3, sp, #116	; 0x74
 8008b34:	9002      	str	r0, [sp, #8]
 8008b36:	9006      	str	r0, [sp, #24]
 8008b38:	9107      	str	r1, [sp, #28]
 8008b3a:	9104      	str	r1, [sp, #16]
 8008b3c:	4808      	ldr	r0, [pc, #32]	; (8008b60 <siprintf+0x38>)
 8008b3e:	4909      	ldr	r1, [pc, #36]	; (8008b64 <siprintf+0x3c>)
 8008b40:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b44:	9105      	str	r1, [sp, #20]
 8008b46:	6800      	ldr	r0, [r0, #0]
 8008b48:	a902      	add	r1, sp, #8
 8008b4a:	9301      	str	r3, [sp, #4]
 8008b4c:	f000 f914 	bl	8008d78 <_svfiprintf_r>
 8008b50:	2200      	movs	r2, #0
 8008b52:	9b02      	ldr	r3, [sp, #8]
 8008b54:	701a      	strb	r2, [r3, #0]
 8008b56:	b01c      	add	sp, #112	; 0x70
 8008b58:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b5c:	b003      	add	sp, #12
 8008b5e:	4770      	bx	lr
 8008b60:	200001c8 	.word	0x200001c8
 8008b64:	ffff0208 	.word	0xffff0208

08008b68 <memset>:
 8008b68:	4603      	mov	r3, r0
 8008b6a:	4402      	add	r2, r0
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d100      	bne.n	8008b72 <memset+0xa>
 8008b70:	4770      	bx	lr
 8008b72:	f803 1b01 	strb.w	r1, [r3], #1
 8008b76:	e7f9      	b.n	8008b6c <memset+0x4>

08008b78 <strncat>:
 8008b78:	b530      	push	{r4, r5, lr}
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	7825      	ldrb	r5, [r4, #0]
 8008b7e:	4623      	mov	r3, r4
 8008b80:	3401      	adds	r4, #1
 8008b82:	2d00      	cmp	r5, #0
 8008b84:	d1fa      	bne.n	8008b7c <strncat+0x4>
 8008b86:	3a01      	subs	r2, #1
 8008b88:	d304      	bcc.n	8008b94 <strncat+0x1c>
 8008b8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b8e:	f803 4b01 	strb.w	r4, [r3], #1
 8008b92:	b904      	cbnz	r4, 8008b96 <strncat+0x1e>
 8008b94:	bd30      	pop	{r4, r5, pc}
 8008b96:	2a00      	cmp	r2, #0
 8008b98:	d1f5      	bne.n	8008b86 <strncat+0xe>
 8008b9a:	701a      	strb	r2, [r3, #0]
 8008b9c:	e7f3      	b.n	8008b86 <strncat+0xe>
	...

08008ba0 <_sbrk_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	4d05      	ldr	r5, [pc, #20]	; (8008bbc <_sbrk_r+0x1c>)
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	602b      	str	r3, [r5, #0]
 8008bac:	f7f8 fe0c 	bl	80017c8 <_sbrk>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d102      	bne.n	8008bba <_sbrk_r+0x1a>
 8008bb4:	682b      	ldr	r3, [r5, #0]
 8008bb6:	b103      	cbz	r3, 8008bba <_sbrk_r+0x1a>
 8008bb8:	6023      	str	r3, [r4, #0]
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	2000186c 	.word	0x2000186c

08008bc0 <__errno>:
 8008bc0:	4b01      	ldr	r3, [pc, #4]	; (8008bc8 <__errno+0x8>)
 8008bc2:	6818      	ldr	r0, [r3, #0]
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	200001c8 	.word	0x200001c8

08008bcc <__libc_init_array>:
 8008bcc:	b570      	push	{r4, r5, r6, lr}
 8008bce:	2600      	movs	r6, #0
 8008bd0:	4d0c      	ldr	r5, [pc, #48]	; (8008c04 <__libc_init_array+0x38>)
 8008bd2:	4c0d      	ldr	r4, [pc, #52]	; (8008c08 <__libc_init_array+0x3c>)
 8008bd4:	1b64      	subs	r4, r4, r5
 8008bd6:	10a4      	asrs	r4, r4, #2
 8008bd8:	42a6      	cmp	r6, r4
 8008bda:	d109      	bne.n	8008bf0 <__libc_init_array+0x24>
 8008bdc:	f000 fbbe 	bl	800935c <_init>
 8008be0:	2600      	movs	r6, #0
 8008be2:	4d0a      	ldr	r5, [pc, #40]	; (8008c0c <__libc_init_array+0x40>)
 8008be4:	4c0a      	ldr	r4, [pc, #40]	; (8008c10 <__libc_init_array+0x44>)
 8008be6:	1b64      	subs	r4, r4, r5
 8008be8:	10a4      	asrs	r4, r4, #2
 8008bea:	42a6      	cmp	r6, r4
 8008bec:	d105      	bne.n	8008bfa <__libc_init_array+0x2e>
 8008bee:	bd70      	pop	{r4, r5, r6, pc}
 8008bf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bf4:	4798      	blx	r3
 8008bf6:	3601      	adds	r6, #1
 8008bf8:	e7ee      	b.n	8008bd8 <__libc_init_array+0xc>
 8008bfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bfe:	4798      	blx	r3
 8008c00:	3601      	adds	r6, #1
 8008c02:	e7f2      	b.n	8008bea <__libc_init_array+0x1e>
 8008c04:	0800983c 	.word	0x0800983c
 8008c08:	0800983c 	.word	0x0800983c
 8008c0c:	0800983c 	.word	0x0800983c
 8008c10:	08009840 	.word	0x08009840

08008c14 <__retarget_lock_acquire_recursive>:
 8008c14:	4770      	bx	lr

08008c16 <__retarget_lock_release_recursive>:
 8008c16:	4770      	bx	lr

08008c18 <memcpy>:
 8008c18:	440a      	add	r2, r1
 8008c1a:	4291      	cmp	r1, r2
 8008c1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c20:	d100      	bne.n	8008c24 <memcpy+0xc>
 8008c22:	4770      	bx	lr
 8008c24:	b510      	push	{r4, lr}
 8008c26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c2a:	4291      	cmp	r1, r2
 8008c2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c30:	d1f9      	bne.n	8008c26 <memcpy+0xe>
 8008c32:	bd10      	pop	{r4, pc}

08008c34 <_free_r>:
 8008c34:	b538      	push	{r3, r4, r5, lr}
 8008c36:	4605      	mov	r5, r0
 8008c38:	2900      	cmp	r1, #0
 8008c3a:	d040      	beq.n	8008cbe <_free_r+0x8a>
 8008c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c40:	1f0c      	subs	r4, r1, #4
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	bfb8      	it	lt
 8008c46:	18e4      	addlt	r4, r4, r3
 8008c48:	f7ff ff62 	bl	8008b10 <__malloc_lock>
 8008c4c:	4a1c      	ldr	r2, [pc, #112]	; (8008cc0 <_free_r+0x8c>)
 8008c4e:	6813      	ldr	r3, [r2, #0]
 8008c50:	b933      	cbnz	r3, 8008c60 <_free_r+0x2c>
 8008c52:	6063      	str	r3, [r4, #4]
 8008c54:	6014      	str	r4, [r2, #0]
 8008c56:	4628      	mov	r0, r5
 8008c58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c5c:	f7ff bf5e 	b.w	8008b1c <__malloc_unlock>
 8008c60:	42a3      	cmp	r3, r4
 8008c62:	d908      	bls.n	8008c76 <_free_r+0x42>
 8008c64:	6820      	ldr	r0, [r4, #0]
 8008c66:	1821      	adds	r1, r4, r0
 8008c68:	428b      	cmp	r3, r1
 8008c6a:	bf01      	itttt	eq
 8008c6c:	6819      	ldreq	r1, [r3, #0]
 8008c6e:	685b      	ldreq	r3, [r3, #4]
 8008c70:	1809      	addeq	r1, r1, r0
 8008c72:	6021      	streq	r1, [r4, #0]
 8008c74:	e7ed      	b.n	8008c52 <_free_r+0x1e>
 8008c76:	461a      	mov	r2, r3
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	b10b      	cbz	r3, 8008c80 <_free_r+0x4c>
 8008c7c:	42a3      	cmp	r3, r4
 8008c7e:	d9fa      	bls.n	8008c76 <_free_r+0x42>
 8008c80:	6811      	ldr	r1, [r2, #0]
 8008c82:	1850      	adds	r0, r2, r1
 8008c84:	42a0      	cmp	r0, r4
 8008c86:	d10b      	bne.n	8008ca0 <_free_r+0x6c>
 8008c88:	6820      	ldr	r0, [r4, #0]
 8008c8a:	4401      	add	r1, r0
 8008c8c:	1850      	adds	r0, r2, r1
 8008c8e:	4283      	cmp	r3, r0
 8008c90:	6011      	str	r1, [r2, #0]
 8008c92:	d1e0      	bne.n	8008c56 <_free_r+0x22>
 8008c94:	6818      	ldr	r0, [r3, #0]
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	4408      	add	r0, r1
 8008c9a:	6010      	str	r0, [r2, #0]
 8008c9c:	6053      	str	r3, [r2, #4]
 8008c9e:	e7da      	b.n	8008c56 <_free_r+0x22>
 8008ca0:	d902      	bls.n	8008ca8 <_free_r+0x74>
 8008ca2:	230c      	movs	r3, #12
 8008ca4:	602b      	str	r3, [r5, #0]
 8008ca6:	e7d6      	b.n	8008c56 <_free_r+0x22>
 8008ca8:	6820      	ldr	r0, [r4, #0]
 8008caa:	1821      	adds	r1, r4, r0
 8008cac:	428b      	cmp	r3, r1
 8008cae:	bf01      	itttt	eq
 8008cb0:	6819      	ldreq	r1, [r3, #0]
 8008cb2:	685b      	ldreq	r3, [r3, #4]
 8008cb4:	1809      	addeq	r1, r1, r0
 8008cb6:	6021      	streq	r1, [r4, #0]
 8008cb8:	6063      	str	r3, [r4, #4]
 8008cba:	6054      	str	r4, [r2, #4]
 8008cbc:	e7cb      	b.n	8008c56 <_free_r+0x22>
 8008cbe:	bd38      	pop	{r3, r4, r5, pc}
 8008cc0:	2000172c 	.word	0x2000172c

08008cc4 <__ssputs_r>:
 8008cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc8:	461f      	mov	r7, r3
 8008cca:	688e      	ldr	r6, [r1, #8]
 8008ccc:	4682      	mov	sl, r0
 8008cce:	42be      	cmp	r6, r7
 8008cd0:	460c      	mov	r4, r1
 8008cd2:	4690      	mov	r8, r2
 8008cd4:	680b      	ldr	r3, [r1, #0]
 8008cd6:	d82c      	bhi.n	8008d32 <__ssputs_r+0x6e>
 8008cd8:	898a      	ldrh	r2, [r1, #12]
 8008cda:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cde:	d026      	beq.n	8008d2e <__ssputs_r+0x6a>
 8008ce0:	6965      	ldr	r5, [r4, #20]
 8008ce2:	6909      	ldr	r1, [r1, #16]
 8008ce4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ce8:	eba3 0901 	sub.w	r9, r3, r1
 8008cec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cf0:	1c7b      	adds	r3, r7, #1
 8008cf2:	444b      	add	r3, r9
 8008cf4:	106d      	asrs	r5, r5, #1
 8008cf6:	429d      	cmp	r5, r3
 8008cf8:	bf38      	it	cc
 8008cfa:	461d      	movcc	r5, r3
 8008cfc:	0553      	lsls	r3, r2, #21
 8008cfe:	d527      	bpl.n	8008d50 <__ssputs_r+0x8c>
 8008d00:	4629      	mov	r1, r5
 8008d02:	f7ff fe85 	bl	8008a10 <_malloc_r>
 8008d06:	4606      	mov	r6, r0
 8008d08:	b360      	cbz	r0, 8008d64 <__ssputs_r+0xa0>
 8008d0a:	464a      	mov	r2, r9
 8008d0c:	6921      	ldr	r1, [r4, #16]
 8008d0e:	f7ff ff83 	bl	8008c18 <memcpy>
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d1c:	81a3      	strh	r3, [r4, #12]
 8008d1e:	6126      	str	r6, [r4, #16]
 8008d20:	444e      	add	r6, r9
 8008d22:	6026      	str	r6, [r4, #0]
 8008d24:	463e      	mov	r6, r7
 8008d26:	6165      	str	r5, [r4, #20]
 8008d28:	eba5 0509 	sub.w	r5, r5, r9
 8008d2c:	60a5      	str	r5, [r4, #8]
 8008d2e:	42be      	cmp	r6, r7
 8008d30:	d900      	bls.n	8008d34 <__ssputs_r+0x70>
 8008d32:	463e      	mov	r6, r7
 8008d34:	4632      	mov	r2, r6
 8008d36:	4641      	mov	r1, r8
 8008d38:	6820      	ldr	r0, [r4, #0]
 8008d3a:	f000 faaf 	bl	800929c <memmove>
 8008d3e:	2000      	movs	r0, #0
 8008d40:	68a3      	ldr	r3, [r4, #8]
 8008d42:	1b9b      	subs	r3, r3, r6
 8008d44:	60a3      	str	r3, [r4, #8]
 8008d46:	6823      	ldr	r3, [r4, #0]
 8008d48:	4433      	add	r3, r6
 8008d4a:	6023      	str	r3, [r4, #0]
 8008d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d50:	462a      	mov	r2, r5
 8008d52:	f000 facb 	bl	80092ec <_realloc_r>
 8008d56:	4606      	mov	r6, r0
 8008d58:	2800      	cmp	r0, #0
 8008d5a:	d1e0      	bne.n	8008d1e <__ssputs_r+0x5a>
 8008d5c:	4650      	mov	r0, sl
 8008d5e:	6921      	ldr	r1, [r4, #16]
 8008d60:	f7ff ff68 	bl	8008c34 <_free_r>
 8008d64:	230c      	movs	r3, #12
 8008d66:	f8ca 3000 	str.w	r3, [sl]
 8008d6a:	89a3      	ldrh	r3, [r4, #12]
 8008d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d74:	81a3      	strh	r3, [r4, #12]
 8008d76:	e7e9      	b.n	8008d4c <__ssputs_r+0x88>

08008d78 <_svfiprintf_r>:
 8008d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7c:	4698      	mov	r8, r3
 8008d7e:	898b      	ldrh	r3, [r1, #12]
 8008d80:	4607      	mov	r7, r0
 8008d82:	061b      	lsls	r3, r3, #24
 8008d84:	460d      	mov	r5, r1
 8008d86:	4614      	mov	r4, r2
 8008d88:	b09d      	sub	sp, #116	; 0x74
 8008d8a:	d50e      	bpl.n	8008daa <_svfiprintf_r+0x32>
 8008d8c:	690b      	ldr	r3, [r1, #16]
 8008d8e:	b963      	cbnz	r3, 8008daa <_svfiprintf_r+0x32>
 8008d90:	2140      	movs	r1, #64	; 0x40
 8008d92:	f7ff fe3d 	bl	8008a10 <_malloc_r>
 8008d96:	6028      	str	r0, [r5, #0]
 8008d98:	6128      	str	r0, [r5, #16]
 8008d9a:	b920      	cbnz	r0, 8008da6 <_svfiprintf_r+0x2e>
 8008d9c:	230c      	movs	r3, #12
 8008d9e:	603b      	str	r3, [r7, #0]
 8008da0:	f04f 30ff 	mov.w	r0, #4294967295
 8008da4:	e0d0      	b.n	8008f48 <_svfiprintf_r+0x1d0>
 8008da6:	2340      	movs	r3, #64	; 0x40
 8008da8:	616b      	str	r3, [r5, #20]
 8008daa:	2300      	movs	r3, #0
 8008dac:	9309      	str	r3, [sp, #36]	; 0x24
 8008dae:	2320      	movs	r3, #32
 8008db0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008db4:	2330      	movs	r3, #48	; 0x30
 8008db6:	f04f 0901 	mov.w	r9, #1
 8008dba:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dbe:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008f60 <_svfiprintf_r+0x1e8>
 8008dc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dc6:	4623      	mov	r3, r4
 8008dc8:	469a      	mov	sl, r3
 8008dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dce:	b10a      	cbz	r2, 8008dd4 <_svfiprintf_r+0x5c>
 8008dd0:	2a25      	cmp	r2, #37	; 0x25
 8008dd2:	d1f9      	bne.n	8008dc8 <_svfiprintf_r+0x50>
 8008dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8008dd8:	d00b      	beq.n	8008df2 <_svfiprintf_r+0x7a>
 8008dda:	465b      	mov	r3, fp
 8008ddc:	4622      	mov	r2, r4
 8008dde:	4629      	mov	r1, r5
 8008de0:	4638      	mov	r0, r7
 8008de2:	f7ff ff6f 	bl	8008cc4 <__ssputs_r>
 8008de6:	3001      	adds	r0, #1
 8008de8:	f000 80a9 	beq.w	8008f3e <_svfiprintf_r+0x1c6>
 8008dec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dee:	445a      	add	r2, fp
 8008df0:	9209      	str	r2, [sp, #36]	; 0x24
 8008df2:	f89a 3000 	ldrb.w	r3, [sl]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f000 80a1 	beq.w	8008f3e <_svfiprintf_r+0x1c6>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e06:	f10a 0a01 	add.w	sl, sl, #1
 8008e0a:	9304      	str	r3, [sp, #16]
 8008e0c:	9307      	str	r3, [sp, #28]
 8008e0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e12:	931a      	str	r3, [sp, #104]	; 0x68
 8008e14:	4654      	mov	r4, sl
 8008e16:	2205      	movs	r2, #5
 8008e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e1c:	4850      	ldr	r0, [pc, #320]	; (8008f60 <_svfiprintf_r+0x1e8>)
 8008e1e:	f000 fa57 	bl	80092d0 <memchr>
 8008e22:	9a04      	ldr	r2, [sp, #16]
 8008e24:	b9d8      	cbnz	r0, 8008e5e <_svfiprintf_r+0xe6>
 8008e26:	06d0      	lsls	r0, r2, #27
 8008e28:	bf44      	itt	mi
 8008e2a:	2320      	movmi	r3, #32
 8008e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e30:	0711      	lsls	r1, r2, #28
 8008e32:	bf44      	itt	mi
 8008e34:	232b      	movmi	r3, #43	; 0x2b
 8008e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e3e:	2b2a      	cmp	r3, #42	; 0x2a
 8008e40:	d015      	beq.n	8008e6e <_svfiprintf_r+0xf6>
 8008e42:	4654      	mov	r4, sl
 8008e44:	2000      	movs	r0, #0
 8008e46:	f04f 0c0a 	mov.w	ip, #10
 8008e4a:	9a07      	ldr	r2, [sp, #28]
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e52:	3b30      	subs	r3, #48	; 0x30
 8008e54:	2b09      	cmp	r3, #9
 8008e56:	d94d      	bls.n	8008ef4 <_svfiprintf_r+0x17c>
 8008e58:	b1b0      	cbz	r0, 8008e88 <_svfiprintf_r+0x110>
 8008e5a:	9207      	str	r2, [sp, #28]
 8008e5c:	e014      	b.n	8008e88 <_svfiprintf_r+0x110>
 8008e5e:	eba0 0308 	sub.w	r3, r0, r8
 8008e62:	fa09 f303 	lsl.w	r3, r9, r3
 8008e66:	4313      	orrs	r3, r2
 8008e68:	46a2      	mov	sl, r4
 8008e6a:	9304      	str	r3, [sp, #16]
 8008e6c:	e7d2      	b.n	8008e14 <_svfiprintf_r+0x9c>
 8008e6e:	9b03      	ldr	r3, [sp, #12]
 8008e70:	1d19      	adds	r1, r3, #4
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	9103      	str	r1, [sp, #12]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	bfbb      	ittet	lt
 8008e7a:	425b      	neglt	r3, r3
 8008e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8008e80:	9307      	strge	r3, [sp, #28]
 8008e82:	9307      	strlt	r3, [sp, #28]
 8008e84:	bfb8      	it	lt
 8008e86:	9204      	strlt	r2, [sp, #16]
 8008e88:	7823      	ldrb	r3, [r4, #0]
 8008e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8008e8c:	d10c      	bne.n	8008ea8 <_svfiprintf_r+0x130>
 8008e8e:	7863      	ldrb	r3, [r4, #1]
 8008e90:	2b2a      	cmp	r3, #42	; 0x2a
 8008e92:	d134      	bne.n	8008efe <_svfiprintf_r+0x186>
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	3402      	adds	r4, #2
 8008e98:	1d1a      	adds	r2, r3, #4
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	9203      	str	r2, [sp, #12]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	bfb8      	it	lt
 8008ea2:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ea6:	9305      	str	r3, [sp, #20]
 8008ea8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008f64 <_svfiprintf_r+0x1ec>
 8008eac:	2203      	movs	r2, #3
 8008eae:	4650      	mov	r0, sl
 8008eb0:	7821      	ldrb	r1, [r4, #0]
 8008eb2:	f000 fa0d 	bl	80092d0 <memchr>
 8008eb6:	b138      	cbz	r0, 8008ec8 <_svfiprintf_r+0x150>
 8008eb8:	2240      	movs	r2, #64	; 0x40
 8008eba:	9b04      	ldr	r3, [sp, #16]
 8008ebc:	eba0 000a 	sub.w	r0, r0, sl
 8008ec0:	4082      	lsls	r2, r0
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	3401      	adds	r4, #1
 8008ec6:	9304      	str	r3, [sp, #16]
 8008ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ecc:	2206      	movs	r2, #6
 8008ece:	4826      	ldr	r0, [pc, #152]	; (8008f68 <_svfiprintf_r+0x1f0>)
 8008ed0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ed4:	f000 f9fc 	bl	80092d0 <memchr>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d038      	beq.n	8008f4e <_svfiprintf_r+0x1d6>
 8008edc:	4b23      	ldr	r3, [pc, #140]	; (8008f6c <_svfiprintf_r+0x1f4>)
 8008ede:	bb1b      	cbnz	r3, 8008f28 <_svfiprintf_r+0x1b0>
 8008ee0:	9b03      	ldr	r3, [sp, #12]
 8008ee2:	3307      	adds	r3, #7
 8008ee4:	f023 0307 	bic.w	r3, r3, #7
 8008ee8:	3308      	adds	r3, #8
 8008eea:	9303      	str	r3, [sp, #12]
 8008eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eee:	4433      	add	r3, r6
 8008ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ef2:	e768      	b.n	8008dc6 <_svfiprintf_r+0x4e>
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008efc:	e7a6      	b.n	8008e4c <_svfiprintf_r+0xd4>
 8008efe:	2300      	movs	r3, #0
 8008f00:	f04f 0c0a 	mov.w	ip, #10
 8008f04:	4619      	mov	r1, r3
 8008f06:	3401      	adds	r4, #1
 8008f08:	9305      	str	r3, [sp, #20]
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f10:	3a30      	subs	r2, #48	; 0x30
 8008f12:	2a09      	cmp	r2, #9
 8008f14:	d903      	bls.n	8008f1e <_svfiprintf_r+0x1a6>
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d0c6      	beq.n	8008ea8 <_svfiprintf_r+0x130>
 8008f1a:	9105      	str	r1, [sp, #20]
 8008f1c:	e7c4      	b.n	8008ea8 <_svfiprintf_r+0x130>
 8008f1e:	4604      	mov	r4, r0
 8008f20:	2301      	movs	r3, #1
 8008f22:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f26:	e7f0      	b.n	8008f0a <_svfiprintf_r+0x192>
 8008f28:	ab03      	add	r3, sp, #12
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	462a      	mov	r2, r5
 8008f2e:	4638      	mov	r0, r7
 8008f30:	4b0f      	ldr	r3, [pc, #60]	; (8008f70 <_svfiprintf_r+0x1f8>)
 8008f32:	a904      	add	r1, sp, #16
 8008f34:	f3af 8000 	nop.w
 8008f38:	1c42      	adds	r2, r0, #1
 8008f3a:	4606      	mov	r6, r0
 8008f3c:	d1d6      	bne.n	8008eec <_svfiprintf_r+0x174>
 8008f3e:	89ab      	ldrh	r3, [r5, #12]
 8008f40:	065b      	lsls	r3, r3, #25
 8008f42:	f53f af2d 	bmi.w	8008da0 <_svfiprintf_r+0x28>
 8008f46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f48:	b01d      	add	sp, #116	; 0x74
 8008f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4e:	ab03      	add	r3, sp, #12
 8008f50:	9300      	str	r3, [sp, #0]
 8008f52:	462a      	mov	r2, r5
 8008f54:	4638      	mov	r0, r7
 8008f56:	4b06      	ldr	r3, [pc, #24]	; (8008f70 <_svfiprintf_r+0x1f8>)
 8008f58:	a904      	add	r1, sp, #16
 8008f5a:	f000 f87d 	bl	8009058 <_printf_i>
 8008f5e:	e7eb      	b.n	8008f38 <_svfiprintf_r+0x1c0>
 8008f60:	08009800 	.word	0x08009800
 8008f64:	08009806 	.word	0x08009806
 8008f68:	0800980a 	.word	0x0800980a
 8008f6c:	00000000 	.word	0x00000000
 8008f70:	08008cc5 	.word	0x08008cc5

08008f74 <_printf_common>:
 8008f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f78:	4616      	mov	r6, r2
 8008f7a:	4699      	mov	r9, r3
 8008f7c:	688a      	ldr	r2, [r1, #8]
 8008f7e:	690b      	ldr	r3, [r1, #16]
 8008f80:	4607      	mov	r7, r0
 8008f82:	4293      	cmp	r3, r2
 8008f84:	bfb8      	it	lt
 8008f86:	4613      	movlt	r3, r2
 8008f88:	6033      	str	r3, [r6, #0]
 8008f8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f8e:	460c      	mov	r4, r1
 8008f90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f94:	b10a      	cbz	r2, 8008f9a <_printf_common+0x26>
 8008f96:	3301      	adds	r3, #1
 8008f98:	6033      	str	r3, [r6, #0]
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	0699      	lsls	r1, r3, #26
 8008f9e:	bf42      	ittt	mi
 8008fa0:	6833      	ldrmi	r3, [r6, #0]
 8008fa2:	3302      	addmi	r3, #2
 8008fa4:	6033      	strmi	r3, [r6, #0]
 8008fa6:	6825      	ldr	r5, [r4, #0]
 8008fa8:	f015 0506 	ands.w	r5, r5, #6
 8008fac:	d106      	bne.n	8008fbc <_printf_common+0x48>
 8008fae:	f104 0a19 	add.w	sl, r4, #25
 8008fb2:	68e3      	ldr	r3, [r4, #12]
 8008fb4:	6832      	ldr	r2, [r6, #0]
 8008fb6:	1a9b      	subs	r3, r3, r2
 8008fb8:	42ab      	cmp	r3, r5
 8008fba:	dc2b      	bgt.n	8009014 <_printf_common+0xa0>
 8008fbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008fc0:	1e13      	subs	r3, r2, #0
 8008fc2:	6822      	ldr	r2, [r4, #0]
 8008fc4:	bf18      	it	ne
 8008fc6:	2301      	movne	r3, #1
 8008fc8:	0692      	lsls	r2, r2, #26
 8008fca:	d430      	bmi.n	800902e <_printf_common+0xba>
 8008fcc:	4649      	mov	r1, r9
 8008fce:	4638      	mov	r0, r7
 8008fd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008fd4:	47c0      	blx	r8
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	d023      	beq.n	8009022 <_printf_common+0xae>
 8008fda:	6823      	ldr	r3, [r4, #0]
 8008fdc:	6922      	ldr	r2, [r4, #16]
 8008fde:	f003 0306 	and.w	r3, r3, #6
 8008fe2:	2b04      	cmp	r3, #4
 8008fe4:	bf14      	ite	ne
 8008fe6:	2500      	movne	r5, #0
 8008fe8:	6833      	ldreq	r3, [r6, #0]
 8008fea:	f04f 0600 	mov.w	r6, #0
 8008fee:	bf08      	it	eq
 8008ff0:	68e5      	ldreq	r5, [r4, #12]
 8008ff2:	f104 041a 	add.w	r4, r4, #26
 8008ff6:	bf08      	it	eq
 8008ff8:	1aed      	subeq	r5, r5, r3
 8008ffa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008ffe:	bf08      	it	eq
 8009000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009004:	4293      	cmp	r3, r2
 8009006:	bfc4      	itt	gt
 8009008:	1a9b      	subgt	r3, r3, r2
 800900a:	18ed      	addgt	r5, r5, r3
 800900c:	42b5      	cmp	r5, r6
 800900e:	d11a      	bne.n	8009046 <_printf_common+0xd2>
 8009010:	2000      	movs	r0, #0
 8009012:	e008      	b.n	8009026 <_printf_common+0xb2>
 8009014:	2301      	movs	r3, #1
 8009016:	4652      	mov	r2, sl
 8009018:	4649      	mov	r1, r9
 800901a:	4638      	mov	r0, r7
 800901c:	47c0      	blx	r8
 800901e:	3001      	adds	r0, #1
 8009020:	d103      	bne.n	800902a <_printf_common+0xb6>
 8009022:	f04f 30ff 	mov.w	r0, #4294967295
 8009026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800902a:	3501      	adds	r5, #1
 800902c:	e7c1      	b.n	8008fb2 <_printf_common+0x3e>
 800902e:	2030      	movs	r0, #48	; 0x30
 8009030:	18e1      	adds	r1, r4, r3
 8009032:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009036:	1c5a      	adds	r2, r3, #1
 8009038:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800903c:	4422      	add	r2, r4
 800903e:	3302      	adds	r3, #2
 8009040:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009044:	e7c2      	b.n	8008fcc <_printf_common+0x58>
 8009046:	2301      	movs	r3, #1
 8009048:	4622      	mov	r2, r4
 800904a:	4649      	mov	r1, r9
 800904c:	4638      	mov	r0, r7
 800904e:	47c0      	blx	r8
 8009050:	3001      	adds	r0, #1
 8009052:	d0e6      	beq.n	8009022 <_printf_common+0xae>
 8009054:	3601      	adds	r6, #1
 8009056:	e7d9      	b.n	800900c <_printf_common+0x98>

08009058 <_printf_i>:
 8009058:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800905c:	7e0f      	ldrb	r7, [r1, #24]
 800905e:	4691      	mov	r9, r2
 8009060:	2f78      	cmp	r7, #120	; 0x78
 8009062:	4680      	mov	r8, r0
 8009064:	460c      	mov	r4, r1
 8009066:	469a      	mov	sl, r3
 8009068:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800906a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800906e:	d807      	bhi.n	8009080 <_printf_i+0x28>
 8009070:	2f62      	cmp	r7, #98	; 0x62
 8009072:	d80a      	bhi.n	800908a <_printf_i+0x32>
 8009074:	2f00      	cmp	r7, #0
 8009076:	f000 80d5 	beq.w	8009224 <_printf_i+0x1cc>
 800907a:	2f58      	cmp	r7, #88	; 0x58
 800907c:	f000 80c1 	beq.w	8009202 <_printf_i+0x1aa>
 8009080:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009084:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009088:	e03a      	b.n	8009100 <_printf_i+0xa8>
 800908a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800908e:	2b15      	cmp	r3, #21
 8009090:	d8f6      	bhi.n	8009080 <_printf_i+0x28>
 8009092:	a101      	add	r1, pc, #4	; (adr r1, 8009098 <_printf_i+0x40>)
 8009094:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009098:	080090f1 	.word	0x080090f1
 800909c:	08009105 	.word	0x08009105
 80090a0:	08009081 	.word	0x08009081
 80090a4:	08009081 	.word	0x08009081
 80090a8:	08009081 	.word	0x08009081
 80090ac:	08009081 	.word	0x08009081
 80090b0:	08009105 	.word	0x08009105
 80090b4:	08009081 	.word	0x08009081
 80090b8:	08009081 	.word	0x08009081
 80090bc:	08009081 	.word	0x08009081
 80090c0:	08009081 	.word	0x08009081
 80090c4:	0800920b 	.word	0x0800920b
 80090c8:	08009131 	.word	0x08009131
 80090cc:	080091c5 	.word	0x080091c5
 80090d0:	08009081 	.word	0x08009081
 80090d4:	08009081 	.word	0x08009081
 80090d8:	0800922d 	.word	0x0800922d
 80090dc:	08009081 	.word	0x08009081
 80090e0:	08009131 	.word	0x08009131
 80090e4:	08009081 	.word	0x08009081
 80090e8:	08009081 	.word	0x08009081
 80090ec:	080091cd 	.word	0x080091cd
 80090f0:	682b      	ldr	r3, [r5, #0]
 80090f2:	1d1a      	adds	r2, r3, #4
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	602a      	str	r2, [r5, #0]
 80090f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009100:	2301      	movs	r3, #1
 8009102:	e0a0      	b.n	8009246 <_printf_i+0x1ee>
 8009104:	6820      	ldr	r0, [r4, #0]
 8009106:	682b      	ldr	r3, [r5, #0]
 8009108:	0607      	lsls	r7, r0, #24
 800910a:	f103 0104 	add.w	r1, r3, #4
 800910e:	6029      	str	r1, [r5, #0]
 8009110:	d501      	bpl.n	8009116 <_printf_i+0xbe>
 8009112:	681e      	ldr	r6, [r3, #0]
 8009114:	e003      	b.n	800911e <_printf_i+0xc6>
 8009116:	0646      	lsls	r6, r0, #25
 8009118:	d5fb      	bpl.n	8009112 <_printf_i+0xba>
 800911a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800911e:	2e00      	cmp	r6, #0
 8009120:	da03      	bge.n	800912a <_printf_i+0xd2>
 8009122:	232d      	movs	r3, #45	; 0x2d
 8009124:	4276      	negs	r6, r6
 8009126:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800912a:	230a      	movs	r3, #10
 800912c:	4859      	ldr	r0, [pc, #356]	; (8009294 <_printf_i+0x23c>)
 800912e:	e012      	b.n	8009156 <_printf_i+0xfe>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	6820      	ldr	r0, [r4, #0]
 8009134:	1d19      	adds	r1, r3, #4
 8009136:	6029      	str	r1, [r5, #0]
 8009138:	0605      	lsls	r5, r0, #24
 800913a:	d501      	bpl.n	8009140 <_printf_i+0xe8>
 800913c:	681e      	ldr	r6, [r3, #0]
 800913e:	e002      	b.n	8009146 <_printf_i+0xee>
 8009140:	0641      	lsls	r1, r0, #25
 8009142:	d5fb      	bpl.n	800913c <_printf_i+0xe4>
 8009144:	881e      	ldrh	r6, [r3, #0]
 8009146:	2f6f      	cmp	r7, #111	; 0x6f
 8009148:	bf0c      	ite	eq
 800914a:	2308      	moveq	r3, #8
 800914c:	230a      	movne	r3, #10
 800914e:	4851      	ldr	r0, [pc, #324]	; (8009294 <_printf_i+0x23c>)
 8009150:	2100      	movs	r1, #0
 8009152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009156:	6865      	ldr	r5, [r4, #4]
 8009158:	2d00      	cmp	r5, #0
 800915a:	bfa8      	it	ge
 800915c:	6821      	ldrge	r1, [r4, #0]
 800915e:	60a5      	str	r5, [r4, #8]
 8009160:	bfa4      	itt	ge
 8009162:	f021 0104 	bicge.w	r1, r1, #4
 8009166:	6021      	strge	r1, [r4, #0]
 8009168:	b90e      	cbnz	r6, 800916e <_printf_i+0x116>
 800916a:	2d00      	cmp	r5, #0
 800916c:	d04b      	beq.n	8009206 <_printf_i+0x1ae>
 800916e:	4615      	mov	r5, r2
 8009170:	fbb6 f1f3 	udiv	r1, r6, r3
 8009174:	fb03 6711 	mls	r7, r3, r1, r6
 8009178:	5dc7      	ldrb	r7, [r0, r7]
 800917a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800917e:	4637      	mov	r7, r6
 8009180:	42bb      	cmp	r3, r7
 8009182:	460e      	mov	r6, r1
 8009184:	d9f4      	bls.n	8009170 <_printf_i+0x118>
 8009186:	2b08      	cmp	r3, #8
 8009188:	d10b      	bne.n	80091a2 <_printf_i+0x14a>
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	07de      	lsls	r6, r3, #31
 800918e:	d508      	bpl.n	80091a2 <_printf_i+0x14a>
 8009190:	6923      	ldr	r3, [r4, #16]
 8009192:	6861      	ldr	r1, [r4, #4]
 8009194:	4299      	cmp	r1, r3
 8009196:	bfde      	ittt	le
 8009198:	2330      	movle	r3, #48	; 0x30
 800919a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800919e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80091a2:	1b52      	subs	r2, r2, r5
 80091a4:	6122      	str	r2, [r4, #16]
 80091a6:	464b      	mov	r3, r9
 80091a8:	4621      	mov	r1, r4
 80091aa:	4640      	mov	r0, r8
 80091ac:	f8cd a000 	str.w	sl, [sp]
 80091b0:	aa03      	add	r2, sp, #12
 80091b2:	f7ff fedf 	bl	8008f74 <_printf_common>
 80091b6:	3001      	adds	r0, #1
 80091b8:	d14a      	bne.n	8009250 <_printf_i+0x1f8>
 80091ba:	f04f 30ff 	mov.w	r0, #4294967295
 80091be:	b004      	add	sp, #16
 80091c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091c4:	6823      	ldr	r3, [r4, #0]
 80091c6:	f043 0320 	orr.w	r3, r3, #32
 80091ca:	6023      	str	r3, [r4, #0]
 80091cc:	2778      	movs	r7, #120	; 0x78
 80091ce:	4832      	ldr	r0, [pc, #200]	; (8009298 <_printf_i+0x240>)
 80091d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80091d4:	6823      	ldr	r3, [r4, #0]
 80091d6:	6829      	ldr	r1, [r5, #0]
 80091d8:	061f      	lsls	r7, r3, #24
 80091da:	f851 6b04 	ldr.w	r6, [r1], #4
 80091de:	d402      	bmi.n	80091e6 <_printf_i+0x18e>
 80091e0:	065f      	lsls	r7, r3, #25
 80091e2:	bf48      	it	mi
 80091e4:	b2b6      	uxthmi	r6, r6
 80091e6:	07df      	lsls	r7, r3, #31
 80091e8:	bf48      	it	mi
 80091ea:	f043 0320 	orrmi.w	r3, r3, #32
 80091ee:	6029      	str	r1, [r5, #0]
 80091f0:	bf48      	it	mi
 80091f2:	6023      	strmi	r3, [r4, #0]
 80091f4:	b91e      	cbnz	r6, 80091fe <_printf_i+0x1a6>
 80091f6:	6823      	ldr	r3, [r4, #0]
 80091f8:	f023 0320 	bic.w	r3, r3, #32
 80091fc:	6023      	str	r3, [r4, #0]
 80091fe:	2310      	movs	r3, #16
 8009200:	e7a6      	b.n	8009150 <_printf_i+0xf8>
 8009202:	4824      	ldr	r0, [pc, #144]	; (8009294 <_printf_i+0x23c>)
 8009204:	e7e4      	b.n	80091d0 <_printf_i+0x178>
 8009206:	4615      	mov	r5, r2
 8009208:	e7bd      	b.n	8009186 <_printf_i+0x12e>
 800920a:	682b      	ldr	r3, [r5, #0]
 800920c:	6826      	ldr	r6, [r4, #0]
 800920e:	1d18      	adds	r0, r3, #4
 8009210:	6961      	ldr	r1, [r4, #20]
 8009212:	6028      	str	r0, [r5, #0]
 8009214:	0635      	lsls	r5, r6, #24
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	d501      	bpl.n	800921e <_printf_i+0x1c6>
 800921a:	6019      	str	r1, [r3, #0]
 800921c:	e002      	b.n	8009224 <_printf_i+0x1cc>
 800921e:	0670      	lsls	r0, r6, #25
 8009220:	d5fb      	bpl.n	800921a <_printf_i+0x1c2>
 8009222:	8019      	strh	r1, [r3, #0]
 8009224:	2300      	movs	r3, #0
 8009226:	4615      	mov	r5, r2
 8009228:	6123      	str	r3, [r4, #16]
 800922a:	e7bc      	b.n	80091a6 <_printf_i+0x14e>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	2100      	movs	r1, #0
 8009230:	1d1a      	adds	r2, r3, #4
 8009232:	602a      	str	r2, [r5, #0]
 8009234:	681d      	ldr	r5, [r3, #0]
 8009236:	6862      	ldr	r2, [r4, #4]
 8009238:	4628      	mov	r0, r5
 800923a:	f000 f849 	bl	80092d0 <memchr>
 800923e:	b108      	cbz	r0, 8009244 <_printf_i+0x1ec>
 8009240:	1b40      	subs	r0, r0, r5
 8009242:	6060      	str	r0, [r4, #4]
 8009244:	6863      	ldr	r3, [r4, #4]
 8009246:	6123      	str	r3, [r4, #16]
 8009248:	2300      	movs	r3, #0
 800924a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800924e:	e7aa      	b.n	80091a6 <_printf_i+0x14e>
 8009250:	462a      	mov	r2, r5
 8009252:	4649      	mov	r1, r9
 8009254:	4640      	mov	r0, r8
 8009256:	6923      	ldr	r3, [r4, #16]
 8009258:	47d0      	blx	sl
 800925a:	3001      	adds	r0, #1
 800925c:	d0ad      	beq.n	80091ba <_printf_i+0x162>
 800925e:	6823      	ldr	r3, [r4, #0]
 8009260:	079b      	lsls	r3, r3, #30
 8009262:	d413      	bmi.n	800928c <_printf_i+0x234>
 8009264:	68e0      	ldr	r0, [r4, #12]
 8009266:	9b03      	ldr	r3, [sp, #12]
 8009268:	4298      	cmp	r0, r3
 800926a:	bfb8      	it	lt
 800926c:	4618      	movlt	r0, r3
 800926e:	e7a6      	b.n	80091be <_printf_i+0x166>
 8009270:	2301      	movs	r3, #1
 8009272:	4632      	mov	r2, r6
 8009274:	4649      	mov	r1, r9
 8009276:	4640      	mov	r0, r8
 8009278:	47d0      	blx	sl
 800927a:	3001      	adds	r0, #1
 800927c:	d09d      	beq.n	80091ba <_printf_i+0x162>
 800927e:	3501      	adds	r5, #1
 8009280:	68e3      	ldr	r3, [r4, #12]
 8009282:	9903      	ldr	r1, [sp, #12]
 8009284:	1a5b      	subs	r3, r3, r1
 8009286:	42ab      	cmp	r3, r5
 8009288:	dcf2      	bgt.n	8009270 <_printf_i+0x218>
 800928a:	e7eb      	b.n	8009264 <_printf_i+0x20c>
 800928c:	2500      	movs	r5, #0
 800928e:	f104 0619 	add.w	r6, r4, #25
 8009292:	e7f5      	b.n	8009280 <_printf_i+0x228>
 8009294:	08009811 	.word	0x08009811
 8009298:	08009822 	.word	0x08009822

0800929c <memmove>:
 800929c:	4288      	cmp	r0, r1
 800929e:	b510      	push	{r4, lr}
 80092a0:	eb01 0402 	add.w	r4, r1, r2
 80092a4:	d902      	bls.n	80092ac <memmove+0x10>
 80092a6:	4284      	cmp	r4, r0
 80092a8:	4623      	mov	r3, r4
 80092aa:	d807      	bhi.n	80092bc <memmove+0x20>
 80092ac:	1e43      	subs	r3, r0, #1
 80092ae:	42a1      	cmp	r1, r4
 80092b0:	d008      	beq.n	80092c4 <memmove+0x28>
 80092b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092ba:	e7f8      	b.n	80092ae <memmove+0x12>
 80092bc:	4601      	mov	r1, r0
 80092be:	4402      	add	r2, r0
 80092c0:	428a      	cmp	r2, r1
 80092c2:	d100      	bne.n	80092c6 <memmove+0x2a>
 80092c4:	bd10      	pop	{r4, pc}
 80092c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092ce:	e7f7      	b.n	80092c0 <memmove+0x24>

080092d0 <memchr>:
 80092d0:	4603      	mov	r3, r0
 80092d2:	b510      	push	{r4, lr}
 80092d4:	b2c9      	uxtb	r1, r1
 80092d6:	4402      	add	r2, r0
 80092d8:	4293      	cmp	r3, r2
 80092da:	4618      	mov	r0, r3
 80092dc:	d101      	bne.n	80092e2 <memchr+0x12>
 80092de:	2000      	movs	r0, #0
 80092e0:	e003      	b.n	80092ea <memchr+0x1a>
 80092e2:	7804      	ldrb	r4, [r0, #0]
 80092e4:	3301      	adds	r3, #1
 80092e6:	428c      	cmp	r4, r1
 80092e8:	d1f6      	bne.n	80092d8 <memchr+0x8>
 80092ea:	bd10      	pop	{r4, pc}

080092ec <_realloc_r>:
 80092ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092f0:	4680      	mov	r8, r0
 80092f2:	4614      	mov	r4, r2
 80092f4:	460e      	mov	r6, r1
 80092f6:	b921      	cbnz	r1, 8009302 <_realloc_r+0x16>
 80092f8:	4611      	mov	r1, r2
 80092fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092fe:	f7ff bb87 	b.w	8008a10 <_malloc_r>
 8009302:	b92a      	cbnz	r2, 8009310 <_realloc_r+0x24>
 8009304:	f7ff fc96 	bl	8008c34 <_free_r>
 8009308:	4625      	mov	r5, r4
 800930a:	4628      	mov	r0, r5
 800930c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009310:	f000 f81b 	bl	800934a <_malloc_usable_size_r>
 8009314:	4284      	cmp	r4, r0
 8009316:	4607      	mov	r7, r0
 8009318:	d802      	bhi.n	8009320 <_realloc_r+0x34>
 800931a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800931e:	d812      	bhi.n	8009346 <_realloc_r+0x5a>
 8009320:	4621      	mov	r1, r4
 8009322:	4640      	mov	r0, r8
 8009324:	f7ff fb74 	bl	8008a10 <_malloc_r>
 8009328:	4605      	mov	r5, r0
 800932a:	2800      	cmp	r0, #0
 800932c:	d0ed      	beq.n	800930a <_realloc_r+0x1e>
 800932e:	42bc      	cmp	r4, r7
 8009330:	4622      	mov	r2, r4
 8009332:	4631      	mov	r1, r6
 8009334:	bf28      	it	cs
 8009336:	463a      	movcs	r2, r7
 8009338:	f7ff fc6e 	bl	8008c18 <memcpy>
 800933c:	4631      	mov	r1, r6
 800933e:	4640      	mov	r0, r8
 8009340:	f7ff fc78 	bl	8008c34 <_free_r>
 8009344:	e7e1      	b.n	800930a <_realloc_r+0x1e>
 8009346:	4635      	mov	r5, r6
 8009348:	e7df      	b.n	800930a <_realloc_r+0x1e>

0800934a <_malloc_usable_size_r>:
 800934a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800934e:	1f18      	subs	r0, r3, #4
 8009350:	2b00      	cmp	r3, #0
 8009352:	bfbc      	itt	lt
 8009354:	580b      	ldrlt	r3, [r1, r0]
 8009356:	18c0      	addlt	r0, r0, r3
 8009358:	4770      	bx	lr
	...

0800935c <_init>:
 800935c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935e:	bf00      	nop
 8009360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009362:	bc08      	pop	{r3}
 8009364:	469e      	mov	lr, r3
 8009366:	4770      	bx	lr

08009368 <_fini>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	bf00      	nop
 800936c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936e:	bc08      	pop	{r3}
 8009370:	469e      	mov	lr, r3
 8009372:	4770      	bx	lr
