<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h1 align="center">HDL LAB</h1>
<p align="center" class="Syllabus_Code"><strong>(Common to EC/TC/IT/BM/ML)</strong><br />
  <strong>Sub Code: 10ECL48</strong><br />
    <br/>
<p><strong><u>Note:</u></strong> Programming can be done using any compiler. Download the programs on a  FPGA/CPLD boards such as<br />
  Apex/Acex/Max/Spartan/Sinfi/TK  Base or equivalent and performance testing may be done using 32 channel pattern  generator and logic analyzer apart from verification by simulation with tools  such as Altera/Modelsim or<br />
  equivalent.</p>
<h2 align="center">PROGRAMMING (using VHDL /Verilog)</h2>
<p>1.  Write HDL code to realize all the logic gates</p>
<p>2.  Write a HDL program for the following combinational designs<br />
  a. 2  to 4 decoder<br />
  b. 8  to 3 (encoder without priority &amp; with priority)<br />
  c. 8  to 1 multiplexer<br />
  d. 4  bit binary to gray converter<br />
  e.  Multiplexer, de-multiplexer, comparator.</p>
<p>2.  Write a HDL code to describe the functions of a Full Adder Using three modeling  styles.</p>
<p>3.  Write a model for 32 bit ALU using the schematic diagram shown below<br />
  A  (31:0) B (31:0)<br />
  Out<br />
  · ALU should use combinational logic to calculate an output based on  the four bit op-code input.<br />
  · ALU should pass the result to the out bus when enable line in  high, and tri-state the out bus when the enable line is low.<br />
  · ALU should decode the 4 bit op-code according to the given in  example below.<br />
  Opcode  (3:0)<br />
  Enable<br />
  OPCODE  ALU OPERATION<br />
  1. A  + B<br />
  2. A  – B<br />
  3. A  Complement<br />
  4. A  * B<br />
  5. A  AND B<br />
  6. A  OR B<br />
  7. A  NAND B<br />
  8. A  XOR B</p>
<p>4.  Develop the HDL code for the following flip-flops, SR, D, JK, T.</p>
<p>5.  Design 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset)  and “any sequence” counters.</p>
        
    </div>
    <div class='card'>
<h2 align="center">INTERFACING</h2>
<p align="center">(at least four of the following must be covered using VHDL/Verilog)</p>
<p>1.  Write HDL code to display messages on the given seven segment display and LCD  and accepting Hex key pad input data.</p>
<p>2.  Write HDL code to control speed, direction of DC and Stepper motor.</p>
<p>3.  Write HDL code to accept 8 channel Analog signal, Temperature sensors and  display the data on LCD panel or Seven segment display.</p>
<p>4.  Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp  etc.,) using DAC change the frequency and amplitude.</p>
<p>5.  Write HDL code to simulate Elevator operations</p>
<p>6. Write  HDL code to control external lights using relays.</p>
    
    </div>

</body>