-- VHDL for IBM SMS ALD page 13.65.07.1
-- Title: I-O LAST EXECUTE CYCLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/7/2020 2:20:07 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_65_07_1_I_O_LAST_EXECUTE_CYCLE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		PS_COML_AT_OR_ASTERISK:	 in STD_LOGIC;
		PS_E_CH_ANY_STATUS_ON:	 in STD_LOGIC;
		PS_I_O_PERCENT_LATCH:	 in STD_LOGIC;
		MS_FILE_OP_STAR_1405:	 in STD_LOGIC;
		PS_F_CH_ANY_STATUS_ON:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		MS_FILE_OP_DOT_D_CY_DOT_EXTENSION:	 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		MS_1401_CARD_OR_PRINT_OP_CODE:	 in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_I_O_LOZENGE_LATCH:	 in STD_LOGIC;
		PS_BLOCK_IO_LAST_EXECUTE:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_1401_I_O_END:	 in STD_LOGIC;
		MS_1401_BRANCH_LATCH:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_I_O:	 out STD_LOGIC;
		PS_I_O_LAST_EX_CYCLE:	 out STD_LOGIC);
end ALD_13_65_07_1_I_O_LAST_EXECUTE_CYCLE_ACC;

architecture behavioral of ALD_13_65_07_1_I_O_LAST_EXECUTE_CYCLE_ACC is 

	signal OUT_5A_D: STD_LOGIC;
	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3B_F: STD_LOGIC;
	signal OUT_3C_K: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_F: STD_LOGIC;
	signal OUT_1D_P: STD_LOGIC;
	signal OUT_5E_R: STD_LOGIC;
	signal OUT_4E_B: STD_LOGIC;
	signal OUT_3E_R: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_5H_K: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_4H_C_Latch: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_3H_C_Latch: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;

begin

	OUT_5A_D <= NOT(MS_1401_MODE AND PS_LAST_INSN_RO_CYCLE AND PS_2_CHAR_ONLY_OP_CODES );
	OUT_3A_G <= NOT(OUT_DOT_4D AND PS_COML_AT_OR_ASTERISK );
	OUT_3B_F <= NOT PS_E_CH_ANY_STATUS_ON;
	OUT_3C_K <= NOT(OUT_DOT_4D AND PS_I_O_PERCENT_LATCH );
	OUT_1C_C <= NOT(OUT_5A_D );
	OUT_5D_D <= NOT MS_FILE_OP_STAR_1405;
	OUT_4D_C <= NOT OUT_DOT_5D;
	OUT_3D_F <= NOT OUT_DOT_4D;
	OUT_1D_P <= NOT(OUT_3A_G AND OUT_DOT_3D );
	OUT_5E_R <= NOT PS_LAST_INSN_RO_CYCLE;
	OUT_4E_B <= NOT MS_FILE_OP_DOT_D_CY_DOT_EXTENSION;
	OUT_3E_R <= NOT PS_F_CH_ANY_STATUS_ON;
	OUT_1E_C <= NOT(OUT_DOT_3C AND MS_PROGRAM_RESET_2 AND OUT_4H_C );
	OUT_4F_E <= NOT(PS_E_CH_STATUS_SAMPLE_B AND MS_1401_CARD_OR_PRINT_OP_CODE AND PS_E_CH_UNOVLP_IN_PROCESS );
	OUT_3F_D <= NOT PS_I_O_LOZENGE_LATCH;
	OUT_4G_K <= NOT(PS_F_CH_STATUS_SAMPLE_B AND PS_F_CH_UNOVLP_IN_PROCESS );
	OUT_3G_P <= NOT(OUT_5H_K );
	OUT_5H_K <= NOT(PS_1401_I_O_END AND MS_1401_BRANCH_LATCH );
	OUT_4H_C_Latch <= NOT(MS_LOGIC_GATE_B_1 AND OUT_DOT_3G );
	OUT_3H_C_Latch <= NOT(OUT_4G_K AND OUT_4H_C AND OUT_DOT_4F );
	OUT_DOT_3C <= OUT_3B_F OR OUT_3C_K;
	OUT_DOT_1C <= OUT_1C_C OR OUT_1D_P OR OUT_1E_C;
	OUT_DOT_5D <= OUT_5D_D OR OUT_5E_R;
	OUT_DOT_4D <= OUT_4D_C OR OUT_4E_B;
	OUT_DOT_3D <= OUT_3D_F OR OUT_3E_R OR OUT_3F_D;
	OUT_DOT_4F <= OUT_4F_E OR PS_BLOCK_IO_LAST_EXECUTE;
	OUT_DOT_3G <= OUT_3G_P OR OUT_3H_C;

	PS_LAST_EXECUTE_CYCLE_STAR_I_O <= OUT_DOT_1C;
	PS_I_O_LAST_EX_CYCLE <= OUT_DOT_3G;

	Latch_4H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4H_C_Latch,
		Q => OUT_4H_C,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_C_Latch,
		Q => OUT_3H_C,
		QBar => OPEN );


end;
