Analysis & Synthesis report for feature_calc
Mon Nov 09 23:11:53 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |feature_calc
 10. Parameter Settings for User Entity Instance: rect_calc:rect0
 11. Parameter Settings for User Entity Instance: rect_calc:rect0|adder_nbit:adder0
 12. Parameter Settings for User Entity Instance: rect_calc:rect0|adder_nbit:adder1
 13. Parameter Settings for User Entity Instance: rect_calc:rect0|adder_nbit:adder2
 14. Parameter Settings for User Entity Instance: rect_calc:rect1
 15. Parameter Settings for User Entity Instance: rect_calc:rect1|adder_nbit:adder0
 16. Parameter Settings for User Entity Instance: rect_calc:rect1|adder_nbit:adder1
 17. Parameter Settings for User Entity Instance: rect_calc:rect1|adder_nbit:adder2
 18. Parameter Settings for User Entity Instance: rect_calc:rect2
 19. Parameter Settings for User Entity Instance: rect_calc:rect2|adder_nbit:adder0
 20. Parameter Settings for User Entity Instance: rect_calc:rect2|adder_nbit:adder1
 21. Parameter Settings for User Entity Instance: rect_calc:rect2|adder_nbit:adder2
 22. Parameter Settings for User Entity Instance: adder_nbit:adder0
 23. Parameter Settings for User Entity Instance: adder_nbit:adder1
 24. Parameter Settings for Inferred Entity Instance: rect_calc:rect2|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: rect_calc:rect0|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: rect_calc:rect1|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1
 28. Parameter Settings for Inferred Entity Instance: rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2
 29. Parameter Settings for Inferred Entity Instance: rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1
 30. Parameter Settings for Inferred Entity Instance: rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2
 31. Parameter Settings for Inferred Entity Instance: rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1
 32. Parameter Settings for Inferred Entity Instance: rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "adder_nbit:adder1"
 35. Port Connectivity Checks: "adder_nbit:adder0"
 36. Port Connectivity Checks: "rect_calc:rect0|adder_nbit:adder2"
 37. Port Connectivity Checks: "rect_calc:rect0|adder_nbit:adder1"
 38. Port Connectivity Checks: "rect_calc:rect0|adder_nbit:adder0"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 09 23:11:53 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; feature_calc                               ;
; Top-level Entity Name              ; feature_calc                               ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 1,536                                      ;
;     Total combinational functions  ; 1,536                                      ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 300                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; feature_calc       ; feature_calc       ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; adder_fullBit.vhd                ; yes             ; User VHDL File               ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/adder_fullBit.vhd    ;         ;
; feature_calc.vhd                 ; yes             ; User VHDL File               ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/feature_calc.vhd     ;         ;
; adder_nbit.vhd                   ; yes             ; User VHDL File               ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/adder_nbit.vhd       ;         ;
; rect_calc.vhd                    ; yes             ; User VHDL File               ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/rect_calc.vhd        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_2at.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/db/mult_2at.tdf      ;         ;
; alt_mac_mult.tdf                 ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_mac_mult.tdf                            ;         ;
; lpm_mult.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.inc                                ;         ;
; db/mac_mult_jdh1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/db/mac_mult_jdh1.tdf ;         ;
; db/mult_dko.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/db/mult_dko.tdf      ;         ;
; alt_mac_out.tdf                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_mac_out.tdf                             ;         ;
; alt_zaccum.inc                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_zaccum.inc                              ;         ;
; db/mac_out_ov82.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/feature_calc/db/mac_out_ov82.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 300              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; w0[15]~input     ;
; Maximum fan-out          ; 29               ;
; Total fan-out            ; 5373             ;
; Average fan-out          ; 2.52             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |feature_calc                                      ; 1536 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 300  ; 0            ; |feature_calc                                                                                                                           ; work         ;
;    |adder_nbit:adder0|                             ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0                                                                                                         ; work         ;
;       |adder_fullBit:\adders:0:adders_fullBit|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:0:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:10:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:10:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:11:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:11:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:12:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:12:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:13:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:13:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:14:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:14:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:15:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:15:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:16:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:16:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:17:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:17:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:18:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:18:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:19:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:19:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:1:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:1:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:20:adders_fullBit|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:20:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:21:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:21:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:22:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:22:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:23:adders_fullBit|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:23:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:24:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:24:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:25:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:25:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:26:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:26:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:27:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:27:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:28:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:28:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:29:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:29:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:2:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:2:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:30:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:30:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:31:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:31:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:32:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:32:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:33:adders_fullBit|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:33:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:3:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:3:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:4:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:4:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:5:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:5:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:6:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:6:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:7:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:7:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:8:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:8:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:9:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder0|adder_fullBit:\adders:9:adders_fullBit                                                                  ; work         ;
;    |adder_nbit:adder1|                             ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1                                                                                                         ; work         ;
;       |adder_fullBit:\adders:0:adders_fullBit|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:0:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:10:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:10:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:11:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:11:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:12:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:12:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:13:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:13:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:14:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:14:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:15:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:15:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:16:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:16:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:17:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:17:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:18:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:18:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:19:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:19:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:1:adders_fullBit|     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:1:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:20:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:20:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:21:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:21:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:22:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:22:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:23:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:23:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:24:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:24:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:25:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:25:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:26:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:26:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:27:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:27:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:28:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:28:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:29:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:29:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:2:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:2:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:30:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:30:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:31:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:31:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:32:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:32:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:33:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:33:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:34:adders_fullBit|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:34:adders_fullBit                                                                 ; work         ;
;       |adder_fullBit:\adders:3:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:3:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:4:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:4:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:5:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:5:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:6:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:6:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:7:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:7:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:8:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:8:adders_fullBit                                                                  ; work         ;
;       |adder_fullBit:\adders:9:adders_fullBit|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|adder_nbit:adder1|adder_fullBit:\adders:9:adders_fullBit                                                                  ; work         ;
;    |rect_calc:rect0|                               ; 466 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0                                                                                                           ; work         ;
;       |adder_nbit:adder0|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0                                                                                         ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |adder_nbit:adder1|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1                                                                                         ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder1|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |adder_nbit:adder2|                          ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2                                                                                         ; work         ;
;          |adder_fullBit:\adders:0:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:0:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:17:adders_fullBit| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:17:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|adder_nbit:adder2|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |lpm_mult:Mult0|                             ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_2at:auto_generated|                 ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|               ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_jdh1:auto_generated|      ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jdh1:auto_generated                ; work         ;
;                   |mult_dko:mult1|                 ; 367 (367)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jdh1:auto_generated|mult_dko:mult1 ; work         ;
;    |rect_calc:rect1|                               ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1                                                                                                           ; work         ;
;       |adder_nbit:adder0|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0                                                                                         ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder0|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |adder_nbit:adder1|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1                                                                                         ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder1|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |adder_nbit:adder2|                          ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2                                                                                         ; work         ;
;          |adder_fullBit:\adders:0:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:0:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:17:adders_fullBit| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:17:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|adder_nbit:adder2|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |lpm_mult:Mult0|                             ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_2at:auto_generated|                 ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|               ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_jdh1:auto_generated|      ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jdh1:auto_generated                ; work         ;
;                   |mult_dko:mult1|                 ; 366 (366)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jdh1:auto_generated|mult_dko:mult1 ; work         ;
;    |rect_calc:rect2|                               ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2                                                                                                           ; work         ;
;       |adder_nbit:adder0|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0                                                                                         ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder0|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |adder_nbit:adder1|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1                                                                                         ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder1|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |adder_nbit:adder2|                          ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2                                                                                         ; work         ;
;          |adder_fullBit:\adders:0:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:0:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:10:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:10:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:11:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:11:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:12:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:12:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:13:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:13:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:14:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:14:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:15:adders_fullBit| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:15:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:16:adders_fullBit| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:16:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:17:adders_fullBit| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:17:adders_fullBit                                                 ; work         ;
;          |adder_fullBit:\adders:1:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:1:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:2:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:2:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:3:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:3:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:4:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:4:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:5:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:5:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:6:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:6:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:7:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:7:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:8:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:8:adders_fullBit                                                  ; work         ;
;          |adder_fullBit:\adders:9:adders_fullBit|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|adder_nbit:adder2|adder_fullBit:\adders:9:adders_fullBit                                                  ; work         ;
;       |lpm_mult:Mult0|                             ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_2at:auto_generated|                 ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|               ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_jdh1:auto_generated|      ; 366 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jdh1:auto_generated                ; work         ;
;                   |mult_dko:mult1|                 ; 366 (366)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |feature_calc|rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jdh1:auto_generated|mult_dko:mult1 ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |feature_calc ;
+--------------------+-------+-------------------------------------------------+
; Parameter Name     ; Value ; Type                                            ;
+--------------------+-------+-------------------------------------------------+
; WEIGHT_WIDTH       ; 16    ; Signed Integer                                  ;
; RECT_II_DATA_WIDTH ; 18    ; Signed Integer                                  ;
+--------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect0 ;
+--------------------+-------+---------------------------------+
; Parameter Name     ; Value ; Type                            ;
+--------------------+-------+---------------------------------+
; weight_width       ; 16    ; Signed Integer                  ;
; rect_ii_data_width ; 18    ; Signed Integer                  ;
+--------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect0|adder_nbit:adder0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect0|adder_nbit:adder1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect0|adder_nbit:adder2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect1 ;
+--------------------+-------+---------------------------------+
; Parameter Name     ; Value ; Type                            ;
+--------------------+-------+---------------------------------+
; weight_width       ; 16    ; Signed Integer                  ;
; rect_ii_data_width ; 18    ; Signed Integer                  ;
+--------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect1|adder_nbit:adder0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect1|adder_nbit:adder1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect1|adder_nbit:adder2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect2 ;
+--------------------+-------+---------------------------------+
; Parameter Name     ; Value ; Type                            ;
+--------------------+-------+---------------------------------+
; weight_width       ; 16    ; Signed Integer                  ;
; rect_ii_data_width ; 18    ; Signed Integer                  ;
+--------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect2|adder_nbit:adder0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect2|adder_nbit:adder1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_calc:rect2|adder_nbit:adder2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n_bits         ; 18    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nbit:adder0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits         ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nbit:adder1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits         ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect2|lpm_mult:Mult0      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 34            ; Untyped             ;
; LPM_WIDTHR                                     ; 34            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect0|lpm_mult:Mult0      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 34            ; Untyped             ;
; LPM_WIDTHR                                     ; 34            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect1|lpm_mult:Mult0      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 34            ; Untyped             ;
; LPM_WIDTHR                                     ; 34            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                            ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                         ;
; DATAA_WIDTH                  ; 18            ; Untyped                                                                         ;
; DATAB_WIDTH                  ; 16            ; Untyped                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                         ;
; CBXI_PARAMETER               ; mac_mult_jdh1 ; Untyped                                                                         ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                          ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                       ;
; DATAA_WIDTH                   ; 34           ; Untyped                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; CBXI_PARAMETER                ; mac_out_ov82 ; Untyped                                                                       ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                            ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                         ;
; DATAA_WIDTH                  ; 18            ; Untyped                                                                         ;
; DATAB_WIDTH                  ; 16            ; Untyped                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                         ;
; CBXI_PARAMETER               ; mac_mult_jdh1 ; Untyped                                                                         ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                          ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                       ;
; DATAA_WIDTH                   ; 34           ; Untyped                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; CBXI_PARAMETER                ; mac_out_ov82 ; Untyped                                                                       ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                            ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                         ;
; DATAA_WIDTH                  ; 18            ; Untyped                                                                         ;
; DATAB_WIDTH                  ; 16            ; Untyped                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                         ;
; CBXI_PARAMETER               ; mac_mult_jdh1 ; Untyped                                                                         ;
+------------------------------+---------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                          ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                       ;
; DATAA_WIDTH                   ; 34           ; Untyped                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                       ;
; CBXI_PARAMETER                ; mac_out_ov82 ; Untyped                                                                       ;
+-------------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 3                              ;
; Entity Instance                       ; rect_calc:rect2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 34                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; rect_calc:rect0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 34                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; rect_calc:rect1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 34                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adder_nbit:adder1" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; c_in ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adder_nbit:adder0" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; c_in ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rect_calc:rect0|adder_nbit:adder2"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rect_calc:rect0|adder_nbit:adder1"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rect_calc:rect0|adder_nbit:adder0"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 300                         ;
; cycloneiii_lcell_comb ; 1536                        ;
;     arith             ; 477                         ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 423                         ;
;     normal            ; 1059                        ;
;         0 data inputs ; 24                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 385                         ;
;         4 data inputs ; 613                         ;
;                       ;                             ;
; Max LUT depth         ; 42.00                       ;
; Average LUT depth     ; 36.06                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Nov 09 23:11:36 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off feature_calc -c feature_calc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file adder_fullbit.vhd
    Info (12022): Found design unit 1: adder_fullBit-behavior
    Info (12023): Found entity 1: adder_fullBit
Info (12021): Found 2 design units, including 1 entities, in source file feature_calc.vhd
    Info (12022): Found design unit 1: feature_calc-behavior
    Info (12023): Found entity 1: feature_calc
Info (12021): Found 2 design units, including 1 entities, in source file adder_nbit.vhd
    Info (12022): Found design unit 1: adder_nbit-behavior
    Info (12023): Found entity 1: adder_nbit
Info (12021): Found 2 design units, including 1 entities, in source file rect_calc.vhd
    Info (12022): Found design unit 1: rect_calc-behavior
    Info (12023): Found entity 1: rect_calc
Info (12021): Found 2 design units, including 1 entities, in source file tb_feature_calc.vhd
    Info (12022): Found design unit 1: tb_feature_calc-behavior
    Info (12023): Found entity 1: tb_feature_calc
Info (12127): Elaborating entity "feature_calc" for the top level hierarchy
Info (12128): Elaborating entity "rect_calc" for hierarchy "rect_calc:rect0"
Warning (10036): Verilog HDL or VHDL warning at rect_calc.vhd(46): object "c_out0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rect_calc.vhd(47): object "c_out1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rect_calc.vhd(48): object "c_out2" assigned a value but never read
Info (12128): Elaborating entity "adder_nbit" for hierarchy "rect_calc:rect0|adder_nbit:adder0"
Info (12128): Elaborating entity "adder_fullBit" for hierarchy "rect_calc:rect0|adder_nbit:adder0|adder_fullBit:\adders:0:adders_fullBit"
Info (12128): Elaborating entity "adder_nbit" for hierarchy "adder_nbit:adder0"
Info (12128): Elaborating entity "adder_nbit" for hierarchy "adder_nbit:adder1"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rect_calc:rect2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rect_calc:rect0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rect_calc:rect1|Mult0"
Info (12130): Elaborated megafunction instantiation "rect_calc:rect2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "rect_calc:rect2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2at.tdf
    Info (12023): Found entity 1: mult_2at
Info (270001): Converted 3 DSP block slices
    Info (270002): Used 3 DSP blocks before DSP block balancing
        Info (270003): Used 3 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 3 DSP blocks
    Info (270013): Converted the following 3 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|mac_out2"
            Info (270004): DSP block output node "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|mac_mult1"
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|mac_out2"
            Info (270004): DSP block output node "rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "rect_calc:rect0|lpm_mult:Mult0|mult_2at:auto_generated|mac_mult1"
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|mac_out2"
            Info (270004): DSP block output node "rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "rect_calc:rect2|lpm_mult:Mult0|mult_2at:auto_generated|mac_mult1"
    Info (270002): Used 0 DSP blocks after DSP block balancing
Info (12130): Elaborated megafunction instantiation "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1"
Info (12133): Instantiated megafunction "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_mult:mac_mult1" with the following parameter:
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "18"
    Info (12134): Parameter "datab_width" = "16"
    Info (12134): Parameter "output_width" = "34"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_jdh1.tdf
    Info (12023): Found entity 1: mac_mult_jdh1
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dko.tdf
    Info (12023): Found entity 1: mult_dko
Info (12130): Elaborated megafunction instantiation "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2"
Info (12133): Instantiated megafunction "rect_calc:rect1|lpm_mult:Mult0|mult_2at:auto_generated|alt_mac_out:mac_out2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "34"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "34"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_ov82.tdf
    Info (12023): Found entity 1: mac_out_ov82
Info (13014): Ignored 1422 buffer(s)
    Info (13016): Ignored 42 CARRY_SUM buffer(s)
    Info (13019): Ignored 1380 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1836 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 264 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 1536 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 717 megabytes
    Info: Processing ended: Mon Nov 09 23:11:53 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:36


