m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vFullAdder
!i10b 1
!s100 F=@J?^GjZ9<1KS2E7Ui>o3
IQMbf9ON_;N3[3jWA=7kj^0
VL`UNOB7mmJQ[_Raz79nZG3
dS:\VIT_Academics\2nd_sem\DLD_CSE1003\LAB\Verilog HDL
w1626451606
8S:/VIT_Academics/2nd_sem/DLD_CSE1003/LAB/Verilog HDL/XOR_gate.v
FS:/VIT_Academics/2nd_sem/DLD_CSE1003/LAB/Verilog HDL/XOR_gate.v
L0 1
OV;L;10.1d;51
r1
!s85 0
31
!s108 1626451618.571000
!s107 S:/VIT_Academics/2nd_sem/DLD_CSE1003/LAB/Verilog HDL/XOR_gate.v|
!s90 -reportprogress|300|-work|work|S:/VIT_Academics/2nd_sem/DLD_CSE1003/LAB/Verilog HDL/XOR_gate.v|
!s101 -O0
o-work work -O0
n@full@adder
