
*** Running vivado
    with args -log hdmi_in_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_in_v_axi4s_vid_out_0_0.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hdmi_in_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 338.773 ; gain = 79.871
INFO: [Synth 8-638] synthesizing module 'hdmi_in_v_axi4s_vid_out_0_0' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_axi4s_vid_out_0_0/synth/hdmi_in_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (29#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (30#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (31#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (32#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (33#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_v_axi4s_vid_out_0_0' (34#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_axi4s_vid_out_0_0/synth/hdmi_in_v_axi4s_vid_out_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 556.316 ; gain = 297.414
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 556.316 ; gain = 297.414
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 682.551 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:25 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:25 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:26 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:27 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:42 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |LUT1     |    67|
|3     |LUT2     |    20|
|4     |LUT3     |    19|
|5     |LUT4     |    60|
|6     |LUT5     |    25|
|7     |LUT6     |    44|
|8     |MUXF7    |     3|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   200|
|11    |FDSE     |    11|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 682.551 ; gain = 423.648
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 682.551 ; gain = 429.281
