module wideexpr_00450(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2{1'sb1}};
  assign y1 = !((ctrl[7]?s5:s1));
  assign y2 = $signed(+(s6));
  assign y3 = 4'sb0010;
  assign y4 = ~($signed(((($signed((ctrl[1]?s0:+($signed(s7)))))<(+(2'b10)))<((+(s7))>((((ctrl[7]?(4'sb1101)>>(3'sb000):s3))^~(-((2'sb01)>>(s4))))<<(6'sb101010))))>>>(-((+(((ctrl[4]?(1'sb0)>>>(s3):(ctrl[2]?s2:5'sb01110)))<<<($unsigned(3'sb001))))|((4'sb1010)<<(s4))))));
  assign y5 = -({1{((ctrl[6]?-((s1)!=((+(2'sb00))-((ctrl[0]?s7:s2)))):$signed($signed((ctrl[2]?(ctrl[5]?2'sb10:s5):(s2)<(5'sb10101))))))+(6'sb110001)}});
  assign y6 = {1{&(3'sb100)}};
  assign y7 = (ctrl[0]?{3{(((ctrl[7]?2'sb10:u4))<<<({s2,s4,u6,s2}))>>>((ctrl[7]?(3'sb101)>>(2'sb00):3'sb100))}}:(~&(((ctrl[6]?s2:s1))<<<(~|(s1))))>>((ctrl[0]?$signed({4{s2}}):+((ctrl[5]?5'b10111:u0)))));
endmodule
