// Seed: 1988976779
module module_0 (
    output wand id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    output tri id_6
);
  id_8(
      .id_0(), .id_1(1), .id_2(id_1)
  );
  assign id_1 = id_3;
  wire id_9;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input logic id_5,
    input uwire id_6,
    output wor id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_1,
      id_0,
      id_3,
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
  initial begin : LABEL_0
    id_9 = id_5;
    id_9 <= 1;
  end
endmodule
