# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 13.0
# Wed Oct 10 14:16:18 PDT 2012
# DO NOT MODIFY


# 
# arm_gic "arm gic" v1.0
# null 2012.10.10.14:16:18
# 
# 

# 
# request TCL package from ACDS 13.0
# 
package require -exact qsys 12.0
source hps_utils.tcl



# 
# module arm_gic
# 
set_module_property NAME arm_gic
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME "ARM GIC"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false

set arm_gic_addr_bits 12

# 
# file sets
# 

# 
# parameters
# 
set_module_assignment embeddedsw.dts.vendor "arm"
set_module_assignment embeddedsw.dts.name "cortex-a9-gic"
set_module_assignment embeddedsw.dts.group "intc"
set_module_assignment embeddedsw.dts.compatible {arm,cortex-a9-gic}

# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true

add_interface_port clock_sink new_signal_2 clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true

add_interface_port reset_sink new_signal_3 reset Input 1


proc arm_gic_add_irq_interface {int_name sig_name width irq_rx_type irq_rx_offset} {
	add_interface $int_name interrupt start
	set_interface_property $int_name associatedAddressablePoint ""
	set_interface_property $int_name associatedClock clock_sink
	set_interface_property $int_name associatedReset reset_sink
	set_interface_property $int_name irqScheme INDIVIDUAL_REQUESTS
	set_interface_property $int_name ENABLED true
	set_interface_assignment $int_name embeddedsw.dts.irq.rx_type $irq_rx_type
	set_interface_assignment $int_name embeddedsw.dts.irq.rx_offset $irq_rx_offset
	add_interface_port $int_name $sig_name irq Input $width
}

proc arm_gic_add_irq_interface_arm_gic_spi {int_name sig_name width irq_rx_offset} {
	arm_gic_add_irq_interface $int_name $sig_name $width arm_gic_spi $irq_rx_offset
}

#
# start with the 32 ppi interrupts
#
arm_gic_add_irq_interface arm_gic_ppi ppi_irq_siq 16 arm_gic_ppi 0

#
# connection point irq_rx_offset_0
#
arm_gic_add_irq_interface_arm_gic_spi irq_rx_offset_0 irq_siq_0 32 0

#
# connection point irq_rx_offset_32
#
arm_gic_add_irq_interface_arm_gic_spi irq_rx_offset_32 irq_siq_32 8 32

#
# connection point f2h_irq_0_irq_rx_offset_40
#
arm_gic_add_irq_interface_arm_gic_spi f2h_irq_0_irq_rx_offset_40 irq_siq_40 32 40

#
# connection point f2h_irq_32_irq_rx_offset_72
#
arm_gic_add_irq_interface_arm_gic_spi f2h_irq_32_irq_rx_offset_72 irq_siq_72 32 72

#
# connection point irq_rx_offset_104
#
arm_gic_add_irq_interface_arm_gic_spi irq_rx_offset_104 irq_siq_104 32 104

#
# connection point irq_rx_offset_136
#
arm_gic_add_irq_interface_arm_gic_spi irq_rx_offset_136 irq_siq_136 32 136

#
# connection point irq_rx_offset_192
#
arm_gic_add_irq_interface_arm_gic_spi irq_rx_offset_166 irq_siq_192 14 166

# 
# connection point altera_axi_slave
# 
hps_utils_add_axi_slave "axi_slave0" "axi_slave0_signal" 12
hps_utils_add_axi_slave "axi_slave1" "axi_slave1_signal" 8
