#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 05:24:54 2024
# Process ID: 7780
# Current directory: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5472 C:\Users\Ahmed Atef\OneDrive\Desktop\Kasas\VERILOG\8_bit_computer\8_bit_computer.xpr
# Log file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/vivado.log
# Journal file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 848.578 ; gain = 111.070
update_compile_order -fileset sources_1
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/8_bit_computer/8_bit_computer.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 911.516 ; gain = 24.812
update_compile_order -fileset sources_1
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v}}
update_compile_order -fileset sources_1
set_property top ALU [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: ALU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.164 ; gain = 114.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.586 ; gain = 168.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.586 ; gain = 168.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.586 ; gain = 168.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.629 ; gain = 712.965
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.629 ; gain = 712.965
close_design
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v}}
update_compile_order -fileset sources_1
set_property top CommonBus [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: CommonBus
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:75]
INFO: [Synth 8-6155] done synthesizing module 'CommonBus' (1#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.629 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.297 ; gain = 8.668
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.297 ; gain = 8.668
close_design
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v}}
update_compile_order -fileset sources_1
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Verilog Project/MP/MP.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.297 ; gain = 0.000
update_compile_order -fileset sources_1
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
current_project 8_bit_computer(2)
current_project 8_bit_computer
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v}}
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
set_property top Interrupt [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Interrupt
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1647.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Interrupt' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt' (1#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.297 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.121 ; gain = 68.824
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.121 ; gain = 68.824
close_design
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v}}
update_compile_order -fileset sources_1
set_property top Computer [current_fileset]
update_compile_order -fileset sources_1
current_project 8_bit_computer(2)
current_project 8_bit_computer
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Computer
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Computer' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-6104] Input port 'CLK' has an internal driver [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:87]
WARNING: [Synth 8-6104] Input port 'INPR' has an internal driver [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:88]
INFO: [Synth 8-6157] synthesizing module 'Secounce_Counter' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Secounce_Counter' (1#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (2#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (3#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:75]
INFO: [Synth 8-6155] done synthesizing module 'CommonBus' (6#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'AR' does not match port width (4) of module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:226]
WARNING: [Synth 8-689] width (3) of port connection 'PC' does not match port width (4) of module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:227]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (7#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (8#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'PC' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:262]
INFO: [Synth 8-6157] synthesizing module 'TR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TR' (9#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AR' (10#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'AR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:288]
INFO: [Synth 8-6157] synthesizing module 'Interrupt' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt' (11#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6157] synthesizing module 'OUTPR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OUTPR' (12#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6157] synthesizing module 'INPR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INPR' (13#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
WARNING: [Synth 8-3848] Net FGI in module/entity Computer does not have driver. [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:28]
WARNING: [Synth 8-3848] Net FGO in module/entity Computer does not have driver. [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:29]
WARNING: [Synth 8-3848] Net wire_clk in module/entity Computer does not have driver. [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Computer' (14#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-3331] design PC has unconnected port DR[7]
WARNING: [Synth 8-3331] design PC has unconnected port DR[6]
WARNING: [Synth 8-3331] design PC has unconnected port DR[5]
WARNING: [Synth 8-3331] design PC has unconnected port DR[4]
WARNING: [Synth 8-3331] design PC has unconnected port DR[3]
WARNING: [Synth 8-3331] design PC has unconnected port DR[2]
WARNING: [Synth 8-3331] design PC has unconnected port DR[1]
WARNING: [Synth 8-3331] design PC has unconnected port DR[0]
WARNING: [Synth 8-3331] design PC has unconnected port D6
WARNING: [Synth 8-3331] design PC has unconnected port T6
WARNING: [Synth 8-3331] design Computer has unconnected port FGI
WARNING: [Synth 8-3331] design Computer has unconnected port FGO
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.121 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1754.367 ; gain = 38.246
35 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1754.367 ; gain = 38.246
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Computer
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1754.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Computer' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-6104] Input port 'CLK' has an internal driver [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:85]
WARNING: [Synth 8-6104] Input port 'INPR' has an internal driver [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:86]
INFO: [Synth 8-6157] synthesizing module 'Secounce_Counter' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Secounce_Counter' (1#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (2#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (3#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:75]
INFO: [Synth 8-6155] done synthesizing module 'CommonBus' (6#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'AR' does not match port width (4) of module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:224]
WARNING: [Synth 8-689] width (3) of port connection 'PC' does not match port width (4) of module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:225]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (7#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (8#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'PC' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:260]
INFO: [Synth 8-6157] synthesizing module 'TR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TR' (9#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AR' (10#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'AR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:286]
INFO: [Synth 8-6157] synthesizing module 'Interrupt' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt' (11#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6157] synthesizing module 'OUTPR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OUTPR' (12#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6157] synthesizing module 'INPR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INPR' (13#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
WARNING: [Synth 8-3848] Net wire_clk in module/entity Computer does not have driver. [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Computer' (14#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-3331] design PC has unconnected port DR[7]
WARNING: [Synth 8-3331] design PC has unconnected port DR[6]
WARNING: [Synth 8-3331] design PC has unconnected port DR[5]
WARNING: [Synth 8-3331] design PC has unconnected port DR[4]
WARNING: [Synth 8-3331] design PC has unconnected port DR[3]
WARNING: [Synth 8-3331] design PC has unconnected port DR[2]
WARNING: [Synth 8-3331] design PC has unconnected port DR[1]
WARNING: [Synth 8-3331] design PC has unconnected port DR[0]
WARNING: [Synth 8-3331] design PC has unconnected port D6
WARNING: [Synth 8-3331] design PC has unconnected port T6
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1754.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1754.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1754.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.629 ; gain = 14.262
35 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.629 ; gain = 14.262
close_design
close_project
current_project 8_bit_computer(2)
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 08:22:40 2024...
