5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd mbit_sel7.vcd -o mbit_sel7.cdd -v mbit_sel7.v
3 0 $root $root NA 0 0
3 0 main main mbit_sel7.v 1 20
2 1 6 120012 3 1 c 0 0 b
2 2 6 d000d 0 0 20404 0 0 32 64 f00 f00 f00 f00 f00 f00 f00 f00
2 3 6 b000b 0 0 20408 0 0 32 64 1e01 f00 f00 f00 f00 f00 f00 f00
2 4 6 90009 0 0 20408 0 0 32 64 2d04 f00 f00 f00 f00 f00 f00 f00
2 5 6 9000b 0 7 20608 3 4 32 2 1caa faa faa faa faa faa faa faa
2 6 6 7000e 0 24 400 2 5 a
2 7 6 70012 3 35 f00e 1 6
1 a 0 3 3000c 32 1 13aa aa aa aa aa aa aa aa
1 b 0 4 3000c 2 1 130a
4 7 7 7
