pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 0 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_ioport_write master 1 addr 0x0 val 0x11
pic_ioport_write master 0 addr 0x0 val 0x11
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x1 val 0x8
pic_ioport_write master 0 addr 0x1 val 0x70
pic_ioport_write master 1 addr 0x1 val 0x4
pic_ioport_write master 0 addr 0x1 val 0x2
pic_ioport_write master 1 addr 0x1 val 0x1
pic_ioport_write master 0 addr 0x1 val 0x1
pic_ioport_write master 1 addr 0x1 val 0xfb
pic_ioport_write master 0 addr 0x1 val 0xff
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xfb
pic_ioport_write master 1 addr 0x1 val 0xfb
pic_ioport_read master 0 addr 0x1 val 0xff
pic_ioport_write master 0 addr 0x1 val 0xdf
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 3 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 5 level 0
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 5 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 3 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 5 level 0
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 5 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 3 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 5 level 0
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 5 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 3 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 5 level 0
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 1 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 2 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 3 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 5 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xfb
pic_ioport_write master 1 addr 0x1 val 0xfa
pic_update_irq master 1 imr 250 irr 1 padd 0
pic_ioport_read master 0 addr 0x1 val 0xdf
pic_ioport_write master 0 addr 0x1 val 0xdf
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 250 irr 1 padd 0
pic_ioport_read master 1 addr 0x1 val 0xfa
pic_ioport_write master 1 addr 0x1 val 0xfa
pic_update_irq master 1 imr 250 irr 1 padd 0
pic_ioport_read master 0 addr 0x1 val 0xdf
pic_ioport_write master 0 addr 0x1 val 0xde
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 250 irr 1 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_read master 1 addr 0x1 val 0xfa
pic_ioport_write master 1 addr 0x1 val 0xf8
pic_ioport_read master 0 addr 0x1 val 0xde
pic_ioport_write master 0 addr 0x1 val 0xde
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xf8
pic_ioport_write master 1 addr 0x1 val 0xf8
pic_ioport_read master 0 addr 0x1 val 0xde
pic_ioport_write master 0 addr 0x1 val 0xce
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xf8
pic_ioport_write master 1 addr 0x1 val 0xb8
pic_ioport_read master 0 addr 0x1 val 0xce
pic_ioport_write master 0 addr 0x1 val 0xce
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 6 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 1 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xb8
pic_ioport_write master 1 addr 0x1 val 0xb8
pic_ioport_read master 0 addr 0x1 val 0xce
pic_ioport_write master 0 addr 0x1 val 0x8e
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 1 irq 4 level 1
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 1 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 6 level 1
pic_update_irq master 1 imr 184 irr 80 padd 0
pic_interrupt irq 6 intno 14
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 6 level 1
pic_update_irq master 1 imr 184 irr 80 padd 0
pic_interrupt irq 6 intno 14
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 1
pic_update_irq master 1 imr 184 irr 80 padd 0
pic_interrupt irq 6 intno 14
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 6 level 1
pic_update_irq master 1 imr 184 irr 80 padd 0
pic_interrupt irq 6 intno 14
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 6 level 1
pic_update_irq master 1 imr 184 irr 81 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_update_irq master 1 imr 184 irr 80 padd 0
pic_interrupt irq 6 intno 14
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 1 irq 6 level 1
pic_update_irq master 1 imr 184 irr 80 padd 0
pic_interrupt irq 6 intno 14
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 6 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 1 level 1
pic_update_irq master 1 imr 184 irr 18 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 18 padd 0
pic_interrupt irq 1 intno 9
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 1 level 1
pic_update_irq master 1 imr 184 irr 18 padd 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 18 padd 0
pic_interrupt irq 1 intno 9
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 184 irr 17 padd 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
