Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr 15 20:26:05 2023
| Host             : LAPTOP-E10EM86U running 64-bit major release  (build 9200)
| Command          : report_power -file sync_fa_4bit_power_routed.rpt -pb sync_fa_4bit_power_summary_routed.pb -rpx sync_fa_4bit_power_routed.rpx
| Design           : sync_fa_4bit
| Device           : xc7z007sclg225-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.087        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.939        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 49.4         |
| Junction Temperature (C) | 60.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.058 |       82 |       --- |             --- |
|   LUT as Logic          |     0.028 |        4 |     14400 |            0.03 |
|   LUT as Shift Register |     0.015 |        3 |      6000 |            0.05 |
|   Register              |     0.009 |       22 |     28800 |            0.08 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       48 |       --- |             --- |
| Signals                 |     0.109 |       36 |       --- |             --- |
| I/O                     |     2.772 |       15 |        54 |           27.78 |
| Static Power            |     0.148 |          |           |                 |
| Total                   |     3.087 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.220 |       0.207 |      0.013 |
| Vccaux    |       1.800 |     0.235 |       0.224 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.295 |       1.294 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.052 |       0.000 |      0.052 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| sync_fa_4bit                                             |     2.939 |
|   generate_layers[0].first_fa.inter_inputs[1].dff_init_a |     0.002 |
|   generate_layers[0].first_fa.inter_inputs[1].dff_init_b |    <0.001 |
|   generate_layers[0].first_fa.inter_inputs[2].dff_init_a |     0.002 |
|   generate_layers[0].first_fa.inter_inputs[2].dff_init_b |     0.001 |
|   generate_layers[0].first_fa.inter_inputs[3].dff_init_a |     0.002 |
|   generate_layers[0].first_fa.inter_inputs[3].dff_init_b |     0.002 |
|   generate_layers[0].first_fa.syncfa                     |     0.011 |
|   generate_layers[1].inter_fa.inter_inputs[2].dff_init_a |    <0.001 |
|   generate_layers[1].inter_fa.inter_inputs[2].dff_init_b |     0.002 |
|   generate_layers[1].inter_fa.inter_inputs[3].dff_init_a |     0.002 |
|   generate_layers[1].inter_fa.inter_inputs[3].dff_init_b |     0.002 |
|   generate_layers[1].inter_fa.syncfa                     |     0.014 |
|   generate_layers[2].dff_init_sum                        |     0.005 |
|   generate_layers[2].inter_fa.inter_inputs[3].dff_init_a |     0.001 |
|   generate_layers[2].inter_fa.inter_inputs[3].dff_init_b |    <0.001 |
|   generate_layers[2].inter_fa.sums[0].dff_init           |     0.005 |
|   generate_layers[2].inter_fa.sums[1].dff_init           |     0.005 |
|   generate_layers[2].inter_fa.syncfa                     |     0.014 |
|   generate_layers[3].dff_init_sum                        |     0.009 |
|   generate_layers[3].last_fa.dff_cout                    |     0.006 |
|   generate_layers[3].last_fa.sums[0].dff_init            |     0.009 |
|   generate_layers[3].last_fa.sums[1].dff_init            |     0.008 |
|   generate_layers[3].last_fa.sums[2].dff_init            |     0.010 |
|   generate_layers[3].last_fa.syncfa                      |     0.016 |
+----------------------------------------------------------+-----------+


