---
layout: default
title: "3.3 PIDåˆ¶å¾¡ã®ASICå®Ÿè£…ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«ï¼ã‚¢ãƒŠãƒ­ã‚°ï¼‰"
---

# âš™ï¸ 3.3 PIDåˆ¶å¾¡ã®ASICå®Ÿè£…ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«ï¼ã‚¢ãƒŠãƒ­ã‚°ï¼‰  
**Section 3.3: PID Controller Implementation (Digital / Analog)**

---

## ğŸ¯ ç›®çš„ã¨å½¹å‰² / Purpose and Role

PIDåˆ¶å¾¡å™¨ã¯ã€FSMã‹ã‚‰ã®å‘½ä»¤ï¼ˆä¾‹ï¼šæ­©ã‘ã€æ­¢ã¾ã‚Œï¼‰ã«å¯¾ã—ã¦ã€  
å¯¾è±¡ã‚·ã‚¹ãƒ†ãƒ ï¼ˆã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ã‚„ã‚»ãƒ³ã‚µå‡ºåŠ›ï¼‰ã‚’**å®‰å®šçš„ã«åˆ¶å¾¡**ã™ã‚‹ãŸã‚ã®ç†æ€§çš„åˆ¶å¾¡å±¤ã§ã™ã€‚  
The PID controller is a rational control layer that stabilizes the system (e.g., actuators, sensors) in response to FSM commands such as "walk" or "stop".

AITL-Hæ§‹é€ ã§ã¯ã€ä¸­é–“å±¤ã¨ã—ã¦ç‰©ç†å®Ÿä½“ã¨ã®æ©‹æ¸¡ã—ã‚’è¡Œã„ã€  
åˆ¶å¾¡ã®ã€Œ**å¿œç­”é€Ÿåº¦**ã€ã€Œ**å®‰å®šæ€§**ã€ã€Œ**ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯æ€§**ã€ã‚’ç¢ºä¿ã—ã¾ã™ã€‚  
It bridges digital decision logic with physical systems, ensuring **responsiveness**, **stability**, and **feedback** performance.

---

## ğŸ§® PIDåˆ¶å¾¡ã®åŸºæœ¬å¼ï¼ˆé›¢æ•£å‹ï¼‰ / Discrete PID Equation

$$
u[k] = K_p \cdot e[k] + K_i \cdot \sum_{i=0}^{k} e[i] + K_d \cdot (e[k] - e[k-1])
$$

- $e[k] = r[k] - y[k]$: **ç›®æ¨™å€¤ã¨ç¾åœ¨å€¤ã®å·® / Error (target - actual)**
- $u[k]$: **å‡ºåŠ› / Output**
- $K_p, K_i, K_d$: **æ¯”ä¾‹ãƒ»ç©åˆ†ãƒ»å¾®åˆ†ã‚²ã‚¤ãƒ³ / Proportional, Integral, Derivative gains**
  
---

## ğŸ› ï¸ ãƒ‡ã‚¸ã‚¿ãƒ«PIDåˆ¶å¾¡å™¨ã®RTLæ§‹æˆ / RTL Implementation of Digital PID

```verilog
module pid_controller (
    input wire clk,
    input wire rst,
    input wire signed [15:0] ref,     // ç›®æ¨™å€¤ / reference value
    input wire signed [15:0] y,       // ç¾åœ¨å€¤ / current value
    output reg signed [15:0] u_out    // åˆ¶å¾¡å‡ºåŠ› / control output
);

    parameter signed [15:0] Kp = 16'sd2;
    parameter signed [15:0] Ki = 16'sd1;
    parameter signed [15:0] Kd = 16'sd1;

    reg signed [15:0] e, e_prev, integ, deriv;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            e <= 0;
            e_prev <= 0;
            integ <= 0;
            deriv <= 0;
            u_out <= 0;
        end else begin
            e <= ref - y;
            integ <= integ + e;
            deriv <= e - e_prev;
            u_out <= Kp*e + Ki*integ + Kd*deriv;
            e_prev <= e;
        end
    end
endmodule
```

âš ï¸ **æ³¨æ„ / Caution**ï¼šç©åˆ†é£½å’Œã‚„ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡ã¯åˆ¥é€”è¨­è¨ˆãŒå¿…è¦ã§ã™ã€‚  
**Integral windup** and **overflow protection** require additional logic.

---

## ğŸ”„ FSMã¨ã®é€£æº / Connection with FSM

FSMã¯ã€Œè¡Œå‹•æŒ‡ä»¤ã€ã€PIDã¯ã€Œé€£ç¶šåˆ¶å¾¡ã€ã€‚FSMã® `action_out` ã¯ã€  
PIDåˆ¶å¾¡å™¨ã®ç›®æ¨™å€¤ `ref` ã«å¤‰æ›ã•ã‚Œã¦æ¥ç¶šã•ã‚Œã¾ã™ã€‚  
FSM issues behavior commands, which are converted to reference values (`ref`) for PID control.

| FSMå‡ºåŠ› `action_out` | æ„å‘³ / Meaning | PIDã®ç›®æ¨™å€¤ `ref` |
|----------------------|----------------|-------------------|
| `3'b001`             | å‰é€² / Forward | `+1000`           |
| `3'b010`             | æ—‹å› / Turn    | `-500`            |
| `3'b100`             | åœæ­¢ / Stop    | `0`               |

> PIDã¯ã“ã® `ref` ã«åŸºã¥ã„ã¦ `u_out` ã‚’ç”Ÿæˆã—ã¾ã™ã€‚  
> The PID controller generates `u_out` based on `ref`.

---

## ğŸ”Œ ãƒãƒ¼ãƒˆè¨­è¨ˆã¨æ¥ç¶š / Port Design and Integration

| ãƒãƒ¼ãƒˆå | ãƒ“ãƒƒãƒˆå¹… / Bit Width | èª¬æ˜ / Description | æ¥ç¶šå¯¾è±¡ / Connected To |
|----------|----------------------|--------------------|--------------------------|
| `ref`    | 16bit                | ç›®æ¨™å€¤ / Reference | FSM / LLM                |
| `y`      | 16bit                | ç¾åœ¨å€¤ / Measured Value | ã‚»ãƒ³ã‚µ / Sensor IF |
| `u_out`  | 16bit                | å‡ºåŠ› / Output      | PWM / Driver             |
| `clk`    | 1bit                 | ã‚¯ãƒ­ãƒƒã‚¯ / Clock   | SoCå†…éƒ¨ã‚¯ãƒ­ãƒƒã‚¯ / Global Clock |
| `rst`    | 1bit                 | ãƒªã‚»ãƒƒãƒˆ / Reset   | ã‚·ã‚¹ãƒ†ãƒ ãƒªã‚»ãƒƒãƒˆ         |

---

## âš–ï¸ ã‚¢ãƒŠãƒ­ã‚°PIDã¨ã®æ¯”è¼ƒ / Digital vs Analog PID

| é …ç›® / Aspect    | ãƒ‡ã‚¸ã‚¿ãƒ«PID / Digital PID     | ã‚¢ãƒŠãƒ­ã‚°PID / Analog PID               |
|------------------|-------------------------------|----------------------------------------|
| å®Ÿè£… / Realization | Verilog (HDL)                 | ã‚ªãƒšã‚¢ãƒ³ãƒ—å›è·¯ / Op-amp based         |
| ç²¾åº¦ / Accuracy   | é›¢æ•£ãƒ»ã‚¯ãƒ­ãƒƒã‚¯ä¾å­˜ / Discrete | æ¸©åº¦ãƒ»ãƒã‚¤ã‚ºå½±éŸ¿ã‚ã‚Š / Analog noise  |
| æŸ”è»Ÿæ€§ / Flexibility | ã‚²ã‚¤ãƒ³å¤‰æ›´å®¹æ˜“ / Reconfigurable | è¨­è¨ˆå›ºå®š / Fixed                      |
| SoCçµ±åˆ / SoC Integration | å®¹æ˜“ / Easy               | é›£ã—ã„ / Difficult                     |

> ãƒ‡ã‚¸ã‚¿ãƒ«PIDã‹ã‚‰å­¦ã³ã€ã‚¢ãƒŠãƒ­ã‚°å®Ÿè£…ã¯è£œè¶³çš„ã«æ‰±ã„ã¾ã™ã€‚  
> Begin with digital; analog is for advanced cases.

---

## ğŸ“ è¨­è¨ˆã®æ³¨æ„ç‚¹ / Design Considerations

- ğŸ§¯ **ç©åˆ†é£½å’Œå¯¾ç­– / Integral Windup**ï¼šç©åˆ†å€¤ã®ä¸Šé™ãƒ»ä¸‹é™è¨­è¨ˆ  
- ğŸ§® **å›ºå®šå°æ•°ç‚¹æ¼”ç®— / Fixed-point Arithmetic**ï¼šã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã¨ã‚·ãƒ•ãƒˆåˆ¶å¾¡  
- ğŸ”„ **FSMâ†’PIDå¤‰æ› / FSM-to-PID Mapping**ï¼šè£œåŠ©ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«è¨­è¨ˆãŒå¿…è¦  

---

## ğŸ“ æ¬¡ç¯€ã¨ã®æ¥ç¶š / To the Next Section

â–¶ï¸ æ¬¡ã¯ [**3.4 LLMã¨ã®æ¥ç¶šè¨­è¨ˆï¼ˆRISC-Vé€£æºï¼‰**](3_4_llm_connection.md) ã«é€²ã¿ã¾ã™ã€‚  
In the next section, we explore **LLM control integration** including **RISC-V co-design**, memory mapping, and interrupt handling.

---

ğŸ”™ [ç‰¹åˆ¥ç·¨ç¬¬3ç« ã®READMEã«æˆ»ã‚‹](../README.md)  
