Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 02 20:53:54 2017
| Host         : DESKTOP-AOUFU2F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sw_btn_led_timing_summary_routed.rpt -rpx sw_btn_led_timing_summary_routed.rpx
| Design       : sw_btn_led
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk_10_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.636        0.000                      0                   29        0.135        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100M  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M            7.636        0.000                      0                   29        0.135        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :            0  Failing Endpoints,  Worst Slack        7.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.692ns (71.588%)  route 0.672ns (28.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    counter_reg[12]_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.958 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.958    counter_reg[16]_i_1_n_6
    SLICE_X32Y20         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.671ns (71.333%)  route 0.672ns (28.667%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    counter_reg[12]_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.937 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.937    counter_reg[16]_i_1_n_4
    SLICE_X32Y20         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.597ns (70.398%)  route 0.672ns (29.602%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    counter_reg[12]_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.863 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.863    counter_reg[16]_i_1_n_5
    SLICE_X32Y20         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 1.581ns (70.188%)  route 0.672ns (29.812%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    counter_reg[12]_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.847 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.847    counter_reg[16]_i_1_n_7
    SLICE_X32Y20         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.578ns (70.148%)  route 0.672ns (29.852%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.844 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.844    counter_reg[12]_i_1_n_6
    SLICE_X32Y19         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.557ns (69.867%)  route 0.672ns (30.133%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.823 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.823    counter_reg[12]_i_1_n_4
    SLICE_X32Y19         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.483ns (68.832%)  route 0.672ns (31.168%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.749 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.749    counter_reg[12]_i_1_n_5
    SLICE_X32Y19         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.467ns (68.599%)  route 0.672ns (31.401%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.510    counter_reg[8]_i_1_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.733 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.733    counter_reg[12]_i_1_n_7
    SLICE_X32Y19         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.437    14.231    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.337    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.062    14.594    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.464ns (68.555%)  route 0.672ns (31.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.730 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.730    counter_reg[8]_i_1_n_6
    SLICE_X32Y18         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.438    14.232    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.337    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.062    14.595    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M rise@10.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.443ns (68.242%)  route 0.672ns (31.758%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.940    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.036 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.558     4.595    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.051 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.672     5.722    p_0_in[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.396 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    counter_reg[4]_i_1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.709 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.709    counter_reg[8]_i_1_n_4
    SLICE_X32Y18         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.840    10.840 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.702    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.793 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.438    14.232    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.337    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.062    14.595    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.417    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.070     1.628    p_0_in[6]
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.930    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[6]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.076     1.493    PWMCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.418    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.070     1.629    p_0_in[2]
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.931    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[2]/C
                         clock pessimism             -0.513     1.418    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.076     1.494    PWMCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.418    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.073     1.632    p_0_in[3]
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.931    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[3]/C
                         clock pessimism             -0.513     1.418    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.078     1.496    PWMCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.417    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.073     1.631    p_0_in[7]
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.930    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[7]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.078     1.495    PWMCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.417    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.069     1.627    p_0_in[5]
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.930    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[5]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.071     1.488    PWMCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.418    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.069     1.628    p_0_in[1]
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.931    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[1]/C
                         clock pessimism             -0.513     1.418    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.071     1.489    PWMCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.417    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.076     1.635    p_0_in[4]
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.930    clk_100M_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  PWMCounter_reg[4]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.075     1.492    PWMCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.418    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.076     1.636    p_0_in[0]
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.931    clk_100M_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  PWMCounter_reg[0]/C
                         clock pessimism             -0.513     1.418    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.075     1.493    PWMCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.416    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.679    counter_reg_n_0_[14]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.790 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.790    counter_reg[12]_i_1_n_5
    SLICE_X32Y19         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     1.929    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.513     1.416    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105     1.521    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M rise@0.000ns - clk_100M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.834    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.416    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.679    counter_reg_n_0_[14]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.823 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    counter_reg[12]_i_1_n_4
    SLICE_X32Y19         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.076    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.105 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     1.929    clk_100M_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.513     1.416    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105     1.521    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17    PWMCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17    PWMCounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17    PWMCounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17    PWMCounter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18    PWMCounter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18    PWMCounter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18    PWMCounter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18    PWMCounter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y25    clk_10_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y25    clk_10_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    PWMCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    PWMCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    PWMCounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    PWMCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y25    clk_10_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20    counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y20    counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    PWMCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    PWMCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    PWMCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    PWMCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17    counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    PWMCounter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y18    PWMCounter_reg[5]/C



