

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:05:30 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.373 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_9_6_s_fu_203  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_208  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_213  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_218  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_223  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_228  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_233  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_238  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_243  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_248  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_253  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_258  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_263  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_268  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_273  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_278  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_283  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     11|        -|        -|    -|
|Expression           |        -|      6|        0|     1038|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     5882|    25619|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1088|      224|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     51|     6970|    26917|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_9_6_s_fu_203  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_208  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_213  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_218  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_223  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_228  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_233  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_238  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_243  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_248  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_253  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_258  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_263  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_268  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_273  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_278  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_283  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        0|     34| 5882| 25619|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------------+------------------------------------------------+---------------------+
    |                      Instance                     |                     Module                     |      Expression     |
    +---------------------------------------------------+------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1_U9  |myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1  | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_5s_10s_8s_14_1_1_U11         |myproject_mac_mul_sub_5s_10s_8s_14_1_1          |     i0 * i1 - i2    |
    |myproject_mac_muladd_5s_27s_22s_27_1_1_U17         |myproject_mac_muladd_5s_27s_22s_27_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_6ns_9s_5ns_12_1_1_U10         |myproject_mac_muladd_6ns_9s_5ns_12_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_7ns_9s_12ns_12_1_1_U7         |myproject_mac_muladd_7ns_9s_12ns_12_1_1         |     i0 * i1 + i2    |
    |myproject_mac_mulsub_11s_11s_12ns_12_1_1_U8        |myproject_mac_mulsub_11s_11s_12ns_12_1_1        |     i0 - i1 * i1    |
    |myproject_mul_mul_10s_12s_22_1_1_U15               |myproject_mul_mul_10s_12s_22_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_14s_24_1_1_U13               |myproject_mul_mul_10s_14s_24_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_15s_25_1_1_U12               |myproject_mul_mul_10s_15s_25_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_22s_30_1_1_U16               |myproject_mul_mul_10s_22s_30_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_25s_33_1_1_U14               |myproject_mul_mul_10s_25s_33_1_1                |       i0 * i1       |
    +---------------------------------------------------+------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_1_fu_1129_p2               |     *    |      1|  0|  45|           5|          27|
    |mul_ln1192_4_fu_1080_p2               |     *    |      2|  0|  21|          10|          33|
    |mul_ln1192_7_fu_1137_p2               |     *    |      2|  0|  30|          10|          30|
    |mul_ln1192_fu_1071_p2                 |     *    |      1|  0|  42|           5|          24|
    |r_V_13_fu_746_p2                      |     *    |      0|  0|  23|           6|           6|
    |r_V_17_fu_1004_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_19_fu_1025_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_20_fu_1034_p2                     |     *    |      0|  0|  23|           6|           6|
    |r_V_22_fu_1043_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_25_fu_1104_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_28_fu_1120_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_32_fu_957_p2                      |     *    |      0|  0|  17|           5|           5|
    |r_V_37_fu_802_p2                      |     *    |      0|  0|  17|           5|           5|
    |add_ln1192_10_fu_381_p2               |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_12_fu_614_p2               |     +    |      0|  0|  18|           9|          11|
    |add_ln1192_18_fu_669_p2               |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_1_fu_488_p2                |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_fu_865_p2                  |     +    |      0|  0|  20|          10|          15|
    |add_ln700_fu_944_p2                   |     +    |      0|  0|  21|          14|          14|
    |grp_generic_sincos_9_6_s_fu_228_in_V  |     +    |      0|  0|  16|           9|           9|
    |grp_generic_sincos_9_6_s_fu_233_in_V  |     +    |      0|  0|  20|           2|           9|
    |grp_generic_sincos_9_6_s_fu_238_in_V  |     +    |      0|  0|  16|           4|           9|
    |grp_generic_sincos_9_6_s_fu_253_in_V  |     +    |      0|  0|  16|           2|           9|
    |r_V_30_fu_482_p2                      |     +    |      0|  0|  19|          12|          12|
    |r_V_38_fu_843_p2                      |     +    |      0|  0|  19|          12|          12|
    |ret_V_11_fu_736_p2                    |     +    |      0|  0|  15|           2|           6|
    |ret_V_16_fu_879_p2                    |     +    |      0|  0|  15|           2|           6|
    |ret_V_22_fu_494_p2                    |     +    |      0|  0|  20|           6|          12|
    |ret_V_23_fu_975_p2                    |     +    |      0|  0|  22|          15|          15|
    |ret_V_29_fu_387_p2                    |     +    |      0|  0|  20|           6|          12|
    |ret_V_31_fu_1085_p2                   |     +    |      0|  0|  40|          29|          33|
    |ret_V_34_fu_675_p2                    |     +    |      0|  0|  20|           5|          12|
    |ret_V_35_fu_1142_p2                   |     +    |      0|  0|  37|          26|          30|
    |ret_V_6_fu_820_p2                     |     +    |      0|  0|  17|          10|          10|
    |ret_V_9_fu_563_p2                     |     +    |      0|  0|  18|           3|          11|
    |ret_V_fu_714_p2                       |     +    |      0|  0|  20|           5|          10|
    |grp_generic_sincos_9_6_s_fu_208_in_V  |     -    |      0|  0|  16|           9|           9|
    |r_V_29_fu_462_p2                      |     -    |      0|  0|  20|          12|          12|
    |r_V_31_fu_923_p2                      |     -    |      0|  0|  20|          12|          12|
    |r_V_33_fu_694_p2                      |     -    |      0|  0|  17|           1|          10|
    |r_V_34_fu_527_p2                      |     -    |      0|  0|  19|          12|          12|
    |r_V_35_fu_790_p2                      |     -    |      0|  0|  15|           1|           6|
    |r_V_39_fu_663_p2                      |     -    |      0|  0|  19|          12|          12|
    |ret_V_21_fu_431_p2                    |     -    |      0|  0|  17|          10|          10|
    |ret_V_24_fu_708_p2                    |     -    |      0|  0|  20|          10|          10|
    |ret_V_26_fu_553_p2                    |     -    |      0|  0|  17|          10|          10|
    |ret_V_28_fu_859_p2                    |     -    |      0|  0|  20|          15|          15|
    |sub_ln1118_2_fu_905_p2                |     -    |      0|  0|  20|           1|          12|
    |sub_ln1118_fu_456_p2                  |     -    |      0|  0|  20|           1|          12|
    |sub_ln703_fu_510_p2                   |     -    |      0|  0|  20|           9|           9|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      6|  0|1038|         414|         609|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |    1|   0|    1|          0|
    |mul_ln1192_1_reg_1515                  |   27|   0|   27|          0|
    |mul_ln1192_3_reg_1470                  |   33|   0|   33|          0|
    |mul_ln1192_6_reg_1505                  |   30|   0|   30|          0|
    |mul_ln1192_reg_1495                    |   27|   0|   27|          0|
    |outcos_V_2_reg_1435                    |    5|   0|    5|          0|
    |outcos_V_3_reg_1405                    |    5|   0|    5|          0|
    |outcos_V_3_reg_1405_pp0_iter8_reg      |    5|   0|    5|          0|
    |outcos_V_5_reg_1485                    |    5|   0|    5|          0|
    |outcos_V_6_reg_1490                    |    5|   0|    5|          0|
    |outcos_V_9_reg_1393                    |    5|   0|    5|          0|
    |outcos_V_reg_1388                      |    5|   0|    5|          0|
    |outsin_V_11_reg_1465                   |    5|   0|    5|          0|
    |outsin_V_1_reg_1410                    |    5|   0|    5|          0|
    |outsin_V_4_reg_1425                    |    5|   0|    5|          0|
    |outsin_V_4_reg_1425_pp0_iter9_reg      |    5|   0|    5|          0|
    |outsin_V_5_reg_1430                    |    5|   0|    5|          0|
    |outsin_V_8_reg_1450                    |    5|   0|    5|          0|
    |p_Val2_19_reg_1303                     |    9|   0|    9|          0|
    |p_Val2_1_reg_1269                      |    9|   0|    9|          0|
    |p_Val2_7_reg_1259                      |    9|   0|    9|          0|
    |p_Val2_8_reg_1275                      |    9|   0|    9|          0|
    |p_Val2_s_reg_1285                      |    9|   0|    9|          0|
    |r_V_12_reg_1460                        |   24|   0|   24|          0|
    |r_V_13_reg_1399                        |   12|   0|   12|          0|
    |r_V_15_reg_1440                        |   25|   0|   25|          0|
    |r_V_19_reg_1475                        |   10|   0|   10|          0|
    |r_V_23_reg_1480                        |   22|   0|   22|          0|
    |r_V_28_reg_1510                        |   10|   0|   10|          0|
    |r_V_29_reg_1333                        |   12|   0|   12|          0|
    |ret_V_16_reg_1445                      |    6|   0|    6|          0|
    |ret_V_21_reg_1323                      |   10|   0|   10|          0|
    |ret_V_5_reg_1415                       |   14|   0|   14|          0|
    |ret_V_6_reg_1420                       |   10|   0|   10|          0|
    |ret_V_reg_1383                         |   10|   0|   10|          0|
    |trunc_ln708_10_reg_1520                |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1455                 |    9|   0|    9|          0|
    |trunc_ln708_4_reg_1363                 |    9|   0|    9|          0|
    |trunc_ln708_6_reg_1368                 |    9|   0|    9|          0|
    |trunc_ln708_7_reg_1500                 |    9|   0|    9|          0|
    |trunc_ln708_7_reg_1500_pp0_iter11_reg  |    9|   0|    9|          0|
    |trunc_ln708_8_reg_1318                 |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1373                 |    9|   0|    9|          0|
    |trunc_ln708_s_reg_1378                 |    9|   0|    9|          0|
    |trunc_ln_reg_1338                      |    9|   0|    9|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  144|   0|  144|          0|
    |outcos_V_2_reg_1435                    |   64|  32|    5|          0|
    |outsin_V_11_reg_1465                   |   64|  32|    5|          0|
    |outsin_V_5_reg_1430                    |   64|  32|    5|          0|
    |p_Val2_s_reg_1285                      |   64|  32|    9|          0|
    |r_V_29_reg_1333                        |   64|  32|   12|          0|
    |ret_V_21_reg_1323                      |   64|  32|   10|          0|
    |trunc_ln708_1_reg_1455                 |   64|  32|    9|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1088| 224|  695|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i144 %x_V_read to i9" [firmware/myproject.cpp:51]   --->   Operation 19 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [8/8] (3.55ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 20 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%sub_ln703_1 = sub i9 %p_Val2_7, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 21 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [8/8] (3.55ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 22 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_19 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 23 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [8/8] (3.55ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 24 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:53]   --->   Operation 25 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_5, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 26 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_19, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 27 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i10 %shl_ln1118_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 28 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_10 = add i12 %sext_ln1192_5, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 29 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_29 = add i12 48, %add_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 30 'add' 'ret_V_29' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_29, i32 3, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 31 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [8/8] (3.55ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 32 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i9 %p_Val2_7 to i12" [firmware/myproject.cpp:54]   --->   Operation 33 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln700_1 = mul i12 39, %sext_ln700_2" [firmware/myproject.cpp:54]   --->   Operation 34 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_19, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 35 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i12 %mul_ln700_1, %rhs_V_4" [firmware/myproject.cpp:54]   --->   Operation 36 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_32, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 37 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %p_Val2_7 to i10" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.71ns)   --->   "%ret_V_21 = sub i10 %lhs_V_2, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 40 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [8/8] (3.55ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 41 'call' 'call_ret_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.71ns)   --->   "%add_ln703 = add i9 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 42 'add' 'add_ln703' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [8/8] (3.55ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 43 'call' 'call_ret_i30' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %shl_ln to i12" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i12 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 47 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_29 = sub i12 %sub_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 48 'sub' 'r_V_29' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %p_Val2_8 to i12" [firmware/myproject.cpp:50]   --->   Operation 49 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_8, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 50 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %shl_ln1118_1 to i12" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.73ns)   --->   "%r_V_30 = add i12 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 52 'add' 'r_V_30' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i12 %r_V_30, %r_V_29" [firmware/myproject.cpp:50]   --->   Operation 53 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i12 48, %add_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 54 'add' 'ret_V_22' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_22, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i9 %p_Val2_7, %p_Val2_8" [firmware/myproject.cpp:50]   --->   Operation 56 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i9 2, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 57 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [8/8] (3.55ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 58 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [7/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 59 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [7/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 60 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.71ns)   --->   "%add_ln703_2 = add i9 -4, %p_Val2_8" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [8/8] (3.55ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 62 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.73ns)   --->   "%r_V_34 = sub i12 %sext_ln1118_1, %sext_ln1118" [firmware/myproject.cpp:51]   --->   Operation 63 'sub' 'r_V_34' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %r_V_34, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 64 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [8/8] (3.55ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 65 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [7/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 66 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [8/8] (3.55ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 67 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%add_ln703_3 = add i9 -1, %p_Val2_19" [firmware/myproject.cpp:51]   --->   Operation 68 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [8/8] (3.55ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 69 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i9 %p_Val2_19 to i10" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%ret_V_26 = sub i10 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 71 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i10 %ret_V_26 to i11" [firmware/myproject.cpp:52]   --->   Operation 72 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.72ns)   --->   "%ret_V_9 = add nsw i11 5, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 73 'add' 'ret_V_9' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i11 %ret_V_9 to i12" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_8, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 75 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1193 = mul i12 %sext_ln1118_7, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 76 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = sub i12 %lhs_V_4, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 77 'sub' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_27, i32 3, i32 11)" [firmware/myproject.cpp:52]   --->   Operation 78 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %p_Val2_19 to i12" [firmware/myproject.cpp:54]   --->   Operation 79 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [7/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 80 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %p_Val2_7, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 81 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i13 %shl_ln1118_7 to i14" [firmware/myproject.cpp:53]   --->   Operation 82 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 83 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i10 %shl_ln1118_8 to i11" [firmware/myproject.cpp:53]   --->   Operation 84 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.72ns)   --->   "%add_ln1192_12 = add i11 280, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 85 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i11 %add_ln1192_12 to i14" [firmware/myproject.cpp:53]   --->   Operation 86 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%add_ln1192_2 = add i14 %sext_ln1118_9, %sext_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 87 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i9 %p_Val2_7 to i15" [firmware/myproject.cpp:53]   --->   Operation 88 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sext_ln700_4 = sext i14 %add_ln1192_2 to i15" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700 = mul i15 %sext_ln700_3, %sext_ln700_4" [firmware/myproject.cpp:53]   --->   Operation 90 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_19, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 91 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i15 %mul_ln700, %rhs_V_3" [firmware/myproject.cpp:53]   --->   Operation 92 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_30, i32 6, i32 14)" [firmware/myproject.cpp:53]   --->   Operation 93 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [8/8] (3.55ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 94 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1192_5 = mul i12 22, %sext_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 95 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i12 8, %mul_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 96 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_33, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 97 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_19, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 98 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %shl_ln1118_9 to i12" [firmware/myproject.cpp:54]   --->   Operation 99 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.73ns)   --->   "%r_V_39 = sub i12 %sext_ln1118_12, %sext_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 100 'sub' 'r_V_39' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i12 %r_V_39, %r_V_34" [firmware/myproject.cpp:54]   --->   Operation 101 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_34 = add i12 24, %add_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 102 'add' 'ret_V_34' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_34, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 103 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 104 [7/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 104 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [7/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 105 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [8/8] (3.55ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 106 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [7/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 107 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [6/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 108 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [6/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 109 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 110 [7/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 110 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [7/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 111 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [6/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [7/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [7/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [8/8] (3.55ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 115 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [6/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 116 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [8/8] (3.55ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 117 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [7/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 118 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [8/8] (3.55ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 119 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [8/8] (3.55ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 120 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 121 [6/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 121 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [6/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 122 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [7/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 123 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [6/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 124 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [5/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 125 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [5/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 126 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [6/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 127 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [6/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 128 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [5/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 129 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [6/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [6/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [7/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 132 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [5/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 133 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [7/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 134 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [6/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 135 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [7/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 136 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [7/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 137 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 138 [5/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 138 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [5/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 139 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [6/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 140 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [5/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 141 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [4/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 142 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [4/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 143 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [5/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 144 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [5/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 145 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [4/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 146 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [5/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [5/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [6/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 149 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [4/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 150 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [6/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 151 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 152 [5/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 152 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [6/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 153 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [6/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 154 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 155 [4/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 155 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [4/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 156 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [5/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 157 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [4/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 158 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [3/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 159 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [3/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 160 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [4/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 161 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [4/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 162 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [3/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 163 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [4/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 164 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [4/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [5/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 166 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [3/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 167 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [5/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 168 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [4/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 169 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [5/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 170 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [5/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 171 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 172 [3/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 172 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [3/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 173 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [4/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 174 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [3/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 175 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [2/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 176 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [2/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 177 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [3/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [3/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 179 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [2/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [3/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 181 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 182 [3/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 182 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 183 [4/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 183 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [2/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 184 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 185 [4/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 185 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 186 [3/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 187 [4/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 187 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 188 [4/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 188 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 189 [2/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [2/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 190 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [3/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 191 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [2/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 192 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_5 = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:51]   --->   Operation 193 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.71ns)   --->   "%r_V_33 = sub i10 0, %r_V_5" [firmware/myproject.cpp:51]   --->   Operation 194 'sub' 'r_V_33' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/8] (2.00ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 195 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i5, i5 } %call_ret_i3, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 196 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i5 %outcos_V_8 to i10" [firmware/myproject.cpp:51]   --->   Operation 197 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = sub i10 %r_V_33, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 198 'sub' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V = add i10 25, %ret_V_24" [firmware/myproject.cpp:51]   --->   Operation 199 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [1/8] (2.00ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i5, i5 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 201 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [2/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 203 [2/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 203 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [1/8] (2.00ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 204 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i5, i5 } %call_ret_i7, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 205 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [2/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 206 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [2/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 207 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 208 [3/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 208 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%outsin_V_12 = extractvalue { i5, i5 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 209 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%sext_ln703 = sext i5 %outsin_V_12 to i6" [firmware/myproject.cpp:53]   --->   Operation 210 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_11 = add i6 3, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 211 'add' 'ret_V_11' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i6 %ret_V_11 to i12" [firmware/myproject.cpp:53]   --->   Operation 212 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (1.23ns)   --->   "%r_V_13 = mul i12 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:53]   --->   Operation 213 'mul' 'r_V_13' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/8] (2.00ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 214 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%outcos_V_3 = extractvalue { i5, i5 } %call_ret_i11, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 215 'extractvalue' 'outcos_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [3/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 216 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 217 [2/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 217 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 218 [3/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 218 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 219 [3/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 219 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 220 [1/8] (2.00ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 220 'call' 'call_ret_i' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 221 [1/8] (2.00ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 221 'call' 'call_ret_i30' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 222 [2/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 222 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 223 [1/8] (2.00ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 223 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i5, i5 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 224 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %ret_V to i14" [firmware/myproject.cpp:51]   --->   Operation 225 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i5 %outcos_V to i14" [firmware/myproject.cpp:51]   --->   Operation 226 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.49ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln703 = mul i14 %sext_ln703_5, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 227 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [1/8] (2.00ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 228 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i5, i5 } %call_ret_i5, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 229 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %outsin_V_9, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 230 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i8 %rhs_V_1 to i14" [firmware/myproject.cpp:51]   --->   Operation 231 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_5 = sub i14 %mul_ln703, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 232 'sub' 'ret_V_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 233 [1/8] (2.00ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 233 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%outsin_V_10 = extractvalue { i5, i5 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 234 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%r_V_8 = sext i5 %outsin_V_10 to i6" [firmware/myproject.cpp:51]   --->   Operation 235 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_35 = sub i6 0, %r_V_8" [firmware/myproject.cpp:51]   --->   Operation 236 'sub' 'r_V_35' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%r_V_36 = sext i5 %outcos_V_9 to i10" [firmware/myproject.cpp:51]   --->   Operation 237 'sext' 'r_V_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i5 %outcos_V_9 to i6" [firmware/myproject.cpp:51]   --->   Operation 238 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.91ns)   --->   "%r_V_37 = mul i10 %r_V_36, %r_V_36" [firmware/myproject.cpp:51]   --->   Operation 239 'mul' 'r_V_37' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_35, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 240 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i9 %lhs_V_1 to i10" [firmware/myproject.cpp:51]   --->   Operation 241 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.72ns)   --->   "%ret_V_6 = add i10 %r_V_37, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 242 'add' 'ret_V_6' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/8] (2.00ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 243 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%outsin_V_4 = extractvalue { i5, i5 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 244 'extractvalue' 'outsin_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/8] (2.00ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 245 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i5, i5 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 246 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i5, i5 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 247 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [2/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 248 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node r_V_38)   --->   "%shl_ln1118 = shl i12 %r_V_13, 2" [firmware/myproject.cpp:53]   --->   Operation 249 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.74ns) (out node of the LUT)   --->   "%r_V_38 = add i12 %r_V_13, %shl_ln1118" [firmware/myproject.cpp:53]   --->   Operation 250 'add' 'r_V_38' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V_29, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 251 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i12 %r_V_38 to i15" [firmware/myproject.cpp:53]   --->   Operation 252 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = sub i15 %lhs_V_5, %sext_ln703_7" [firmware/myproject.cpp:53]   --->   Operation 253 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 254 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i15 832, %ret_V_28" [firmware/myproject.cpp:53]   --->   Operation 254 'add' 'add_ln1192' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %add_ln1192 to i25" [firmware/myproject.cpp:53]   --->   Operation 255 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i10 %r_V_37 to i25" [firmware/myproject.cpp:53]   --->   Operation 256 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i25 %sext_ln1118_13, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 257 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 258 [2/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 258 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 259 [1/1] (0.70ns)   --->   "%ret_V_16 = add i6 3, %sext_ln1116_1" [firmware/myproject.cpp:54]   --->   Operation 259 'add' 'ret_V_16' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/8] (2.00ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 260 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%outsin_V_8 = extractvalue { i5, i5 } %call_ret_i13, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 261 'extractvalue' 'outsin_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [2/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 262 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 263 [2/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 263 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.28>
ST_10 : Operation 264 [1/8] (2.00ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 264 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i5, i5 } %call_ret_i1, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 265 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %outsin_V, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 266 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %shl_ln1118_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 267 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_2 = sub i12 0, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 268 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %outsin_V, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 269 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %shl_ln1118_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 270 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_31 = sub i12 %sub_ln1118_2, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 271 'sub' 'r_V_31' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%lhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_21, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 272 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i13 %lhs_V to i14" [firmware/myproject.cpp:50]   --->   Operation 273 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %r_V_31 to i14" [firmware/myproject.cpp:50]   --->   Operation 274 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.75ns)   --->   "%add_ln700 = add i14 %sext_ln700, %sext_ln728_3" [firmware/myproject.cpp:50]   --->   Operation 275 'add' 'add_ln700' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i14 %add_ln700 to i15" [firmware/myproject.cpp:50]   --->   Operation 276 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%r_V = sext i5 %outsin_V_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 277 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.91ns)   --->   "%r_V_32 = mul i10 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 278 'mul' 'r_V_32' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %r_V_32, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 279 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i13 %rhs_V to i15" [firmware/myproject.cpp:50]   --->   Operation 280 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.76ns)   --->   "%ret_V_23 = add i15 %sext_ln700_1, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 281 'add' 'ret_V_23' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_23, i32 6, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 282 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i14 %ret_V_5 to i24" [firmware/myproject.cpp:51]   --->   Operation 283 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %ret_V_6 to i24" [firmware/myproject.cpp:51]   --->   Operation 284 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %sext_ln1118_6, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 285 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 286 [1/8] (2.00ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 286 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%outsin_V_11 = extractvalue { i5, i5 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 287 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%r_V_16 = sext i5 %outcos_V_3 to i10" [firmware/myproject.cpp:53]   --->   Operation 288 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.91ns)   --->   "%r_V_17 = mul i10 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 289 'mul' 'r_V_17' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i25 %r_V_15 to i33" [firmware/myproject.cpp:53]   --->   Operation 290 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i10 %r_V_17 to i33" [firmware/myproject.cpp:53]   --->   Operation 291 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i33 %sext_ln1192_7, %sext_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 292 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 293 [1/8] (2.00ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 293 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i5, i5 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 294 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%r_V_18 = sext i5 %outcos_V_4 to i10" [firmware/myproject.cpp:53]   --->   Operation 295 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.91ns)   --->   "%r_V_19 = mul i10 %r_V_18, %r_V_18" [firmware/myproject.cpp:53]   --->   Operation 296 'mul' 'r_V_19' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i6 %ret_V_16 to i12" [firmware/myproject.cpp:54]   --->   Operation 297 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (1.23ns)   --->   "%r_V_20 = mul i12 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 298 'mul' 'r_V_20' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%r_V_21 = sext i5 %outsin_V_8 to i10" [firmware/myproject.cpp:54]   --->   Operation 299 'sext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.91ns)   --->   "%r_V_22 = mul i10 %r_V_21, %r_V_21" [firmware/myproject.cpp:54]   --->   Operation 300 'mul' 'r_V_22' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i12 %r_V_20 to i22" [firmware/myproject.cpp:54]   --->   Operation 301 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_22 to i22" [firmware/myproject.cpp:54]   --->   Operation 302 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i22 %sext_ln1118_11, %sext_ln1116_8" [firmware/myproject.cpp:54]   --->   Operation 303 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 304 [1/8] (2.00ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 304 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i5, i5 } %call_ret_i14, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 305 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/8] (2.00ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 306 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i5, i5 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 307 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.03>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i24 %r_V_12 to i27" [firmware/myproject.cpp:51]   --->   Operation 308 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i5 %outsin_V_4 to i27" [firmware/myproject.cpp:51]   --->   Operation 309 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (2.61ns)   --->   "%mul_ln1192 = mul i27 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 310 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i10 %r_V_19 to i33" [firmware/myproject.cpp:53]   --->   Operation 311 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (3.14ns)   --->   "%mul_ln1192_4 = mul i33 %sext_ln1192_9, %mul_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 312 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.89ns)   --->   "%ret_V_31 = add i33 -134217728, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 313 'add' 'ret_V_31' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i33.i32.i32(i33 %ret_V_31, i32 24, i32 32)" [firmware/myproject.cpp:53]   --->   Operation 314 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%r_V_24 = sext i5 %outcos_V_5 to i10" [firmware/myproject.cpp:54]   --->   Operation 315 'sext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.91ns)   --->   "%r_V_25 = mul i10 %r_V_24, %r_V_24" [firmware/myproject.cpp:54]   --->   Operation 316 'mul' 'r_V_25' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i22 %r_V_23 to i30" [firmware/myproject.cpp:54]   --->   Operation 317 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i10 %r_V_25 to i30" [firmware/myproject.cpp:54]   --->   Operation 318 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i30 %sext_ln1192_11, %sext_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 319 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%r_V_27 = sext i5 %outcos_V_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 320 'sext' 'r_V_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.91ns)   --->   "%r_V_28 = mul i10 %r_V_27, %r_V_27" [firmware/myproject.cpp:54]   --->   Operation 321 'mul' 'r_V_28' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i5 %outsin_V_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 322 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (2.80ns)   --->   "%mul_ln1192_1 = mul i27 %sext_ln1192_2, %mul_ln1192" [firmware/myproject.cpp:51]   --->   Operation 323 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i10 %r_V_28 to i30" [firmware/myproject.cpp:54]   --->   Operation 324 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (3.02ns)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_12, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 325 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.86ns)   --->   "%ret_V_35 = add i30 -16777216, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 326 'add' 'ret_V_35' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i9 @_ssdm_op_PartSelect.i9.i30.i32.i32(i30 %ret_V_35, i32 21, i32 29)" [firmware/myproject.cpp:54]   --->   Operation 327 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.53>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !262"   --->   Operation 328 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !268"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !274"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !280"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !286"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !292"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 334 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 335 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 336 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 337 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 338 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i5 %outcos_V_2 to i27" [firmware/myproject.cpp:51]   --->   Operation 339 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln1192_2 = mul i27 %sext_ln1192_3, %mul_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 340 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 341 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i27 -1835008, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 341 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i27.i32.i32(i27 %ret_V_25, i32 18, i32 26)" [firmware/myproject.cpp:51]   --->   Operation 342 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 343 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i5 %outsin_V_11 to i9" [firmware/myproject.cpp:52]   --->   Operation 344 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %sext_ln708)" [firmware/myproject.cpp:52]   --->   Operation 345 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 347 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 348 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000000]
p_Val2_7           (partselect    ) [ 01111111110000]
p_Val2_1           (partselect    ) [ 01100000000000]
p_Val2_8           (partselect    ) [ 01111111110000]
p_Val2_s           (partselect    ) [ 01111111100000]
trunc_ln51         (trunc         ) [ 01111111100000]
sub_ln703_1        (sub           ) [ 01111111100000]
p_Val2_19          (partselect    ) [ 01111111100000]
tmp_5              (partselect    ) [ 00000000000000]
shl_ln1            (bitconcatenate) [ 00000000000000]
shl_ln1118_6       (bitconcatenate) [ 00000000000000]
sext_ln1192_5      (sext          ) [ 00000000000000]
add_ln1192_10      (add           ) [ 00000000000000]
ret_V_29           (add           ) [ 00000000000000]
trunc_ln708_5      (partselect    ) [ 01111111100000]
sext_ln700_2       (sext          ) [ 00000000000000]
mul_ln700_1        (mul           ) [ 00000000000000]
rhs_V_4            (bitconcatenate) [ 00000000000000]
ret_V_32           (add           ) [ 00000000000000]
trunc_ln708_8      (partselect    ) [ 01111111110000]
lhs_V_2            (sext          ) [ 00000000000000]
sext_ln703_1       (sext          ) [ 00000000000000]
ret_V_21           (sub           ) [ 01011111111000]
add_ln703          (add           ) [ 01011111110000]
sext_ln1118        (sext          ) [ 00000000000000]
shl_ln             (bitconcatenate) [ 00000000000000]
sext_ln1118_1      (sext          ) [ 00000000000000]
sub_ln1118         (sub           ) [ 00000000000000]
r_V_29             (sub           ) [ 01011111110000]
sext_ln1118_2      (sext          ) [ 00000000000000]
shl_ln1118_1       (bitconcatenate) [ 00000000000000]
sext_ln1118_3      (sext          ) [ 00000000000000]
r_V_30             (add           ) [ 00000000000000]
add_ln1192_1       (add           ) [ 00000000000000]
ret_V_22           (add           ) [ 00000000000000]
trunc_ln           (partselect    ) [ 01011111111000]
sub_ln703          (sub           ) [ 00000000000000]
add_ln703_1        (add           ) [ 01011111110000]
add_ln703_2        (add           ) [ 01011111110000]
r_V_34             (sub           ) [ 00000000000000]
trunc_ln708_2      (partselect    ) [ 01011111110000]
add_ln703_3        (add           ) [ 01011111110000]
rhs_V_2            (sext          ) [ 00000000000000]
ret_V_26           (sub           ) [ 00000000000000]
lhs_V_3            (sext          ) [ 00000000000000]
ret_V_9            (add           ) [ 00000000000000]
sext_ln1118_7      (sext          ) [ 00000000000000]
lhs_V_4            (bitconcatenate) [ 00000000000000]
mul_ln1193         (mul           ) [ 00000000000000]
ret_V_27           (sub           ) [ 00000000000000]
trunc_ln708_4      (partselect    ) [ 01011111111000]
sext_ln1192_4      (sext          ) [ 00000000000000]
shl_ln1118_7       (bitconcatenate) [ 00000000000000]
sext_ln1118_9      (sext          ) [ 00000000000000]
shl_ln1118_8       (bitconcatenate) [ 00000000000000]
sext_ln1118_10     (sext          ) [ 00000000000000]
add_ln1192_12      (add           ) [ 00000000000000]
sext_ln1192_8      (sext          ) [ 00000000000000]
add_ln1192_2       (add           ) [ 00000000000000]
sext_ln700_3       (sext          ) [ 00000000000000]
sext_ln700_4       (sext          ) [ 00000000000000]
mul_ln700          (mul           ) [ 00000000000000]
rhs_V_3            (bitconcatenate) [ 00000000000000]
ret_V_30           (add           ) [ 00000000000000]
trunc_ln708_6      (partselect    ) [ 01011111111000]
mul_ln1192_5       (mul           ) [ 00000000000000]
ret_V_33           (add           ) [ 00000000000000]
trunc_ln708_9      (partselect    ) [ 01011111111000]
shl_ln1118_9       (bitconcatenate) [ 00000000000000]
sext_ln1118_12     (sext          ) [ 00000000000000]
r_V_39             (sub           ) [ 00000000000000]
add_ln1192_18      (add           ) [ 00000000000000]
ret_V_34           (add           ) [ 00000000000000]
trunc_ln708_s      (partselect    ) [ 01011111111000]
r_V_5              (sext          ) [ 00000000000000]
r_V_33             (sub           ) [ 00000000000000]
call_ret_i3        (call          ) [ 00000000000000]
outcos_V_8         (extractvalue  ) [ 00000000000000]
sext_ln703_3       (sext          ) [ 00000000000000]
ret_V_24           (sub           ) [ 00000000000000]
ret_V              (add           ) [ 01000000010000]
call_ret_i4        (call          ) [ 00000000000000]
outcos_V           (extractvalue  ) [ 01000000010000]
call_ret_i7        (call          ) [ 00000000000000]
outcos_V_9         (extractvalue  ) [ 01000000010000]
outsin_V_12        (extractvalue  ) [ 00000000000000]
sext_ln703         (sext          ) [ 00000000000000]
ret_V_11           (add           ) [ 00000000000000]
sext_ln1116_2      (sext          ) [ 00000000000000]
r_V_13             (mul           ) [ 01000000010000]
call_ret_i11       (call          ) [ 00000000000000]
outcos_V_3         (extractvalue  ) [ 01000000011000]
call_ret_i         (call          ) [ 00000000000000]
call_ret_i30       (call          ) [ 00000000000000]
call_ret_i2        (call          ) [ 00000000000000]
outsin_V_1         (extractvalue  ) [ 01000000001000]
sext_ln703_4       (sext          ) [ 00000000000000]
sext_ln703_5       (sext          ) [ 00000000000000]
mul_ln703          (mul           ) [ 00000000000000]
call_ret_i5        (call          ) [ 00000000000000]
outsin_V_9         (extractvalue  ) [ 00000000000000]
rhs_V_1            (bitconcatenate) [ 00000000000000]
sext_ln728_1       (sext          ) [ 00000000000000]
ret_V_5            (sub           ) [ 01000000001000]
call_ret_i6        (call          ) [ 00000000000000]
outsin_V_10        (extractvalue  ) [ 00000000000000]
r_V_8              (sext          ) [ 00000000000000]
r_V_35             (sub           ) [ 00000000000000]
r_V_36             (sext          ) [ 00000000000000]
sext_ln1116_1      (sext          ) [ 00000000000000]
r_V_37             (mul           ) [ 00000000000000]
lhs_V_1            (bitconcatenate) [ 00000000000000]
sext_ln728_2       (sext          ) [ 00000000000000]
ret_V_6            (add           ) [ 01000000001000]
call_ret_i8        (call          ) [ 00000000000000]
outsin_V_4         (extractvalue  ) [ 01000000001100]
call_ret_i9        (call          ) [ 00000000000000]
outsin_V_5         (extractvalue  ) [ 01000000001110]
outcos_V_2         (extractvalue  ) [ 01000000001111]
shl_ln1118         (shl           ) [ 00000000000000]
r_V_38             (add           ) [ 00000000000000]
lhs_V_5            (bitconcatenate) [ 00000000000000]
sext_ln703_7       (sext          ) [ 00000000000000]
ret_V_28           (sub           ) [ 00000000000000]
add_ln1192         (add           ) [ 00000000000000]
sext_ln1118_8      (sext          ) [ 00000000000000]
sext_ln1118_13     (sext          ) [ 00000000000000]
r_V_15             (mul           ) [ 01000000001000]
ret_V_16           (add           ) [ 01000000001000]
call_ret_i13       (call          ) [ 00000000000000]
outsin_V_8         (extractvalue  ) [ 01000000001000]
call_ret_i1        (call          ) [ 00000000000000]
outsin_V           (extractvalue  ) [ 00000000000000]
shl_ln1118_2       (bitconcatenate) [ 00000000000000]
sext_ln1118_4      (sext          ) [ 00000000000000]
sub_ln1118_2       (sub           ) [ 00000000000000]
shl_ln1118_3       (bitconcatenate) [ 00000000000000]
sext_ln1118_5      (sext          ) [ 00000000000000]
r_V_31             (sub           ) [ 00000000000000]
lhs_V              (bitconcatenate) [ 00000000000000]
sext_ln728_3       (sext          ) [ 00000000000000]
sext_ln700         (sext          ) [ 00000000000000]
add_ln700          (add           ) [ 00000000000000]
sext_ln700_1       (sext          ) [ 00000000000000]
r_V                (sext          ) [ 00000000000000]
r_V_32             (mul           ) [ 00000000000000]
rhs_V              (bitconcatenate) [ 00000000000000]
sext_ln728         (sext          ) [ 00000000000000]
ret_V_23           (add           ) [ 00000000000000]
trunc_ln708_1      (partselect    ) [ 01000000000111]
sext_ln1116        (sext          ) [ 00000000000000]
sext_ln1118_6      (sext          ) [ 00000000000000]
r_V_12             (mul           ) [ 01000000000100]
call_ret_i10       (call          ) [ 00000000000000]
outsin_V_11        (extractvalue  ) [ 01000000000111]
r_V_16             (sext          ) [ 00000000000000]
r_V_17             (mul           ) [ 00000000000000]
sext_ln1192_6      (sext          ) [ 00000000000000]
sext_ln1192_7      (sext          ) [ 00000000000000]
mul_ln1192_3       (mul           ) [ 01000000000100]
call_ret_i12       (call          ) [ 00000000000000]
outcos_V_4         (extractvalue  ) [ 00000000000000]
r_V_18             (sext          ) [ 00000000000000]
r_V_19             (mul           ) [ 01000000000100]
sext_ln1116_6      (sext          ) [ 00000000000000]
r_V_20             (mul           ) [ 00000000000000]
r_V_21             (sext          ) [ 00000000000000]
r_V_22             (mul           ) [ 00000000000000]
sext_ln1116_8      (sext          ) [ 00000000000000]
sext_ln1118_11     (sext          ) [ 00000000000000]
r_V_23             (mul           ) [ 01000000000100]
call_ret_i14       (call          ) [ 00000000000000]
outcos_V_5         (extractvalue  ) [ 01000000000100]
call_ret_i15       (call          ) [ 00000000000000]
outcos_V_6         (extractvalue  ) [ 01000000000100]
sext_ln1192        (sext          ) [ 00000000000000]
sext_ln1192_1      (sext          ) [ 00000000000000]
mul_ln1192         (mul           ) [ 01000000000010]
sext_ln1192_9      (sext          ) [ 00000000000000]
mul_ln1192_4       (mul           ) [ 00000000000000]
ret_V_31           (add           ) [ 00000000000000]
trunc_ln708_7      (partselect    ) [ 01000000000011]
r_V_24             (sext          ) [ 00000000000000]
r_V_25             (mul           ) [ 00000000000000]
sext_ln1192_10     (sext          ) [ 00000000000000]
sext_ln1192_11     (sext          ) [ 00000000000000]
mul_ln1192_6       (mul           ) [ 01000000000010]
r_V_27             (sext          ) [ 00000000000000]
r_V_28             (mul           ) [ 01000000000010]
sext_ln1192_2      (sext          ) [ 00000000000000]
mul_ln1192_1       (mul           ) [ 01000000000001]
sext_ln1192_12     (sext          ) [ 00000000000000]
mul_ln1192_7       (mul           ) [ 00000000000000]
ret_V_35           (add           ) [ 00000000000000]
trunc_ln708_10     (partselect    ) [ 01000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000]
specinterface_ln32 (specinterface ) [ 00000000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000000]
write_ln50         (write         ) [ 00000000000000]
sext_ln1192_3      (sext          ) [ 00000000000000]
mul_ln1192_2       (mul           ) [ 00000000000000]
ret_V_25           (add           ) [ 00000000000000]
trunc_ln708_3      (partselect    ) [ 00000000000000]
write_ln51         (write         ) [ 00000000000000]
sext_ln708         (sext          ) [ 00000000000000]
write_ln52         (write         ) [ 00000000000000]
write_ln53         (write         ) [ 00000000000000]
write_ln54         (write         ) [ 00000000000000]
ret_ln56           (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<9, 6>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="x_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="144" slack="0"/>
<pin id="164" dir="0" index="1" bw="144" slack="0"/>
<pin id="165" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln50_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="3"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/13 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln51_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/13 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln52_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/13 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln53_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="2"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/13 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln54_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="1"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/13 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_generic_sincos_9_6_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_generic_sincos_9_6_s_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_generic_sincos_9_6_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_generic_sincos_9_6_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_generic_sincos_9_6_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="1"/>
<pin id="226" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_generic_sincos_9_6_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="1" index="2" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i30/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_generic_sincos_9_6_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_generic_sincos_9_6_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_generic_sincos_9_6_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_generic_sincos_9_6_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="1"/>
<pin id="251" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_generic_sincos_9_6_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_generic_sincos_9_6_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="9" slack="1"/>
<pin id="261" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_generic_sincos_9_6_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="9" slack="1"/>
<pin id="266" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_generic_sincos_9_6_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="1"/>
<pin id="271" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_generic_sincos_9_6_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="1"/>
<pin id="276" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_generic_sincos_9_6_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="9" slack="1"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_generic_sincos_9_6_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="9" slack="1"/>
<pin id="286" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Val2_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="0" index="1" bw="144" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="0" index="3" bw="9" slack="0"/>
<pin id="293" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Val2_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="144" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Val2_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="144" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="144" slack="0"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="0" index="3" bw="9" slack="0"/>
<pin id="323" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln51_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="144" slack="0"/>
<pin id="330" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln703_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Val2_19_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="144" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_19/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="144" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shl_ln1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln1118_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1192_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln1192_10_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_10/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ret_V_29_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln708_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="12" slack="0"/>
<pin id="396" dir="0" index="2" bw="3" slack="0"/>
<pin id="397" dir="0" index="3" bw="5" slack="0"/>
<pin id="398" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln700_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="rhs_V_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln708_8_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="12" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="0" index="3" bw="5" slack="0"/>
<pin id="421" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="lhs_V_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln703_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ret_V_21_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="1" index="2" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_21/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln703_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="1"/>
<pin id="439" dir="0" index="1" bw="9" slack="1"/>
<pin id="440" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1118_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="0" index="1" bw="9" slack="1"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln1118_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln1118_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="r_V_29_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_29/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln1118_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="1"/>
<pin id="470" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln1118_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="9" slack="1"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln1118_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="r_V_30_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="11" slack="0"/>
<pin id="485" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_30/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln1192_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="ret_V_22_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="0" index="1" bw="12" slack="0"/>
<pin id="497" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="0" index="3" bw="5" slack="0"/>
<pin id="505" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln703_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="0" index="1" bw="9" slack="1"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln703_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="9" slack="0"/>
<pin id="517" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln703_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="9" slack="1"/>
<pin id="524" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="r_V_34_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="0"/>
<pin id="529" dir="0" index="1" bw="9" slack="0"/>
<pin id="530" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_34/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln708_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="0" index="1" bw="12" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="5" slack="0"/>
<pin id="538" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln703_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="1"/>
<pin id="547" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="rhs_V_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="1"/>
<pin id="552" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="ret_V_26_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="0"/>
<pin id="556" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_26/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="lhs_V_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="ret_V_9_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="10" slack="0"/>
<pin id="566" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1118_7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="lhs_V_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="0"/>
<pin id="575" dir="0" index="1" bw="9" slack="1"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln708_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="0"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1192_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="1"/>
<pin id="591" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="shl_ln1118_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="0"/>
<pin id="594" dir="0" index="1" bw="9" slack="1"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln1118_9_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="0"/>
<pin id="601" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln1118_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="0" index="1" bw="9" slack="1"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln1118_10_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln1192_12_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln1192_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="0"/>
<pin id="622" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln700_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="1"/>
<pin id="626" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="rhs_V_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="15" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="1"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln708_6_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="15" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="0" index="3" bw="5" slack="0"/>
<pin id="639" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln708_9_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="0" index="1" bw="12" slack="0"/>
<pin id="646" dir="0" index="2" bw="3" slack="0"/>
<pin id="647" dir="0" index="3" bw="5" slack="0"/>
<pin id="648" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="shl_ln1118_9_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="0"/>
<pin id="654" dir="0" index="1" bw="9" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln1118_12_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="r_V_39_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="9" slack="0"/>
<pin id="666" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_39/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln1192_18_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="0"/>
<pin id="671" dir="0" index="1" bw="12" slack="0"/>
<pin id="672" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="ret_V_34_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="12" slack="0"/>
<pin id="678" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln708_s_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="0"/>
<pin id="683" dir="0" index="1" bw="12" slack="0"/>
<pin id="684" dir="0" index="2" bw="3" slack="0"/>
<pin id="685" dir="0" index="3" bw="5" slack="0"/>
<pin id="686" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="r_V_5_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="7"/>
<pin id="693" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="r_V_33_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="9" slack="0"/>
<pin id="697" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="outcos_V_8_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln703_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="ret_V_24_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="5" slack="0"/>
<pin id="711" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_24/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ret_V_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="0" index="1" bw="10" slack="0"/>
<pin id="717" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="outcos_V_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="outcos_V_9_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="outsin_V_12_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln703_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="ret_V_11_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="0" index="1" bw="5" slack="0"/>
<pin id="739" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln1116_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="0"/>
<pin id="744" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="r_V_13_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="0"/>
<pin id="748" dir="0" index="1" bw="6" slack="0"/>
<pin id="749" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="outcos_V_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_3/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="outsin_V_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln703_4_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="1"/>
<pin id="762" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln703_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="1"/>
<pin id="765" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="outsin_V_9_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="rhs_V_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="0"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln728_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="outsin_V_10_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="r_V_8_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="0"/>
<pin id="788" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="r_V_35_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="5" slack="0"/>
<pin id="793" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_35/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="r_V_36_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="1"/>
<pin id="798" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_36/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln1116_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="1"/>
<pin id="801" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="r_V_37_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="0"/>
<pin id="804" dir="0" index="1" bw="5" slack="0"/>
<pin id="805" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="lhs_V_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="0"/>
<pin id="810" dir="0" index="1" bw="6" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln728_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="9" slack="0"/>
<pin id="818" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="ret_V_6_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="0"/>
<pin id="822" dir="0" index="1" bw="9" slack="0"/>
<pin id="823" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="outsin_V_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_4/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="outsin_V_5_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="outcos_V_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="10" slack="0"/>
<pin id="836" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="shl_ln1118_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="1"/>
<pin id="840" dir="0" index="1" bw="3" slack="0"/>
<pin id="841" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="r_V_38_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="1"/>
<pin id="845" dir="0" index="1" bw="12" slack="0"/>
<pin id="846" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_38/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="lhs_V_5_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="15" slack="0"/>
<pin id="850" dir="0" index="1" bw="12" slack="7"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sext_ln703_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="0"/>
<pin id="857" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/9 "/>
</bind>
</comp>

<comp id="859" class="1004" name="ret_V_28_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="15" slack="0"/>
<pin id="861" dir="0" index="1" bw="12" slack="0"/>
<pin id="862" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_28/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln1192_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="0" index="1" bw="15" slack="0"/>
<pin id="868" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln1118_8_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="15" slack="0"/>
<pin id="873" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln1118_13_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="0"/>
<pin id="877" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="ret_V_16_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="0"/>
<pin id="881" dir="0" index="1" bw="5" slack="0"/>
<pin id="882" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="outsin_V_8_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="0"/>
<pin id="887" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_8/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="outsin_V_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="0"/>
<pin id="891" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="shl_ln1118_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="11" slack="0"/>
<pin id="895" dir="0" index="1" bw="5" slack="0"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln1118_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="0"/>
<pin id="903" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sub_ln1118_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="11" slack="0"/>
<pin id="908" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="shl_ln1118_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="0"/>
<pin id="913" dir="0" index="1" bw="5" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln1118_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="9" slack="0"/>
<pin id="921" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="r_V_31_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="12" slack="0"/>
<pin id="925" dir="0" index="1" bw="9" slack="0"/>
<pin id="926" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_31/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="lhs_V_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="13" slack="0"/>
<pin id="931" dir="0" index="1" bw="10" slack="8"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sext_ln728_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="13" slack="0"/>
<pin id="938" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln700_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="12" slack="0"/>
<pin id="942" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/10 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln700_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="0"/>
<pin id="946" dir="0" index="1" bw="13" slack="0"/>
<pin id="947" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sext_ln700_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="14" slack="0"/>
<pin id="952" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/10 "/>
</bind>
</comp>

<comp id="954" class="1004" name="r_V_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="1"/>
<pin id="956" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="r_V_32_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="0" index="1" bw="5" slack="0"/>
<pin id="960" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="rhs_V_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="13" slack="0"/>
<pin id="965" dir="0" index="1" bw="10" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln728_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="13" slack="0"/>
<pin id="973" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="ret_V_23_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="14" slack="0"/>
<pin id="977" dir="0" index="1" bw="13" slack="0"/>
<pin id="978" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/10 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln708_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="0"/>
<pin id="983" dir="0" index="1" bw="15" slack="0"/>
<pin id="984" dir="0" index="2" bw="4" slack="0"/>
<pin id="985" dir="0" index="3" bw="5" slack="0"/>
<pin id="986" dir="1" index="4" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sext_ln1116_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="14" slack="1"/>
<pin id="993" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/10 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln1118_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="10" slack="1"/>
<pin id="996" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/10 "/>
</bind>
</comp>

<comp id="997" class="1004" name="outsin_V_11_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="0"/>
<pin id="999" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/10 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="r_V_16_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="2"/>
<pin id="1003" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="r_V_17_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="0"/>
<pin id="1006" dir="0" index="1" bw="5" slack="0"/>
<pin id="1007" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln1192_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="25" slack="1"/>
<pin id="1012" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/10 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln1192_7_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="10" slack="0"/>
<pin id="1015" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/10 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="outcos_V_4_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="10" slack="0"/>
<pin id="1019" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/10 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="r_V_18_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="0"/>
<pin id="1023" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="r_V_19_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="0"/>
<pin id="1027" dir="0" index="1" bw="5" slack="0"/>
<pin id="1028" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/10 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln1116_6_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="6" slack="1"/>
<pin id="1033" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/10 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="r_V_20_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="0"/>
<pin id="1036" dir="0" index="1" bw="6" slack="0"/>
<pin id="1037" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/10 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="r_V_21_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_21/10 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="r_V_22_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="5" slack="0"/>
<pin id="1045" dir="0" index="1" bw="5" slack="0"/>
<pin id="1046" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/10 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln1116_8_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="12" slack="0"/>
<pin id="1051" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/10 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="sext_ln1118_11_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="10" slack="0"/>
<pin id="1055" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/10 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="outcos_V_5_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="0"/>
<pin id="1059" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/10 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="outcos_V_6_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="0"/>
<pin id="1063" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/10 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sext_ln1192_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="24" slack="1"/>
<pin id="1067" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln1192_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="2"/>
<pin id="1070" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/11 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="mul_ln1192_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="5" slack="0"/>
<pin id="1073" dir="0" index="1" bw="24" slack="0"/>
<pin id="1074" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/11 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln1192_9_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="10" slack="1"/>
<pin id="1079" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/11 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="mul_ln1192_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="10" slack="0"/>
<pin id="1082" dir="0" index="1" bw="33" slack="1"/>
<pin id="1083" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/11 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="ret_V_31_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="28" slack="0"/>
<pin id="1087" dir="0" index="1" bw="33" slack="0"/>
<pin id="1088" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/11 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="trunc_ln708_7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="9" slack="0"/>
<pin id="1093" dir="0" index="1" bw="33" slack="0"/>
<pin id="1094" dir="0" index="2" bw="6" slack="0"/>
<pin id="1095" dir="0" index="3" bw="7" slack="0"/>
<pin id="1096" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/11 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="r_V_24_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="5" slack="1"/>
<pin id="1103" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_24/11 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="r_V_25_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="5" slack="0"/>
<pin id="1106" dir="0" index="1" bw="5" slack="0"/>
<pin id="1107" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/11 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sext_ln1192_10_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="22" slack="1"/>
<pin id="1112" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/11 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sext_ln1192_11_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="0"/>
<pin id="1115" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="r_V_27_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="1"/>
<pin id="1119" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_27/11 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="r_V_28_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="5" slack="0"/>
<pin id="1122" dir="0" index="1" bw="5" slack="0"/>
<pin id="1123" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/11 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln1192_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="3"/>
<pin id="1128" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/12 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="mul_ln1192_1_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="5" slack="0"/>
<pin id="1131" dir="0" index="1" bw="27" slack="1"/>
<pin id="1132" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/12 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln1192_12_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="10" slack="1"/>
<pin id="1136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/12 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="mul_ln1192_7_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="0"/>
<pin id="1139" dir="0" index="1" bw="30" slack="1"/>
<pin id="1140" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/12 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="ret_V_35_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="25" slack="0"/>
<pin id="1144" dir="0" index="1" bw="30" slack="0"/>
<pin id="1145" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/12 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="trunc_ln708_10_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="9" slack="0"/>
<pin id="1150" dir="0" index="1" bw="30" slack="0"/>
<pin id="1151" dir="0" index="2" bw="6" slack="0"/>
<pin id="1152" dir="0" index="3" bw="6" slack="0"/>
<pin id="1153" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/12 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sext_ln1192_3_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="5" slack="4"/>
<pin id="1160" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/13 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="trunc_ln708_3_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="9" slack="0"/>
<pin id="1163" dir="0" index="1" bw="27" slack="0"/>
<pin id="1164" dir="0" index="2" bw="6" slack="0"/>
<pin id="1165" dir="0" index="3" bw="6" slack="0"/>
<pin id="1166" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/13 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="sext_ln708_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="3"/>
<pin id="1173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/13 "/>
</bind>
</comp>

<comp id="1175" class="1007" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="12" slack="0"/>
<pin id="1177" dir="0" index="1" bw="9" slack="0"/>
<pin id="1178" dir="0" index="2" bw="12" slack="0"/>
<pin id="1179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_1/1 ret_V_32/1 "/>
</bind>
</comp>

<comp id="1184" class="1007" name="grp_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="11" slack="0"/>
<pin id="1186" dir="0" index="1" bw="11" slack="0"/>
<pin id="1187" dir="0" index="2" bw="12" slack="0"/>
<pin id="1188" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/2 ret_V_27/2 "/>
</bind>
</comp>

<comp id="1193" class="1007" name="grp_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="13" slack="0"/>
<pin id="1195" dir="0" index="1" bw="11" slack="0"/>
<pin id="1196" dir="0" index="2" bw="9" slack="0"/>
<pin id="1197" dir="0" index="3" bw="15" slack="0"/>
<pin id="1198" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_2/2 sext_ln700_4/2 mul_ln700/2 ret_V_30/2 "/>
</bind>
</comp>

<comp id="1204" class="1007" name="grp_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="12" slack="0"/>
<pin id="1206" dir="0" index="1" bw="9" slack="0"/>
<pin id="1207" dir="0" index="2" bw="12" slack="0"/>
<pin id="1208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_33/2 "/>
</bind>
</comp>

<comp id="1213" class="1007" name="grp_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="5" slack="0"/>
<pin id="1215" dir="0" index="1" bw="10" slack="0"/>
<pin id="1216" dir="0" index="2" bw="8" slack="0"/>
<pin id="1217" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703/9 ret_V_5/9 "/>
</bind>
</comp>

<comp id="1221" class="1007" name="r_V_15_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="10" slack="0"/>
<pin id="1223" dir="0" index="1" bw="15" slack="0"/>
<pin id="1224" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/9 "/>
</bind>
</comp>

<comp id="1227" class="1007" name="r_V_12_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="10" slack="0"/>
<pin id="1229" dir="0" index="1" bw="14" slack="0"/>
<pin id="1230" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/10 "/>
</bind>
</comp>

<comp id="1233" class="1007" name="mul_ln1192_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="10" slack="0"/>
<pin id="1235" dir="0" index="1" bw="25" slack="0"/>
<pin id="1236" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/10 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="r_V_23_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="10" slack="0"/>
<pin id="1241" dir="0" index="1" bw="12" slack="0"/>
<pin id="1242" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/10 "/>
</bind>
</comp>

<comp id="1245" class="1007" name="mul_ln1192_6_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="10" slack="0"/>
<pin id="1247" dir="0" index="1" bw="22" slack="0"/>
<pin id="1248" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/11 "/>
</bind>
</comp>

<comp id="1251" class="1007" name="grp_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="5" slack="0"/>
<pin id="1253" dir="0" index="1" bw="27" slack="1"/>
<pin id="1254" dir="0" index="2" bw="27" slack="0"/>
<pin id="1255" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/13 ret_V_25/13 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="p_Val2_7_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="9" slack="1"/>
<pin id="1261" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="p_Val2_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="9" slack="1"/>
<pin id="1271" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_Val2_8_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="9" slack="1"/>
<pin id="1277" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="p_Val2_s_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="9" slack="1"/>
<pin id="1287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1293" class="1005" name="trunc_ln51_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="9" slack="1"/>
<pin id="1295" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="sub_ln703_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="9" slack="1"/>
<pin id="1300" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="p_Val2_19_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="9" slack="1"/>
<pin id="1305" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln708_5_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="9" slack="1"/>
<pin id="1315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="trunc_ln708_8_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="9" slack="1"/>
<pin id="1320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="ret_V_21_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="10" slack="8"/>
<pin id="1325" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="add_ln703_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="9" slack="1"/>
<pin id="1330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="r_V_29_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="12" slack="7"/>
<pin id="1335" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="trunc_ln_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="9" slack="1"/>
<pin id="1340" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1343" class="1005" name="add_ln703_1_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="9" slack="1"/>
<pin id="1345" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="add_ln703_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="9" slack="1"/>
<pin id="1350" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="trunc_ln708_2_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="9" slack="1"/>
<pin id="1355" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="add_ln703_3_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="9" slack="1"/>
<pin id="1360" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="trunc_ln708_4_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="9" slack="1"/>
<pin id="1365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="trunc_ln708_6_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="9" slack="1"/>
<pin id="1370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="trunc_ln708_9_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="9" slack="1"/>
<pin id="1375" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="trunc_ln708_s_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="9" slack="1"/>
<pin id="1380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1383" class="1005" name="ret_V_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="10" slack="1"/>
<pin id="1385" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1388" class="1005" name="outcos_V_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="5" slack="1"/>
<pin id="1390" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V "/>
</bind>
</comp>

<comp id="1393" class="1005" name="outcos_V_9_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="5" slack="1"/>
<pin id="1395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_9 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="r_V_13_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="12" slack="1"/>
<pin id="1401" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="outcos_V_3_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="5" slack="2"/>
<pin id="1407" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="outcos_V_3 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="outsin_V_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="5" slack="1"/>
<pin id="1412" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="ret_V_5_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="14" slack="1"/>
<pin id="1417" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="ret_V_6_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="1"/>
<pin id="1422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="outsin_V_4_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="5" slack="2"/>
<pin id="1427" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_4 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="outsin_V_5_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="5" slack="3"/>
<pin id="1432" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="outcos_V_2_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="5" slack="4"/>
<pin id="1437" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="r_V_15_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="25" slack="1"/>
<pin id="1442" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="ret_V_16_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="6" slack="1"/>
<pin id="1447" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="outsin_V_8_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="5" slack="1"/>
<pin id="1452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_8 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="trunc_ln708_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="9" slack="3"/>
<pin id="1457" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="r_V_12_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="24" slack="1"/>
<pin id="1462" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="outsin_V_11_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="5" slack="3"/>
<pin id="1467" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="outsin_V_11 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="mul_ln1192_3_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="33" slack="1"/>
<pin id="1472" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="r_V_19_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="10" slack="1"/>
<pin id="1477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="r_V_23_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="22" slack="1"/>
<pin id="1482" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="outcos_V_5_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="5" slack="1"/>
<pin id="1487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_5 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="outcos_V_6_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="5" slack="1"/>
<pin id="1492" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_6 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="mul_ln1192_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="27" slack="1"/>
<pin id="1497" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="trunc_ln708_7_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="9" slack="2"/>
<pin id="1502" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="mul_ln1192_6_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="30" slack="1"/>
<pin id="1507" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="r_V_28_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="10" slack="1"/>
<pin id="1512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="mul_ln1192_1_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="27" slack="1"/>
<pin id="1517" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="trunc_ln708_10_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="9" slack="1"/>
<pin id="1522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="156" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="156" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="156" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="156" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="156" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="162" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="162" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="162" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="162" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="162" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="337"><net_src comp="288" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="298" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="162" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="350"><net_src comp="340" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="162" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="351" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="340" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="361" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="403"><net_src comp="393" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="407"><net_src comp="288" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="340" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="437" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="450"><net_src comp="64" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="442" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="476"><net_src comp="64" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="468" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="462" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="54" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="56" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="514" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="521" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="531"><net_src comp="452" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="442" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="543"><net_src comp="533" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="548"><net_src comp="74" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="544" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="557"><net_src comp="425" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="62" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="52" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="54" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="56" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="597"><net_src comp="78" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="44" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="592" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="613"><net_src comp="603" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="80" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="632"><net_src comp="82" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="84" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="88" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="90" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="649"><net_src comp="52" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="54" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="56" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="657"><net_src comp="64" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="66" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="589" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="527" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="96" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="687"><net_src comp="52" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="54" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="56" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="698"><net_src comp="98" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="203" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="694" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="100" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="208" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="213" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="213" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="102" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="218" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="233" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="769"><net_src comp="238" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="104" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="62" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="770" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="243" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="84" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="786" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="806"><net_src comp="796" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="796" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="106" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="790" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="62" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="802" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="248" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="253" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="223" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="108" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="110" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="62" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="858"><net_src comp="843" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="848" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="855" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="112" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="802" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="102" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="799" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="258" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="263" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="114" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="84" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="904"><net_src comp="893" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="68" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="116" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="889" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="44" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="905" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="934"><net_src comp="118" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="62" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="939"><net_src comp="929" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="923" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="936" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="961"><net_src comp="954" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="118" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="62" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="950" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="987"><net_src comp="86" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="975" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="88" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="990"><net_src comp="90" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="1000"><net_src comp="268" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1008"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1016"><net_src comp="1004" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="273" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1047"><net_src comp="1040" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="1034" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="1043" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="278" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="283" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1075"><net_src comp="1068" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1065" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1084"><net_src comp="1077" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="120" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1097"><net_src comp="122" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="124" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1100"><net_src comp="126" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1108"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1116"><net_src comp="1104" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1141"><net_src comp="1134" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="128" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1137" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1154"><net_src comp="130" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="1142" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1156"><net_src comp="132" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1157"><net_src comp="134" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1167"><net_src comp="160" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="24" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1169"><net_src comp="26" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1170"><net_src comp="1161" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="1174"><net_src comp="1171" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1180"><net_src comp="58" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="404" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="408" pin="3"/><net_sink comp="1175" pin=2"/></net>

<net id="1183"><net_src comp="1175" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="1189"><net_src comp="569" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="569" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="573" pin="3"/><net_sink comp="1184" pin=2"/></net>

<net id="1192"><net_src comp="1184" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="1199"><net_src comp="599" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="620" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1201"><net_src comp="624" pin="1"/><net_sink comp="1193" pin=2"/></net>

<net id="1202"><net_src comp="627" pin="3"/><net_sink comp="1193" pin=3"/></net>

<net id="1203"><net_src comp="1193" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="1209"><net_src comp="92" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="589" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="94" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1212"><net_src comp="1204" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="1218"><net_src comp="763" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="760" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="778" pin="1"/><net_sink comp="1213" pin=2"/></net>

<net id="1225"><net_src comp="875" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="871" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="994" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="991" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1013" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1010" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1053" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1049" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1113" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1110" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1256"><net_src comp="1158" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="158" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1258"><net_src comp="1251" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1262"><net_src comp="288" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1268"><net_src comp="1259" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1272"><net_src comp="298" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1278"><net_src comp="308" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1282"><net_src comp="1275" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1284"><net_src comp="1275" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1288"><net_src comp="318" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1292"><net_src comp="1285" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1296"><net_src comp="328" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1301"><net_src comp="333" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1306"><net_src comp="340" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1309"><net_src comp="1303" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1310"><net_src comp="1303" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1311"><net_src comp="1303" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1312"><net_src comp="1303" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1316"><net_src comp="393" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1321"><net_src comp="416" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1326"><net_src comp="431" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1331"><net_src comp="437" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1336"><net_src comp="462" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1341"><net_src comp="500" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1346"><net_src comp="514" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1351"><net_src comp="521" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1356"><net_src comp="533" pin="4"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1361"><net_src comp="544" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1366"><net_src comp="580" pin="4"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1371"><net_src comp="634" pin="4"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1376"><net_src comp="643" pin="4"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1381"><net_src comp="681" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1386"><net_src comp="714" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1391"><net_src comp="720" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1396"><net_src comp="724" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1402"><net_src comp="746" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1408"><net_src comp="752" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1413"><net_src comp="756" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1418"><net_src comp="1213" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1423"><net_src comp="820" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1428"><net_src comp="826" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1433"><net_src comp="830" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1438"><net_src comp="834" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1443"><net_src comp="1221" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1448"><net_src comp="879" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1453"><net_src comp="885" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1458"><net_src comp="981" pin="4"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1463"><net_src comp="1227" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1468"><net_src comp="997" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1473"><net_src comp="1233" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1478"><net_src comp="1025" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1483"><net_src comp="1239" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1488"><net_src comp="1057" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1493"><net_src comp="1061" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1498"><net_src comp="1071" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1503"><net_src comp="1091" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1508"><net_src comp="1245" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1513"><net_src comp="1120" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1518"><net_src comp="1129" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1523"><net_src comp="1148" pin="4"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="196" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {13 }
	Port: y_1_V | {13 }
	Port: y_2_V | {13 }
	Port: y_3_V | {13 }
	Port: y_4_V | {13 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		call_ret_i3 : 1
		sub_ln703_1 : 1
		call_ret_i4 : 2
		call_ret_i7 : 1
		shl_ln1 : 1
		shl_ln1118_6 : 1
		sext_ln1192_5 : 2
		add_ln1192_10 : 3
		ret_V_29 : 4
		trunc_ln708_5 : 5
		call_ret_i11 : 6
		sext_ln700_2 : 1
		mul_ln700_1 : 2
		rhs_V_4 : 1
		ret_V_32 : 3
		trunc_ln708_8 : 4
	State 2
		ret_V_21 : 1
		call_ret_i30 : 1
		sext_ln1118_1 : 1
		sub_ln1118 : 2
		r_V_29 : 3
		sext_ln1118_3 : 1
		r_V_30 : 2
		add_ln1192_1 : 4
		ret_V_22 : 5
		trunc_ln : 6
		add_ln703_1 : 1
		call_ret_i2 : 2
		call_ret_i5 : 1
		r_V_34 : 2
		trunc_ln708_2 : 3
		call_ret_i6 : 4
		call_ret_i9 : 1
		ret_V_26 : 1
		lhs_V_3 : 2
		ret_V_9 : 3
		sext_ln1118_7 : 4
		mul_ln1193 : 5
		ret_V_27 : 6
		trunc_ln708_4 : 7
		sext_ln1118_9 : 1
		sext_ln1118_10 : 1
		add_ln1192_12 : 2
		sext_ln1192_8 : 3
		add_ln1192_2 : 4
		sext_ln700_4 : 5
		mul_ln700 : 6
		ret_V_30 : 7
		trunc_ln708_6 : 8
		mul_ln1192_5 : 1
		ret_V_33 : 2
		trunc_ln708_9 : 3
		sext_ln1118_12 : 1
		r_V_39 : 2
		add_ln1192_18 : 3
		ret_V_34 : 4
		trunc_ln708_s : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		r_V_33 : 1
		outcos_V_8 : 1
		sext_ln703_3 : 2
		ret_V_24 : 3
		ret_V : 4
		outcos_V : 1
		outcos_V_9 : 1
		outsin_V_12 : 1
		sext_ln703 : 2
		ret_V_11 : 3
		sext_ln1116_2 : 4
		r_V_13 : 5
		outcos_V_3 : 1
	State 9
		outsin_V_1 : 1
		mul_ln703 : 1
		outsin_V_9 : 1
		rhs_V_1 : 2
		sext_ln728_1 : 3
		ret_V_5 : 4
		outsin_V_10 : 1
		r_V_8 : 2
		r_V_35 : 3
		r_V_37 : 1
		lhs_V_1 : 4
		sext_ln728_2 : 5
		ret_V_6 : 6
		outsin_V_4 : 1
		outsin_V_5 : 1
		outcos_V_2 : 1
		sext_ln703_7 : 1
		ret_V_28 : 2
		add_ln1192 : 3
		sext_ln1118_8 : 4
		sext_ln1118_13 : 2
		r_V_15 : 5
		ret_V_16 : 1
		outsin_V_8 : 1
	State 10
		outsin_V : 1
		shl_ln1118_2 : 2
		sext_ln1118_4 : 3
		sub_ln1118_2 : 4
		shl_ln1118_3 : 2
		sext_ln1118_5 : 3
		r_V_31 : 5
		sext_ln728_3 : 1
		sext_ln700 : 6
		add_ln700 : 7
		sext_ln700_1 : 8
		r_V_32 : 1
		rhs_V : 2
		sext_ln728 : 3
		ret_V_23 : 9
		trunc_ln708_1 : 10
		r_V_12 : 1
		outsin_V_11 : 1
		r_V_17 : 1
		sext_ln1192_7 : 2
		mul_ln1192_3 : 3
		outcos_V_4 : 1
		r_V_18 : 2
		r_V_19 : 3
		r_V_20 : 1
		r_V_22 : 1
		sext_ln1116_8 : 2
		sext_ln1118_11 : 2
		r_V_23 : 3
		outcos_V_5 : 1
		outcos_V_6 : 1
	State 11
		mul_ln1192 : 1
		mul_ln1192_4 : 1
		ret_V_31 : 2
		trunc_ln708_7 : 3
		r_V_25 : 1
		sext_ln1192_11 : 2
		mul_ln1192_6 : 3
		r_V_28 : 1
	State 12
		mul_ln1192_1 : 1
		mul_ln1192_7 : 1
		ret_V_35 : 2
		trunc_ln708_10 : 3
	State 13
		mul_ln1192_2 : 1
		ret_V_25 : 2
		trunc_ln708_3 : 3
		write_ln51 : 4
		write_ln52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_generic_sincos_9_6_s_fu_203 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_208 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_213 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_218 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_223 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_228 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_233 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_238 |    2    |   124   |   1456  |
|   call   | grp_generic_sincos_9_6_s_fu_243 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_248 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_253 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_258 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_263 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_268 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_273 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_278 |    2    |   124   |   1456  |
|          | grp_generic_sincos_9_6_s_fu_283 |    2    |   124   |   1456  |
|----------|---------------------------------|---------|---------|---------|
|          |       add_ln1192_10_fu_381      |    0    |    0    |    20   |
|          |         ret_V_29_fu_387         |    0    |    0    |    20   |
|          |         add_ln703_fu_437        |    0    |    0    |    16   |
|          |          r_V_30_fu_482          |    0    |    0    |    18   |
|          |       add_ln1192_1_fu_488       |    0    |    0    |    20   |
|          |         ret_V_22_fu_494         |    0    |    0    |    20   |
|          |        add_ln703_1_fu_514       |    0    |    0    |    20   |
|          |        add_ln703_2_fu_521       |    0    |    0    |    16   |
|          |        add_ln703_3_fu_544       |    0    |    0    |    16   |
|          |          ret_V_9_fu_563         |    0    |    0    |    17   |
|          |       add_ln1192_12_fu_614      |    0    |    0    |    17   |
|    add   |       add_ln1192_18_fu_669      |    0    |    0    |    20   |
|          |         ret_V_34_fu_675         |    0    |    0    |    20   |
|          |           ret_V_fu_714          |    0    |    0    |    20   |
|          |         ret_V_11_fu_736         |    0    |    0    |    15   |
|          |          ret_V_6_fu_820         |    0    |    0    |    17   |
|          |          r_V_38_fu_843          |    0    |    0    |    19   |
|          |        add_ln1192_fu_865        |    0    |    0    |    20   |
|          |         ret_V_16_fu_879         |    0    |    0    |    15   |
|          |         add_ln700_fu_944        |    0    |    0    |    20   |
|          |         ret_V_23_fu_975         |    0    |    0    |    21   |
|          |         ret_V_31_fu_1085        |    0    |    0    |    40   |
|          |         ret_V_35_fu_1142        |    0    |    0    |    37   |
|----------|---------------------------------|---------|---------|---------|
|          |          r_V_13_fu_746          |    0    |    0    |    23   |
|          |          r_V_37_fu_802          |    0    |    0    |    17   |
|          |          r_V_32_fu_957          |    0    |    0    |    17   |
|          |          r_V_17_fu_1004         |    0    |    0    |    17   |
|          |          r_V_19_fu_1025         |    0    |    0    |    17   |
|          |          r_V_20_fu_1034         |    0    |    0    |    23   |
|          |          r_V_22_fu_1043         |    0    |    0    |    17   |
|          |        mul_ln1192_fu_1071       |    1    |    0    |    42   |
|    mul   |       mul_ln1192_4_fu_1080      |    2    |    0    |    21   |
|          |          r_V_25_fu_1104         |    0    |    0    |    17   |
|          |          r_V_28_fu_1120         |    0    |    0    |    17   |
|          |       mul_ln1192_1_fu_1129      |    1    |    0    |    45   |
|          |       mul_ln1192_7_fu_1137      |    2    |    0    |    30   |
|          |          r_V_15_fu_1221         |    1    |    0    |    0    |
|          |          r_V_12_fu_1227         |    1    |    0    |    0    |
|          |       mul_ln1192_3_fu_1233      |    1    |    0    |    0    |
|          |          r_V_23_fu_1239         |    1    |    0    |    0    |
|          |       mul_ln1192_6_fu_1245      |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_333       |    0    |    0    |    16   |
|          |         ret_V_21_fu_431         |    0    |    0    |    16   |
|          |        sub_ln1118_fu_456        |    0    |    0    |    20   |
|          |          r_V_29_fu_462          |    0    |    0    |    20   |
|          |         sub_ln703_fu_510        |    0    |    0    |    20   |
|          |          r_V_34_fu_527          |    0    |    0    |    18   |
|    sub   |         ret_V_26_fu_553         |    0    |    0    |    16   |
|          |          r_V_39_fu_663          |    0    |    0    |    18   |
|          |          r_V_33_fu_694          |    0    |    0    |    16   |
|          |         ret_V_24_fu_708         |    0    |    0    |    20   |
|          |          r_V_35_fu_790          |    0    |    0    |    15   |
|          |         ret_V_28_fu_859         |    0    |    0    |    20   |
|          |       sub_ln1118_2_fu_905       |    0    |    0    |    20   |
|          |          r_V_31_fu_923          |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1175           |    1    |    0    |    0    |
|  muladd  |           grp_fu_1204           |    1    |    0    |    0    |
|          |           grp_fu_1251           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  mulsub  |           grp_fu_1184           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_1193           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  mul_sub |           grp_fu_1213           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_162      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln50_write_fu_168     |    0    |    0    |    0    |
|          |     write_ln51_write_fu_175     |    0    |    0    |    0    |
|   write  |     write_ln52_write_fu_182     |    0    |    0    |    0    |
|          |     write_ln53_write_fu_189     |    0    |    0    |    0    |
|          |     write_ln54_write_fu_196     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         p_Val2_7_fu_288         |    0    |    0    |    0    |
|          |         p_Val2_1_fu_298         |    0    |    0    |    0    |
|          |         p_Val2_8_fu_308         |    0    |    0    |    0    |
|          |         p_Val2_s_fu_318         |    0    |    0    |    0    |
|          |         p_Val2_19_fu_340        |    0    |    0    |    0    |
|          |           tmp_5_fu_351          |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_393      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_416      |    0    |    0    |    0    |
|partselect|         trunc_ln_fu_500         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_533      |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_580      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_634      |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_643      |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_681      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_981      |    0    |    0    |    0    |
|          |      trunc_ln708_7_fu_1091      |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_1148     |    0    |    0    |    0    |
|          |      trunc_ln708_3_fu_1161      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln51_fu_328        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          shl_ln1_fu_361         |    0    |    0    |    0    |
|          |       shl_ln1118_6_fu_369       |    0    |    0    |    0    |
|          |          rhs_V_4_fu_408         |    0    |    0    |    0    |
|          |          shl_ln_fu_445          |    0    |    0    |    0    |
|          |       shl_ln1118_1_fu_471       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_573         |    0    |    0    |    0    |
|          |       shl_ln1118_7_fu_592       |    0    |    0    |    0    |
|          |       shl_ln1118_8_fu_603       |    0    |    0    |    0    |
|bitconcatenate|          rhs_V_3_fu_627         |    0    |    0    |    0    |
|          |       shl_ln1118_9_fu_652       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_770         |    0    |    0    |    0    |
|          |          lhs_V_1_fu_808         |    0    |    0    |    0    |
|          |          lhs_V_5_fu_848         |    0    |    0    |    0    |
|          |       shl_ln1118_2_fu_893       |    0    |    0    |    0    |
|          |       shl_ln1118_3_fu_911       |    0    |    0    |    0    |
|          |           lhs_V_fu_929          |    0    |    0    |    0    |
|          |           rhs_V_fu_963          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       sext_ln1192_5_fu_377      |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_404       |    0    |    0    |    0    |
|          |          lhs_V_2_fu_425         |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_428       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_442       |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_452      |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_468      |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_478      |    0    |    0    |    0    |
|          |          rhs_V_2_fu_550         |    0    |    0    |    0    |
|          |          lhs_V_3_fu_559         |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_569      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_589      |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_599      |    0    |    0    |    0    |
|          |      sext_ln1118_10_fu_610      |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_620      |    0    |    0    |    0    |
|          |       sext_ln700_3_fu_624       |    0    |    0    |    0    |
|          |      sext_ln1118_12_fu_659      |    0    |    0    |    0    |
|          |           r_V_5_fu_691          |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_704       |    0    |    0    |    0    |
|          |        sext_ln703_fu_732        |    0    |    0    |    0    |
|          |       sext_ln1116_2_fu_742      |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_760       |    0    |    0    |    0    |
|          |       sext_ln703_5_fu_763       |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_778       |    0    |    0    |    0    |
|          |           r_V_8_fu_786          |    0    |    0    |    0    |
|          |          r_V_36_fu_796          |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_799      |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_816       |    0    |    0    |    0    |
|          |       sext_ln703_7_fu_855       |    0    |    0    |    0    |
|   sext   |       sext_ln1118_8_fu_871      |    0    |    0    |    0    |
|          |      sext_ln1118_13_fu_875      |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_901      |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_919      |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_936       |    0    |    0    |    0    |
|          |        sext_ln700_fu_940        |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_950       |    0    |    0    |    0    |
|          |            r_V_fu_954           |    0    |    0    |    0    |
|          |        sext_ln728_fu_971        |    0    |    0    |    0    |
|          |        sext_ln1116_fu_991       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_994      |    0    |    0    |    0    |
|          |          r_V_16_fu_1001         |    0    |    0    |    0    |
|          |      sext_ln1192_6_fu_1010      |    0    |    0    |    0    |
|          |      sext_ln1192_7_fu_1013      |    0    |    0    |    0    |
|          |          r_V_18_fu_1021         |    0    |    0    |    0    |
|          |      sext_ln1116_6_fu_1031      |    0    |    0    |    0    |
|          |          r_V_21_fu_1040         |    0    |    0    |    0    |
|          |      sext_ln1116_8_fu_1049      |    0    |    0    |    0    |
|          |      sext_ln1118_11_fu_1053     |    0    |    0    |    0    |
|          |       sext_ln1192_fu_1065       |    0    |    0    |    0    |
|          |      sext_ln1192_1_fu_1068      |    0    |    0    |    0    |
|          |      sext_ln1192_9_fu_1077      |    0    |    0    |    0    |
|          |          r_V_24_fu_1101         |    0    |    0    |    0    |
|          |      sext_ln1192_10_fu_1110     |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_1113     |    0    |    0    |    0    |
|          |          r_V_27_fu_1117         |    0    |    0    |    0    |
|          |      sext_ln1192_2_fu_1126      |    0    |    0    |    0    |
|          |      sext_ln1192_12_fu_1134     |    0    |    0    |    0    |
|          |      sext_ln1192_3_fu_1158      |    0    |    0    |    0    |
|          |        sext_ln708_fu_1171       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        outcos_V_8_fu_700        |    0    |    0    |    0    |
|          |         outcos_V_fu_720         |    0    |    0    |    0    |
|          |        outcos_V_9_fu_724        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_728       |    0    |    0    |    0    |
|          |        outcos_V_3_fu_752        |    0    |    0    |    0    |
|          |        outsin_V_1_fu_756        |    0    |    0    |    0    |
|          |        outsin_V_9_fu_766        |    0    |    0    |    0    |
|          |        outsin_V_10_fu_782       |    0    |    0    |    0    |
|extractvalue|        outsin_V_4_fu_826        |    0    |    0    |    0    |
|          |        outsin_V_5_fu_830        |    0    |    0    |    0    |
|          |        outcos_V_2_fu_834        |    0    |    0    |    0    |
|          |        outsin_V_8_fu_885        |    0    |    0    |    0    |
|          |         outsin_V_fu_889         |    0    |    0    |    0    |
|          |        outsin_V_11_fu_997       |    0    |    0    |    0    |
|          |        outcos_V_4_fu_1017       |    0    |    0    |    0    |
|          |        outcos_V_5_fu_1057       |    0    |    0    |    0    |
|          |        outcos_V_6_fu_1061       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |        shl_ln1118_fu_838        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    51   |   2108  |  25774  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln703_1_reg_1343 |    9   |
|  add_ln703_2_reg_1348 |    9   |
|  add_ln703_3_reg_1358 |    9   |
|   add_ln703_reg_1328  |    9   |
| mul_ln1192_1_reg_1515 |   27   |
| mul_ln1192_3_reg_1470 |   33   |
| mul_ln1192_6_reg_1505 |   30   |
|  mul_ln1192_reg_1495  |   27   |
|  outcos_V_2_reg_1435  |    5   |
|  outcos_V_3_reg_1405  |    5   |
|  outcos_V_5_reg_1485  |    5   |
|  outcos_V_6_reg_1490  |    5   |
|  outcos_V_9_reg_1393  |    5   |
|   outcos_V_reg_1388   |    5   |
|  outsin_V_11_reg_1465 |    5   |
|  outsin_V_1_reg_1410  |    5   |
|  outsin_V_4_reg_1425  |    5   |
|  outsin_V_5_reg_1430  |    5   |
|  outsin_V_8_reg_1450  |    5   |
|   p_Val2_19_reg_1303  |    9   |
|   p_Val2_1_reg_1269   |    9   |
|   p_Val2_7_reg_1259   |    9   |
|   p_Val2_8_reg_1275   |    9   |
|   p_Val2_s_reg_1285   |    9   |
|    r_V_12_reg_1460    |   24   |
|    r_V_13_reg_1399    |   12   |
|    r_V_15_reg_1440    |   25   |
|    r_V_19_reg_1475    |   10   |
|    r_V_23_reg_1480    |   22   |
|    r_V_28_reg_1510    |   10   |
|    r_V_29_reg_1333    |   12   |
|   ret_V_16_reg_1445   |    6   |
|   ret_V_21_reg_1323   |   10   |
|    ret_V_5_reg_1415   |   14   |
|    ret_V_6_reg_1420   |   10   |
|     ret_V_reg_1383    |   10   |
|  sub_ln703_1_reg_1298 |    9   |
|  trunc_ln51_reg_1293  |    9   |
|trunc_ln708_10_reg_1520|    9   |
| trunc_ln708_1_reg_1455|    9   |
| trunc_ln708_2_reg_1353|    9   |
| trunc_ln708_4_reg_1363|    9   |
| trunc_ln708_5_reg_1313|    9   |
| trunc_ln708_6_reg_1368|    9   |
| trunc_ln708_7_reg_1500|    9   |
| trunc_ln708_8_reg_1318|    9   |
| trunc_ln708_9_reg_1373|    9   |
| trunc_ln708_s_reg_1378|    9   |
|   trunc_ln_reg_1338   |    9   |
+-----------------------+--------+
|         Total         |   535  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_9_6_s_fu_203 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_208 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_213 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_218 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_228 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_233 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_238 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_243 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_253 |  p1  |   2  |   9  |   18   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   162  ||  5.427  ||    81   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   51   |    -   |  2108  |  25774 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   535  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   51   |    5   |  2643  |  25855 |
+-----------+--------+--------+--------+--------+
