-- VHDL test case input
generic (N: Natural := 2);
