|MoveOrDie
ps2_datain => WASDDecoder:u1.ps2_datain
ps2_clk => WASDDecoder:u1.ps2_clk
vga_HSYNC <= VGA640480:u3.HSYNC
vga_VSYNC <= VGA640480:u3.VSYNC
vga_r[0] <= VGA640480:u3.r[0]
vga_r[1] <= VGA640480:u3.r[1]
vga_r[2] <= VGA640480:u3.r[2]
vga_g[0] <= VGA640480:u3.g[0]
vga_g[1] <= VGA640480:u3.g[1]
vga_g[2] <= VGA640480:u3.g[2]
vga_b[0] <= VGA640480:u3.b[0]
vga_b[1] <= VGA640480:u3.b[1]
vga_b[2] <= VGA640480:u3.b[2]
clkControl => connector:net.clk
send <= connector:net.send
receive => connector:net.receive
rst => ClientLogic:U_LOGIC_1.rst
CLK_100MHz => VGA640480:u3.CLK_100MHz
CLK_100MHz => ClientLogic:U_LOGIC_1.clk_rom
CLK_100MHz => WASDDecoder:u1.filter_clk
CLK_100MHz => ClkDivider:u000.clkin
CLK_100MHz => ClkDivider:u0.clkin
disp0[0] <= DisplayDecoder:dispu0.seg_out[0]
disp0[1] <= DisplayDecoder:dispu0.seg_out[1]
disp0[2] <= DisplayDecoder:dispu0.seg_out[2]
disp0[3] <= DisplayDecoder:dispu0.seg_out[3]
disp0[4] <= DisplayDecoder:dispu0.seg_out[4]
disp0[5] <= DisplayDecoder:dispu0.seg_out[5]
disp0[6] <= DisplayDecoder:dispu0.seg_out[6]
disp1[0] <= DisplayDecoder:dispu1.seg_out[0]
disp1[1] <= DisplayDecoder:dispu1.seg_out[1]
disp1[2] <= DisplayDecoder:dispu1.seg_out[2]
disp1[3] <= DisplayDecoder:dispu1.seg_out[3]
disp1[4] <= DisplayDecoder:dispu1.seg_out[4]
disp1[5] <= DisplayDecoder:dispu1.seg_out[5]
disp1[6] <= DisplayDecoder:dispu1.seg_out[6]
disp2[0] <= DisplayDecoder:dispu2.seg_out[0]
disp2[1] <= DisplayDecoder:dispu2.seg_out[1]
disp2[2] <= DisplayDecoder:dispu2.seg_out[2]
disp2[3] <= DisplayDecoder:dispu2.seg_out[3]
disp2[4] <= DisplayDecoder:dispu2.seg_out[4]
disp2[5] <= DisplayDecoder:dispu2.seg_out[5]
disp2[6] <= DisplayDecoder:dispu2.seg_out[6]
disp3[0] <= DisplayDecoder:dispu3.seg_out[0]
disp3[1] <= DisplayDecoder:dispu3.seg_out[1]
disp3[2] <= DisplayDecoder:dispu3.seg_out[2]
disp3[3] <= DisplayDecoder:dispu3.seg_out[3]
disp3[4] <= DisplayDecoder:dispu3.seg_out[4]
disp3[5] <= DisplayDecoder:dispu3.seg_out[5]
disp3[6] <= DisplayDecoder:dispu3.seg_out[6]
disp4[0] <= DisplayDecoder:dispu4.seg_out[0]
disp4[1] <= DisplayDecoder:dispu4.seg_out[1]
disp4[2] <= DisplayDecoder:dispu4.seg_out[2]
disp4[3] <= DisplayDecoder:dispu4.seg_out[3]
disp4[4] <= DisplayDecoder:dispu4.seg_out[4]
disp4[5] <= DisplayDecoder:dispu4.seg_out[5]
disp4[6] <= DisplayDecoder:dispu4.seg_out[6]
disp5[0] <= DisplayDecoder:dispu5.seg_out[0]
disp5[1] <= DisplayDecoder:dispu5.seg_out[1]
disp5[2] <= DisplayDecoder:dispu5.seg_out[2]
disp5[3] <= DisplayDecoder:dispu5.seg_out[3]
disp5[4] <= DisplayDecoder:dispu5.seg_out[4]
disp5[5] <= DisplayDecoder:dispu5.seg_out[5]
disp5[6] <= DisplayDecoder:dispu5.seg_out[6]
disp6[0] <= DisplayDecoder:dispu6.seg_out[0]
disp6[1] <= DisplayDecoder:dispu6.seg_out[1]
disp6[2] <= DisplayDecoder:dispu6.seg_out[2]
disp6[3] <= DisplayDecoder:dispu6.seg_out[3]
disp6[4] <= DisplayDecoder:dispu6.seg_out[4]
disp6[5] <= DisplayDecoder:dispu6.seg_out[5]
disp6[6] <= DisplayDecoder:dispu6.seg_out[6]
disp7[0] <= DisplayDecoder:dispu7.seg_out[0]
disp7[1] <= DisplayDecoder:dispu7.seg_out[1]
disp7[2] <= DisplayDecoder:dispu7.seg_out[2]
disp7[3] <= DisplayDecoder:dispu7.seg_out[3]
disp7[4] <= DisplayDecoder:dispu7.seg_out[4]
disp7[5] <= DisplayDecoder:dispu7.seg_out[5]
disp7[6] <= DisplayDecoder:dispu7.seg_out[6]


|MoveOrDie|ClkDivider:u0
clkin => l_reCnt[21].CLK
clkin => l_reCnt[20].CLK
clkin => l_reCnt[19].CLK
clkin => l_reCnt[18].CLK
clkin => l_reCnt[17].CLK
clkin => l_reCnt[16].CLK
clkin => l_reCnt[15].CLK
clkin => l_reCnt[14].CLK
clkin => l_reCnt[13].CLK
clkin => l_reCnt[12].CLK
clkin => l_reCnt[11].CLK
clkin => l_reCnt[10].CLK
clkin => l_reCnt[9].CLK
clkin => l_reCnt[8].CLK
clkin => l_reCnt[7].CLK
clkin => l_reCnt[6].CLK
clkin => l_reCnt[5].CLK
clkin => l_reCnt[4].CLK
clkin => l_reCnt[3].CLK
clkin => l_reCnt[2].CLK
clkin => l_reCnt[1].CLK
clkin => l_reCnt[0].CLK
clkin => l_clkout.CLK
clkout <= l_clkout.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClkDivider:u000
clkin => l_reCnt[21].CLK
clkin => l_reCnt[20].CLK
clkin => l_reCnt[19].CLK
clkin => l_reCnt[18].CLK
clkin => l_reCnt[17].CLK
clkin => l_reCnt[16].CLK
clkin => l_reCnt[15].CLK
clkin => l_reCnt[14].CLK
clkin => l_reCnt[13].CLK
clkin => l_reCnt[12].CLK
clkin => l_reCnt[11].CLK
clkin => l_reCnt[10].CLK
clkin => l_reCnt[9].CLK
clkin => l_reCnt[8].CLK
clkin => l_reCnt[7].CLK
clkin => l_reCnt[6].CLK
clkin => l_reCnt[5].CLK
clkin => l_reCnt[4].CLK
clkin => l_reCnt[3].CLK
clkin => l_reCnt[2].CLK
clkin => l_reCnt[1].CLK
clkin => l_reCnt[0].CLK
clkin => l_clkout.CLK
clkout <= l_clkout.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|WasdDecoder:u1
ps2_datain => data.DATAIN
ps2_clk => clk1.DATAIN
filter_clk => clk1.CLK
filter_clk => clk2.CLK
filter_clk => data.CLK
filter_clk => code[7].CLK
filter_clk => code[6].CLK
filter_clk => code[5].CLK
filter_clk => code[4].CLK
filter_clk => code[3].CLK
filter_clk => code[2].CLK
filter_clk => code[1].CLK
filter_clk => code[0].CLK
filter_clk => decoder_state.CLK
filter_clk => l_wasd[3].CLK
filter_clk => l_wasd[2].CLK
filter_clk => l_wasd[1].CLK
filter_clk => l_wasd[0].CLK
wasd[0] <= l_wasd[0].DB_MAX_OUTPUT_PORT_TYPE
wasd[1] <= l_wasd[1].DB_MAX_OUTPUT_PORT_TYPE
wasd[2] <= l_wasd[2].DB_MAX_OUTPUT_PORT_TYPE
wasd[3] <= l_wasd[3].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|connector:net
receive => receiver:u0.input
clk => sender:u1.clk
clk => receiver:u0.clk
dataToSend[0] => sender:u1.data[0]
dataToSend[1] => sender:u1.data[1]
dataToSend[2] => sender:u1.data[2]
dataToSend[3] => sender:u1.data[3]
dataToSend[4] => sender:u1.data[4]
dataToSend[5] => sender:u1.data[5]
dataToSend[6] => sender:u1.data[6]
dataToSend[7] => sender:u1.data[7]
dataToSend[8] => sender:u1.data[8]
dataToSend[9] => sender:u1.data[9]
dataToSend[10] => sender:u1.data[10]
dataToSend[11] => sender:u1.data[11]
dataToSend[12] => sender:u1.data[12]
dataToSend[13] => sender:u1.data[13]
dataToSend[14] => sender:u1.data[14]
dataToSend[15] => sender:u1.data[15]
dataToSend[16] => sender:u1.data[16]
dataToSend[17] => sender:u1.data[17]
dataToSend[18] => sender:u1.data[18]
dataToSend[19] => sender:u1.data[19]
dataToSend[20] => sender:u1.data[20]
dataToSend[21] => sender:u1.data[21]
ESend => sender:u1.ESend
send <= sender:u1.output
dataReceive[0] <= receiver:u0.data[0]
dataReceive[1] <= receiver:u0.data[1]
dataReceive[2] <= receiver:u0.data[2]
dataReceive[3] <= receiver:u0.data[3]
dataReceive[4] <= receiver:u0.data[4]
dataReceive[5] <= receiver:u0.data[5]
dataReceive[6] <= receiver:u0.data[6]
dataReceive[7] <= receiver:u0.data[7]
dataReceive[8] <= receiver:u0.data[8]
dataReceive[9] <= receiver:u0.data[9]
dataReceive[10] <= receiver:u0.data[10]
dataReceive[11] <= receiver:u0.data[11]
dataReceive[12] <= receiver:u0.data[12]
dataReceive[13] <= receiver:u0.data[13]
dataReceive[14] <= receiver:u0.data[14]
dataReceive[15] <= receiver:u0.data[15]
dataReceive[16] <= receiver:u0.data[16]
dataReceive[17] <= receiver:u0.data[17]
dataReceive[18] <= receiver:u0.data[18]
dataReceive[19] <= receiver:u0.data[19]
dataReceive[20] <= receiver:u0.data[20]
dataReceive[21] <= receiver:u0.data[21]
dataReceive[22] <= receiver:u0.data[22]
dataReceive[23] <= receiver:u0.data[23]
dataReceive[24] <= receiver:u0.data[24]
dataReceive[25] <= receiver:u0.data[25]
dataReceive[26] <= receiver:u0.data[26]
dataReceive[27] <= receiver:u0.data[27]
dataReceive[28] <= receiver:u0.data[28]
dataReceive[29] <= receiver:u0.data[29]
dataReceive[30] <= receiver:u0.data[30]
dataReceive[31] <= receiver:u0.data[31]
dataReceive[32] <= receiver:u0.data[32]
dataReceive[33] <= receiver:u0.data[33]
dataReceive[34] <= receiver:u0.data[34]
dataReceive[35] <= receiver:u0.data[35]
dataReceive[36] <= receiver:u0.data[36]
dataReceive[37] <= receiver:u0.data[37]
dataReceive[38] <= receiver:u0.data[38]
dataReceive[39] <= receiver:u0.data[39]
dataReceive[40] <= receiver:u0.data[40]
dataReceive[41] <= receiver:u0.data[41]
dataReceive[42] <= receiver:u0.data[42]
dataReceive[43] <= receiver:u0.data[43]
dataReceive[44] <= receiver:u0.data[44]
dataReceive[45] <= receiver:u0.data[45]
dataReceive[46] <= receiver:u0.data[46]
dataReceive[47] <= receiver:u0.data[47]
dataReceive[48] <= receiver:u0.data[48]
dataReceive[49] <= receiver:u0.data[49]
dataReceive[50] <= receiver:u0.data[50]
dataReceive[51] <= receiver:u0.data[51]
dataReceive[52] <= receiver:u0.data[52]
dataReceive[53] <= receiver:u0.data[53]
dataReceive[54] <= receiver:u0.data[54]
dataReceive[55] <= receiver:u0.data[55]
dataReceive[56] <= receiver:u0.data[56]
dataReceive[57] <= receiver:u0.data[57]
dataReceive[58] <= receiver:u0.data[58]
dataReceive[59] <= receiver:u0.data[59]
dataReceive[60] <= receiver:u0.data[60]
dataReceive[61] <= receiver:u0.data[61]
dataReceive[62] <= receiver:u0.data[62]
dataReceive[63] <= receiver:u0.data[63]
dataReceive[64] <= receiver:u0.data[64]
dataReceive[65] <= receiver:u0.data[65]
dataReceive[66] <= receiver:u0.data[66]
dataReceive[67] <= receiver:u0.data[67]
dataReceive[68] <= receiver:u0.data[68]
dataReceive[69] <= receiver:u0.data[69]
dataReceive[70] <= receiver:u0.data[70]
dataReceive[71] <= receiver:u0.data[71]
dataReceive[72] <= receiver:u0.data[72]
dataReceive[73] <= receiver:u0.data[73]
dataReceive[74] <= receiver:u0.data[74]
dataReceive[75] <= receiver:u0.data[75]
dataReceive[76] <= receiver:u0.data[76]
dataReceive[77] <= receiver:u0.data[77]
dataReceive[78] <= receiver:u0.data[78]
dataReceive[79] <= receiver:u0.data[79]
dataReceive[80] <= receiver:u0.data[80]
dataReceive[81] <= receiver:u0.data[81]
dataReceive[82] <= receiver:u0.data[82]
dataReceive[83] <= receiver:u0.data[83]
dataReceive[84] <= receiver:u0.data[84]
dataReceive[85] <= receiver:u0.data[85]
dataReceive[86] <= receiver:u0.data[86]
dataReceive[87] <= receiver:u0.data[87]
EReceive <= receiver:u0.Eout


|MoveOrDie|connector:net|receiver:u0
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => Etemp.CLK
clk => check.CLK
clk => datatemp[87].CLK
clk => datatemp[86].CLK
clk => datatemp[85].CLK
clk => datatemp[84].CLK
clk => datatemp[83].CLK
clk => datatemp[82].CLK
clk => datatemp[81].CLK
clk => datatemp[80].CLK
clk => datatemp[79].CLK
clk => datatemp[78].CLK
clk => datatemp[77].CLK
clk => datatemp[76].CLK
clk => datatemp[75].CLK
clk => datatemp[74].CLK
clk => datatemp[73].CLK
clk => datatemp[72].CLK
clk => datatemp[71].CLK
clk => datatemp[70].CLK
clk => datatemp[69].CLK
clk => datatemp[68].CLK
clk => datatemp[67].CLK
clk => datatemp[66].CLK
clk => datatemp[65].CLK
clk => datatemp[64].CLK
clk => datatemp[63].CLK
clk => datatemp[62].CLK
clk => datatemp[61].CLK
clk => datatemp[60].CLK
clk => datatemp[59].CLK
clk => datatemp[58].CLK
clk => datatemp[57].CLK
clk => datatemp[56].CLK
clk => datatemp[55].CLK
clk => datatemp[54].CLK
clk => datatemp[53].CLK
clk => datatemp[52].CLK
clk => datatemp[51].CLK
clk => datatemp[50].CLK
clk => datatemp[49].CLK
clk => datatemp[48].CLK
clk => datatemp[47].CLK
clk => datatemp[46].CLK
clk => datatemp[45].CLK
clk => datatemp[44].CLK
clk => datatemp[43].CLK
clk => datatemp[42].CLK
clk => datatemp[41].CLK
clk => datatemp[40].CLK
clk => datatemp[39].CLK
clk => datatemp[38].CLK
clk => datatemp[37].CLK
clk => datatemp[36].CLK
clk => datatemp[35].CLK
clk => datatemp[34].CLK
clk => datatemp[33].CLK
clk => datatemp[32].CLK
clk => datatemp[31].CLK
clk => datatemp[30].CLK
clk => datatemp[29].CLK
clk => datatemp[28].CLK
clk => datatemp[27].CLK
clk => datatemp[26].CLK
clk => datatemp[25].CLK
clk => datatemp[24].CLK
clk => datatemp[23].CLK
clk => datatemp[22].CLK
clk => datatemp[21].CLK
clk => datatemp[20].CLK
clk => datatemp[19].CLK
clk => datatemp[18].CLK
clk => datatemp[17].CLK
clk => datatemp[16].CLK
clk => datatemp[15].CLK
clk => datatemp[14].CLK
clk => datatemp[13].CLK
clk => datatemp[12].CLK
clk => datatemp[11].CLK
clk => datatemp[10].CLK
clk => datatemp[9].CLK
clk => datatemp[8].CLK
clk => datatemp[7].CLK
clk => datatemp[6].CLK
clk => datatemp[5].CLK
clk => datatemp[4].CLK
clk => datatemp[3].CLK
clk => datatemp[2].CLK
clk => datatemp[1].CLK
clk => datatemp[0].CLK
clk => data[87]~reg0.CLK
clk => data[86]~reg0.CLK
clk => data[85]~reg0.CLK
clk => data[84]~reg0.CLK
clk => data[83]~reg0.CLK
clk => data[82]~reg0.CLK
clk => data[81]~reg0.CLK
clk => data[80]~reg0.CLK
clk => data[79]~reg0.CLK
clk => data[78]~reg0.CLK
clk => data[77]~reg0.CLK
clk => data[76]~reg0.CLK
clk => data[75]~reg0.CLK
clk => data[74]~reg0.CLK
clk => data[73]~reg0.CLK
clk => data[72]~reg0.CLK
clk => data[71]~reg0.CLK
clk => data[70]~reg0.CLK
clk => data[69]~reg0.CLK
clk => data[68]~reg0.CLK
clk => data[67]~reg0.CLK
clk => data[66]~reg0.CLK
clk => data[65]~reg0.CLK
clk => data[64]~reg0.CLK
clk => data[63]~reg0.CLK
clk => data[62]~reg0.CLK
clk => data[61]~reg0.CLK
clk => data[60]~reg0.CLK
clk => data[59]~reg0.CLK
clk => data[58]~reg0.CLK
clk => data[57]~reg0.CLK
clk => data[56]~reg0.CLK
clk => data[55]~reg0.CLK
clk => data[54]~reg0.CLK
clk => data[53]~reg0.CLK
clk => data[52]~reg0.CLK
clk => data[51]~reg0.CLK
clk => data[50]~reg0.CLK
clk => data[49]~reg0.CLK
clk => data[48]~reg0.CLK
clk => data[47]~reg0.CLK
clk => data[46]~reg0.CLK
clk => data[45]~reg0.CLK
clk => data[44]~reg0.CLK
clk => data[43]~reg0.CLK
clk => data[42]~reg0.CLK
clk => data[41]~reg0.CLK
clk => data[40]~reg0.CLK
clk => data[39]~reg0.CLK
clk => data[38]~reg0.CLK
clk => data[37]~reg0.CLK
clk => data[36]~reg0.CLK
clk => data[35]~reg0.CLK
clk => data[34]~reg0.CLK
clk => data[33]~reg0.CLK
clk => data[32]~reg0.CLK
clk => data[31]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[0]~reg0.CLK
input => process_0~0.IN1
input => check~1.IN1
input => datatemp~87.DATAB
input => datatemp~86.DATAB
input => datatemp~85.DATAB
input => datatemp~84.DATAB
input => datatemp~83.DATAB
input => datatemp~82.DATAB
input => datatemp~81.DATAB
input => datatemp~80.DATAB
input => datatemp~79.DATAB
input => datatemp~78.DATAB
input => datatemp~77.DATAB
input => datatemp~76.DATAB
input => datatemp~75.DATAB
input => datatemp~74.DATAB
input => datatemp~73.DATAB
input => datatemp~72.DATAB
input => datatemp~71.DATAB
input => datatemp~70.DATAB
input => datatemp~69.DATAB
input => datatemp~68.DATAB
input => datatemp~67.DATAB
input => datatemp~66.DATAB
input => datatemp~65.DATAB
input => datatemp~64.DATAB
input => datatemp~63.DATAB
input => datatemp~62.DATAB
input => datatemp~61.DATAB
input => datatemp~60.DATAB
input => datatemp~59.DATAB
input => datatemp~58.DATAB
input => datatemp~57.DATAB
input => datatemp~56.DATAB
input => datatemp~55.DATAB
input => datatemp~54.DATAB
input => datatemp~53.DATAB
input => datatemp~52.DATAB
input => datatemp~51.DATAB
input => datatemp~50.DATAB
input => datatemp~49.DATAB
input => datatemp~48.DATAB
input => datatemp~47.DATAB
input => datatemp~46.DATAB
input => datatemp~45.DATAB
input => datatemp~44.DATAB
input => datatemp~43.DATAB
input => datatemp~42.DATAB
input => datatemp~41.DATAB
input => datatemp~40.DATAB
input => datatemp~39.DATAB
input => datatemp~38.DATAB
input => datatemp~37.DATAB
input => datatemp~36.DATAB
input => datatemp~35.DATAB
input => datatemp~34.DATAB
input => datatemp~33.DATAB
input => datatemp~32.DATAB
input => datatemp~31.DATAB
input => datatemp~30.DATAB
input => datatemp~29.DATAB
input => datatemp~28.DATAB
input => datatemp~27.DATAB
input => datatemp~26.DATAB
input => datatemp~25.DATAB
input => datatemp~24.DATAB
input => datatemp~23.DATAB
input => datatemp~22.DATAB
input => datatemp~21.DATAB
input => datatemp~20.DATAB
input => datatemp~19.DATAB
input => datatemp~18.DATAB
input => datatemp~17.DATAB
input => datatemp~16.DATAB
input => datatemp~15.DATAB
input => datatemp~14.DATAB
input => datatemp~13.DATAB
input => datatemp~12.DATAB
input => datatemp~11.DATAB
input => datatemp~10.DATAB
input => datatemp~9.DATAB
input => datatemp~8.DATAB
input => datatemp~7.DATAB
input => datatemp~6.DATAB
input => datatemp~5.DATAB
input => datatemp~4.DATAB
input => datatemp~3.DATAB
input => datatemp~2.DATAB
input => datatemp~1.DATAB
input => datatemp~0.DATAB
input => check~0.OUTPUTSELECT
input => Etemp~0.OUTPUTSELECT
input => cnt~31.OUTPUTSELECT
input => cnt~30.OUTPUTSELECT
input => cnt~29.OUTPUTSELECT
input => cnt~28.OUTPUTSELECT
input => cnt~27.OUTPUTSELECT
input => cnt~26.OUTPUTSELECT
input => cnt~25.OUTPUTSELECT
input => cnt~24.OUTPUTSELECT
input => cnt~23.OUTPUTSELECT
input => cnt~22.OUTPUTSELECT
input => cnt~21.OUTPUTSELECT
input => cnt~20.OUTPUTSELECT
input => cnt~19.OUTPUTSELECT
input => cnt~18.OUTPUTSELECT
input => cnt~17.OUTPUTSELECT
input => cnt~16.OUTPUTSELECT
input => cnt~15.OUTPUTSELECT
input => cnt~14.OUTPUTSELECT
input => cnt~13.OUTPUTSELECT
input => cnt~12.OUTPUTSELECT
input => cnt~11.OUTPUTSELECT
input => cnt~10.OUTPUTSELECT
input => cnt~9.OUTPUTSELECT
input => cnt~8.OUTPUTSELECT
input => cnt~7.OUTPUTSELECT
input => cnt~6.OUTPUTSELECT
input => cnt~5.OUTPUTSELECT
input => cnt~4.OUTPUTSELECT
input => cnt~3.OUTPUTSELECT
input => cnt~2.OUTPUTSELECT
input => cnt~1.OUTPUTSELECT
input => cnt~0.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[32] <= data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[33] <= data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[34] <= data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[35] <= data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[36] <= data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[37] <= data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[38] <= data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[39] <= data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[40] <= data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[41] <= data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[42] <= data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[43] <= data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[44] <= data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[45] <= data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[46] <= data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[47] <= data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[48] <= data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[49] <= data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[50] <= data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[51] <= data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[52] <= data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[53] <= data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[54] <= data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[55] <= data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[56] <= data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[57] <= data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[58] <= data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[59] <= data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[60] <= data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[61] <= data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[62] <= data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[63] <= data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[64] <= data[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[65] <= data[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[66] <= data[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[67] <= data[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[68] <= data[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[69] <= data[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[70] <= data[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[71] <= data[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[72] <= data[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[73] <= data[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[74] <= data[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[75] <= data[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[76] <= data[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[77] <= data[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[78] <= data[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[79] <= data[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[80] <= data[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[81] <= data[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[82] <= data[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[83] <= data[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[84] <= data[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[85] <= data[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[86] <= data[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[87] <= data[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout <= Etemp.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|connector:net|sender:u1
clk => output~reg0.CLK
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => check.CLK
clk => last.CLK
ESend => E.CLK
data[0] => Mux0.IN36
data[1] => Mux0.IN35
data[2] => Mux0.IN34
data[3] => Mux0.IN33
data[4] => Mux0.IN32
data[5] => Mux0.IN31
data[6] => Mux0.IN30
data[7] => Mux0.IN29
data[8] => Mux0.IN28
data[9] => Mux0.IN27
data[10] => Mux0.IN26
data[11] => Mux0.IN25
data[12] => Mux0.IN24
data[13] => Mux0.IN23
data[14] => Mux0.IN22
data[15] => Mux0.IN21
data[16] => Mux0.IN20
data[17] => Mux0.IN19
data[18] => Mux0.IN18
data[19] => Mux0.IN17
data[20] => Mux0.IN16
data[21] => Mux0.IN15
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1
clk_rom => MapLogic:u0.clk_rom
clk => lX[6].CLK
clk => lX[5].CLK
clk => lX[4].CLK
clk => lX[3].CLK
clk => lX[2].CLK
clk => lX[1].CLK
clk => lX[0].CLK
clk => lY[6].CLK
clk => lY[5].CLK
clk => lY[4].CLK
clk => lY[3].CLK
clk => lY[2].CLK
clk => lY[1].CLK
clk => lY[0].CLK
clk => lHp[7].CLK
clk => lHp[6].CLK
clk => lHp[5].CLK
clk => lHp[4].CLK
clk => lHp[3].CLK
clk => lHp[2].CLK
clk => lHp[1].CLK
clk => lHp[0].CLK
clk => jumpRemain[6].CLK
clk => jumpRemain[5].CLK
clk => jumpRemain[4].CLK
clk => jumpRemain[3].CLK
clk => jumpRemain[2].CLK
clk => jumpRemain[1].CLK
clk => jumpRemain[0].CLK
rst => state~16.OUTPUTSELECT
rst => state~15.OUTPUTSELECT
rst => state~14.OUTPUTSELECT
rst => state~13.OUTPUTSELECT
rst => lHp~88.OUTPUTSELECT
rst => lHp~87.OUTPUTSELECT
rst => lHp~86.OUTPUTSELECT
rst => lHp~85.OUTPUTSELECT
rst => lHp~84.OUTPUTSELECT
rst => lHp~83.OUTPUTSELECT
rst => lHp~82.OUTPUTSELECT
rst => lHp~81.OUTPUTSELECT
rst => lY~41.OUTPUTSELECT
rst => lY~40.OUTPUTSELECT
rst => lY~39.OUTPUTSELECT
rst => lY~38.OUTPUTSELECT
rst => lY~37.OUTPUTSELECT
rst => lY~36.OUTPUTSELECT
rst => lY~35.OUTPUTSELECT
rst => lX~111.OUTPUTSELECT
rst => lX~110.OUTPUTSELECT
rst => lX~109.OUTPUTSELECT
rst => lX~108.OUTPUTSELECT
rst => lX~107.OUTPUTSELECT
rst => lX~106.OUTPUTSELECT
rst => lX~105.OUTPUTSELECT
rst => jumpRemain[2].ENA
rst => jumpRemain[1].ENA
rst => jumpRemain[0].ENA
rst => jumpRemain[3].ENA
rst => jumpRemain[4].ENA
rst => jumpRemain[5].ENA
rst => jumpRemain[6].ENA
wasdPressed[0] => process_1~3.IN1
wasdPressed[1] => ~NO_FANOUT~
wasdPressed[2] => process_1~2.IN1
wasdPressed[3] => process_1~0.IN1
initX[0] => lX~111.DATAB
initX[1] => lX~110.DATAB
initX[2] => lX~109.DATAB
initX[3] => lX~108.DATAB
initX[4] => lX~107.DATAB
initX[5] => lX~106.DATAB
initX[6] => lX~105.DATAB
initY[0] => lY~41.DATAB
initY[1] => lY~40.DATAB
initY[2] => lY~39.DATAB
initY[3] => lY~38.DATAB
initY[4] => lY~37.DATAB
initY[5] => lY~36.DATAB
initY[6] => lY~35.DATAB
p1Hp[0] <= <UNC>
p1Hp[1] <= <UNC>
p1Hp[2] <= <UNC>
p1Hp[3] <= <UNC>
p1Hp[4] <= <UNC>
p1Hp[5] <= <UNC>
p1Hp[6] <= <UNC>
p1Hp[7] <= <UNC>
p2Hp[0] <= <UNC>
p2Hp[1] <= <UNC>
p2Hp[2] <= <UNC>
p2Hp[3] <= <UNC>
p2Hp[4] <= <UNC>
p2Hp[5] <= <UNC>
p2Hp[6] <= <UNC>
p2Hp[7] <= <UNC>
p3X[0] <= process_0~14
p3X[1] <= process_0~13
p3X[2] <= process_0~12
p3X[3] <= process_0~11
p3X[4] <= process_0~10
p3X[5] <= process_0~9
p3X[6] <= process_0~8
p3Y[0] <= process_0~21
p3Y[1] <= process_0~20
p3Y[2] <= process_0~19
p3Y[3] <= process_0~18
p3Y[4] <= process_0~17
p3Y[5] <= process_0~16
p3Y[6] <= process_0~15
p3Hp[0] <= process_0~7
p3Hp[1] <= process_0~6
p3Hp[2] <= process_0~5
p3Hp[3] <= process_0~4
p3Hp[4] <= process_0~3
p3Hp[5] <= process_0~2
p3Hp[6] <= process_0~1
p3Hp[7] <= process_0~0
p4Hp[0] <= <UNC>
p4Hp[1] <= <UNC>
p4Hp[2] <= <UNC>
p4Hp[3] <= <UNC>
p4Hp[4] <= <UNC>
p4Hp[5] <= <UNC>
p4Hp[6] <= <UNC>
p4Hp[7] <= <UNC>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0
clk_rom => maplogicrom:GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I.clock
clk_rom => maplogicrom:GEN_LEFT_BLOCK:1:U_LEFT_BLOCK_I.clock
clk_rom => maplogicrom:GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I.clock
clk_rom => maplogicrom:GEN_DOWN_BLOCK:2:U_DOWN_BLOCK_I.clock
clk_rom => maplogicrom:GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I.clock
clk_rom => maplogicrom:GEN_DOWN_BLOCK:0:U_DOWN_BLOCK_I.clock
clk_rom => maplogicrom:GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I.clock
clk_rom => maplogicrom:GEN_RIGHT_BLOCK:1:U_RIGHT_BLOCK_I.clock
clk_rom => maplogicrom:GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I.clock
clk_rom => maplogicrom:GEN_UP_BLOCK:2:U_UP_BLOCK_I.clock
clk_rom => maplogicrom:GEN_UP_BLOCK:1:U_UP_BLOCK_I.clock
clk_rom => maplogicrom:GEN_UP_BLOCK:0:U_UP_BLOCK_I.clock
clk_rom => maplogicrom:U_LD_BLOCK.clock
clk_rom => maplogicrom:U_RD_BLOCK.clock
clk_rom => maplogicrom:U_RU_BLOCK.clock
clk_rom => maplogicrom:U_LU_BLOCK.clock
p1X[0] => Add5.IN7
p1X[1] => Add5.IN6
p1X[2] => Add5.IN5
p1X[3] => Add5.IN4
p1X[4] => Add5.IN3
p1X[5] => Add5.IN2
p1X[6] => Add5.IN1
p1Y[0] => Add6.IN7
p1Y[1] => Add6.IN6
p1Y[2] => Add6.IN5
p1Y[3] => Add6.IN4
p1Y[4] => Add6.IN3
p1Y[5] => Add6.IN2
p1Y[6] => Add6.IN1
p2X[0] => Add7.IN7
p2X[1] => Add7.IN6
p2X[2] => Add7.IN5
p2X[3] => Add7.IN4
p2X[4] => Add7.IN3
p2X[5] => Add7.IN2
p2X[6] => Add7.IN1
p2Y[0] => Add8.IN7
p2Y[1] => Add8.IN6
p2Y[2] => Add8.IN5
p2Y[3] => Add8.IN4
p2Y[4] => Add8.IN3
p2Y[5] => Add8.IN2
p2Y[6] => Add8.IN1
p3X[0] => Add9.IN14
p3X[0] => Add7.IN14
p3X[0] => Add5.IN14
p3X[0] => Add4.IN17
p3X[0] => Add3.IN18
p3X[0] => Add2.IN14
p3X[0] => Add1.IN14
p3X[1] => Add9.IN13
p3X[1] => Add7.IN13
p3X[1] => Add5.IN13
p3X[1] => Add2.IN12
p3X[1] => Add2.IN13
p3X[1] => Add1.IN12
p3X[1] => Add1.IN13
p3X[2] => Add9.IN12
p3X[2] => Add7.IN12
p3X[2] => Add5.IN12
p3X[2] => Add2.IN10
p3X[2] => Add2.IN11
p3X[2] => Add1.IN10
p3X[2] => Add1.IN11
p3X[3] => Add9.IN11
p3X[3] => Add7.IN11
p3X[3] => Add5.IN11
p3X[3] => Add2.IN8
p3X[3] => Add2.IN9
p3X[3] => Add1.IN8
p3X[3] => Add1.IN9
p3X[4] => Add9.IN10
p3X[4] => Add7.IN10
p3X[4] => Add5.IN10
p3X[4] => Add2.IN6
p3X[4] => Add2.IN7
p3X[4] => Add1.IN6
p3X[4] => Add1.IN7
p3X[5] => Add9.IN9
p3X[5] => Add7.IN9
p3X[5] => Add5.IN9
p3X[5] => Add2.IN4
p3X[5] => Add2.IN5
p3X[5] => Add1.IN4
p3X[5] => Add1.IN5
p3X[6] => Add9.IN8
p3X[6] => Add7.IN8
p3X[6] => Add5.IN8
p3X[6] => Add2.IN2
p3X[6] => Add2.IN3
p3X[6] => Add1.IN2
p3X[6] => Add1.IN3
p3Y[0] => maplogicrom:GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I.address[0]
p3Y[0] => maplogicrom:GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I.address[0]
p3Y[0] => maplogicrom:GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I.address[0]
p3Y[0] => maplogicrom:GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I.address[0]
p3Y[0] => Add6.IN14
p3Y[0] => Add8.IN14
p3Y[0] => Add10.IN14
p3Y[0] => Add36.IN26
p3Y[0] => Add32.IN26
p3Y[0] => Add30.IN26
p3Y[0] => Add29.IN26
p3Y[0] => Add26.IN26
p3Y[0] => Add22.IN26
p3Y[0] => Add20.IN26
p3Y[0] => Add19.IN26
p3Y[0] => Add18.IN26
p3Y[0] => Add16.IN26
p3Y[0] => Add13.IN26
p3Y[0] => Add12.IN26
p3Y[1] => maplogicrom:GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I.address[1]
p3Y[1] => maplogicrom:GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I.address[1]
p3Y[1] => Add6.IN13
p3Y[1] => Add8.IN13
p3Y[1] => Add10.IN13
p3Y[1] => Add38.IN24
p3Y[1] => Add36.IN25
p3Y[1] => Add32.IN25
p3Y[1] => Add30.IN25
p3Y[1] => Add29.IN25
p3Y[1] => Add28.IN24
p3Y[1] => Add26.IN25
p3Y[1] => Add22.IN25
p3Y[1] => Add20.IN25
p3Y[1] => Add19.IN25
p3Y[1] => Add18.IN25
p3Y[1] => Add16.IN25
p3Y[1] => Add13.IN25
p3Y[1] => Add12.IN25
p3Y[2] => Add10.IN12
p3Y[2] => Add8.IN12
p3Y[2] => Add6.IN12
p3Y[2] => Add4.IN22
p3Y[3] => Add10.IN11
p3Y[3] => Add8.IN11
p3Y[3] => Add6.IN11
p3Y[3] => Add4.IN21
p3Y[4] => Add10.IN10
p3Y[4] => Add8.IN10
p3Y[4] => Add6.IN10
p3Y[4] => Add4.IN20
p3Y[5] => Add10.IN9
p3Y[5] => Add8.IN9
p3Y[5] => Add6.IN9
p3Y[5] => Add4.IN19
p3Y[6] => Add10.IN8
p3Y[6] => Add8.IN8
p3Y[6] => Add6.IN8
p3Y[6] => Add4.IN18
p4X[0] => Add9.IN7
p4X[1] => Add9.IN6
p4X[2] => Add9.IN5
p4X[3] => Add9.IN4
p4X[4] => Add9.IN3
p4X[5] => Add9.IN2
p4X[6] => Add9.IN1
p4Y[0] => Add10.IN7
p4Y[1] => Add10.IN6
p4Y[2] => Add10.IN5
p4Y[3] => Add10.IN4
p4Y[4] => Add10.IN3
p4Y[5] => Add10.IN2
p4Y[6] => Add10.IN1
blk[0] <= maplogicrom:U_LU_BLOCK.q[0]
blk[1] <= blk~0.DB_MAX_OUTPUT_PORT_TYPE
blk[2] <= maplogicrom:U_RU_BLOCK.q[0]
blk[3] <= blk~1.DB_MAX_OUTPUT_PORT_TYPE
blk[4] <= maplogicrom:U_RD_BLOCK.q[0]
blk[5] <= blk~2.DB_MAX_OUTPUT_PORT_TYPE
blk[6] <= maplogicrom:U_LD_BLOCK.q[0]
blk[7] <= blk~3.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LU_BLOCK
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LU_BLOCK|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LU_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LU_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LU_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RU_BLOCK
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RU_BLOCK|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RU_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RU_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RU_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RD_BLOCK
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RD_BLOCK|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RD_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RD_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_RD_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LD_BLOCK
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LD_BLOCK|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LD_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LD_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:U_LD_BLOCK|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:0:U_UP_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:0:U_UP_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:0:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:0:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:0:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:1:U_UP_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:1:U_UP_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:1:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:1:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:1:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:2:U_UP_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:2:U_UP_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:2:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:2:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_UP_BLOCK:2:U_UP_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:1:U_RIGHT_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:1:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:1:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:1:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:1:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:2:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:0:U_DOWN_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:0:U_DOWN_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:0:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:0:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:0:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:2:U_DOWN_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:2:U_DOWN_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:2:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:2:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:2:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:0:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:1:U_LEFT_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:1:U_LEFT_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:1:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:1:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:1:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2t71:auto_generated.address_a[0]
address_a[1] => altsyncram_2t71:auto_generated.address_a[1]
address_a[2] => altsyncram_2t71:auto_generated.address_a[2]
address_a[3] => altsyncram_2t71:auto_generated.address_a[3]
address_a[4] => altsyncram_2t71:auto_generated.address_a[4]
address_a[5] => altsyncram_2t71:auto_generated.address_a[5]
address_a[6] => altsyncram_2t71:auto_generated.address_a[6]
address_a[7] => altsyncram_2t71:auto_generated.address_a[7]
address_a[8] => altsyncram_2t71:auto_generated.address_a[8]
address_a[9] => altsyncram_2t71:auto_generated.address_a[9]
address_a[10] => altsyncram_2t71:auto_generated.address_a[10]
address_a[11] => altsyncram_2t71:auto_generated.address_a[11]
address_a[12] => altsyncram_2t71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2t71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2t71:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_aib:mux2.result[0]


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_LEFT_BLOCK:2:U_LEFT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|mux_aib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|VGA640480:u3
p1X[0] => MapGraphic:u0.p1X[0]
p1X[1] => MapGraphic:u0.p1X[1]
p1X[2] => MapGraphic:u0.p1X[2]
p1X[3] => MapGraphic:u0.p1X[3]
p1X[4] => MapGraphic:u0.p1X[4]
p1X[5] => MapGraphic:u0.p1X[5]
p1X[6] => MapGraphic:u0.p1X[6]
p1Y[0] => MapGraphic:u0.p1Y[0]
p1Y[1] => MapGraphic:u0.p1Y[1]
p1Y[2] => MapGraphic:u0.p1Y[2]
p1Y[3] => MapGraphic:u0.p1Y[3]
p1Y[4] => MapGraphic:u0.p1Y[4]
p1Y[5] => MapGraphic:u0.p1Y[5]
p1Y[6] => MapGraphic:u0.p1Y[6]
p1Hp[0] => MapGraphic:u0.p1Hp[0]
p1Hp[1] => MapGraphic:u0.p1Hp[1]
p1Hp[2] => MapGraphic:u0.p1Hp[2]
p1Hp[3] => MapGraphic:u0.p1Hp[3]
p1Hp[4] => MapGraphic:u0.p1Hp[4]
p1Hp[5] => MapGraphic:u0.p1Hp[5]
p1Hp[6] => MapGraphic:u0.p1Hp[6]
p1Hp[7] => MapGraphic:u0.p1Hp[7]
p2X[0] => MapGraphic:u0.p2X[0]
p2X[1] => MapGraphic:u0.p2X[1]
p2X[2] => MapGraphic:u0.p2X[2]
p2X[3] => MapGraphic:u0.p2X[3]
p2X[4] => MapGraphic:u0.p2X[4]
p2X[5] => MapGraphic:u0.p2X[5]
p2X[6] => MapGraphic:u0.p2X[6]
p2Y[0] => MapGraphic:u0.p2Y[0]
p2Y[1] => MapGraphic:u0.p2Y[1]
p2Y[2] => MapGraphic:u0.p2Y[2]
p2Y[3] => MapGraphic:u0.p2Y[3]
p2Y[4] => MapGraphic:u0.p2Y[4]
p2Y[5] => MapGraphic:u0.p2Y[5]
p2Y[6] => MapGraphic:u0.p2Y[6]
p2Hp[0] => MapGraphic:u0.p2Hp[0]
p2Hp[1] => MapGraphic:u0.p2Hp[1]
p2Hp[2] => MapGraphic:u0.p2Hp[2]
p2Hp[3] => MapGraphic:u0.p2Hp[3]
p2Hp[4] => MapGraphic:u0.p2Hp[4]
p2Hp[5] => MapGraphic:u0.p2Hp[5]
p2Hp[6] => MapGraphic:u0.p2Hp[6]
p2Hp[7] => MapGraphic:u0.p2Hp[7]
p3X[0] => MapGraphic:u0.p3X[0]
p3X[1] => MapGraphic:u0.p3X[1]
p3X[2] => MapGraphic:u0.p3X[2]
p3X[3] => MapGraphic:u0.p3X[3]
p3X[4] => MapGraphic:u0.p3X[4]
p3X[5] => MapGraphic:u0.p3X[5]
p3X[6] => MapGraphic:u0.p3X[6]
p3Y[0] => MapGraphic:u0.p3Y[0]
p3Y[1] => MapGraphic:u0.p3Y[1]
p3Y[2] => MapGraphic:u0.p3Y[2]
p3Y[3] => MapGraphic:u0.p3Y[3]
p3Y[4] => MapGraphic:u0.p3Y[4]
p3Y[5] => MapGraphic:u0.p3Y[5]
p3Y[6] => MapGraphic:u0.p3Y[6]
p3Hp[0] => MapGraphic:u0.p3Hp[0]
p3Hp[1] => MapGraphic:u0.p3Hp[1]
p3Hp[2] => MapGraphic:u0.p3Hp[2]
p3Hp[3] => MapGraphic:u0.p3Hp[3]
p3Hp[4] => MapGraphic:u0.p3Hp[4]
p3Hp[5] => MapGraphic:u0.p3Hp[5]
p3Hp[6] => MapGraphic:u0.p3Hp[6]
p3Hp[7] => MapGraphic:u0.p3Hp[7]
p4X[0] => MapGraphic:u0.p4X[0]
p4X[1] => MapGraphic:u0.p4X[1]
p4X[2] => MapGraphic:u0.p4X[2]
p4X[3] => MapGraphic:u0.p4X[3]
p4X[4] => MapGraphic:u0.p4X[4]
p4X[5] => MapGraphic:u0.p4X[5]
p4X[6] => MapGraphic:u0.p4X[6]
p4Y[0] => MapGraphic:u0.p4Y[0]
p4Y[1] => MapGraphic:u0.p4Y[1]
p4Y[2] => MapGraphic:u0.p4Y[2]
p4Y[3] => MapGraphic:u0.p4Y[3]
p4Y[4] => MapGraphic:u0.p4Y[4]
p4Y[5] => MapGraphic:u0.p4Y[5]
p4Y[6] => MapGraphic:u0.p4Y[6]
p4Hp[0] => MapGraphic:u0.p4Hp[0]
p4Hp[1] => MapGraphic:u0.p4Hp[1]
p4Hp[2] => MapGraphic:u0.p4Hp[2]
p4Hp[3] => MapGraphic:u0.p4Hp[3]
p4Hp[4] => MapGraphic:u0.p4Hp[4]
p4Hp[5] => MapGraphic:u0.p4Hp[5]
p4Hp[6] => MapGraphic:u0.p4Hp[6]
p4Hp[7] => MapGraphic:u0.p4Hp[7]
CLK_100MHz => l_CLK_50MHz.CLK
CLK_100MHz => MapGraphic:u0.rom_clk
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r~2.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r~1.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r~0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g~2.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g~1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g~0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|VGA640480:u3|MapGraphic:u0
rom_clk => playerrom:U_PLAYERROM_P4.clock
rom_clk => playerrom:U_PLAYERROM_P3.clock
rom_clk => playerrom:U_PLAYERROM_P2.clock
rom_clk => playerrom:U_PLAYERROM_P1.clock
rom_clk => blockrom:u1.clock
rom_clk => maprom:u0.clock
vga_x[0] => playerrom:U_PLAYERROM_P4.address[3]
vga_x[0] => playerrom:U_PLAYERROM_P3.address[3]
vga_x[0] => playerrom:U_PLAYERROM_P2.address[3]
vga_x[0] => playerrom:U_PLAYERROM_P1.address[3]
vga_x[0] => blockrom:u1.address[3]
vga_x[0] => LessThan11.IN17
vga_x[0] => LessThan8.IN17
vga_x[0] => LessThan5.IN17
vga_x[0] => LessThan2.IN17
vga_x[1] => playerrom:U_PLAYERROM_P4.address[4]
vga_x[1] => playerrom:U_PLAYERROM_P3.address[4]
vga_x[1] => playerrom:U_PLAYERROM_P2.address[4]
vga_x[1] => playerrom:U_PLAYERROM_P1.address[4]
vga_x[1] => blockrom:u1.address[4]
vga_x[1] => LessThan11.IN16
vga_x[1] => LessThan8.IN16
vga_x[1] => LessThan5.IN16
vga_x[1] => LessThan2.IN16
vga_x[2] => playerrom:U_PLAYERROM_P4.address[5]
vga_x[2] => playerrom:U_PLAYERROM_P3.address[5]
vga_x[2] => playerrom:U_PLAYERROM_P2.address[5]
vga_x[2] => playerrom:U_PLAYERROM_P1.address[5]
vga_x[2] => blockrom:u1.address[5]
vga_x[2] => LessThan11.IN15
vga_x[2] => LessThan8.IN15
vga_x[2] => LessThan5.IN15
vga_x[2] => LessThan2.IN15
vga_x[3] => Add17.IN14
vga_x[3] => Add13.IN14
vga_x[3] => Add9.IN14
vga_x[3] => Add5.IN14
vga_x[3] => Add4.IN17
vga_x[3] => Add3.IN18
vga_x[3] => Add2.IN14
vga_x[3] => Add1.IN14
vga_x[4] => Add17.IN13
vga_x[4] => Add13.IN13
vga_x[4] => Add9.IN13
vga_x[4] => Add5.IN13
vga_x[4] => Add2.IN12
vga_x[4] => Add2.IN13
vga_x[4] => Add1.IN12
vga_x[4] => Add1.IN13
vga_x[5] => Add17.IN12
vga_x[5] => Add13.IN12
vga_x[5] => Add9.IN12
vga_x[5] => Add5.IN12
vga_x[5] => Add2.IN10
vga_x[5] => Add2.IN11
vga_x[5] => Add1.IN10
vga_x[5] => Add1.IN11
vga_x[6] => Add17.IN11
vga_x[6] => Add13.IN11
vga_x[6] => Add9.IN11
vga_x[6] => Add5.IN11
vga_x[6] => Add2.IN8
vga_x[6] => Add2.IN9
vga_x[6] => Add1.IN8
vga_x[6] => Add1.IN9
vga_x[7] => Add17.IN10
vga_x[7] => Add13.IN10
vga_x[7] => Add9.IN10
vga_x[7] => Add5.IN10
vga_x[7] => Add2.IN6
vga_x[7] => Add2.IN7
vga_x[7] => Add1.IN6
vga_x[7] => Add1.IN7
vga_x[8] => Add17.IN9
vga_x[8] => Add13.IN9
vga_x[8] => Add9.IN9
vga_x[8] => Add5.IN9
vga_x[8] => Add2.IN4
vga_x[8] => Add2.IN5
vga_x[8] => Add1.IN4
vga_x[8] => Add1.IN5
vga_x[9] => Add17.IN8
vga_x[9] => Add13.IN8
vga_x[9] => Add9.IN8
vga_x[9] => Add5.IN8
vga_x[9] => Add2.IN2
vga_x[9] => Add2.IN3
vga_x[9] => Add1.IN2
vga_x[9] => Add1.IN3
vga_y[0] => playerrom:U_PLAYERROM_P4.address[0]
vga_y[0] => playerrom:U_PLAYERROM_P3.address[0]
vga_y[0] => playerrom:U_PLAYERROM_P2.address[0]
vga_y[0] => playerrom:U_PLAYERROM_P1.address[0]
vga_y[0] => blockrom:u1.address[0]
vga_y[0] => Equal3.IN7
vga_y[0] => Equal2.IN7
vga_y[0] => Equal1.IN7
vga_y[0] => Equal0.IN7
vga_y[1] => playerrom:U_PLAYERROM_P4.address[1]
vga_y[1] => playerrom:U_PLAYERROM_P3.address[1]
vga_y[1] => playerrom:U_PLAYERROM_P2.address[1]
vga_y[1] => playerrom:U_PLAYERROM_P1.address[1]
vga_y[1] => blockrom:u1.address[1]
vga_y[1] => Equal3.IN6
vga_y[1] => Equal2.IN6
vga_y[1] => Equal1.IN6
vga_y[1] => Equal0.IN6
vga_y[2] => playerrom:U_PLAYERROM_P4.address[2]
vga_y[2] => playerrom:U_PLAYERROM_P3.address[2]
vga_y[2] => playerrom:U_PLAYERROM_P2.address[2]
vga_y[2] => playerrom:U_PLAYERROM_P1.address[2]
vga_y[2] => blockrom:u1.address[2]
vga_y[2] => Equal3.IN5
vga_y[2] => Equal2.IN5
vga_y[2] => Equal1.IN5
vga_y[2] => Equal0.IN5
vga_y[3] => maprom:u0.address[0]
vga_y[3] => Add18.IN14
vga_y[3] => Add14.IN14
vga_y[3] => Add10.IN14
vga_y[3] => Add6.IN14
vga_y[4] => maprom:u0.address[1]
vga_y[4] => Add18.IN13
vga_y[4] => Add14.IN13
vga_y[4] => Add10.IN13
vga_y[4] => Add6.IN13
vga_y[5] => Add18.IN12
vga_y[5] => Add14.IN12
vga_y[5] => Add10.IN12
vga_y[5] => Add6.IN12
vga_y[5] => Add4.IN22
vga_y[6] => Add18.IN11
vga_y[6] => Add14.IN11
vga_y[6] => Add10.IN11
vga_y[6] => Add6.IN11
vga_y[6] => Add4.IN21
vga_y[7] => Add18.IN10
vga_y[7] => Add14.IN10
vga_y[7] => Add10.IN10
vga_y[7] => Add6.IN10
vga_y[7] => Add4.IN20
vga_y[8] => Add18.IN9
vga_y[8] => Add14.IN9
vga_y[8] => Add10.IN9
vga_y[8] => Add6.IN9
vga_y[8] => Add4.IN19
vga_y[9] => Add18.IN8
vga_y[9] => Add14.IN8
vga_y[9] => Add10.IN8
vga_y[9] => Add6.IN8
vga_y[9] => Add4.IN18
p1X[0] => Add5.IN7
p1X[1] => Add5.IN6
p1X[2] => Add5.IN5
p1X[3] => Add5.IN4
p1X[4] => Add5.IN3
p1X[5] => Add5.IN2
p1X[6] => Add5.IN1
p1Y[0] => Add6.IN7
p1Y[1] => Add6.IN6
p1Y[2] => Add6.IN5
p1Y[3] => Add6.IN4
p1Y[4] => Add6.IN3
p1Y[5] => Add6.IN2
p1Y[6] => Add6.IN1
p1Hp[0] => LessThan2.IN18
p1Hp[0] => Add21.IN16
p1Hp[1] => Add21.IN14
p1Hp[1] => Add21.IN15
p1Hp[2] => Add21.IN12
p1Hp[2] => Add21.IN13
p1Hp[3] => Add21.IN10
p1Hp[3] => Add21.IN11
p1Hp[4] => Add21.IN8
p1Hp[4] => Add21.IN9
p1Hp[5] => Add21.IN6
p1Hp[5] => Add21.IN7
p1Hp[6] => Add21.IN4
p1Hp[6] => Add21.IN5
p1Hp[7] => Add21.IN2
p1Hp[7] => Add21.IN3
p2X[0] => Add9.IN7
p2X[1] => Add9.IN6
p2X[2] => Add9.IN5
p2X[3] => Add9.IN4
p2X[4] => Add9.IN3
p2X[5] => Add9.IN2
p2X[6] => Add9.IN1
p2Y[0] => Add10.IN7
p2Y[1] => Add10.IN6
p2Y[2] => Add10.IN5
p2Y[3] => Add10.IN4
p2Y[4] => Add10.IN3
p2Y[5] => Add10.IN2
p2Y[6] => Add10.IN1
p2Hp[0] => LessThan5.IN18
p2Hp[0] => Add22.IN16
p2Hp[1] => Add22.IN14
p2Hp[1] => Add22.IN15
p2Hp[2] => Add22.IN12
p2Hp[2] => Add22.IN13
p2Hp[3] => Add22.IN10
p2Hp[3] => Add22.IN11
p2Hp[4] => Add22.IN8
p2Hp[4] => Add22.IN9
p2Hp[5] => Add22.IN6
p2Hp[5] => Add22.IN7
p2Hp[6] => Add22.IN4
p2Hp[6] => Add22.IN5
p2Hp[7] => Add22.IN2
p2Hp[7] => Add22.IN3
p3X[0] => Add13.IN7
p3X[1] => Add13.IN6
p3X[2] => Add13.IN5
p3X[3] => Add13.IN4
p3X[4] => Add13.IN3
p3X[5] => Add13.IN2
p3X[6] => Add13.IN1
p3Y[0] => Add14.IN7
p3Y[1] => Add14.IN6
p3Y[2] => Add14.IN5
p3Y[3] => Add14.IN4
p3Y[4] => Add14.IN3
p3Y[5] => Add14.IN2
p3Y[6] => Add14.IN1
p3Hp[0] => LessThan8.IN18
p3Hp[0] => Add23.IN16
p3Hp[1] => Add23.IN14
p3Hp[1] => Add23.IN15
p3Hp[2] => Add23.IN12
p3Hp[2] => Add23.IN13
p3Hp[3] => Add23.IN10
p3Hp[3] => Add23.IN11
p3Hp[4] => Add23.IN8
p3Hp[4] => Add23.IN9
p3Hp[5] => Add23.IN6
p3Hp[5] => Add23.IN7
p3Hp[6] => Add23.IN4
p3Hp[6] => Add23.IN5
p3Hp[7] => Add23.IN2
p3Hp[7] => Add23.IN3
p4X[0] => Add17.IN7
p4X[1] => Add17.IN6
p4X[2] => Add17.IN5
p4X[3] => Add17.IN4
p4X[4] => Add17.IN3
p4X[5] => Add17.IN2
p4X[6] => Add17.IN1
p4Y[0] => Add18.IN7
p4Y[1] => Add18.IN6
p4Y[2] => Add18.IN5
p4Y[3] => Add18.IN4
p4Y[4] => Add18.IN3
p4Y[5] => Add18.IN2
p4Y[6] => Add18.IN1
p4Hp[0] => LessThan11.IN18
p4Hp[0] => Add24.IN16
p4Hp[1] => Add24.IN14
p4Hp[1] => Add24.IN15
p4Hp[2] => Add24.IN12
p4Hp[2] => Add24.IN13
p4Hp[3] => Add24.IN10
p4Hp[3] => Add24.IN11
p4Hp[4] => Add24.IN8
p4Hp[4] => Add24.IN9
p4Hp[5] => Add24.IN6
p4Hp[5] => Add24.IN7
p4Hp[6] => Add24.IN4
p4Hp[6] => Add24.IN5
p4Hp[7] => Add24.IN2
p4Hp[7] => Add24.IN3
R[0] <= R~23.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R~22.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R~21.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G~23.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G~22.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G~21.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B~23.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B~22.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B~21.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|VGA640480:u3|MapGraphic:u0|maprom:u0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4h71:auto_generated.address_a[0]
address_a[1] => altsyncram_4h71:auto_generated.address_a[1]
address_a[2] => altsyncram_4h71:auto_generated.address_a[2]
address_a[3] => altsyncram_4h71:auto_generated.address_a[3]
address_a[4] => altsyncram_4h71:auto_generated.address_a[4]
address_a[5] => altsyncram_4h71:auto_generated.address_a[5]
address_a[6] => altsyncram_4h71:auto_generated.address_a[6]
address_a[7] => altsyncram_4h71:auto_generated.address_a[7]
address_a[8] => altsyncram_4h71:auto_generated.address_a[8]
address_a[9] => altsyncram_4h71:auto_generated.address_a[9]
address_a[10] => altsyncram_4h71:auto_generated.address_a[10]
address_a[11] => altsyncram_4h71:auto_generated.address_a[11]
address_a[12] => altsyncram_4h71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4h71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4h71:auto_generated.q_a[0]
q_a[1] <= altsyncram_4h71:auto_generated.q_a[1]
q_a[2] <= altsyncram_4h71:auto_generated.q_a[2]
q_a[3] <= altsyncram_4h71:auto_generated.q_a[3]
q_a[4] <= altsyncram_4h71:auto_generated.q_a[4]
q_a[5] <= altsyncram_4h71:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_fib:mux2.result[0]
q_a[1] <= mux_fib:mux2.result[1]
q_a[2] <= mux_fib:mux2.result[2]
q_a[3] <= mux_fib:mux2.result[3]
q_a[4] <= mux_fib:mux2.result[4]
q_a[5] <= mux_fib:mux2.result[5]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|mux_fib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|VGA640480:u3|MapGraphic:u0|blockrom:u1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|blockrom:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_in71:auto_generated.address_a[0]
address_a[1] => altsyncram_in71:auto_generated.address_a[1]
address_a[2] => altsyncram_in71:auto_generated.address_a[2]
address_a[3] => altsyncram_in71:auto_generated.address_a[3]
address_a[4] => altsyncram_in71:auto_generated.address_a[4]
address_a[5] => altsyncram_in71:auto_generated.address_a[5]
address_a[6] => altsyncram_in71:auto_generated.address_a[6]
address_a[7] => altsyncram_in71:auto_generated.address_a[7]
address_a[8] => altsyncram_in71:auto_generated.address_a[8]
address_a[9] => altsyncram_in71:auto_generated.address_a[9]
address_a[10] => altsyncram_in71:auto_generated.address_a[10]
address_a[11] => altsyncram_in71:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_in71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_in71:auto_generated.q_a[0]
q_a[1] <= altsyncram_in71:auto_generated.q_a[1]
q_a[2] <= altsyncram_in71:auto_generated.q_a[2]
q_a[3] <= altsyncram_in71:auto_generated.q_a[3]
q_a[4] <= altsyncram_in71:auto_generated.q_a[4]
q_a[5] <= altsyncram_in71:auto_generated.q_a[5]
q_a[6] <= altsyncram_in71:auto_generated.q_a[6]
q_a[7] <= altsyncram_in71:auto_generated.q_a[7]
q_a[8] <= altsyncram_in71:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|VGA640480:u3|MapGraphic:u0|blockrom:u1|altsyncram:altsyncram_component|altsyncram_in71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P1|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P2|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P3|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDie|VGA640480:u3|MapGraphic:u0|playerrom:U_PLAYERROM_P4|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDie|DisplayDecoder:dispu0
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu1
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu2
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu3
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu4
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu5
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu6
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDie|DisplayDecoder:dispu7
code[0] => Mux6.IN19
code[0] => Mux5.IN19
code[0] => Mux4.IN19
code[0] => Mux3.IN19
code[0] => Mux2.IN19
code[0] => Mux1.IN19
code[0] => Mux0.IN19
code[1] => Mux6.IN18
code[1] => Mux5.IN18
code[1] => Mux4.IN18
code[1] => Mux3.IN18
code[1] => Mux2.IN18
code[1] => Mux1.IN18
code[1] => Mux0.IN18
code[2] => Mux6.IN17
code[2] => Mux5.IN17
code[2] => Mux4.IN17
code[2] => Mux3.IN17
code[2] => Mux2.IN17
code[2] => Mux1.IN17
code[2] => Mux0.IN17
code[3] => Mux6.IN16
code[3] => Mux5.IN16
code[3] => Mux4.IN16
code[3] => Mux3.IN16
code[3] => Mux2.IN16
code[3] => Mux1.IN16
code[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


