Analysis & Synthesis report for VERILOGStart05
Thu Mar 21 17:20:01 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |VERILOGStart05|ReceiverUART:inst13|stateUART
  9. State Machine - |VERILOGStart05|TransmitterUART:inst18|stateUART
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: TransmitterUART:inst18
 17. Parameter Settings for User Entity Instance: ReceiverUART:inst13
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 21 17:20:01 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; VERILOGStart05                              ;
; Top-level Entity Name              ; VERILOGStart05                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 184                                         ;
;     Total combinational functions  ; 153                                         ;
;     Dedicated logic registers      ; 118                                         ;
; Total registers                    ; 118                                         ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; VERILOGStart05     ; VERILOGStart05     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; VERILOGStart05.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf               ;         ;
; filter8.v                        ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v                        ;         ;
; Count100000.v                    ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v                    ;         ;
; Count250.v                       ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v                       ;         ;
; DynamicIllumination4Indicators.v ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v ;         ;
; DataConversionUnit.v             ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v             ;         ;
; Setter.v                         ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v                         ;         ;
; ReceiverUART.v                   ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v                   ;         ;
; TransmitterUART.v                ; yes             ; User Verilog HDL File              ; D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v                ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 184       ;
;                                             ;           ;
; Total combinational functions               ; 153       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 63        ;
;     -- 3 input functions                    ; 40        ;
;     -- <=2 input functions                  ; 50        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 122       ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 118       ;
;     -- Dedicated logic registers            ; 118       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 23        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 116       ;
; Total fan-out                               ; 800       ;
; Average fan-out                             ; 2.52      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+--------------+
; |VERILOGStart05                            ; 153 (0)           ; 118 (0)      ; 0           ; 0            ; 0       ; 0         ; 23   ; 0            ; |VERILOGStart05                                       ; work         ;
;    |Count100000:inst8|                     ; 22 (22)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|Count100000:inst8                     ; work         ;
;    |DataConversionUnit:inst11|             ; 15 (15)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|DataConversionUnit:inst11             ; work         ;
;    |DynamicIllumination4Indicators:inst10| ; 18 (18)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|DynamicIllumination4Indicators:inst10 ; work         ;
;    |Setter:inst12|                         ; 27 (27)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|Setter:inst12                         ; work         ;
;    |TransmitterUART:inst18|                ; 41 (41)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|TransmitterUART:inst18                ; work         ;
;    |filter8:inst19|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|filter8:inst19                        ; work         ;
;    |filter8:inst20|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|filter8:inst20                        ; work         ;
;    |filter8:inst21|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|filter8:inst21                        ; work         ;
;    |filter8:inst22|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|filter8:inst22                        ; work         ;
;    |filter8:inst|                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VERILOGStart05|filter8:inst                          ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |VERILOGStart05|ReceiverUART:inst13|stateUART                                                                        ;
+-------------------------+--------------------+-------------------------+--------------------+-------------------+--------------------+
; Name                    ; stateUART.Stopping ; stateUART.ReceivingData ; stateUART.Starting ; stateUART.Waiting ; stateUART.Updating ;
+-------------------------+--------------------+-------------------------+--------------------+-------------------+--------------------+
; stateUART.Waiting       ; 0                  ; 0                       ; 0                  ; 0                 ; 0                  ;
; stateUART.Starting      ; 0                  ; 0                       ; 1                  ; 1                 ; 0                  ;
; stateUART.ReceivingData ; 0                  ; 1                       ; 0                  ; 1                 ; 0                  ;
; stateUART.Stopping      ; 1                  ; 0                       ; 0                  ; 1                 ; 0                  ;
; stateUART.Updating      ; 0                  ; 0                       ; 0                  ; 1                 ; 1                  ;
+-------------------------+--------------------+-------------------------+--------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |VERILOGStart05|TransmitterUART:inst18|stateUART                                                ;
+-------------------------+--------------------+-------------------------+--------------------+-------------------+
; Name                    ; stateUART.Stopping ; stateUART.ReceivingData ; stateUART.Starting ; stateUART.Waiting ;
+-------------------------+--------------------+-------------------------+--------------------+-------------------+
; stateUART.Waiting       ; 0                  ; 0                       ; 0                  ; 0                 ;
; stateUART.Starting      ; 0                  ; 0                       ; 1                  ; 1                 ;
; stateUART.ReceivingData ; 0                  ; 1                       ; 0                  ; 1                 ;
; stateUART.Stopping      ; 1                  ; 0                       ; 0                  ; 1                 ;
+-------------------------+--------------------+-------------------------+--------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; DynamicIllumination4Indicators:inst10|indicator[3]  ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|indicator[2]  ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|indicator[1]  ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|indicator[0]  ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[6]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[5]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[4]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[3]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[2]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[1]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; DynamicIllumination4Indicators:inst10|segment[0]    ; DynamicIllumination4Indicators:inst10|Mux12 ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; ReceiverUART:inst13|stateUART~7                    ; Lost fanout                            ;
; ReceiverUART:inst13|stateUART~8                    ; Lost fanout                            ;
; TransmitterUART:inst18|stateUART~6                 ; Lost fanout                            ;
; TransmitterUART:inst18|stateUART~7                 ; Lost fanout                            ;
; filter8:inst17|q                                   ; Lost fanout                            ;
; ReceiverUART:inst13|rxPrev                         ; Lost fanout                            ;
; ReceiverUART:inst13|count[3..15]                   ; Lost fanout                            ;
; ReceiverUART:inst13|bitPosition[0..2]              ; Lost fanout                            ;
; filter8:inst17|latch                               ; Lost fanout                            ;
; filter8:inst17|count[3]                            ; Lost fanout                            ;
; ReceiverUART:inst13|count[0..2]                    ; Lost fanout                            ;
; filter8:inst17|count[0..2]                         ; Lost fanout                            ;
; ReceiverUART:inst13|stateUART.Updating             ; Lost fanout                            ;
; ReceiverUART:inst13|stateUART.Waiting              ; Lost fanout                            ;
; ReceiverUART:inst13|stateUART.Starting             ; Lost fanout                            ;
; ReceiverUART:inst13|stateUART.ReceivingData        ; Lost fanout                            ;
; ReceiverUART:inst13|stateUART.Stopping             ; Lost fanout                            ;
; DynamicIllumination4Indicators:inst10|counter[2,3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 37             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+---------------------------------+--------------------+--------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register                                         ;
+---------------------------------+--------------------+--------------------------------------------------------------------------------+
; filter8:inst17|q                ; Lost Fanouts       ; filter8:inst17|latch, filter8:inst17|count[3], filter8:inst17|count[1],        ;
;                                 ;                    ; filter8:inst17|count[0], filter8:inst17|count[2]                               ;
; ReceiverUART:inst13|count[15]   ; Lost Fanouts       ; ReceiverUART:inst13|count[14], ReceiverUART:inst13|count[13],                  ;
;                                 ;                    ; ReceiverUART:inst13|stateUART.Updating, ReceiverUART:inst13|stateUART.Waiting, ;
;                                 ;                    ; ReceiverUART:inst13|stateUART.Stopping                                         ;
; ReceiverUART:inst13|stateUART~7 ; Lost Fanouts       ; ReceiverUART:inst13|bitPosition[2], ReceiverUART:inst13|bitPosition[0],        ;
;                                 ;                    ; ReceiverUART:inst13|bitPosition[1], ReceiverUART:inst13|stateUART.Starting     ;
; ReceiverUART:inst13|stateUART~8 ; Lost Fanouts       ; ReceiverUART:inst13|stateUART.ReceivingData                                    ;
+---------------------------------+--------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 118   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Setter:inst12|resetPrev                ; 3       ;
; Setter:inst12|key4Prev                 ; 3       ;
; Setter:inst12|key3Prev                 ; 1       ;
; Setter:inst12|key2Prev                 ; 3       ;
; Setter:inst12|key1Prev                 ; 1       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |VERILOGStart05|TransmitterUART:inst18|count[15]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VERILOGStart05|filter8:inst17|count[1]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VERILOGStart05|filter8:inst22|count[3]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VERILOGStart05|filter8:inst20|count[2]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VERILOGStart05|filter8:inst21|count[3]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VERILOGStart05|filter8:inst|count[3]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VERILOGStart05|filter8:inst19|count[0]                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |VERILOGStart05|Setter:inst12|dataBuf1[3]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |VERILOGStart05|Setter:inst12|dataBuf0[3]                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |VERILOGStart05|ReceiverUART:inst13|count[13]              ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; No         ; |VERILOGStart05|DynamicIllumination4Indicators:inst10|Mux7 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |VERILOGStart05|TransmitterUART:inst18|Selector3           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |VERILOGStart05|ReceiverUART:inst13|Selector3              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |VERILOGStart05|TransmitterUART:inst18|Selector2           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |VERILOGStart05|ReceiverUART:inst13|Selector4              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TransmitterUART:inst18 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; Waiting        ; 0     ; Signed Integer                             ;
; Starting       ; 1     ; Signed Integer                             ;
; ReceivingData  ; 2     ; Signed Integer                             ;
; Stopping       ; 3     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ReceiverUART:inst13 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Waiting        ; 0     ; Signed Integer                          ;
; Starting       ; 1     ; Signed Integer                          ;
; ReceivingData  ; 2     ; Signed Integer                          ;
; Stopping       ; 3     ; Signed Integer                          ;
; Updating       ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Mar 21 17:20:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file verilogstart05.bdf
    Info (12023): Found entity 1: VERILOGStart05
Info (12021): Found 1 design units, including 1 entities, in source file filter30.v
    Info (12023): Found entity 1: filter30
Info (12021): Found 1 design units, including 1 entities, in source file filter8.v
    Info (12023): Found entity 1: filter8
Info (12021): Found 1 design units, including 1 entities, in source file count100000.v
    Info (12023): Found entity 1: Count100000
Info (12021): Found 1 design units, including 1 entities, in source file count250.v
    Info (12023): Found entity 1: Count250
Info (12021): Found 1 design units, including 1 entities, in source file dynamicillumination4indicators.v
    Info (12023): Found entity 1: DynamicIllumination4Indicators
Info (12021): Found 1 design units, including 1 entities, in source file dataconversionunit.v
    Info (12023): Found entity 1: DataConversionUnit
Info (12021): Found 1 design units, including 1 entities, in source file setter.v
    Info (12023): Found entity 1: Setter
Info (12021): Found 1 design units, including 1 entities, in source file receiveruart.v
    Info (12023): Found entity 1: ReceiverUART
Info (12021): Found 1 design units, including 1 entities, in source file transmitteruart.v
    Info (12023): Found entity 1: TransmitterUART
Info (12127): Elaborating entity "VERILOGStart05" for the top level hierarchy
Warning (275080): Converted elements in bus name "indicator" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "indicator[3..0]" to "indicator3..0"
Warning (275080): Converted elements in bus name "indicator0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "indicator0[6..0]" to "indicator06..0"
Warning (275080): Converted elements in bus name "indicator1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "indicator1[6..0]" to "indicator16..0"
Warning (275080): Converted elements in bus name "indicator2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "indicator2[6..0]" to "indicator26..0"
Warning (275080): Converted elements in bus name "indicator3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "indicator3[6..0]" to "indicator36..0"
Warning (275043): Pin "scl" is missing source
Warning (275043): Pin "led1" is missing source
Info (12128): Elaborating entity "TransmitterUART" for hierarchy "TransmitterUART:inst18"
Warning (10230): Verilog HDL assignment warning at TransmitterUART.v(31): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at TransmitterUART.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at TransmitterUART.v(50): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TransmitterUART.v(62): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "Setter" for hierarchy "Setter:inst12"
Warning (10230): Verilog HDL assignment warning at Setter.v(24): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Setter.v(40): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Setter.v(48): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Setter.v(56): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Setter.v(64): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "filter8" for hierarchy "filter8:inst"
Warning (10230): Verilog HDL assignment warning at filter8.v(22): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at filter8.v(42): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "DynamicIllumination4Indicators" for hierarchy "DynamicIllumination4Indicators:inst10"
Warning (10230): Verilog HDL assignment warning at DynamicIllumination4Indicators.v(15): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(23): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(26): variable "indicator0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(28): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(31): variable "indicator1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(33): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(36): variable "indicator2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(38): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(41): variable "indicator3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(20): inferring latch(es) for variable "indicator", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(20): inferring latch(es) for variable "segment", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "segment[0]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "segment[1]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "segment[2]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "segment[3]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "segment[4]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "segment[5]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "segment[6]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "indicator[0]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "indicator[1]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "indicator[2]" at DynamicIllumination4Indicators.v(20)
Info (10041): Inferred latch for "indicator[3]" at DynamicIllumination4Indicators.v(20)
Info (12128): Elaborating entity "Count100000" for hierarchy "Count100000:inst8"
Warning (10230): Verilog HDL assignment warning at Count100000.v(11): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "DataConversionUnit" for hierarchy "DataConversionUnit:inst11"
Warning (10230): Verilog HDL assignment warning at DataConversionUnit.v(21): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DataConversionUnit.v(22): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ReceiverUART" for hierarchy "ReceiverUART:inst13"
Warning (10230): Verilog HDL assignment warning at ReceiverUART.v(33): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ReceiverUART.v(49): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ReceiverUART.v(55): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "Count250" for hierarchy "Count250:inst9"
Warning (10230): Verilog HDL assignment warning at Count250.v(11): truncated value with size 32 to match size of target (8)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "sda" has no driver
Warning (13012): Latch DynamicIllumination4Indicators:inst10|indicator[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|indicator[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|indicator[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|indicator[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13012): Latch DynamicIllumination4Indicators:inst10|segment[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10|counter[1]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "scl" is stuck at GND
    Warning (13410): Pin "led1" is stuck at GND
    Warning (13410): Pin "indicator[3]" is stuck at VCC
    Warning (13410): Pin "indicator[2]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx"
Info (21057): Implemented 207 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 15 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 184 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Thu Mar 21 17:20:01 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


