{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545566378100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545566378112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 19:59:37 2018 " "Processing started: Sun Dec 23 19:59:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545566378112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566378112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard -c DE10_Standard " "Command: quartus_sta DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566378112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1545566378329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566381545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566381545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566381617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566381617 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard.sdc " "Reading SDC File: 'DE10_Standard.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545566382497 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545566382499 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545566382500 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545566382501 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382501 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545566382502 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545566382502 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382503 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382525 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382525 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382526 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382526 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382526 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382526 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566382526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382526 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566382527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566382527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566382527 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382540 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1545566382558 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545566382571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.818 " "Worst-case setup slack is 12.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.818               0.000 CLOCK_50  " "   12.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.632               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   51.632               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.683               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.736               0.000 CLOCK_50  " "    8.736               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.431               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.431               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566382609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382609 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545566382652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566382694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386591 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386909 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386909 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386909 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386909 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386909 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386909 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386909 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386909 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386910 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386910 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566386910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386910 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566386911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566386911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566386911 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.611 " "Worst-case setup slack is 12.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.611               0.000 CLOCK_50  " "   12.611               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.597               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   51.597               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 CLOCK_50  " "    0.337               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.722               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.706               0.000 CLOCK_50  " "    8.706               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.385               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.385               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566386950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566386950 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545566386991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566387190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391276 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391612 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391612 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391612 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391613 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391613 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391613 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566391613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391613 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566391614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566391614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566391614 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.722 " "Worst-case setup slack is 15.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.722               0.000 CLOCK_50  " "   15.722               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.784               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   52.784               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.669               0.000 CLOCK_50  " "    8.669               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.682               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.682               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566391645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566391645 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545566391685 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392008 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392008 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392008 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392009 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392009 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392009 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392009 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392009 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392009 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545566392009 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392009 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566392010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566392010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545566392010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.891 " "Worst-case setup slack is 15.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.891               0.000 CLOCK_50  " "   15.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.862               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   52.862               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50  " "    0.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.647               0.000 CLOCK_50  " "    8.647               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.670               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.670               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545566392044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566392044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566394129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566394135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5279 " "Peak virtual memory: 5279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545566394242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 19:59:54 2018 " "Processing ended: Sun Dec 23 19:59:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545566394242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545566394242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545566394242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545566394242 ""}
