Verilog implementation of a five stage pipeline MIPS CPU
===
TODO
functions and features

Created for the Computer Organization and Design (ce232) course of the Department of Electrical and Computer Engineering of University of Thessaly.
http://www.inf.uth.gr/

supported instructions
===

R-format instructions
---
add
sub
and
or
slt

I-format instructions
---
sw
lw
beq
bne

author
===
Dimitrios Paraschas (paraschas@gmail.com)

license
===
The MIT License, see LICENSE.md.
