# 100daysofRTL
RTL (Register Transfer Level) design/digital logic design in system verilog(.sv) and use of verification methodologies.
