# An ALU design for FPGA written in VHDL
                   
## _Xilinx Spartan 3E_

                          
                                   
                                   

Codigo.vhd   --> Main file

fyhx.vhd     --> Testbench 
