ARM GAS  /tmp/ccp1xmYv.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_it.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	2
  20              		.global	NMI_Handler
  21              		.thumb
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB68:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /**
   2:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   3:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   4:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   6:Core/Src/stm32f1xx_it.c ****   *
   7:Core/Src/stm32f1xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Core/Src/stm32f1xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Core/Src/stm32f1xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Core/Src/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Core/Src/stm32f1xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Core/Src/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Core/Src/stm32f1xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Core/Src/stm32f1xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Core/Src/stm32f1xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Core/Src/stm32f1xx_it.c ****   *      without specific prior written permission.
  19:Core/Src/stm32f1xx_it.c ****   *
  20:Core/Src/stm32f1xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Core/Src/stm32f1xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Core/Src/stm32f1xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Core/Src/stm32f1xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Core/Src/stm32f1xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Core/Src/stm32f1xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Core/Src/stm32f1xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Core/Src/stm32f1xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Core/Src/stm32f1xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Core/Src/stm32f1xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Core/Src/stm32f1xx_it.c ****   *
  31:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  32:Core/Src/stm32f1xx_it.c ****   */
ARM GAS  /tmp/ccp1xmYv.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_hal.h"
  35:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx.h"
  36:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  37:Core/Src/stm32f1xx_it.c **** #include "cmsis_os.h"
  38:Core/Src/stm32f1xx_it.c **** 
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  48:Core/Src/stm32f1xx_it.c **** /*            Cortex-M3 Processor Interruption and Exception Handlers         */ 
  49:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /**
  52:Core/Src/stm32f1xx_it.c **** * @brief This function handles Non maskable interrupt.
  53:Core/Src/stm32f1xx_it.c **** */
  54:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  55:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 55 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 7047     		bx	lr
  33              		.cfi_endproc
  34              	.LFE68:
  36 0002 00BF     		.section	.text.HardFault_Handler,"ax",%progbits
  37              		.align	2
  38              		.global	HardFault_Handler
  39              		.thumb
  40              		.thumb_func
  42              	HardFault_Handler:
  43              	.LFB69:
  56:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  59:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  62:Core/Src/stm32f1xx_it.c **** }
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /**
  65:Core/Src/stm32f1xx_it.c **** * @brief This function handles Hard fault interrupt.
  66:Core/Src/stm32f1xx_it.c **** */
  67:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  68:Core/Src/stm32f1xx_it.c **** {
  44              		.loc 1 68 0
  45              		.cfi_startproc
  46              		@ Volatile: function does not return.
  47              		@ args = 0, pretend = 0, frame = 0
  48              		@ frame_needed = 0, uses_anonymous_args = 0
  49              		@ link register save eliminated.
ARM GAS  /tmp/ccp1xmYv.s 			page 3


  50              	.L3:
  69:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  70:Core/Src/stm32f1xx_it.c **** 
  71:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  72:Core/Src/stm32f1xx_it.c ****   while (1)
  73:Core/Src/stm32f1xx_it.c ****   {
  74:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c ****   }
  51              		.loc 1 76 0 discriminator 1
  52 0000 FEE7     		b	.L3
  53              		.cfi_endproc
  54              	.LFE69:
  56 0002 00BF     		.section	.text.MemManage_Handler,"ax",%progbits
  57              		.align	2
  58              		.global	MemManage_Handler
  59              		.thumb
  60              		.thumb_func
  62              	MemManage_Handler:
  63              	.LFB70:
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  78:Core/Src/stm32f1xx_it.c **** 
  79:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  80:Core/Src/stm32f1xx_it.c **** }
  81:Core/Src/stm32f1xx_it.c **** 
  82:Core/Src/stm32f1xx_it.c **** /**
  83:Core/Src/stm32f1xx_it.c **** * @brief This function handles Memory management fault.
  84:Core/Src/stm32f1xx_it.c **** */
  85:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
  86:Core/Src/stm32f1xx_it.c **** {
  64              		.loc 1 86 0
  65              		.cfi_startproc
  66              		@ Volatile: function does not return.
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  70              	.L5:
  87:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  88:Core/Src/stm32f1xx_it.c **** 
  89:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  90:Core/Src/stm32f1xx_it.c ****   while (1)
  91:Core/Src/stm32f1xx_it.c ****   {
  92:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****   }
  71              		.loc 1 94 0 discriminator 1
  72 0000 FEE7     		b	.L5
  73              		.cfi_endproc
  74              	.LFE70:
  76 0002 00BF     		.section	.text.BusFault_Handler,"ax",%progbits
  77              		.align	2
  78              		.global	BusFault_Handler
  79              		.thumb
  80              		.thumb_func
  82              	BusFault_Handler:
  83              	.LFB71:
  95:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 1 */
ARM GAS  /tmp/ccp1xmYv.s 			page 4


  96:Core/Src/stm32f1xx_it.c **** 
  97:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 1 */
  98:Core/Src/stm32f1xx_it.c **** }
  99:Core/Src/stm32f1xx_it.c **** 
 100:Core/Src/stm32f1xx_it.c **** /**
 101:Core/Src/stm32f1xx_it.c **** * @brief This function handles Prefetch fault, memory access fault.
 102:Core/Src/stm32f1xx_it.c **** */
 103:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 104:Core/Src/stm32f1xx_it.c **** {
  84              		.loc 1 104 0
  85              		.cfi_startproc
  86              		@ Volatile: function does not return.
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90              	.L7:
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c **** 
 107:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****   while (1)
 109:Core/Src/stm32f1xx_it.c ****   {
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 112:Core/Src/stm32f1xx_it.c ****   }
  91              		.loc 1 112 0 discriminator 1
  92 0000 FEE7     		b	.L7
  93              		.cfi_endproc
  94              	.LFE71:
  96 0002 00BF     		.section	.text.UsageFault_Handler,"ax",%progbits
  97              		.align	2
  98              		.global	UsageFault_Handler
  99              		.thumb
 100              		.thumb_func
 102              	UsageFault_Handler:
 103              	.LFB72:
 113:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 1 */
 114:Core/Src/stm32f1xx_it.c **** 
 115:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 1 */
 116:Core/Src/stm32f1xx_it.c **** }
 117:Core/Src/stm32f1xx_it.c **** 
 118:Core/Src/stm32f1xx_it.c **** /**
 119:Core/Src/stm32f1xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
 120:Core/Src/stm32f1xx_it.c **** */
 121:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 122:Core/Src/stm32f1xx_it.c **** {
 104              		.loc 1 122 0
 105              		.cfi_startproc
 106              		@ Volatile: function does not return.
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110              	.L9:
 123:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c **** 
 125:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   while (1)
 127:Core/Src/stm32f1xx_it.c ****   {
ARM GAS  /tmp/ccp1xmYv.s 			page 5


 128:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 129:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 130:Core/Src/stm32f1xx_it.c ****   }
 111              		.loc 1 130 0 discriminator 1
 112 0000 FEE7     		b	.L9
 113              		.cfi_endproc
 114              	.LFE72:
 116 0002 00BF     		.section	.text.DebugMon_Handler,"ax",%progbits
 117              		.align	2
 118              		.global	DebugMon_Handler
 119              		.thumb
 120              		.thumb_func
 122              	DebugMon_Handler:
 123              	.LFB73:
 131:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 1 */
 132:Core/Src/stm32f1xx_it.c **** 
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 1 */
 134:Core/Src/stm32f1xx_it.c **** }
 135:Core/Src/stm32f1xx_it.c **** 
 136:Core/Src/stm32f1xx_it.c **** /**
 137:Core/Src/stm32f1xx_it.c **** * @brief This function handles Debug monitor.
 138:Core/Src/stm32f1xx_it.c **** */
 139:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 140:Core/Src/stm32f1xx_it.c **** {
 124              		.loc 1 140 0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129 0000 7047     		bx	lr
 130              		.cfi_endproc
 131              	.LFE73:
 133 0002 00BF     		.section	.text.SysTick_Handler,"ax",%progbits
 134              		.align	2
 135              		.global	SysTick_Handler
 136              		.thumb
 137              		.thumb_func
 139              	SysTick_Handler:
 140              	.LFB74:
 141:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 144:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 145:Core/Src/stm32f1xx_it.c **** 
 146:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 147:Core/Src/stm32f1xx_it.c **** }
 148:Core/Src/stm32f1xx_it.c **** 
 149:Core/Src/stm32f1xx_it.c **** /**
 150:Core/Src/stm32f1xx_it.c **** * @brief This function handles System tick timer.
 151:Core/Src/stm32f1xx_it.c **** */
 152:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 153:Core/Src/stm32f1xx_it.c **** {
 141              		.loc 1 153 0
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 0, uses_anonymous_args = 0
 145              		.loc 1 153 0
ARM GAS  /tmp/ccp1xmYv.s 			page 6


 146 0000 08B5     		push	{r3, lr}
 147              	.LCFI0:
 148              		.cfi_def_cfa_offset 8
 149              		.cfi_offset 3, -8
 150              		.cfi_offset 14, -4
 154:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 157:Core/Src/stm32f1xx_it.c ****   osSystickHandler();
 151              		.loc 1 157 0
 152 0002 FFF7FEFF 		bl	osSystickHandler
 153              	.LVL0:
 154 0006 08BD     		pop	{r3, pc}
 155              		.cfi_endproc
 156              	.LFE74:
 158              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 159              		.align	2
 160              		.global	TIM1_UP_IRQHandler
 161              		.thumb
 162              		.thumb_func
 164              	TIM1_UP_IRQHandler:
 165              	.LFB75:
 158:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 159:Core/Src/stm32f1xx_it.c **** 
 160:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 161:Core/Src/stm32f1xx_it.c **** }
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 164:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 165:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 166:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 167:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 168:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 169:Core/Src/stm32f1xx_it.c **** 
 170:Core/Src/stm32f1xx_it.c **** /**
 171:Core/Src/stm32f1xx_it.c **** * @brief This function handles TIM1 update interrupt.
 172:Core/Src/stm32f1xx_it.c **** */
 173:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 174:Core/Src/stm32f1xx_it.c **** {
 166              		.loc 1 174 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170 0000 08B5     		push	{r3, lr}
 171              	.LCFI1:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 3, -8
 174              		.cfi_offset 14, -4
 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 176:Core/Src/stm32f1xx_it.c **** 
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 0 */
 178:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 175              		.loc 1 178 0
 176 0002 0248     		ldr	r0, .L15
 177 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 178              	.LVL1:
 179 0008 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccp1xmYv.s 			page 7


 180              	.L16:
 181 000a 00BF     		.align	2
 182              	.L15:
 183 000c 00000000 		.word	htim1
 184              		.cfi_endproc
 185              	.LFE75:
 187              		.text
 188              	.Letext0:
 189              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 190              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 191              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 192              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 193              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 194              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 195              		.file 8 "Drivers/CMSIS/Include/core_cm3.h"
 196              		.file 9 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
ARM GAS  /tmp/ccp1xmYv.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/ccp1xmYv.s:19     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccp1xmYv.s:37     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:42     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccp1xmYv.s:57     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:62     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccp1xmYv.s:77     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:82     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccp1xmYv.s:97     .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:102    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccp1xmYv.s:117    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:122    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccp1xmYv.s:134    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccp1xmYv.s:139    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccp1xmYv.s:159    .text.TIM1_UP_IRQHandler:0000000000000000 $t
     /tmp/ccp1xmYv.s:164    .text.TIM1_UP_IRQHandler:0000000000000000 TIM1_UP_IRQHandler
     /tmp/ccp1xmYv.s:183    .text.TIM1_UP_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
osSystickHandler
HAL_TIM_IRQHandler
htim1
