Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U1$reg0		6	3		#r14
f1_0_stencil$d_reg__U10$reg0		9	1		#r15
f1_0_stencil$d_reg__U11$reg0		9	2		#r16
f1_0_stencil$d_reg__U12$reg0		13	2		#r17
f1_0_stencil$d_reg__U2$reg0		6	2		#r18
f1_0_stencil$d_reg__U3$reg0		7	2		#r19
f1_0_stencil$d_reg__U4$reg0		8	2		#r20
f1_0_stencil$d_reg__U5$reg0		11	1		#r21
f1_0_stencil$d_reg__U6$reg0		12	1		#r22
f1_0_stencil$d_reg__U7$reg0		17	2		#r23
f1_0_stencil$d_reg__U8$reg0		17	1		#r24
f1_0_stencil$d_reg__U9$reg0		8	1		#r25
f1_0_stencil$ub_f1_0_stencil_bank_2_garnet		7	1		#m26
f1_temp_stencil$d_reg__U14$reg0		28	10		#r27
f1_temp_stencil$d_reg__U15$reg0		29	11		#r28
f1_temp_stencil$d_reg__U16$reg0		26	11		#r29
f1_temp_stencil$d_reg__U17$reg0		25	10		#r30
f1_temp_stencil$d_reg__U18$reg0		27	12		#r31
f1_temp_stencil$d_reg__U19$reg0		26	12		#r32
f1_temp_stencil$ub_f1_temp_stencil_bank_2_garnet		27	11		#m33
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		27	10		#m47
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		15	4		#m60
f2_temp_stencil$d_reg__U23$reg0		14	5		#r61
f2_temp_stencil$d_reg__U24$reg0		14	4		#r62
f2_temp_stencil$d_reg__U25$reg0		14	3		#r63
f2_temp_stencil$d_reg__U26$reg0		13	3		#r64
f2_temp_stencil$d_reg__U27$reg0		10	12		#r65
f2_temp_stencil$d_reg__U28$reg0		10	13		#r66
f2_temp_stencil$d_reg__U29$reg0		5	13		#r67
f2_temp_stencil$d_reg__U30$reg0		4	13		#r68
f2_temp_stencil$d_reg__U31$reg0		7	12		#r69
f2_temp_stencil$d_reg__U32$reg0		7	13		#r70
f2_temp_stencil$d_reg__U33$reg0		8	13		#r71
f2_temp_stencil$d_reg__U34$reg0		7	14		#r72
f2_temp_stencil$ub_f2_temp_stencil_bank_2_garnet		11	10		#m73
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		11	12		#m75
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		19	5		#m77
hw_input_global_wrapper_stencil$d_reg__U38$reg0		24	6		#r78
hw_input_global_wrapper_stencil$d_reg__U39$reg0		21	6		#r79
hw_input_global_wrapper_stencil$d_reg__U40$reg0		13	10		#r80
hw_input_global_wrapper_stencil$d_reg__U41$reg0		12	10		#r81
hw_input_global_wrapper_stencil$d_reg__U42$reg0		12	9		#r82
hw_input_global_wrapper_stencil$d_reg__U43$reg0		10	8		#r83
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		15	9		#m84
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		14	10		#r99
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I101
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		22	7		#r102
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		22	8		#r103
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		23	6		#r104
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		24	7		#r105
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		22	9		#r106
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		18	14		#r100
op_hcompute_blur_unnormalized_stencil$inner_compute$i2599_i2600_i651		10	6		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$_join_i2639_i1176		10	9		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_0$opN_0$_join_i2609_i1905		10	7		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_0$opN_1$_join_i2616_i412		13	9		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_1$_join_i2638_i412		10	10		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_1$opN_0$_join_i2634_i412		12	10		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$_join_i2631_i2231		21	8		#p4
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$opN_0$_join_i2625_i1905		21	7		#p3
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$opN_1$_join_i2630_i412		22	6		#p2
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_435_436_i2612_i1096		12	8		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_435_438_i2620_i1096		12	9		#p5
op_hcompute_f0_up_stencil$inner_compute$add_l0_up_stencil_1_h0_0_stencil_1_833_i2678_i2231		14	12		#p98
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i2683_i2684_i651		13	2		#p54
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$_join_i2723_i1176		14	3		#p58
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_0$opN_0$_join_i2693_i1905		14	2		#p55
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_0$opN_1$_join_i2700_i412		8	3		#p57
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_1$_join_i2722_i412		14	1		#p53
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_1$opN_0$_join_i2718_i412		13	1		#p52
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$_join_i2715_i2231		9	1		#p50
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$opN_0$_join_i2709_i1905		8	1		#p49
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$opN_1$_join_i2714_i412		9	2		#p48
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$mul_f1_0_stencil_2_544_545_i2696_i1096		8	2		#p56
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$mul_f1_0_stencil_4_544_547_i2704_i1096		16	1		#p51
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i2759_i2760_i651		24	11		#p92
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$_join_i2799_i1176		25	12		#p96
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_0$opN_0$_join_i2769_i1905		24	12		#p93
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_0$opN_1$_join_i2776_i412		26	11		#p95
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_1$_join_i2798_i412		25	11		#p91
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_1$opN_0$_join_i2794_i412		25	10		#p90
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$_join_i2791_i2231		28	10		#p88
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$opN_0$_join_i2785_i1905		28	11		#p87
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$opN_1$_join_i2790_i412		29	10		#p86
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$mul_f1_temp_stencil_2_769_770_i2772_i1096		26	10		#p94
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$mul_f1_temp_stencil_4_769_772_i2780_i1096		24	10		#p89
op_hcompute_f1_up_stencil_1$inner_compute$add_l1_up_stencil_1_h1_0_stencil_1_728_i2840_i2231		20	7		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i2845_i2846_i651		8	15		#p40
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$_join_i2885_i1176		8	13		#p44
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_0$opN_0$_join_i2855_i1905		8	14		#p41
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_0$opN_1$_join_i2862_i412		8	12		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_1$_join_i2884_i412		9	13		#p39
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_1$opN_0$_join_i2880_i412		9	12		#p38
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$_join_i2877_i2231		12	5		#p36
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$opN_0$_join_i2871_i1905		13	5		#p35
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$opN_1$_join_i2876_i412		13	4		#p34
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$mul_f2_temp_stencil_2_662_663_i2858_i1096		8	11		#p42
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$mul_f2_temp_stencil_4_662_665_i2866_i1096		6	13		#p37
op_hcompute_h0_0_stencil$inner_compute$sub_hw_input_global_wrapper_stencil_10_l0_0_stencil_1_501_i2926_i134		10	11		#p74
op_hcompute_h1_0_stencil$inner_compute$sub_f1_0_stencil_10_l1_0_stencil_1_610_i2932_i134		17	4		#p76
op_hcompute_hw_output_stencil_port_controller_garnet		19	14		#m85
op_hcompute_l0_0_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_493_494_i2941_i212		10	8		#p13
op_hcompute_l0_up_stencil$inner_compute$lshr_f1_temp_blur_unnormalized_stencil_2_827_828_i2949_i212		18	12		#p97
op_hcompute_l1_0_stencil$inner_compute$lshr_f1_blur_unnormalized_stencil_2_602_603_i2957_i212		14	4		#p59
op_hcompute_l1_up_stencil$inner_compute$lshr_f2_temp_blur_unnormalized_stencil_2_720_721_i2965_i212		18	7		#p45
