

================================================================
== Vitis HLS Report for 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Wed Oct 19 22:36:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       62|       62|         2|          2|          3|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      55|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      76|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_66_p2   |         +|   0|  0|  12|           5|           2|
    |icmp_ln29_fu_60_p2  |      icmp|   0|  0|   9|           5|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  21|          10|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|    5|         10|
    |buffer_velocity_address0  |  14|          3|    5|         15|
    |i_fu_26                   |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  55|         12|   17|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_1_reg_93   |  5|   0|    5|          0|
    |i_fu_26      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 13|   0|   13|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|buffer_velocity_address0  |  out|    5|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_ce0       |  out|    1|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_we0       |  out|    1|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_d0        |  out|   32|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_q0        |   in|   32|   ap_memory|                                  buffer_velocity|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 31, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "%icmp_ln29 = icmp_eq  i5 %i_1, i5 0" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 9 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split, void %.exitStub" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 11 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln29 = add i5 %i_1, i5 31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 12 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %add_ln29" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 13 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer_velocity_addr = getelementptr i32 %buffer_velocity, i64 0, i64 %zext_ln31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 14 'getelementptr' 'buffer_velocity_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%buffer_velocity_load = load i5 %buffer_velocity_addr" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 15 'load' 'buffer_velocity_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln29 = store i5 %add_ln29, i5 %i" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 16 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i_1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 17 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_6" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 18 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 19 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%buffer_velocity_load = load i5 %buffer_velocity_addr" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 20 'load' 'buffer_velocity_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_velocity_addr_1 = getelementptr i32 %buffer_velocity, i64 0, i64 %zext_ln29" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 21 'getelementptr' 'buffer_velocity_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %buffer_velocity_load, i5 %buffer_velocity_addr_1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_velocity]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 001]
icmp_ln29              (icmp             ) [ 010]
empty                  (speclooptripcount) [ 000]
br_ln29                (br               ) [ 000]
add_ln29               (add              ) [ 000]
zext_ln31              (zext             ) [ 000]
buffer_velocity_addr   (getelementptr    ) [ 001]
store_ln29             (store            ) [ 000]
zext_ln29              (zext             ) [ 000]
specpipeline_ln29      (specpipeline     ) [ 000]
specloopname_ln29      (specloopname     ) [ 000]
buffer_velocity_load   (load             ) [ 000]
buffer_velocity_addr_1 (getelementptr    ) [ 000]
store_ln31             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_velocity">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_velocity"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="i_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="buffer_velocity_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="5" slack="0"/>
<pin id="34" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_velocity_addr/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_velocity_load/1 store_ln31/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="buffer_velocity_addr_1_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="5" slack="0"/>
<pin id="47" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_velocity_addr_1/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln0_store_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_1_load_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln29_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln29_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln31_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln29_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="5" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln29_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="101" class="1005" name="buffer_velocity_addr_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_velocity_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="50"><net_src comp="37" pin="3"/><net_sink comp="37" pin=1"/></net>

<net id="51"><net_src comp="43" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="57" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="57" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="81"><net_src comp="66" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="82" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="89"><net_src comp="26" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="92"><net_src comp="86" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="96"><net_src comp="57" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="104"><net_src comp="30" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="37" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_velocity | {2 }
 - Input state : 
	Port: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 : buffer_velocity | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln29 : 2
		br_ln29 : 3
		add_ln29 : 2
		zext_ln31 : 3
		buffer_velocity_addr : 4
		buffer_velocity_load : 5
		store_ln29 : 3
	State 2
		buffer_velocity_addr_1 : 1
		store_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln29_fu_66 |    0    |    12   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln29_fu_60 |    0    |    9    |
|----------|-----------------|---------|---------|
|   zext   | zext_ln31_fu_72 |    0    |    0    |
|          | zext_ln29_fu_82 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    21   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|buffer_velocity_addr_reg_101|    5   |
|         i_1_reg_93         |    5   |
|          i_reg_86          |    5   |
+----------------------------+--------+
|            Total           |   15   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   3  |   5  |   15   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   15   ||  0.476  ||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   15   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   15   |   35   |
+-----------+--------+--------+--------+
