Line number: 
[4406, 4412]
Comment: 
This block implements a register with synchronous reset and clock control for storing control read data. It's triggered on positive clock edge or negative reset edge. On negative reset edge, it initiates `W_control_rd_data` to zero. Otherwise, it assigns the latest value to `W_control_rd_data` from either `W_status_reg` when `D_ctrl_intr_inst` is true, or from `E_control_rd_data`.