{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500605130514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500605130514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 10:45:30 2017 " "Processing started: Fri Jul 21 10:45:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500605130514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500605130514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500605130514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500605131014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file display_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_rom " "Found entity 1: display_rom" {  } { { "display_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/display_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga/rtl/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga/rtl/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131074 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_control.v(463) " "Verilog HDL Expression warning at vga_control.v(463): truncated literal to match 10 bits" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 463 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1500605131084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga/rtl/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga/rtl/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga/rtl/vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga/rtl/vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_drive " "Found entity 1: vga_drive" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_drive.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_tb " "Found entity 1: vga_test_tb" {  } { { "vga_test_tb.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/vga_test_tb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_title.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_title.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_title " "Found entity 1: rom_title" {  } { { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_title.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_phase.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_phase " "Found entity 1: rom_phase" {  } { { "rom_phase.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_phase.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrase_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file phrase_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 phrase_rom " "Found entity 1: phrase_rom" {  } { { "phrase_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/phrase_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_rom " "Found entity 1: freq_rom" {  } { { "freq_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/freq_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_freq " "Found entity 1: rom_freq" {  } { { "rom_freq.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_freq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605131094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1500605132154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:vga_control " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:vga_control\"" {  } { { "../RTL/vga_top.v" "vga_control" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(154) " "Verilog HDL assignment warning at vga_control.v(154): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(155) " "Verilog HDL assignment warning at vga_control.v(155): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(156) " "Verilog HDL assignment warning at vga_control.v(156): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(157) " "Verilog HDL assignment warning at vga_control.v(157): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(158) " "Verilog HDL assignment warning at vga_control.v(158): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(159) " "Verilog HDL assignment warning at vga_control.v(159): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(160) " "Verilog HDL assignment warning at vga_control.v(160): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(164) " "Verilog HDL assignment warning at vga_control.v(164): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(165) " "Verilog HDL assignment warning at vga_control.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(166) " "Verilog HDL assignment warning at vga_control.v(166): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(167) " "Verilog HDL assignment warning at vga_control.v(167): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(168) " "Verilog HDL assignment warning at vga_control.v(168): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(169) " "Verilog HDL assignment warning at vga_control.v(169): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132164 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(170) " "Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(174) " "Verilog HDL assignment warning at vga_control.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(175) " "Verilog HDL assignment warning at vga_control.v(175): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(176) " "Verilog HDL assignment warning at vga_control.v(176): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(177) " "Verilog HDL assignment warning at vga_control.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(178) " "Verilog HDL assignment warning at vga_control.v(178): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(179) " "Verilog HDL assignment warning at vga_control.v(179): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(180) " "Verilog HDL assignment warning at vga_control.v(180): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(185) " "Verilog HDL assignment warning at vga_control.v(185): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(186) " "Verilog HDL assignment warning at vga_control.v(186): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(187) " "Verilog HDL assignment warning at vga_control.v(187): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(188) " "Verilog HDL assignment warning at vga_control.v(188): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(189) " "Verilog HDL assignment warning at vga_control.v(189): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(190) " "Verilog HDL assignment warning at vga_control.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(191) " "Verilog HDL assignment warning at vga_control.v(191): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605132174 "|vga_top|vga_control:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_title vga_control:vga_control\|rom_title:U5 " "Elaborating entity \"rom_title\" for hierarchy \"vga_control:vga_control\|rom_title:U5\"" {  } { { "../RTL/vga_control.v" "U5" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\"" {  } { { "rom_title.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_title.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\"" {  } { { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_title.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../title_word.mif " "Parameter \"init_file\" = \"../title_word.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132424 ""}  } { { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_title.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605132424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vog1 " "Found entity 1: altsyncram_vog1" {  } { { "db/altsyncram_vog1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_vog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605132524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605132524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vog1 vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_vog1:auto_generated " "Elaborating entity \"altsyncram_vog1\" for hierarchy \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_vog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_freq vga_control:vga_control\|rom_freq:U6 " "Elaborating entity \"rom_freq\" for hierarchy \"vga_control:vga_control\|rom_freq:U6\"" {  } { { "../RTL/vga_control.v" "U6" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_freq.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_freq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_freq.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_freq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../born_freq.mif " "Parameter \"init_file\" = \"../born_freq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132564 ""}  } { { "rom_freq.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_freq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605132564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkg1 " "Found entity 1: altsyncram_rkg1" {  } { { "db/altsyncram_rkg1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_rkg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605132644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605132644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkg1 vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\|altsyncram_rkg1:auto_generated " "Elaborating entity \"altsyncram_rkg1\" for hierarchy \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\|altsyncram_rkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_rom vga_control:vga_control\|display_rom:U7 " "Elaborating entity \"display_rom\" for hierarchy \"vga_control:vga_control\|display_rom:U7\"" {  } { { "../RTL/vga_control.v" "U7" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "display_rom.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA/Pro/display_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "display_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/display_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file number.mif " "Parameter \"init_file\" = \"number.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132664 ""}  } { { "display_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/display_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605132664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9g1 " "Found entity 1: altsyncram_g9g1" {  } { { "db/altsyncram_g9g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_g9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605132754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605132754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9g1 vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\|altsyncram_g9g1:auto_generated " "Elaborating entity \"altsyncram_g9g1\" for hierarchy \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\|altsyncram_g9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_phase vga_control:vga_control\|rom_phase:U10 " "Elaborating entity \"rom_phase\" for hierarchy \"vga_control:vga_control\|rom_phase:U10\"" {  } { { "../RTL/vga_control.v" "U10" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component\"" {  } { { "rom_phase.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_phase.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component\"" {  } { { "rom_phase.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_phase.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file born_phrase.mif " "Parameter \"init_file\" = \"born_phrase.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132784 ""}  } { { "rom_phase.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_phase.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605132784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ng1 " "Found entity 1: altsyncram_5ng1" {  } { { "db/altsyncram_5ng1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_5ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605132864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605132864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ng1 vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component\|altsyncram_5ng1:auto_generated " "Elaborating entity \"altsyncram_5ng1\" for hierarchy \"vga_control:vga_control\|rom_phase:U10\|altsyncram:altsyncram_component\|altsyncram_5ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phrase_rom vga_control:vga_control\|phrase_rom:U11 " "Elaborating entity \"phrase_rom\" for hierarchy \"vga_control:vga_control\|phrase_rom:U11\"" {  } { { "../RTL/vga_control.v" "U11" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\"" {  } { { "phrase_rom.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA/Pro/phrase_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\"" {  } { { "phrase_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/phrase_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file phrase.mif " "Parameter \"init_file\" = \"phrase.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605132904 ""}  } { { "phrase_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/phrase_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605132904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6g1 " "Found entity 1: altsyncram_l6g1" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_l6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605133004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605133004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6g1 vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated " "Elaborating entity \"altsyncram_l6g1\" for hierarchy \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_rom vga_control:vga_control\|freq_rom:U12 " "Elaborating entity \"freq_rom\" for hierarchy \"vga_control:vga_control\|freq_rom:U12\"" {  } { { "../RTL/vga_control.v" "U12" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\"" {  } { { "freq_rom.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA/Pro/freq_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\"" {  } { { "freq_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/freq_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Freq.mif " "Parameter \"init_file\" = \"Freq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133034 ""}  } { { "freq_rom.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/freq_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605133034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00g1 " "Found entity 1: altsyncram_00g1" {  } { { "db/altsyncram_00g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_00g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605133134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605133134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_00g1 vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\|altsyncram_00g1:auto_generated " "Elaborating entity \"altsyncram_00g1\" for hierarchy \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\|altsyncram_00g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_drive vga_drive:vga_drive " "Elaborating entity \"vga_drive\" for hierarchy \"vga_drive:vga_drive\"" {  } { { "../RTL/vga_top.v" "vga_drive" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605133134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(107) " "Verilog HDL assignment warning at vga_drive.v(107): truncated value with size 11 to match size of target (10)" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_drive.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605133144 "|vga_top|vga_drive:vga_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(108) " "Verilog HDL assignment warning at vga_drive.v(108): truncated value with size 11 to match size of target (10)" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_drive.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500605133144 "|vga_top|vga_drive:vga_drive"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0884 " "Found entity 1: altsyncram_0884" {  } { { "db/altsyncram_0884.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_0884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605134864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605134864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605135144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605135144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605135254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605135254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a9i " "Found entity 1: cntr_a9i" {  } { { "db/cntr_a9i.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cntr_a9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605135544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605135544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605135624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605135624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605135914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605135914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605136194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605136194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605136274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605136274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605136534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605136534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605136604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605136604 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605136764 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_vog1:auto_generated\|q_a\[62\] " "Synthesized away node \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_vog1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_vog1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_vog1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_title.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 385 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605137484 "|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_vog1:auto_generated\|q_a\[63\] " "Synthesized away node \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_vog1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_vog1.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_vog1.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA/Pro/rom_title.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 385 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605137484 "|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1500605137484 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1500605137484 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod0\"" {  } { { "../RTL/vga_control.v" "Mod0" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605140144 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod1\"" {  } { { "../RTL/vga_control.v" "Mod1" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605140144 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod2\"" {  } { { "../RTL/vga_control.v" "Mod2" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605140144 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod3\"" {  } { { "../RTL/vga_control.v" "Mod3" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605140144 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1500605140144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod0\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605140194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140194 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605140194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605140264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605140264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605140274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605140274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605140284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605140284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod1\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605140304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500605140304 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_control.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500605140304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f3m " "Found entity 1: lpm_divide_f3m" {  } { { "db/lpm_divide_f3m.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/lpm_divide_f3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605140384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605140384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605140394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605140394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ave.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ave " "Found entity 1: alt_u_div_ave" {  } { { "db/alt_u_div_ave.tdf" "" { Text "E:/DE1-SOC/class16-VGA/Pro/db/alt_u_div_ave.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500605140404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500605140404 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1500605141204 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500605142764 "|vga_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA/RTL/vga_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500605142764 "|vga_top|VGA_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500605142764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605143954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500605144594 "|vga_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500605144594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605144764 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 189 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1500605145734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500605145844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500605145844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2918 " "Implemented 2918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500605146394 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500605146394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2582 " "Implemented 2582 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500605146394 ""} { "Info" "ICUT_CUT_TM_RAMS" "300 " "Implemented 300 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500605146394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500605146394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500605146444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 10:45:46 2017 " "Processing ended: Fri Jul 21 10:45:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500605146444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500605146444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500605146444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500605146444 ""}
