#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x156f000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153d320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1544a90 .functor NOT 1, L_0x159ad80, C4<0>, C4<0>, C4<0>;
L_0x159ab60 .functor XOR 2, L_0x159aa00, L_0x159aac0, C4<00>, C4<00>;
L_0x159ac70 .functor XOR 2, L_0x159ab60, L_0x159abd0, C4<00>, C4<00>;
v0x1597460_0 .net *"_ivl_10", 1 0, L_0x159abd0;  1 drivers
v0x1597560_0 .net *"_ivl_12", 1 0, L_0x159ac70;  1 drivers
v0x1597640_0 .net *"_ivl_2", 1 0, L_0x159a940;  1 drivers
v0x1597700_0 .net *"_ivl_4", 1 0, L_0x159aa00;  1 drivers
v0x15977e0_0 .net *"_ivl_6", 1 0, L_0x159aac0;  1 drivers
v0x1597910_0 .net *"_ivl_8", 1 0, L_0x159ab60;  1 drivers
v0x15979f0_0 .net "a", 0 0, v0x15953a0_0;  1 drivers
v0x1597a90_0 .net "b", 0 0, v0x1595440_0;  1 drivers
v0x1597b30_0 .net "c", 0 0, v0x15954e0_0;  1 drivers
v0x1597bd0_0 .var "clk", 0 0;
v0x1597c70_0 .net "d", 0 0, v0x1595620_0;  1 drivers
v0x1597d10_0 .net "out_pos_dut", 0 0, L_0x159a7b0;  1 drivers
v0x1597db0_0 .net "out_pos_ref", 0 0, L_0x15993f0;  1 drivers
v0x1597e50_0 .net "out_sop_dut", 0 0, L_0x1599c60;  1 drivers
v0x1597ef0_0 .net "out_sop_ref", 0 0, L_0x1570510;  1 drivers
v0x1597f90_0 .var/2u "stats1", 223 0;
v0x1598030_0 .var/2u "strobe", 0 0;
v0x15981e0_0 .net "tb_match", 0 0, L_0x159ad80;  1 drivers
v0x15982b0_0 .net "tb_mismatch", 0 0, L_0x1544a90;  1 drivers
v0x1598350_0 .net "wavedrom_enable", 0 0, v0x15958f0_0;  1 drivers
v0x1598420_0 .net "wavedrom_title", 511 0, v0x1595990_0;  1 drivers
L_0x159a940 .concat [ 1 1 0 0], L_0x15993f0, L_0x1570510;
L_0x159aa00 .concat [ 1 1 0 0], L_0x15993f0, L_0x1570510;
L_0x159aac0 .concat [ 1 1 0 0], L_0x159a7b0, L_0x1599c60;
L_0x159abd0 .concat [ 1 1 0 0], L_0x15993f0, L_0x1570510;
L_0x159ad80 .cmp/eeq 2, L_0x159a940, L_0x159ac70;
S_0x15417c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x153d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1544e70 .functor AND 1, v0x15954e0_0, v0x1595620_0, C4<1>, C4<1>;
L_0x1545250 .functor NOT 1, v0x15953a0_0, C4<0>, C4<0>, C4<0>;
L_0x1545630 .functor NOT 1, v0x1595440_0, C4<0>, C4<0>, C4<0>;
L_0x15458b0 .functor AND 1, L_0x1545250, L_0x1545630, C4<1>, C4<1>;
L_0x155caf0 .functor AND 1, L_0x15458b0, v0x15954e0_0, C4<1>, C4<1>;
L_0x1570510 .functor OR 1, L_0x1544e70, L_0x155caf0, C4<0>, C4<0>;
L_0x1598870 .functor NOT 1, v0x1595440_0, C4<0>, C4<0>, C4<0>;
L_0x15988e0 .functor OR 1, L_0x1598870, v0x1595620_0, C4<0>, C4<0>;
L_0x15989f0 .functor AND 1, v0x15954e0_0, L_0x15988e0, C4<1>, C4<1>;
L_0x1598ab0 .functor NOT 1, v0x15953a0_0, C4<0>, C4<0>, C4<0>;
L_0x1598b80 .functor OR 1, L_0x1598ab0, v0x1595440_0, C4<0>, C4<0>;
L_0x1598bf0 .functor AND 1, L_0x15989f0, L_0x1598b80, C4<1>, C4<1>;
L_0x1598d70 .functor NOT 1, v0x1595440_0, C4<0>, C4<0>, C4<0>;
L_0x1598de0 .functor OR 1, L_0x1598d70, v0x1595620_0, C4<0>, C4<0>;
L_0x1598d00 .functor AND 1, v0x15954e0_0, L_0x1598de0, C4<1>, C4<1>;
L_0x1598f70 .functor NOT 1, v0x15953a0_0, C4<0>, C4<0>, C4<0>;
L_0x1599070 .functor OR 1, L_0x1598f70, v0x1595620_0, C4<0>, C4<0>;
L_0x1599130 .functor AND 1, L_0x1598d00, L_0x1599070, C4<1>, C4<1>;
L_0x15992e0 .functor XNOR 1, L_0x1598bf0, L_0x1599130, C4<0>, C4<0>;
v0x15443c0_0 .net *"_ivl_0", 0 0, L_0x1544e70;  1 drivers
v0x15447c0_0 .net *"_ivl_12", 0 0, L_0x1598870;  1 drivers
v0x1544ba0_0 .net *"_ivl_14", 0 0, L_0x15988e0;  1 drivers
v0x1544f80_0 .net *"_ivl_16", 0 0, L_0x15989f0;  1 drivers
v0x1545360_0 .net *"_ivl_18", 0 0, L_0x1598ab0;  1 drivers
v0x1545740_0 .net *"_ivl_2", 0 0, L_0x1545250;  1 drivers
v0x15459c0_0 .net *"_ivl_20", 0 0, L_0x1598b80;  1 drivers
v0x1593910_0 .net *"_ivl_24", 0 0, L_0x1598d70;  1 drivers
v0x15939f0_0 .net *"_ivl_26", 0 0, L_0x1598de0;  1 drivers
v0x1593ad0_0 .net *"_ivl_28", 0 0, L_0x1598d00;  1 drivers
v0x1593bb0_0 .net *"_ivl_30", 0 0, L_0x1598f70;  1 drivers
v0x1593c90_0 .net *"_ivl_32", 0 0, L_0x1599070;  1 drivers
v0x1593d70_0 .net *"_ivl_36", 0 0, L_0x15992e0;  1 drivers
L_0x7fc8fb7c9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1593e30_0 .net *"_ivl_38", 0 0, L_0x7fc8fb7c9018;  1 drivers
v0x1593f10_0 .net *"_ivl_4", 0 0, L_0x1545630;  1 drivers
v0x1593ff0_0 .net *"_ivl_6", 0 0, L_0x15458b0;  1 drivers
v0x15940d0_0 .net *"_ivl_8", 0 0, L_0x155caf0;  1 drivers
v0x15941b0_0 .net "a", 0 0, v0x15953a0_0;  alias, 1 drivers
v0x1594270_0 .net "b", 0 0, v0x1595440_0;  alias, 1 drivers
v0x1594330_0 .net "c", 0 0, v0x15954e0_0;  alias, 1 drivers
v0x15943f0_0 .net "d", 0 0, v0x1595620_0;  alias, 1 drivers
v0x15944b0_0 .net "out_pos", 0 0, L_0x15993f0;  alias, 1 drivers
v0x1594570_0 .net "out_sop", 0 0, L_0x1570510;  alias, 1 drivers
v0x1594630_0 .net "pos0", 0 0, L_0x1598bf0;  1 drivers
v0x15946f0_0 .net "pos1", 0 0, L_0x1599130;  1 drivers
L_0x15993f0 .functor MUXZ 1, L_0x7fc8fb7c9018, L_0x1598bf0, L_0x15992e0, C4<>;
S_0x1594870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x153d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x15953a0_0 .var "a", 0 0;
v0x1595440_0 .var "b", 0 0;
v0x15954e0_0 .var "c", 0 0;
v0x1595580_0 .net "clk", 0 0, v0x1597bd0_0;  1 drivers
v0x1595620_0 .var "d", 0 0;
v0x1595710_0 .var/2u "fail", 0 0;
v0x15957b0_0 .var/2u "fail1", 0 0;
v0x1595850_0 .net "tb_match", 0 0, L_0x159ad80;  alias, 1 drivers
v0x15958f0_0 .var "wavedrom_enable", 0 0;
v0x1595990_0 .var "wavedrom_title", 511 0;
E_0x1550430/0 .event negedge, v0x1595580_0;
E_0x1550430/1 .event posedge, v0x1595580_0;
E_0x1550430 .event/or E_0x1550430/0, E_0x1550430/1;
S_0x1594ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1594870;
 .timescale -12 -12;
v0x1594de0_0 .var/2s "i", 31 0;
E_0x15502d0 .event posedge, v0x1595580_0;
S_0x1594ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1594870;
 .timescale -12 -12;
v0x15950e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15951c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1594870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1595b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x153d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15995a0 .functor AND 1, v0x15954e0_0, v0x1595620_0, C4<1>, C4<1>;
L_0x1599850 .functor NOT 1, v0x15953a0_0, C4<0>, C4<0>, C4<0>;
L_0x15998e0 .functor NOT 1, v0x1595440_0, C4<0>, C4<0>, C4<0>;
L_0x1599a60 .functor AND 1, L_0x1599850, L_0x15998e0, C4<1>, C4<1>;
L_0x1599ba0 .functor AND 1, L_0x1599a60, v0x15954e0_0, C4<1>, C4<1>;
L_0x1599c60 .functor OR 1, L_0x15995a0, L_0x1599ba0, C4<0>, C4<0>;
L_0x1599e00 .functor NOT 1, v0x1595440_0, C4<0>, C4<0>, C4<0>;
L_0x1599e70 .functor OR 1, L_0x1599e00, v0x1595620_0, C4<0>, C4<0>;
L_0x1599f80 .functor AND 1, v0x15954e0_0, L_0x1599e70, C4<1>, C4<1>;
L_0x159a040 .functor NOT 1, v0x15953a0_0, C4<0>, C4<0>, C4<0>;
L_0x159a220 .functor OR 1, L_0x159a040, v0x1595440_0, C4<0>, C4<0>;
L_0x159a290 .functor AND 1, L_0x1599f80, L_0x159a220, C4<1>, C4<1>;
L_0x159a410 .functor NOT 1, v0x15953a0_0, C4<0>, C4<0>, C4<0>;
L_0x159a480 .functor OR 1, L_0x159a410, v0x1595620_0, C4<0>, C4<0>;
L_0x159a3a0 .functor AND 1, v0x15954e0_0, L_0x159a480, C4<1>, C4<1>;
L_0x159a610 .functor XNOR 1, L_0x159a290, L_0x159a3a0, C4<0>, C4<0>;
v0x1595d30_0 .net *"_ivl_12", 0 0, L_0x1599e00;  1 drivers
v0x1595e10_0 .net *"_ivl_14", 0 0, L_0x1599e70;  1 drivers
v0x1595ef0_0 .net *"_ivl_16", 0 0, L_0x1599f80;  1 drivers
v0x1595fe0_0 .net *"_ivl_18", 0 0, L_0x159a040;  1 drivers
v0x15960c0_0 .net *"_ivl_2", 0 0, L_0x1599850;  1 drivers
v0x15961f0_0 .net *"_ivl_20", 0 0, L_0x159a220;  1 drivers
v0x15962d0_0 .net *"_ivl_24", 0 0, L_0x159a410;  1 drivers
v0x15963b0_0 .net *"_ivl_26", 0 0, L_0x159a480;  1 drivers
v0x1596490_0 .net *"_ivl_30", 0 0, L_0x159a610;  1 drivers
L_0x7fc8fb7c9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15965e0_0 .net *"_ivl_32", 0 0, L_0x7fc8fb7c9060;  1 drivers
v0x15966c0_0 .net *"_ivl_4", 0 0, L_0x15998e0;  1 drivers
v0x15967a0_0 .net *"_ivl_6", 0 0, L_0x1599a60;  1 drivers
v0x1596880_0 .net "a", 0 0, v0x15953a0_0;  alias, 1 drivers
v0x1596920_0 .net "b", 0 0, v0x1595440_0;  alias, 1 drivers
v0x1596a10_0 .net "c", 0 0, v0x15954e0_0;  alias, 1 drivers
v0x1596b00_0 .net "d", 0 0, v0x1595620_0;  alias, 1 drivers
v0x1596bf0_0 .net "out_pos", 0 0, L_0x159a7b0;  alias, 1 drivers
v0x1596dc0_0 .net "out_sop", 0 0, L_0x1599c60;  alias, 1 drivers
v0x1596e80_0 .net "pos0", 0 0, L_0x159a290;  1 drivers
v0x1596f40_0 .net "pos1", 0 0, L_0x159a3a0;  1 drivers
v0x1597000_0 .net "sop_term1", 0 0, L_0x15995a0;  1 drivers
v0x15970c0_0 .net "sop_term2", 0 0, L_0x1599ba0;  1 drivers
L_0x159a7b0 .functor MUXZ 1, L_0x7fc8fb7c9060, L_0x159a290, L_0x159a610, C4<>;
S_0x1597240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x153d320;
 .timescale -12 -12;
E_0x15399f0 .event anyedge, v0x1598030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1598030_0;
    %nor/r;
    %assign/vec4 v0x1598030_0, 0;
    %wait E_0x15399f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1594870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1595710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15957b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1594870;
T_4 ;
    %wait E_0x1550430;
    %load/vec4 v0x1595850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1595710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1594870;
T_5 ;
    %wait E_0x15502d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %wait E_0x15502d0;
    %load/vec4 v0x1595710_0;
    %store/vec4 v0x15957b0_0, 0, 1;
    %fork t_1, S_0x1594ba0;
    %jmp t_0;
    .scope S_0x1594ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1594de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1594de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x15502d0;
    %load/vec4 v0x1594de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1594de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1594de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1594870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1550430;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1595620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15954e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1595440_0, 0;
    %assign/vec4 v0x15953a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1595710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15957b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x153d320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1597bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1598030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x153d320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1597bd0_0;
    %inv;
    %store/vec4 v0x1597bd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x153d320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1595580_0, v0x15982b0_0, v0x15979f0_0, v0x1597a90_0, v0x1597b30_0, v0x1597c70_0, v0x1597ef0_0, v0x1597e50_0, v0x1597db0_0, v0x1597d10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x153d320;
T_9 ;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x153d320;
T_10 ;
    %wait E_0x1550430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1597f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
    %load/vec4 v0x15981e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1597f90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1597ef0_0;
    %load/vec4 v0x1597ef0_0;
    %load/vec4 v0x1597e50_0;
    %xor;
    %load/vec4 v0x1597ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1597db0_0;
    %load/vec4 v0x1597db0_0;
    %load/vec4 v0x1597d10_0;
    %xor;
    %load/vec4 v0x1597db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1597f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1597f90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response4/top_module.sv";
