# Design Notes

-   To simplify the initial version, assume all delays are equal to exactly 1 clock cycle
-   Start at logic component level of circuitry, i.e., don't worry about base-level components (resistors, transistors, etc.)
