$date
	Fri Sep 23 22:20:41 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var wire 1 ! out $end
$var reg 1 " address0 $end
$var reg 1 # address1 $end
$var reg 1 $ in0 $end
$var reg 1 % in1 $end
$var reg 1 & in2 $end
$var reg 1 ' in3 $end
$scope module multiplexer $end
$var wire 1 " address0 $end
$var wire 1 # address1 $end
$var wire 1 $ in0 $end
$var wire 1 % in1 $end
$var wire 1 & in2 $end
$var wire 1 ' in3 $end
$var wire 1 ! out $end
$var wire 2 ( nA [1:0] $end
$var wire 4 ) andOut [0:3] $end
$var wire 4 * andAddress [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
x'
x&
x%
0$
0#
0"
x!
$end
#50000
b11 (
b0xxx )
bx000 *
#100000
b1000 *
b0 )
#150000
0!
#1000000
1$
#1050000
b1000 )
#1100000
1!
#2000000
0&
1#
#2050000
b1 (
b1010 *
#2100000
b10 *
#2150000
b0 )
#2200000
0!
#3000000
1&
#3050000
b10 )
#3100000
1!
#4000000
0%
0#
1"
#4050000
b0 *
b10 (
#4100000
b100 *
b0 )
#4150000
0!
#5000000
1%
#5050000
b100 )
#5100000
1!
#6000000
0'
1#
#6050000
b0 (
b101 *
#6100000
b1 *
#6150000
b0 )
#6200000
0!
#7000000
1'
#7050000
b1 )
#7100000
1!
#8000000
