Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16898
gpu_sim_insn = 45318
gpu_ipc =       2.6819
gpu_tot_sim_cycle = 16898
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.6819
gpu_tot_issued_cta = 8
gpu_occupancy = 11.5000% 
gpu_tot_occupancy = 11.5000% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       3.1346
partiton_level_parallism_util_total  =       3.1346
L2_BW  =       0.3704 GB/Sec
L2_BW_total  =       0.3704 GB/Sec
gpu_total_sim_rate=15106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:451	W0_Idle:49100	W0_Scoreboard:36706	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:625	WS1:392	WS2:392	WS3:392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 651 
max_icnt2mem_latency = 42 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 636 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:90 	0 	0 	56 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         634       641    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         636       641    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         635       638    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         637       641    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         631       644    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         637       636    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         638       644    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         641       641    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         641       644    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         633       634    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         635       644    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         687       632    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         641       637    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         644       634    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         641       638    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         637       634    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001116
n_activity=664 dram_eff=0.01657
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98453i bk5: 5a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.719512
Bank_Level_Parallism_Col = 1.613497
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006135
GrpLevelPara = 1.613497 

BW Util details:
bwutil = 0.000112 
total_CMD = 98580 
util_bw = 11 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98416 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001014
n_activity=583 dram_eff=0.01715
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597701
Bank_Level_Parallism_Col = 1.595376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005780
GrpLevelPara = 1.595376 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98406 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001014
n_activity=528 dram_eff=0.01894
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723926
Bank_Level_Parallism_Col = 1.617284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012346
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98417 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.13e-05
n_activity=496 dram_eff=0.01815
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.601156
Bank_Level_Parallism_Col = 1.598837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005814
GrpLevelPara = 1.598837 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98407 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001014
n_activity=528 dram_eff=0.01894
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723926
Bank_Level_Parallism_Col = 1.617284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012346
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98417 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001014
n_activity=507 dram_eff=0.01972
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597701
Bank_Level_Parallism_Col = 1.595376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011561
GrpLevelPara = 1.595376 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98406 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001014
n_activity=869 dram_eff=0.01151
bk0: 1a 98481i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450382
Bank_Level_Parallism_Col = 1.384615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384615 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 98318 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.13e-05
n_activity=545 dram_eff=0.01651
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601156
Bank_Level_Parallism_Col = 1.598837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598837 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98407 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98570 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.115e-05
n_activity=452 dram_eff=0.0177
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.732919
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.000081 
total_CMD = 98580 
util_bw = 8 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98419 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98570 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98565 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001319
n_activity=746 dram_eff=0.01743
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 5a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.587571
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017045
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.000132 
total_CMD = 98580 
util_bw = 13 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98403 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98565 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.13e-05
n_activity=490 dram_eff=0.01837
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728395
Bank_Level_Parallism_Col = 1.621118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006211
GrpLevelPara = 1.621118 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98418 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001116
n_activity=617 dram_eff=0.01783
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.594286
Bank_Level_Parallism_Col = 1.591954
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011494
GrpLevelPara = 1.591954 

BW Util details:
bwutil = 0.000112 
total_CMD = 98580 
util_bw = 11 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98405 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98565 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001217
n_activity=994 dram_eff=0.01207
bk0: 2a 98481i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 5a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.446970
Bank_Level_Parallism_Col = 1.381679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003817
GrpLevelPara = 1.381679 

BW Util details:
bwutil = 0.000122 
total_CMD = 98580 
util_bw = 12 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 98316 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98565 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001014
n_activity=583 dram_eff=0.01715
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 5a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597701
Bank_Level_Parallism_Col = 1.595376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005780
GrpLevelPara = 1.595376 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98406 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.13e-05
n_activity=490 dram_eff=0.01837
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728395
Bank_Level_Parallism_Col = 1.621118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006211
GrpLevelPara = 1.621118 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98418 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001116
n_activity=621 dram_eff=0.01771
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 5a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.594286
Bank_Level_Parallism_Col = 1.591954
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011494
GrpLevelPara = 1.591954 

BW Util details:
bwutil = 0.000112 
total_CMD = 98580 
util_bw = 11 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98405 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16898
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1346
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16898
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.1538
Reply_Bank_Level_Parallism =       3.1346
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 15106 (inst/sec)
gpgpu_simulation_rate = 5632 (cycle/sec)
gpgpu_silicon_slowdown = 213068x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6506
gpu_sim_insn = 49292
gpu_ipc =       7.5764
gpu_tot_sim_cycle = 23404
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.0425
gpu_tot_issued_cta = 16
gpu_occupancy = 20.5949% 
gpu_tot_occupancy = 14.6449% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0258
partiton_level_parallism_total  =       0.0141
partiton_level_parallism_util =       4.0976
partiton_level_parallism_util_total  =       3.5591
L2_BW  =       0.9916 GB/Sec
L2_BW_total  =       0.5431 GB/Sec
gpu_total_sim_rate=23652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1040	W0_Idle:67262	W0_Scoreboard:62757	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1032	WS1:831	WS2:891	WS3:861	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 651 
max_icnt2mem_latency = 44 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 596 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:224 	1 	3 	56 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	323 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         656       662    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         657       635    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         685       686    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         686       635    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         677       637    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         686       633    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         661       637    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         661       635    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         635       637    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         674       655    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         633       637    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         688       677    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         625       657    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         636       702    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         635       687    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         634       702    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136517 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001392
n_activity=914 dram_eff=0.02079
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 9a 136408i bk5: 9a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.610256
Bank_Level_Parallism_Col = 1.520619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005155
GrpLevelPara = 1.520619 

BW Util details:
bwutil = 0.000139 
total_CMD = 136538 
util_bw = 19 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 136343 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136517 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136518 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=839 dram_eff=0.02145
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 9a 136387i bk5: 8a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.525000
Bank_Level_Parallism_Col = 1.522613
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.522613 

BW Util details:
bwutil = 0.000132 
total_CMD = 136538 
util_bw = 18 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136338 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136518 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136518 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001318
n_activity=778 dram_eff=0.02314
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136408i bk5: 8a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.613402
Bank_Level_Parallism_Col = 1.523316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010363
GrpLevelPara = 1.523316 

BW Util details:
bwutil = 0.000132 
total_CMD = 136538 
util_bw = 18 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 136344 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136518 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136519 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001245
n_activity=752 dram_eff=0.02261
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136387i bk5: 8a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.527638
Bank_Level_Parallism_Col = 1.525253
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005051
GrpLevelPara = 1.525253 

BW Util details:
bwutil = 0.000125 
total_CMD = 136538 
util_bw = 17 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136339 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136519 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136518 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001318
n_activity=778 dram_eff=0.02314
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136408i bk5: 8a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.613402
Bank_Level_Parallism_Col = 1.523316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010363
GrpLevelPara = 1.523316 

BW Util details:
bwutil = 0.000132 
total_CMD = 136538 
util_bw = 18 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 136344 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136518 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136518 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001318
n_activity=763 dram_eff=0.02359
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136387i bk5: 8a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.525000
Bank_Level_Parallism_Col = 1.522613
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010050
GrpLevelPara = 1.522613 

BW Util details:
bwutil = 0.000132 
total_CMD = 136538 
util_bw = 18 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136338 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136518 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136517 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001318
n_activity=1119 dram_eff=0.01609
bk0: 1a 136439i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 9a 136401i bk5: 8a 136379i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400000
Bank_Level_Parallism_Col = 1.341297
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.341297 

BW Util details:
bwutil = 0.000132 
total_CMD = 136538 
util_bw = 18 
Wasted_Col = 277 
Wasted_Row = 0 
Idle = 136243 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136517 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136519 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001245
n_activity=806 dram_eff=0.02109
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 9a 136393i bk5: 8a 136408i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553192
Bank_Level_Parallism_Col = 1.550802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550802 

BW Util details:
bwutil = 0.000125 
total_CMD = 136538 
util_bw = 17 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 136350 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136519 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136520 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001172
n_activity=702 dram_eff=0.02279
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136408i bk5: 8a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.619792
Bank_Level_Parallism_Col = 1.528796
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528796 

BW Util details:
bwutil = 0.000117 
total_CMD = 136538 
util_bw = 16 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 136346 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136520 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136515 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001538
n_activity=1002 dram_eff=0.02096
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 9a 136387i bk5: 9a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.517241
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014851
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.000154 
total_CMD = 136538 
util_bw = 21 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136335 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136515 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136519 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001245
n_activity=740 dram_eff=0.02297
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136408i bk5: 8a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.616580
Bank_Level_Parallism_Col = 1.526042
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005208
GrpLevelPara = 1.526042 

BW Util details:
bwutil = 0.000125 
total_CMD = 136538 
util_bw = 17 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 136345 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136519 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136517 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001392
n_activity=877 dram_eff=0.02166
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 9a 136387i bk5: 8a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.522388
Bank_Level_Parallism_Col = 1.520000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010000
GrpLevelPara = 1.520000 

BW Util details:
bwutil = 0.000139 
total_CMD = 136538 
util_bw = 19 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136337 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136517 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136505 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002197
n_activity=1463 dram_eff=0.02051
bk0: 2a 136439i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136319i bk5: 9a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302030
Bank_Level_Parallism_Col = 1.257653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.255102
GrpLevelPara = 1.257653 

BW Util details:
bwutil = 0.000220 
total_CMD = 136538 
util_bw = 30 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 136144 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136505 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00364734
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136518 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=839 dram_eff=0.02145
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136387i bk5: 9a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.525000
Bank_Level_Parallism_Col = 1.522613
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.522613 

BW Util details:
bwutil = 0.000132 
total_CMD = 136538 
util_bw = 18 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136338 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136518 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136519 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001245
n_activity=740 dram_eff=0.02297
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136408i bk5: 8a 136373i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.616580
Bank_Level_Parallism_Col = 1.526042
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005208
GrpLevelPara = 1.526042 

BW Util details:
bwutil = 0.000125 
total_CMD = 136538 
util_bw = 17 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 136345 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136519 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00280508
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136538 n_nop=136517 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001392
n_activity=877 dram_eff=0.02166
bk0: 0a 136538i bk1: 0a 136538i bk2: 0a 136538i bk3: 0a 136538i bk4: 8a 136387i bk5: 9a 136402i bk6: 0a 136538i bk7: 0a 136538i bk8: 0a 136538i bk9: 0a 136538i bk10: 0a 136538i bk11: 0a 136538i bk12: 0a 136538i bk13: 0a 136538i bk14: 0a 136538i bk15: 0a 136538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.522388
Bank_Level_Parallism_Col = 1.520000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010000
GrpLevelPara = 1.520000 

BW Util details:
bwutil = 0.000139 
total_CMD = 136538 
util_bw = 19 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 136337 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136538 
n_nop = 136517 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00278311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 23404
Req_Network_injected_packets_per_cycle =       0.0141 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0753
Req_Bank_Level_Parallism =       3.5591
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 23404
Reply_Network_injected_packets_per_cycle =        0.0141
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.5743
Reply_Bank_Level_Parallism =       3.2772
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 23652 (inst/sec)
gpgpu_simulation_rate = 5851 (cycle/sec)
gpgpu_silicon_slowdown = 205093x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14597
gpu_sim_insn = 46816
gpu_ipc =       3.2072
gpu_tot_sim_cycle = 38001
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.7216
gpu_tot_issued_cta = 24
gpu_occupancy = 4.7081% 
gpu_tot_occupancy = 8.4788% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0247
partiton_level_parallism_total  =       0.0182
partiton_level_parallism_util =       1.6981
partiton_level_parallism_util_total  =       2.2656
L2_BW  =       0.9470 GB/Sec
L2_BW_total  =       0.6983 GB/Sec
gpu_total_sim_rate=20203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1639	W0_Idle:210230	W0_Scoreboard:135744	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1632	WS1:1388	WS2:2308	WS3:1723	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 651 
max_icnt2mem_latency = 44 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 488 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:366 	1 	3 	58 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	683 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	13 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689         0      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5450         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6168         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5450         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0     11390         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5454         0      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6168         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6168         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       646    none         646       709       799    none      none      none      none      none      none      none      none      none      none  
dram[1]:        646    none      none      none         748       761    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         820       823    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         867       781    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         760       773    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         639       774       765    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         783       718    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         768       783    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         735       846    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         847       756    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       717       780    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         797       753    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         678       756    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none         822       843    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         764       752    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         730       779    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221664 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001353
n_activity=2280 dram_eff=0.01316
bk0: 1a 221600i bk1: 1a 221600i bk2: 0a 221699i bk3: 1a 221600i bk4: 11a 221569i bk5: 10a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.236580
Bank_Level_Parallism_Col = 1.202405
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012024
GrpLevelPara = 1.202405 

BW Util details:
bwutil = 0.000135 
total_CMD = 221699 
util_bw = 30 
Wasted_Col = 473 
Wasted_Row = 0 
Idle = 221196 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221664 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221669 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001218
n_activity=1660 dram_eff=0.01627
bk0: 2a 221586i bk1: 0a 221699i bk2: 0a 221699i bk3: 0a 221699i bk4: 12a 221548i bk5: 11a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.326087
Bank_Level_Parallism_Col = 1.325000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006250
GrpLevelPara = 1.325000 

BW Util details:
bwutil = 0.000122 
total_CMD = 221699 
util_bw = 27 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 221377 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221669 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00211097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221673 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001037
n_activity=1309 dram_eff=0.01757
bk0: 0a 221699i bk1: 1a 221600i bk2: 0a 221699i bk3: 0a 221699i bk4: 8a 221569i bk5: 9a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.399329
Bank_Level_Parallism_Col = 1.341216
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016892
GrpLevelPara = 1.341216 

BW Util details:
bwutil = 0.000104 
total_CMD = 221699 
util_bw = 23 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 221401 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221673 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221672 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001083
n_activity=1526 dram_eff=0.01573
bk0: 0a 221699i bk1: 0a 221699i bk2: 3a 221600i bk3: 0a 221699i bk4: 9a 221548i bk5: 10a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.344262
Bank_Level_Parallism_Col = 1.343234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006601
GrpLevelPara = 1.343234 

BW Util details:
bwutil = 0.000108 
total_CMD = 221699 
util_bw = 24 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 221394 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221672 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221666 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001308
n_activity=2025 dram_eff=0.01432
bk0: 1a 221600i bk1: 2a 221600i bk2: 0a 221699i bk3: 0a 221699i bk4: 12a 221569i bk5: 8a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.295285
Bank_Level_Parallism_Col = 1.252500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015000
GrpLevelPara = 1.252500 

BW Util details:
bwutil = 0.000131 
total_CMD = 221699 
util_bw = 29 
Wasted_Col = 374 
Wasted_Row = 0 
Idle = 221296 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221666 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221666 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001353
n_activity=1865 dram_eff=0.01609
bk0: 0a 221699i bk1: 0a 221699i bk2: 0a 221699i bk3: 3a 221586i bk4: 10a 221548i bk5: 13a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.323077
Bank_Level_Parallism_Col = 1.321981
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012384
GrpLevelPara = 1.321981 

BW Util details:
bwutil = 0.000135 
total_CMD = 221699 
util_bw = 30 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 221374 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221666 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00200723
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221669 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001218
n_activity=1608 dram_eff=0.01679
bk0: 1a 221600i bk1: 0a 221699i bk2: 0a 221699i bk3: 0a 221699i bk4: 10a 221562i bk5: 10a 221540i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.388158
Bank_Level_Parallism_Col = 1.331126
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.019868
GrpLevelPara = 1.331126 

BW Util details:
bwutil = 0.000122 
total_CMD = 221699 
util_bw = 27 
Wasted_Col = 277 
Wasted_Row = 0 
Idle = 221395 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221669 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221670 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001218
n_activity=1263 dram_eff=0.02138
bk0: 0a 221699i bk1: 0a 221699i bk2: 0a 221699i bk3: 0a 221699i bk4: 10a 221554i bk5: 10a 221569i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.525253
Bank_Level_Parallism_Col = 1.522843
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035533
GrpLevelPara = 1.522843 

BW Util details:
bwutil = 0.000122 
total_CMD = 221699 
util_bw = 27 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 221501 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221670 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171404
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221671 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001128
n_activity=1532 dram_eff=0.01632
bk0: 0a 221699i bk1: 3a 221600i bk2: 0a 221699i bk3: 0a 221699i bk4: 8a 221569i bk5: 10a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.396667
Bank_Level_Parallism_Col = 1.338926
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013423
GrpLevelPara = 1.338926 

BW Util details:
bwutil = 0.000113 
total_CMD = 221699 
util_bw = 25 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 221399 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221671 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221668 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001263
n_activity=1756 dram_eff=0.01595
bk0: 0a 221699i bk1: 0a 221699i bk2: 1a 221600i bk3: 0a 221699i bk4: 11a 221548i bk5: 11a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.339806
Bank_Level_Parallism_Col = 1.338762
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016287
GrpLevelPara = 1.338762 

BW Util details:
bwutil = 0.000126 
total_CMD = 221699 
util_bw = 28 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 221390 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221668 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171404
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221668 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001218
n_activity=1949 dram_eff=0.01385
bk0: 0a 221699i bk1: 1a 221600i bk2: 0a 221699i bk3: 1a 221600i bk4: 10a 221569i bk5: 11a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.296758
Bank_Level_Parallism_Col = 1.253769
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010050
GrpLevelPara = 1.253769 

BW Util details:
bwutil = 0.000122 
total_CMD = 221699 
util_bw = 27 
Wasted_Col = 374 
Wasted_Row = 0 
Idle = 221298 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221668 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221670 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001173
n_activity=1582 dram_eff=0.01643
bk0: 1a 221600i bk1: 0a 221699i bk2: 0a 221699i bk3: 0a 221699i bk4: 9a 221548i bk5: 11a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.342020
Bank_Level_Parallism_Col = 1.340984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016393
GrpLevelPara = 1.340984 

BW Util details:
bwutil = 0.000117 
total_CMD = 221699 
util_bw = 26 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 221392 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221670 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171404
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221658 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001714
n_activity=1954 dram_eff=0.01945
bk0: 3a 221600i bk1: 0a 221699i bk2: 0a 221699i bk3: 0a 221699i bk4: 10a 221480i bk5: 10a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.296020
Bank_Level_Parallism_Col = 1.252500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.260000
GrpLevelPara = 1.252500 

BW Util details:
bwutil = 0.000171 
total_CMD = 221699 
util_bw = 38 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 221297 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221658 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00224629
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221670 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001173
n_activity=1680 dram_eff=0.01548
bk0: 0a 221699i bk1: 0a 221699i bk2: 4a 221600i bk3: 0a 221699i bk4: 10a 221548i bk5: 9a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.342020
Bank_Level_Parallism_Col = 1.340984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009836
GrpLevelPara = 1.340984 

BW Util details:
bwutil = 0.000117 
total_CMD = 221699 
util_bw = 26 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 221392 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221670 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171404
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221667 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001308
n_activity=1586 dram_eff=0.01828
bk0: 0a 221699i bk1: 2a 221600i bk2: 0a 221699i bk3: 0a 221699i bk4: 8a 221569i bk5: 9a 221534i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.391447
Bank_Level_Parallism_Col = 1.334437
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033113
GrpLevelPara = 1.334437 

BW Util details:
bwutil = 0.000131 
total_CMD = 221699 
util_bw = 29 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 221395 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221667 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172757
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=221699 n_nop=221669 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001263
n_activity=1464 dram_eff=0.01913
bk0: 0a 221699i bk1: 0a 221699i bk2: 0a 221699i bk3: 0a 221699i bk4: 11a 221548i bk5: 11a 221563i bk6: 0a 221699i bk7: 0a 221699i bk8: 0a 221699i bk9: 0a 221699i bk10: 0a 221699i bk11: 0a 221699i bk12: 0a 221699i bk13: 0a 221699i bk14: 0a 221699i bk15: 0a 221699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028708
GrpLevelPara = 1.497608 

BW Util details:
bwutil = 0.000126 
total_CMD = 221699 
util_bw = 28 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 221489 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 221699 
n_nop = 221669 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 38001
Req_Network_injected_packets_per_cycle =       0.0182 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0230
Req_Bank_Level_Parallism =       2.2656
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 38001
Reply_Network_injected_packets_per_cycle =        0.0182
Reply_Network_conflicts_per_cycle =        0.0015
Reply_Network_conflicts_per_cycle_util =       0.1847
Reply_Bank_Level_Parallism =       2.2006
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 20203 (inst/sec)
gpgpu_simulation_rate = 5428 (cycle/sec)
gpgpu_silicon_slowdown = 221075x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5783
gpu_sim_insn = 49992
gpu_ipc =       8.6446
gpu_tot_sim_cycle = 43784
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.3719
gpu_tot_issued_cta = 32
gpu_occupancy = 17.3523% 
gpu_tot_occupancy = 9.3762% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0560
partiton_level_parallism_total  =       0.0232
partiton_level_parallism_util =       2.8929
partiton_level_parallism_util_total  =       2.4341
L2_BW  =       2.1514 GB/Sec
L2_BW_total  =       0.8902 GB/Sec
gpu_total_sim_rate=23927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2481	W0_Idle:236550	W0_Scoreboard:146175	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2294	WS1:2037	WS2:2867	WS3:2252	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 651 
max_icnt2mem_latency = 48 
maxmrqlatency = 25 
max_icnt2sh_latency = 5 
averagemflatency = 418 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:385 	5 	12 	68 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1002 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	13 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689         0      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5450         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6168         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5450         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0     11390         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5454         0      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6168         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6168         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       646    none         646       791       987    none      none      none      none      none      none      none      none      none      none  
dram[1]:        646    none      none      none         882       995    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         991      1015    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1078      1037    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         921       961    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         639       918       966    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         971       846    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         943      1002    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         863      1101    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         948       918    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       823       964    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         914       878    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         660       864    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none        1056      1019    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         921       830    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         897       913    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255403 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001174
n_activity=2280 dram_eff=0.01316
bk0: 1a 255339i bk1: 1a 255339i bk2: 0a 255438i bk3: 1a 255339i bk4: 11a 255308i bk5: 10a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.236580
Bank_Level_Parallism_Col = 1.202405
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012024
GrpLevelPara = 1.202405 

BW Util details:
bwutil = 0.000117 
total_CMD = 255438 
util_bw = 30 
Wasted_Col = 473 
Wasted_Row = 0 
Idle = 254935 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255403 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255408 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001057
n_activity=1660 dram_eff=0.01627
bk0: 2a 255325i bk1: 0a 255438i bk2: 0a 255438i bk3: 0a 255438i bk4: 12a 255287i bk5: 11a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.326087
Bank_Level_Parallism_Col = 1.325000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006250
GrpLevelPara = 1.325000 

BW Util details:
bwutil = 0.000106 
total_CMD = 255438 
util_bw = 27 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 255116 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255408 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00183215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255412 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.004e-05
n_activity=1309 dram_eff=0.01757
bk0: 0a 255438i bk1: 1a 255339i bk2: 0a 255438i bk3: 0a 255438i bk4: 8a 255308i bk5: 9a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.399329
Bank_Level_Parallism_Col = 1.341216
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016892
GrpLevelPara = 1.341216 

BW Util details:
bwutil = 0.000090 
total_CMD = 255438 
util_bw = 23 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 255140 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255412 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255411 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.396e-05
n_activity=1526 dram_eff=0.01573
bk0: 0a 255438i bk1: 0a 255438i bk2: 3a 255339i bk3: 0a 255438i bk4: 9a 255287i bk5: 10a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.344262
Bank_Level_Parallism_Col = 1.343234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006601
GrpLevelPara = 1.343234 

BW Util details:
bwutil = 0.000094 
total_CMD = 255438 
util_bw = 24 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 255133 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255411 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255405 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001135
n_activity=2025 dram_eff=0.01432
bk0: 1a 255339i bk1: 2a 255339i bk2: 0a 255438i bk3: 0a 255438i bk4: 12a 255308i bk5: 8a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.295285
Bank_Level_Parallism_Col = 1.252500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015000
GrpLevelPara = 1.252500 

BW Util details:
bwutil = 0.000114 
total_CMD = 255438 
util_bw = 29 
Wasted_Col = 374 
Wasted_Row = 0 
Idle = 255035 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255405 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255405 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001174
n_activity=1865 dram_eff=0.01609
bk0: 0a 255438i bk1: 0a 255438i bk2: 0a 255438i bk3: 3a 255325i bk4: 10a 255287i bk5: 13a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.323077
Bank_Level_Parallism_Col = 1.321981
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012384
GrpLevelPara = 1.321981 

BW Util details:
bwutil = 0.000117 
total_CMD = 255438 
util_bw = 30 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 255113 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255405 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174211
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255408 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001057
n_activity=1608 dram_eff=0.01679
bk0: 1a 255339i bk1: 0a 255438i bk2: 0a 255438i bk3: 0a 255438i bk4: 10a 255301i bk5: 10a 255279i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.388158
Bank_Level_Parallism_Col = 1.331126
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.019868
GrpLevelPara = 1.331126 

BW Util details:
bwutil = 0.000106 
total_CMD = 255438 
util_bw = 27 
Wasted_Col = 277 
Wasted_Row = 0 
Idle = 255134 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255408 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255409 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001057
n_activity=1263 dram_eff=0.02138
bk0: 0a 255438i bk1: 0a 255438i bk2: 0a 255438i bk3: 0a 255438i bk4: 10a 255293i bk5: 10a 255308i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.525253
Bank_Level_Parallism_Col = 1.522843
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035533
GrpLevelPara = 1.522843 

BW Util details:
bwutil = 0.000106 
total_CMD = 255438 
util_bw = 27 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 255240 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255409 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255410 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=9.787e-05
n_activity=1532 dram_eff=0.01632
bk0: 0a 255438i bk1: 3a 255339i bk2: 0a 255438i bk3: 0a 255438i bk4: 8a 255308i bk5: 10a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.396667
Bank_Level_Parallism_Col = 1.338926
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013423
GrpLevelPara = 1.338926 

BW Util details:
bwutil = 0.000098 
total_CMD = 255438 
util_bw = 25 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 255138 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255410 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255407 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001096
n_activity=1756 dram_eff=0.01595
bk0: 0a 255438i bk1: 0a 255438i bk2: 1a 255339i bk3: 0a 255438i bk4: 11a 255287i bk5: 11a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.339806
Bank_Level_Parallism_Col = 1.338762
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016287
GrpLevelPara = 1.338762 

BW Util details:
bwutil = 0.000110 
total_CMD = 255438 
util_bw = 28 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 255129 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255407 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148764
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255407 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001057
n_activity=1949 dram_eff=0.01385
bk0: 0a 255438i bk1: 1a 255339i bk2: 0a 255438i bk3: 1a 255339i bk4: 10a 255308i bk5: 11a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.296758
Bank_Level_Parallism_Col = 1.253769
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010050
GrpLevelPara = 1.253769 

BW Util details:
bwutil = 0.000106 
total_CMD = 255438 
util_bw = 27 
Wasted_Col = 374 
Wasted_Row = 0 
Idle = 255037 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255407 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255409 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001018
n_activity=1582 dram_eff=0.01643
bk0: 1a 255339i bk1: 0a 255438i bk2: 0a 255438i bk3: 0a 255438i bk4: 9a 255287i bk5: 11a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.342020
Bank_Level_Parallism_Col = 1.340984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016393
GrpLevelPara = 1.340984 

BW Util details:
bwutil = 0.000102 
total_CMD = 255438 
util_bw = 26 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 255131 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255409 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148764
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255348 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003406
n_activity=2843 dram_eff=0.0306
bk0: 3a 255339i bk1: 0a 255438i bk2: 0a 255438i bk3: 0a 255438i bk4: 10a 254691i bk5: 10a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121553
Bank_Level_Parallism_Col = 1.103378
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.697032
GrpLevelPara = 1.103378 

BW Util details:
bwutil = 0.000341 
total_CMD = 255438 
util_bw = 87 
Wasted_Col = 892 
Wasted_Row = 0 
Idle = 254459 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255348 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000341 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00942694
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255409 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001018
n_activity=1680 dram_eff=0.01548
bk0: 0a 255438i bk1: 0a 255438i bk2: 4a 255339i bk3: 0a 255438i bk4: 10a 255287i bk5: 9a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.342020
Bank_Level_Parallism_Col = 1.340984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009836
GrpLevelPara = 1.340984 

BW Util details:
bwutil = 0.000102 
total_CMD = 255438 
util_bw = 26 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 255131 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255409 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148764
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255406 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001135
n_activity=1586 dram_eff=0.01828
bk0: 0a 255438i bk1: 2a 255339i bk2: 0a 255438i bk3: 0a 255438i bk4: 8a 255308i bk5: 9a 255273i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.391447
Bank_Level_Parallism_Col = 1.334437
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033113
GrpLevelPara = 1.334437 

BW Util details:
bwutil = 0.000114 
total_CMD = 255438 
util_bw = 29 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 255134 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255406 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149939
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=255438 n_nop=255408 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001096
n_activity=1464 dram_eff=0.01913
bk0: 0a 255438i bk1: 0a 255438i bk2: 0a 255438i bk3: 0a 255438i bk4: 11a 255287i bk5: 11a 255302i bk6: 0a 255438i bk7: 0a 255438i bk8: 0a 255438i bk9: 0a 255438i bk10: 0a 255438i bk11: 0a 255438i bk12: 0a 255438i bk13: 0a 255438i bk14: 0a 255438i bk15: 0a 255438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028708
GrpLevelPara = 1.497608 

BW Util details:
bwutil = 0.000110 
total_CMD = 255438 
util_bw = 28 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 255228 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 255438 
n_nop = 255408 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 43784
Req_Network_injected_packets_per_cycle =       0.0232 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.1535
Req_Bank_Level_Parallism =       2.4341
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 43784
Reply_Network_injected_packets_per_cycle =        0.0232
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.1569
Reply_Bank_Level_Parallism =       2.2113
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 23927 (inst/sec)
gpgpu_simulation_rate = 5473 (cycle/sec)
gpgpu_silicon_slowdown = 219258x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 17428
gpu_sim_insn = 55494
gpu_ipc =       3.1842
gpu_tot_sim_cycle = 61212
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.0337
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4191% 
gpu_tot_occupancy = 9.8662% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0832
partiton_level_parallism_total  =       0.0403
partiton_level_parallism_util =       1.2457
partiton_level_parallism_util_total  =       1.5591
L2_BW  =       3.1949 GB/Sec
L2_BW_total  =       1.5464 GB/Sec
gpu_total_sim_rate=22446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4328	W0_Idle:382210	W0_Scoreboard:337287	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6460	WS1:5429	WS2:4917	WS3:3925	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 651 
max_icnt2mem_latency = 48 
maxmrqlatency = 25 
max_icnt2sh_latency = 5 
averagemflatency = 410 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:978 	5 	13 	78 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1354 	3 	1108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2449 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	33 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168         0      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 30.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        12        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 80/16 = 5.00
average mf latency per bank:
dram[0]:        637       634       637       634       913       993    none      none      none      none      none      none      none      none      none      none  
dram[1]:        634       636       635       631      1148      1083    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       634       635       998      1015    none      none      none      none      none      none      none      none      none      none  
dram[3]:        647       636       633    none        1028      1163    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       641       985       896    none      none      none      none      none      none      none      none      none      none  
dram[5]:        649       635       634       636      1013      1024    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       643       633       646      1051       887    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       637       634       633      1007      1009    none      none      none      none      none      none      none      none      none      none  
dram[8]:        632       632       646       638       949      1172    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       648       646       646      1005      1073    none      none      none      none      none      none      none      none      none      none  
dram[10]:        632       634       633       631       903      1084    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       640       647       637      1046      1065    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         704       978    none      none      none      none      none      none      none      none      none      none  
dram[13]:        643       633       633       637      1093      1066    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         634       918       926    none      none      none      none      none      none      none      none      none      none  
dram[15]:        649       646       637    none         994       949    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       648       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       647       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       647       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        649       647       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        647       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        648       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       651       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       647       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        647       647       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       647       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        649       646       646         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357041 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=40 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001932
n_activity=4544 dram_eff=0.01518
bk0: 2a 357017i bk1: 3a 357017i bk2: 2a 357017i bk3: 3a 357017i bk4: 18a 356974i bk5: 12a 356925i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175258
Bank_Level_Parallism_Col = 1.149852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043027
GrpLevelPara = 1.149852 

BW Util details:
bwutil = 0.000193 
total_CMD = 357116 
util_bw = 69 
Wasted_Col = 610 
Wasted_Row = 0 
Idle = 356437 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 26 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357041 
Read = 40 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357041 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001932
n_activity=4075 dram_eff=0.01693
bk0: 6a 357003i bk1: 5a 357003i bk2: 3a 357011i bk3: 9a 357017i bk4: 14a 356930i bk5: 12a 356791i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.278481
Bank_Level_Parallism_Col = 1.269720
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.264631
GrpLevelPara = 1.269720 

BW Util details:
bwutil = 0.000193 
total_CMD = 357116 
util_bw = 69 
Wasted_Col = 721 
Wasted_Row = 0 
Idle = 356326 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 209 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 357116 
n_nop = 357041 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357046 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001792
n_activity=3884 dram_eff=0.01648
bk0: 2a 357017i bk1: 3a 357003i bk2: 4a 357008i bk3: 3a 357017i bk4: 13a 356986i bk5: 13a 356951i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.277504
Bank_Level_Parallism_Col = 1.247934
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.042975
GrpLevelPara = 1.247934 

BW Util details:
bwutil = 0.000179 
total_CMD = 357116 
util_bw = 64 
Wasted_Col = 545 
Wasted_Row = 0 
Idle = 356507 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357046 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357052 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001652
n_activity=3719 dram_eff=0.01586
bk0: 2a 357003i bk1: 5a 357003i bk2: 4a 357017i bk3: 0a 357116i bk4: 12a 356962i bk5: 13a 356980i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186620
Bank_Level_Parallism_Col = 1.186170
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046099
GrpLevelPara = 1.186170 

BW Util details:
bwutil = 0.000165 
total_CMD = 357116 
util_bw = 59 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 356548 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357052 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00159052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357033 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002156
n_activity=4731 dram_eff=0.01628
bk0: 8a 356978i bk1: 3a 357017i bk2: 3a 357017i bk3: 2a 356973i bk4: 15a 356977i bk5: 13a 356937i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159151
Bank_Level_Parallism_Col = 1.136182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074099
GrpLevelPara = 1.136182 

BW Util details:
bwutil = 0.000216 
total_CMD = 357116 
util_bw = 77 
Wasted_Col = 677 
Wasted_Row = 0 
Idle = 356362 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 43 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357033 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108368
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357043 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001876
n_activity=4261 dram_eff=0.01572
bk0: 1a 357005i bk1: 3a 357017i bk2: 3a 357017i bk3: 4a 357003i bk4: 14a 356930i bk5: 13a 356971i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.297468
Bank_Level_Parallism_Col = 1.277070
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.116242
GrpLevelPara = 1.277070 

BW Util details:
bwutil = 0.000188 
total_CMD = 357116 
util_bw = 67 
Wasted_Col = 565 
Wasted_Row = 0 
Idle = 356484 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 35 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 357116 
n_nop = 357043 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124609
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357041 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001932
n_activity=4018 dram_eff=0.01717
bk0: 4a 357017i bk1: 4a 356975i bk2: 4a 357017i bk3: 1a 357017i bk4: 16a 356970i bk5: 13a 356948i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.305246
Bank_Level_Parallism_Col = 1.276800
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.057600
GrpLevelPara = 1.276800 

BW Util details:
bwutil = 0.000193 
total_CMD = 357116 
util_bw = 69 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 356487 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357041 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161572
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357038 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002016
n_activity=4300 dram_eff=0.01674
bk0: 3a 357017i bk1: 2a 357017i bk2: 3a 357017i bk3: 4a 357017i bk4: 14a 356919i bk5: 17a 356968i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.146685
Bank_Level_Parallism_Col = 1.146307
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115057
GrpLevelPara = 1.146307 

BW Util details:
bwutil = 0.000202 
total_CMD = 357116 
util_bw = 72 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 356407 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 357116 
n_nop = 357038 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106408
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357046 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001792
n_activity=4262 dram_eff=0.01502
bk0: 6a 357017i bk1: 6a 357017i bk2: 1a 357017i bk3: 3a 357003i bk4: 15a 356968i bk5: 13a 356951i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179910
Bank_Level_Parallism_Col = 1.154079
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030211
GrpLevelPara = 1.154079 

BW Util details:
bwutil = 0.000179 
total_CMD = 357116 
util_bw = 64 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 356449 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357046 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122089
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357051 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001652
n_activity=3613 dram_eff=0.01633
bk0: 1a 356994i bk1: 4a 356975i bk2: 1a 357017i bk3: 2a 357003i bk4: 14a 356965i bk5: 14a 356980i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.384486
Bank_Level_Parallism_Col = 1.344652
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039049
GrpLevelPara = 1.344652 

BW Util details:
bwutil = 0.000165 
total_CMD = 357116 
util_bw = 59 
Wasted_Col = 534 
Wasted_Row = 0 
Idle = 356523 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357051 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00212816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357041 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001932
n_activity=4676 dram_eff=0.01476
bk0: 5a 357008i bk1: 3a 357017i bk2: 4a 357017i bk3: 6a 357017i bk4: 13a 356986i bk5: 15a 356946i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183486
Bank_Level_Parallism_Col = 1.157165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043143
GrpLevelPara = 1.157165 

BW Util details:
bwutil = 0.000193 
total_CMD = 357116 
util_bw = 69 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 356462 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 357116 
n_nop = 357041 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107248
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357054 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001568
n_activity=3982 dram_eff=0.01406
bk0: 5a 357007i bk1: 4a 356989i bk2: 1a 357017i bk3: 2a 357017i bk4: 13a 356965i bk5: 15a 356980i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177273
Bank_Level_Parallism_Col = 1.177099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024427
GrpLevelPara = 1.177099 

BW Util details:
bwutil = 0.000157 
total_CMD = 357116 
util_bw = 56 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 356456 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357054 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00147011
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=356998 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=34 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003192
n_activity=4396 dram_eff=0.02593
bk0: 4a 357017i bk1: 1a 357017i bk2: 0a 357116i bk3: 0a 357116i bk4: 14a 356365i bk5: 15a 356947i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106918
Bank_Level_Parallism_Col = 1.090991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.631532
GrpLevelPara = 1.090991 

BW Util details:
bwutil = 0.000319 
total_CMD = 357116 
util_bw = 114 
Wasted_Col = 999 
Wasted_Row = 0 
Idle = 356003 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 702 
rwq = 0 
CCDLc_limit_alone = 702 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 356998 
Read = 34 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00674291
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357049 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001708
n_activity=3996 dram_eff=0.01527
bk0: 2a 357003i bk1: 4a 357017i bk2: 4a 357017i bk3: 2a 357017i bk4: 12a 356965i bk5: 14a 356977i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.283305
Bank_Level_Parallism_Col = 1.281834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044143
GrpLevelPara = 1.281834 

BW Util details:
bwutil = 0.000171 
total_CMD = 357116 
util_bw = 61 
Wasted_Col = 532 
Wasted_Row = 0 
Idle = 356523 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357049 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00121529
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357044 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001876
n_activity=4453 dram_eff=0.01505
bk0: 3a 357017i bk1: 5a 357017i bk2: 0a 357116i bk3: 4a 357003i bk4: 15a 356986i bk5: 17a 356946i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215054
Bank_Level_Parallism_Col = 1.184116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050542
GrpLevelPara = 1.184116 

BW Util details:
bwutil = 0.000188 
total_CMD = 357116 
util_bw = 67 
Wasted_Col = 491 
Wasted_Row = 0 
Idle = 356558 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 357116 
n_nop = 357044 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107528
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=357116 n_nop=357046 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.000182
n_activity=3678 dram_eff=0.01767
bk0: 1a 357000i bk1: 1a 357017i bk2: 2a 357017i bk3: 0a 357116i bk4: 15a 356965i bk5: 14a 356962i bk6: 0a 357116i bk7: 0a 357116i bk8: 0a 357116i bk9: 0a 357116i bk10: 0a 357116i bk11: 0a 357116i bk12: 0a 357116i bk13: 0a 357116i bk14: 0a 357116i bk15: 0a 357116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.393075
Bank_Level_Parallism_Col = 1.356557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.084016
GrpLevelPara = 1.356557 

BW Util details:
bwutil = 0.000182 
total_CMD = 357116 
util_bw = 65 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 356625 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 357116 
n_nop = 357046 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 61212
Req_Network_injected_packets_per_cycle =       0.0403 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0443
Req_Bank_Level_Parallism =       1.5591
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 61212
Reply_Network_injected_packets_per_cycle =        0.0403
Reply_Network_conflicts_per_cycle =        0.0017
Reply_Network_conflicts_per_cycle_util =       0.0623
Reply_Bank_Level_Parallism =       1.4921
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 22446 (inst/sec)
gpgpu_simulation_rate = 5564 (cycle/sec)
gpgpu_silicon_slowdown = 215672x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5823
gpu_sim_insn = 53912
gpu_ipc =       9.2585
gpu_tot_sim_cycle = 67035
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.4876
gpu_tot_issued_cta = 48
gpu_occupancy = 29.1864% 
gpu_tot_occupancy = 10.8766% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1058
partiton_level_parallism_total  =       0.0460
partiton_level_parallism_util =       3.4802
partiton_level_parallism_util_total  =       1.7526
L2_BW  =       4.0622 GB/Sec
L2_BW_total  =       1.7649 GB/Sec
gpu_total_sim_rate=25068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6335	W0_Idle:409325	W0_Scoreboard:345831	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7341	WS1:6295	WS2:5798	WS3:4791	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 866 
max_icnt2mem_latency = 121 
maxmrqlatency = 165 
max_icnt2sh_latency = 11 
averagemflatency = 383 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:981 	8 	16 	83 	39 	21 	41 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1739 	112 	1230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2899 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3013 	64 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	33 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168         0      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 30.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        12        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 202/16 = 12.62
average mf latency per bank:
dram[0]:        637       634       637       634      1028      1129    none      none      none      none      none      none      none      none      none      none  
dram[1]:        634       636       635       631      1324      1245    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       634       635      1155      1159    none      none      none      none      none      none      none      none      none      none  
dram[3]:        647       636       633    none        1181      1345    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       641      1116      1024    none      none      none      none      none      none      none      none      none      none  
dram[5]:        649       635       634       636      1159      1160    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       643       633       646      1190      1011    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       637       634       633      1138      1117    none      none      none      none      none      none      none      none      none      none  
dram[8]:        632       632       646       638      1095      1338    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       648       646       646      1138      1233    none      none      none      none      none      none      none      none      none      none  
dram[10]:        632       634       633       631      1050      1240    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       640       647       637      1230      1223    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         741      1138    none      none      none      none      none      none      none      none      none      none  
dram[13]:        643       633       633       637      1255      1205    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         634      1068      1072    none      none      none      none      none      none      none      none      none      none  
dram[15]:        649       646       637    none        1140      1063    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       648       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       647       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       647       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        649       647       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        647       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        648       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       651       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       647       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       866       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        647       647       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       647       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        649       646       646         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391013 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=40 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001764
n_activity=4544 dram_eff=0.01518
bk0: 2a 390989i bk1: 3a 390989i bk2: 2a 390989i bk3: 3a 390989i bk4: 18a 390946i bk5: 12a 390897i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175258
Bank_Level_Parallism_Col = 1.149852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043027
GrpLevelPara = 1.149852 

BW Util details:
bwutil = 0.000176 
total_CMD = 391088 
util_bw = 69 
Wasted_Col = 610 
Wasted_Row = 0 
Idle = 390409 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 26 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391013 
Read = 40 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000979319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391013 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001764
n_activity=4075 dram_eff=0.01693
bk0: 6a 390975i bk1: 5a 390975i bk2: 3a 390983i bk3: 9a 390989i bk4: 14a 390902i bk5: 12a 390763i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.278481
Bank_Level_Parallism_Col = 1.269720
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.264631
GrpLevelPara = 1.269720 

BW Util details:
bwutil = 0.000176 
total_CMD = 391088 
util_bw = 69 
Wasted_Col = 721 
Wasted_Row = 0 
Idle = 390298 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 209 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 391088 
n_nop = 391013 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00151117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391018 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001636
n_activity=3884 dram_eff=0.01648
bk0: 2a 390989i bk1: 3a 390975i bk2: 4a 390980i bk3: 3a 390989i bk4: 13a 390958i bk5: 13a 390923i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.277504
Bank_Level_Parallism_Col = 1.247934
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.042975
GrpLevelPara = 1.247934 

BW Util details:
bwutil = 0.000164 
total_CMD = 391088 
util_bw = 64 
Wasted_Col = 545 
Wasted_Row = 0 
Idle = 390479 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391018 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000979319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391024 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001509
n_activity=3719 dram_eff=0.01586
bk0: 2a 390975i bk1: 5a 390975i bk2: 4a 390989i bk3: 0a 391088i bk4: 12a 390934i bk5: 13a 390952i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186620
Bank_Level_Parallism_Col = 1.186170
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046099
GrpLevelPara = 1.186170 

BW Util details:
bwutil = 0.000151 
total_CMD = 391088 
util_bw = 59 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 390520 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391024 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00145236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391005 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0001969
n_activity=4731 dram_eff=0.01628
bk0: 8a 390950i bk1: 3a 390989i bk2: 3a 390989i bk3: 2a 390945i bk4: 15a 390949i bk5: 13a 390909i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159151
Bank_Level_Parallism_Col = 1.136182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074099
GrpLevelPara = 1.136182 

BW Util details:
bwutil = 0.000197 
total_CMD = 391088 
util_bw = 77 
Wasted_Col = 677 
Wasted_Row = 0 
Idle = 390334 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 43 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391005 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000989547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391015 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001713
n_activity=4261 dram_eff=0.01572
bk0: 1a 390977i bk1: 3a 390989i bk2: 3a 390989i bk3: 4a 390975i bk4: 14a 390902i bk5: 13a 390943i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.297468
Bank_Level_Parallism_Col = 1.277070
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.116242
GrpLevelPara = 1.277070 

BW Util details:
bwutil = 0.000171 
total_CMD = 391088 
util_bw = 67 
Wasted_Col = 565 
Wasted_Row = 0 
Idle = 390456 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 35 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 391088 
n_nop = 391015 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391013 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001764
n_activity=4018 dram_eff=0.01717
bk0: 4a 390989i bk1: 4a 390947i bk2: 4a 390989i bk3: 1a 390989i bk4: 16a 390942i bk5: 13a 390920i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.305246
Bank_Level_Parallism_Col = 1.276800
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.057600
GrpLevelPara = 1.276800 

BW Util details:
bwutil = 0.000176 
total_CMD = 391088 
util_bw = 69 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 390459 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391013 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147537
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391010 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001841
n_activity=4300 dram_eff=0.01674
bk0: 3a 390989i bk1: 2a 390989i bk2: 3a 390989i bk3: 4a 390989i bk4: 14a 390891i bk5: 17a 390940i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.146685
Bank_Level_Parallism_Col = 1.146307
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115057
GrpLevelPara = 1.146307 

BW Util details:
bwutil = 0.000184 
total_CMD = 391088 
util_bw = 72 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 390379 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 391088 
n_nop = 391010 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000971648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391018 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001636
n_activity=4262 dram_eff=0.01502
bk0: 6a 390989i bk1: 6a 390989i bk2: 1a 390989i bk3: 3a 390975i bk4: 15a 390940i bk5: 13a 390923i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179910
Bank_Level_Parallism_Col = 1.154079
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030211
GrpLevelPara = 1.154079 

BW Util details:
bwutil = 0.000164 
total_CMD = 391088 
util_bw = 64 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 390421 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391018 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111484
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391023 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001509
n_activity=3613 dram_eff=0.01633
bk0: 1a 390966i bk1: 4a 390947i bk2: 1a 390989i bk3: 2a 390975i bk4: 14a 390937i bk5: 14a 390952i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.384486
Bank_Level_Parallism_Col = 1.344652
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039049
GrpLevelPara = 1.344652 

BW Util details:
bwutil = 0.000151 
total_CMD = 391088 
util_bw = 59 
Wasted_Col = 534 
Wasted_Row = 0 
Idle = 390495 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391023 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0019433
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391013 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001764
n_activity=4676 dram_eff=0.01476
bk0: 5a 390980i bk1: 3a 390989i bk2: 4a 390989i bk3: 6a 390989i bk4: 13a 390958i bk5: 15a 390918i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183486
Bank_Level_Parallism_Col = 1.157165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043143
GrpLevelPara = 1.157165 

BW Util details:
bwutil = 0.000176 
total_CMD = 391088 
util_bw = 69 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 390434 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 391088 
n_nop = 391013 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000979319
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391026 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001432
n_activity=3982 dram_eff=0.01406
bk0: 5a 390979i bk1: 4a 390961i bk2: 1a 390989i bk3: 2a 390989i bk4: 13a 390937i bk5: 15a 390952i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177273
Bank_Level_Parallism_Col = 1.177099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024427
GrpLevelPara = 1.177099 

BW Util details:
bwutil = 0.000143 
total_CMD = 391088 
util_bw = 56 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 390428 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391026 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00134241
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=390848 n_act=4 n_pre=0 n_ref_event=0 n_req=236 n_rd=34 n_rd_L2_A=0 n_write=202 n_wr_bk=0 bw_util=0.0006034
n_activity=6249 dram_eff=0.03777
bk0: 4a 390989i bk1: 1a 390989i bk2: 0a 391088i bk3: 0a 391088i bk4: 14a 388648i bk5: 15a 390919i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.040698
Bank_Level_Parallism_Col = 1.034577
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.859979
GrpLevelPara = 1.034577 

BW Util details:
bwutil = 0.000603 
total_CMD = 391088 
util_bw = 236 
Wasted_Col = 2688 
Wasted_Row = 0 
Idle = 388164 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2391 
rwq = 0 
CCDLc_limit_alone = 2391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 390848 
Read = 34 
Write = 202 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 236 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.161910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16191
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391021 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000156
n_activity=3996 dram_eff=0.01527
bk0: 2a 390975i bk1: 4a 390989i bk2: 4a 390989i bk3: 2a 390989i bk4: 12a 390937i bk5: 14a 390949i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.283305
Bank_Level_Parallism_Col = 1.281834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044143
GrpLevelPara = 1.281834 

BW Util details:
bwutil = 0.000156 
total_CMD = 391088 
util_bw = 61 
Wasted_Col = 532 
Wasted_Row = 0 
Idle = 390495 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391021 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00110972
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391016 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001713
n_activity=4453 dram_eff=0.01505
bk0: 3a 390989i bk1: 5a 390989i bk2: 0a 391088i bk3: 4a 390975i bk4: 15a 390958i bk5: 17a 390918i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215054
Bank_Level_Parallism_Col = 1.184116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050542
GrpLevelPara = 1.184116 

BW Util details:
bwutil = 0.000171 
total_CMD = 391088 
util_bw = 67 
Wasted_Col = 491 
Wasted_Row = 0 
Idle = 390530 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 391088 
n_nop = 391016 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000981876
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=391088 n_nop=391018 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001662
n_activity=3678 dram_eff=0.01767
bk0: 1a 390972i bk1: 1a 390989i bk2: 2a 390989i bk3: 0a 391088i bk4: 15a 390937i bk5: 14a 390934i bk6: 0a 391088i bk7: 0a 391088i bk8: 0a 391088i bk9: 0a 391088i bk10: 0a 391088i bk11: 0a 391088i bk12: 0a 391088i bk13: 0a 391088i bk14: 0a 391088i bk15: 0a 391088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.393075
Bank_Level_Parallism_Col = 1.356557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.084016
GrpLevelPara = 1.356557 

BW Util details:
bwutil = 0.000166 
total_CMD = 391088 
util_bw = 65 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 390597 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 391088 
n_nop = 391018 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000971648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 67035
Req_Network_injected_packets_per_cycle =       0.0460 
Req_Network_conflicts_per_cycle =       0.0095
Req_Network_conflicts_per_cycle_util =       0.3612
Req_Bank_Level_Parallism =       1.7526
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0042
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 67035
Reply_Network_injected_packets_per_cycle =        0.0460
Reply_Network_conflicts_per_cycle =        0.0041
Reply_Network_conflicts_per_cycle_util =       0.1423
Reply_Bank_Level_Parallism =       1.5947
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 25068 (inst/sec)
gpgpu_simulation_rate = 5586 (cycle/sec)
gpgpu_silicon_slowdown = 214822x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 17592
gpu_sim_insn = 101823
gpu_ipc =       5.7880
gpu_tot_sim_cycle = 84627
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       4.7579
gpu_tot_issued_cta = 56
gpu_occupancy = 25.8132% 
gpu_tot_occupancy = 15.8115% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3355
partiton_level_parallism_total  =       0.1061
partiton_level_parallism_util =       1.6174
partiton_level_parallism_util_total  =       1.6614
L2_BW  =      12.8829 GB/Sec
L2_BW_total  =       4.0761 GB/Sec
gpu_total_sim_rate=25165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 847, Miss_rate = 0.410, Pending_hits = 17, Reservation_fails = 25
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8521
	L1D_total_cache_miss_rate = 0.4537
	L1D_total_cache_pending_hits = 98
	L1D_total_cache_reservation_fails = 90
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 95
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14820	W0_Idle:461600	W0_Scoreboard:643399	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14835	WS1:13348	WS2:13388	WS3:12443	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 866 
max_icnt2mem_latency = 121 
maxmrqlatency = 165 
max_icnt2sh_latency = 18 
averagemflatency = 377 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2887 	45 	36 	90 	42 	21 	41 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5663 	112 	3208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8783 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8569 	363 	50 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	55 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 54.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 67.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 57.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 59.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 66.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 48.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3196/96 = 33.291668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        30        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        48        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        35        53         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        45         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        36        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        48         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        25        45         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1492
min_bank_accesses = 0!
chip skew: 277/55 = 5.04
average mf latency per bank:
dram[0]:        650       635       634       635      1436      1648    none      none      none      none      none      none      none      none      none      none  
dram[1]:        668       638       634       632      1222      1357    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       659       663       637      1185      1288    none      none      none      none      none      none      none      none      none      none  
dram[3]:        636       635       636       641      1369      1230    none      none      none      none      none      none      none      none      none      none  
dram[4]:        669       637       634       635      1362      1256    none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       636       634       633      1277      1274    none      none      none      none      none      none      none      none      none      none  
dram[6]:        636       649       632       635      1318      1283    none      none      none      none      none      none      none      none      none      none  
dram[7]:        637       640       634       645      1374      1513    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       649       634       677      1249      1154    none      none      none      none      none      none      none      none      none      none  
dram[9]:        660       640       636       635      1323      1366    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       651       650       632      1247      1341    none      none      none      none      none      none      none      none      none      none  
dram[11]:        638       652       635       634      1206      1303    none      none      none      none      none      none      none      none      none      none  
dram[12]:        654       642       634       635       835      1229    none      none      none      none      none      none      none      none      none      none  
dram[13]:        640       637       660       636      1224      1324    none      none      none      none      none      none      none      none      none      none  
dram[14]:        639       636       636       635      1467      1328    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       655       660       639      1327      1467    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        656       649       646       662       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       662       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        655       652       647       647       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       647       655       663       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        653       654       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       652       648       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       647       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        660       668       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        655       660       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        661       663       646       648       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       647       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        655       647       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        656       661       651       652       866       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        668       656       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       650       651       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       652       646       654       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493531 n_act=6 n_pre=0 n_ref_event=0 n_req=186 n_rd=131 n_rd_L2_A=0 n_write=55 n_wr_bk=0 bw_util=0.0003767
n_activity=8703 dram_eff=0.02137
bk0: 21a 493559i bk1: 21a 493563i bk2: 17a 493586i bk3: 23a 493586i bk4: 24a 493484i bk5: 25a 493364i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118123
Bank_Level_Parallism_Col = 1.103981
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.190089
GrpLevelPara = 1.103981 

BW Util details:
bwutil = 0.000377 
total_CMD = 493723 
util_bw = 186 
Wasted_Col = 1050 
Wasted_Row = 0 
Idle = 492487 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 167 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 40 
RTWc_limit_alone = 167 

Commands details: 
total_CMD = 493723 
n_nop = 493531 
Read = 131 
Write = 55 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 186 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000968154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493527 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003848
n_activity=8647 dram_eff=0.02197
bk0: 14a 493610i bk1: 19a 493538i bk2: 15a 493567i bk3: 16a 493606i bk4: 19a 493383i bk5: 22a 493336i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176285
Bank_Level_Parallism_Col = 1.170500
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.342585
GrpLevelPara = 1.170500 

BW Util details:
bwutil = 0.000385 
total_CMD = 493723 
util_bw = 190 
Wasted_Col = 1075 
Wasted_Row = 0 
Idle = 492458 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 337 
rwq = 0 
CCDLc_limit_alone = 337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 493723 
n_nop = 493527 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00136919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493512 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004152
n_activity=8559 dram_eff=0.02395
bk0: 20a 493557i bk1: 23a 493459i bk2: 16a 493603i bk3: 6a 493624i bk4: 20a 493568i bk5: 22a 493399i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195516
Bank_Level_Parallism_Col = 1.179118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.196220
GrpLevelPara = 1.179118 

BW Util details:
bwutil = 0.000415 
total_CMD = 493723 
util_bw = 205 
Wasted_Col = 910 
Wasted_Row = 0 
Idle = 492608 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 493723 
n_nop = 493512 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000994485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493517 n_act=6 n_pre=0 n_ref_event=0 n_req=200 n_rd=112 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004051
n_activity=9004 dram_eff=0.02221
bk0: 15a 493570i bk1: 23a 493584i bk2: 14a 493601i bk3: 21a 493479i bk4: 22a 493402i bk5: 17a 493516i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161777
Bank_Level_Parallism_Col = 1.161616
Bank_Level_Parallism_Ready = 1.015000
write_to_read_ratio_blp_rw_average = 0.196970
GrpLevelPara = 1.161616 

BW Util details:
bwutil = 0.000405 
total_CMD = 493723 
util_bw = 200 
Wasted_Col = 993 
Wasted_Row = 0 
Idle = 492530 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 169 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 493723 
n_nop = 493517 
Read = 112 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00227253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493534 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=107 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0003707
n_activity=8752 dram_eff=0.02091
bk0: 14a 493582i bk1: 24a 493577i bk2: 11a 493620i bk3: 12a 493571i bk4: 23a 493524i bk5: 23a 493473i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118095
Bank_Level_Parallism_Col = 1.101435
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.166986
GrpLevelPara = 1.101435 

BW Util details:
bwutil = 0.000371 
total_CMD = 493723 
util_bw = 183 
Wasted_Col = 867 
Wasted_Row = 0 
Idle = 492673 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 266 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 493723 
n_nop = 493534 
Read = 107 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00078384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493526 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=105 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0003869
n_activity=8573 dram_eff=0.02228
bk0: 20a 493493i bk1: 15a 493592i bk2: 16a 493602i bk3: 12a 493596i bk4: 21a 493461i bk5: 21a 493442i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198038
Bank_Level_Parallism_Col = 1.186213
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.265891
GrpLevelPara = 1.186213 

BW Util details:
bwutil = 0.000387 
total_CMD = 493723 
util_bw = 191 
Wasted_Col = 930 
Wasted_Row = 0 
Idle = 492602 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 180 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 493723 
n_nop = 493526 
Read = 105 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106132
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493530 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=110 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003788
n_activity=8319 dram_eff=0.02248
bk0: 19a 493575i bk1: 21a 493576i bk2: 16a 493612i bk3: 9a 493621i bk4: 22a 493422i bk5: 23a 493430i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181485
Bank_Level_Parallism_Col = 1.164673
Bank_Level_Parallism_Ready = 1.005348
write_to_read_ratio_blp_rw_average = 0.208832
GrpLevelPara = 1.164673 

BW Util details:
bwutil = 0.000379 
total_CMD = 493723 
util_bw = 187 
Wasted_Col = 904 
Wasted_Row = 0 
Idle = 492632 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 137 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 23 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 493723 
n_nop = 493530 
Read = 110 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138539
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493538 n_act=6 n_pre=0 n_ref_event=0 n_req=179 n_rd=117 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0003626
n_activity=8227 dram_eff=0.02176
bk0: 20a 493535i bk1: 21a 493526i bk2: 10a 493614i bk3: 19a 493601i bk4: 23a 493491i bk5: 24a 493531i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966480
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.131848
Bank_Level_Parallism_Col = 1.131530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.122201
GrpLevelPara = 1.131530 

BW Util details:
bwutil = 0.000363 
total_CMD = 493723 
util_bw = 179 
Wasted_Col = 898 
Wasted_Row = 0 
Idle = 492646 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 69 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 69 

Commands details: 
total_CMD = 493723 
n_nop = 493538 
Read = 117 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 179 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000976256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493518 n_act=6 n_pre=0 n_ref_event=0 n_req=199 n_rd=96 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004031
n_activity=9268 dram_eff=0.02147
bk0: 15a 493606i bk1: 22a 493555i bk2: 8a 493615i bk3: 11a 493596i bk4: 22a 493547i bk5: 18a 493527i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969849
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.142408
Bank_Level_Parallism_Col = 1.124210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.131579
GrpLevelPara = 1.124210 

BW Util details:
bwutil = 0.000403 
total_CMD = 493723 
util_bw = 199 
Wasted_Col = 756 
Wasted_Row = 0 
Idle = 492768 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493723 
n_nop = 493518 
Read = 96 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 199 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000911442
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493546 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003463
n_activity=7521 dram_eff=0.02274
bk0: 12a 493543i bk1: 20a 493517i bk2: 7a 493615i bk3: 12a 493572i bk4: 21a 493554i bk5: 20a 493555i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.274033
Bank_Level_Parallism_Col = 1.247503
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.103219
GrpLevelPara = 1.247503 

BW Util details:
bwutil = 0.000346 
total_CMD = 493723 
util_bw = 171 
Wasted_Col = 734 
Wasted_Row = 0 
Idle = 492818 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493723 
n_nop = 493546 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000346 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00163249
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493534 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003707
n_activity=9047 dram_eff=0.02023
bk0: 16a 493596i bk1: 17a 493545i bk2: 14a 493621i bk3: 14a 493624i bk4: 19a 493571i bk5: 20a 493506i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129135
Bank_Level_Parallism_Col = 1.110515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149142
GrpLevelPara = 1.110515 

BW Util details:
bwutil = 0.000371 
total_CMD = 493723 
util_bw = 183 
Wasted_Col = 754 
Wasted_Row = 0 
Idle = 492786 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 33 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 227 
WTRc_limit_alone = 0 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 493723 
n_nop = 493534 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000820298
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493515 n_act=6 n_pre=0 n_ref_event=0 n_req=202 n_rd=113 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004091
n_activity=9412 dram_eff=0.02146
bk0: 23a 493509i bk1: 17a 493572i bk2: 16a 493569i bk3: 20a 493612i bk4: 17a 493522i bk5: 20a 493457i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970297
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130548
Bank_Level_Parallism_Col = 1.130245
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.205420
GrpLevelPara = 1.130245 

BW Util details:
bwutil = 0.000409 
total_CMD = 493723 
util_bw = 202 
Wasted_Col = 947 
Wasted_Row = 0 
Idle = 492574 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 317 
rwq = 0 
CCDLc_limit_alone = 317 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 493723 
n_nop = 493515 
Read = 113 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 202 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135501
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493340 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=100 n_rd_L2_A=0 n_write=277 n_wr_bk=0 bw_util=0.0007636
n_activity=11960 dram_eff=0.03152
bk0: 14a 493624i bk1: 14a 493529i bk2: 17a 493566i bk3: 16a 493552i bk4: 20a 491135i bk5: 19a 493534i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.068497
Bank_Level_Parallism_Col = 1.056673
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.771607
GrpLevelPara = 1.056673 

BW Util details:
bwutil = 0.000764 
total_CMD = 493723 
util_bw = 377 
Wasted_Col = 3156 
Wasted_Row = 0 
Idle = 490190 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 112 
CCDLc_limit = 2595 
rwq = 0 
CCDLc_limit_alone = 2586 
WTRc_limit_alone = 49 
RTWc_limit_alone = 112 

Commands details: 
total_CMD = 493723 
n_nop = 493340 
Read = 100 
Write = 277 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000764 
Either_Row_CoL_Bus_Util = 0.000776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1286
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493528 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=100 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0003828
n_activity=8585 dram_eff=0.02202
bk0: 19a 493516i bk1: 16a 493567i bk2: 9a 493624i bk3: 15a 493564i bk4: 20a 493522i bk5: 21a 493441i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164865
Bank_Level_Parallism_Col = 1.163653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.211573
GrpLevelPara = 1.163653 

BW Util details:
bwutil = 0.000383 
total_CMD = 493723 
util_bw = 189 
Wasted_Col = 921 
Wasted_Row = 0 
Idle = 492613 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 133 
CCDLc_limit = 350 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 21 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 493723 
n_nop = 493528 
Read = 100 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000962078
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493534 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=113 n_rd_L2_A=0 n_write=70 n_wr_bk=0 bw_util=0.0003707
n_activity=9078 dram_eff=0.02016
bk0: 20a 493485i bk1: 17a 493586i bk2: 16a 493530i bk3: 16a 493559i bk4: 23a 493566i bk5: 21a 493498i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138718
Bank_Level_Parallism_Col = 1.123457
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.106702
GrpLevelPara = 1.123457 

BW Util details:
bwutil = 0.000371 
total_CMD = 493723 
util_bw = 183 
Wasted_Col = 956 
Wasted_Row = 0 
Idle = 492584 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 493723 
n_nop = 493534 
Read = 113 
Write = 70 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120715
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=493723 n_nop=493546 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=96 n_rd_L2_A=0 n_write=75 n_wr_bk=0 bw_util=0.0003463
n_activity=7723 dram_eff=0.02214
bk0: 14a 493574i bk1: 15a 493591i bk2: 9a 493624i bk3: 12a 493559i bk4: 21a 493539i bk5: 25a 493495i bk6: 0a 493723i bk7: 0a 493723i bk8: 0a 493723i bk9: 0a 493723i bk10: 0a 493723i bk11: 0a 493723i bk12: 0a 493723i bk13: 0a 493723i bk14: 0a 493723i bk15: 0a 493723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.272009
Bank_Level_Parallism_Col = 1.251701
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.111111
GrpLevelPara = 1.251701 

BW Util details:
bwutil = 0.000346 
total_CMD = 493723 
util_bw = 171 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 492837 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493723 
n_nop = 493546 
Read = 96 
Write = 75 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000346 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00145831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 90, Miss_rate = 0.324, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 97, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 80, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 96, Miss_rate = 0.353, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 94, Miss_rate = 0.332, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 84, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 87, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 82, Miss_rate = 0.297, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3170
L2_total_cache_miss_rate = 0.3529
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 84627
Req_Network_injected_packets_per_cycle =       0.1061 
Req_Network_conflicts_per_cycle =       0.0091
Req_Network_conflicts_per_cycle_util =       0.1420
Req_Bank_Level_Parallism =       1.6614
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0035
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0033

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 84627
Reply_Network_injected_packets_per_cycle =        0.1061
Reply_Network_conflicts_per_cycle =        0.0172
Reply_Network_conflicts_per_cycle_util =       0.2529
Reply_Bank_Level_Parallism =       1.5590
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0028
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 25165 (inst/sec)
gpgpu_simulation_rate = 5289 (cycle/sec)
gpgpu_silicon_slowdown = 226885x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5855
gpu_sim_insn = 69536
gpu_ipc =      11.8763
gpu_tot_sim_cycle = 90482
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.2185
gpu_tot_issued_cta = 64
gpu_occupancy = 29.7429% 
gpu_tot_occupancy = 16.2994% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1093
partiton_level_parallism_total  =       0.1064
partiton_level_parallism_util =       3.4225
partiton_level_parallism_util_total  =       1.7202
L2_BW  =       4.1974 GB/Sec
L2_BW_total  =       4.0839 GB/Sec
gpu_total_sim_rate=27775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 847, Miss_rate = 0.410, Pending_hits = 17, Reservation_fails = 25
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9033
	L1D_total_cache_miss_rate = 0.4651
	L1D_total_cache_pending_hits = 98
	L1D_total_cache_reservation_fails = 90
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 95
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16972	W0_Idle:489905	W0_Scoreboard:652006	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15731	WS1:14244	WS2:14284	WS3:13339	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 899 
max_icnt2mem_latency = 138 
maxmrqlatency = 165 
max_icnt2sh_latency = 18 
averagemflatency = 370 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2892 	46 	39 	95 	52 	42 	82 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6029 	258 	3336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9186 	408 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9193 	379 	50 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	57 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 54.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 67.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 57.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 59.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 66.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 48.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3324/96 = 34.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        30        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        48        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        35        53         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        45         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        36        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        48         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        25        45         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1620
min_bank_accesses = 0!
chip skew: 405/55 = 7.36
average mf latency per bank:
dram[0]:        650       635       634       635      1510      1729    none      none      none      none      none      none      none      none      none      none  
dram[1]:        668       638       634       632      1280      1424    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       659       663       637      1242      1350    none      none      none      none      none      none      none      none      none      none  
dram[3]:        636       635       636       641      1440      1288    none      none      none      none      none      none      none      none      none      none  
dram[4]:        669       637       634       635      1427      1325    none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       636       634       633      1342      1334    none      none      none      none      none      none      none      none      none      none  
dram[6]:        636       649       632       635      1382      1352    none      none      none      none      none      none      none      none      none      none  
dram[7]:        637       640       634       645      1441      1593    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       649       634       677      1311      1207    none      none      none      none      none      none      none      none      none      none  
dram[9]:        660       640       636       635      1391      1433    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       651       650       632      1312      1411    none      none      none      none      none      none      none      none      none      none  
dram[11]:        638       652       635       634      1270      1367    none      none      none      none      none      none      none      none      none      none  
dram[12]:        654       642       634       635       818      1291    none      none      none      none      none      none      none      none      none      none  
dram[13]:        640       637       660       636      1286      1388    none      none      none      none      none      none      none      none      none      none  
dram[14]:        639       636       636       635      1552      1389    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       655       660       639      1388      1538    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        656       649       646       662       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       662       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        655       652       647       647       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       647       655       663       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        653       654       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       652       648       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       647       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        660       668       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        655       660       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        661       663       646       648       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       647       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        655       647       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        656       661       651       652       899       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        668       656       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       650       651       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       652       646       654       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527690 n_act=6 n_pre=0 n_ref_event=0 n_req=186 n_rd=131 n_rd_L2_A=0 n_write=55 n_wr_bk=0 bw_util=0.0003524
n_activity=8703 dram_eff=0.02137
bk0: 21a 527718i bk1: 21a 527722i bk2: 17a 527745i bk3: 23a 527745i bk4: 24a 527643i bk5: 25a 527523i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118123
Bank_Level_Parallism_Col = 1.103981
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.190089
GrpLevelPara = 1.103981 

BW Util details:
bwutil = 0.000352 
total_CMD = 527882 
util_bw = 186 
Wasted_Col = 1050 
Wasted_Row = 0 
Idle = 526646 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 167 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 40 
RTWc_limit_alone = 167 

Commands details: 
total_CMD = 527882 
n_nop = 527690 
Read = 131 
Write = 55 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 186 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000905505
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527686 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003599
n_activity=8647 dram_eff=0.02197
bk0: 14a 527769i bk1: 19a 527697i bk2: 15a 527726i bk3: 16a 527765i bk4: 19a 527542i bk5: 22a 527495i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176285
Bank_Level_Parallism_Col = 1.170500
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.342585
GrpLevelPara = 1.170500 

BW Util details:
bwutil = 0.000360 
total_CMD = 527882 
util_bw = 190 
Wasted_Col = 1075 
Wasted_Row = 0 
Idle = 526617 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 337 
rwq = 0 
CCDLc_limit_alone = 337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 527882 
n_nop = 527686 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00128059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527671 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0003883
n_activity=8559 dram_eff=0.02395
bk0: 20a 527716i bk1: 23a 527618i bk2: 16a 527762i bk3: 6a 527783i bk4: 20a 527727i bk5: 22a 527558i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195516
Bank_Level_Parallism_Col = 1.179118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.196220
GrpLevelPara = 1.179118 

BW Util details:
bwutil = 0.000388 
total_CMD = 527882 
util_bw = 205 
Wasted_Col = 910 
Wasted_Row = 0 
Idle = 526767 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 527882 
n_nop = 527671 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000930132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527676 n_act=6 n_pre=0 n_ref_event=0 n_req=200 n_rd=112 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0003789
n_activity=9004 dram_eff=0.02221
bk0: 15a 527729i bk1: 23a 527743i bk2: 14a 527760i bk3: 21a 527638i bk4: 22a 527561i bk5: 17a 527675i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161777
Bank_Level_Parallism_Col = 1.161616
Bank_Level_Parallism_Ready = 1.015000
write_to_read_ratio_blp_rw_average = 0.196970
GrpLevelPara = 1.161616 

BW Util details:
bwutil = 0.000379 
total_CMD = 527882 
util_bw = 200 
Wasted_Col = 993 
Wasted_Row = 0 
Idle = 526689 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 169 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 527882 
n_nop = 527676 
Read = 112 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00212548
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527693 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=107 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0003467
n_activity=8752 dram_eff=0.02091
bk0: 14a 527741i bk1: 24a 527736i bk2: 11a 527779i bk3: 12a 527730i bk4: 23a 527683i bk5: 23a 527632i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118095
Bank_Level_Parallism_Col = 1.101435
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.166986
GrpLevelPara = 1.101435 

BW Util details:
bwutil = 0.000347 
total_CMD = 527882 
util_bw = 183 
Wasted_Col = 867 
Wasted_Row = 0 
Idle = 526832 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 266 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 527882 
n_nop = 527693 
Read = 107 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000733118
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527685 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=105 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0003618
n_activity=8573 dram_eff=0.02228
bk0: 20a 527652i bk1: 15a 527751i bk2: 16a 527761i bk3: 12a 527755i bk4: 21a 527620i bk5: 21a 527601i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198038
Bank_Level_Parallism_Col = 1.186213
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.265891
GrpLevelPara = 1.186213 

BW Util details:
bwutil = 0.000362 
total_CMD = 527882 
util_bw = 191 
Wasted_Col = 930 
Wasted_Row = 0 
Idle = 526761 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 180 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 527882 
n_nop = 527685 
Read = 105 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000362 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000992646
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527689 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=110 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003542
n_activity=8319 dram_eff=0.02248
bk0: 19a 527734i bk1: 21a 527735i bk2: 16a 527771i bk3: 9a 527780i bk4: 22a 527581i bk5: 23a 527589i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181485
Bank_Level_Parallism_Col = 1.164673
Bank_Level_Parallism_Ready = 1.005348
write_to_read_ratio_blp_rw_average = 0.208832
GrpLevelPara = 1.164673 

BW Util details:
bwutil = 0.000354 
total_CMD = 527882 
util_bw = 187 
Wasted_Col = 904 
Wasted_Row = 0 
Idle = 526791 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 137 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 23 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 527882 
n_nop = 527689 
Read = 110 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129574
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527697 n_act=6 n_pre=0 n_ref_event=0 n_req=179 n_rd=117 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0003391
n_activity=8227 dram_eff=0.02176
bk0: 20a 527694i bk1: 21a 527685i bk2: 10a 527773i bk3: 19a 527760i bk4: 23a 527650i bk5: 24a 527690i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966480
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.131848
Bank_Level_Parallism_Col = 1.131530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.122201
GrpLevelPara = 1.131530 

BW Util details:
bwutil = 0.000339 
total_CMD = 527882 
util_bw = 179 
Wasted_Col = 898 
Wasted_Row = 0 
Idle = 526805 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 69 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 69 

Commands details: 
total_CMD = 527882 
n_nop = 527697 
Read = 117 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 179 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000913083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527677 n_act=6 n_pre=0 n_ref_event=0 n_req=199 n_rd=96 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000377
n_activity=9268 dram_eff=0.02147
bk0: 15a 527765i bk1: 22a 527714i bk2: 8a 527774i bk3: 11a 527755i bk4: 22a 527706i bk5: 18a 527686i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969849
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.142408
Bank_Level_Parallism_Col = 1.124210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.131579
GrpLevelPara = 1.124210 

BW Util details:
bwutil = 0.000377 
total_CMD = 527882 
util_bw = 199 
Wasted_Col = 756 
Wasted_Row = 0 
Idle = 526927 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527882 
n_nop = 527677 
Read = 96 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 199 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000852463
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527705 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003239
n_activity=7521 dram_eff=0.02274
bk0: 12a 527702i bk1: 20a 527676i bk2: 7a 527774i bk3: 12a 527731i bk4: 21a 527713i bk5: 20a 527714i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.274033
Bank_Level_Parallism_Col = 1.247503
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.103219
GrpLevelPara = 1.247503 

BW Util details:
bwutil = 0.000324 
total_CMD = 527882 
util_bw = 171 
Wasted_Col = 734 
Wasted_Row = 0 
Idle = 526977 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527882 
n_nop = 527705 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00152686
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527693 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003467
n_activity=9047 dram_eff=0.02023
bk0: 16a 527755i bk1: 17a 527704i bk2: 14a 527780i bk3: 14a 527783i bk4: 19a 527730i bk5: 20a 527665i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129135
Bank_Level_Parallism_Col = 1.110515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149142
GrpLevelPara = 1.110515 

BW Util details:
bwutil = 0.000347 
total_CMD = 527882 
util_bw = 183 
Wasted_Col = 754 
Wasted_Row = 0 
Idle = 526945 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 33 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 227 
WTRc_limit_alone = 0 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 527882 
n_nop = 527693 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000767217
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527674 n_act=6 n_pre=0 n_ref_event=0 n_req=202 n_rd=113 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0003827
n_activity=9412 dram_eff=0.02146
bk0: 23a 527668i bk1: 17a 527731i bk2: 16a 527728i bk3: 20a 527771i bk4: 17a 527681i bk5: 20a 527616i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970297
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130548
Bank_Level_Parallism_Col = 1.130245
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.205420
GrpLevelPara = 1.130245 

BW Util details:
bwutil = 0.000383 
total_CMD = 527882 
util_bw = 202 
Wasted_Col = 947 
Wasted_Row = 0 
Idle = 526733 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 317 
rwq = 0 
CCDLc_limit_alone = 317 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 527882 
n_nop = 527674 
Read = 113 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 202 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126733
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527371 n_act=6 n_pre=0 n_ref_event=0 n_req=505 n_rd=100 n_rd_L2_A=0 n_write=405 n_wr_bk=0 bw_util=0.0009567
n_activity=13902 dram_eff=0.03633
bk0: 14a 527783i bk1: 14a 527688i bk2: 17a 527725i bk3: 16a 527711i bk4: 20a 523538i bk5: 19a 527693i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988119
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.044674
Bank_Level_Parallism_Col = 1.036948
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.851099
GrpLevelPara = 1.036948 

BW Util details:
bwutil = 0.000957 
total_CMD = 527882 
util_bw = 505 
Wasted_Col = 4912 
Wasted_Row = 0 
Idle = 522465 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 112 
CCDLc_limit = 4351 
rwq = 0 
CCDLc_limit_alone = 4342 
WTRc_limit_alone = 49 
RTWc_limit_alone = 112 

Commands details: 
total_CMD = 527882 
n_nop = 527371 
Read = 100 
Write = 405 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 505 
total_req = 505 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 505 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.000968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.249901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249901
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527687 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=100 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.000358
n_activity=8585 dram_eff=0.02202
bk0: 19a 527675i bk1: 16a 527726i bk2: 9a 527783i bk3: 15a 527723i bk4: 20a 527681i bk5: 21a 527600i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164865
Bank_Level_Parallism_Col = 1.163653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.211573
GrpLevelPara = 1.163653 

BW Util details:
bwutil = 0.000358 
total_CMD = 527882 
util_bw = 189 
Wasted_Col = 921 
Wasted_Row = 0 
Idle = 526772 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 133 
CCDLc_limit = 350 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 21 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 527882 
n_nop = 527687 
Read = 100 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000899822
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527693 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=113 n_rd_L2_A=0 n_write=70 n_wr_bk=0 bw_util=0.0003467
n_activity=9078 dram_eff=0.02016
bk0: 20a 527644i bk1: 17a 527745i bk2: 16a 527689i bk3: 16a 527718i bk4: 23a 527725i bk5: 21a 527657i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138718
Bank_Level_Parallism_Col = 1.123457
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.106702
GrpLevelPara = 1.123457 

BW Util details:
bwutil = 0.000347 
total_CMD = 527882 
util_bw = 183 
Wasted_Col = 956 
Wasted_Row = 0 
Idle = 526743 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 527882 
n_nop = 527693 
Read = 113 
Write = 70 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112904
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=527882 n_nop=527705 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=96 n_rd_L2_A=0 n_write=75 n_wr_bk=0 bw_util=0.0003239
n_activity=7723 dram_eff=0.02214
bk0: 14a 527733i bk1: 15a 527750i bk2: 9a 527783i bk3: 12a 527718i bk4: 21a 527698i bk5: 25a 527654i bk6: 0a 527882i bk7: 0a 527882i bk8: 0a 527882i bk9: 0a 527882i bk10: 0a 527882i bk11: 0a 527882i bk12: 0a 527882i bk13: 0a 527882i bk14: 0a 527882i bk15: 0a 527882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.272009
Bank_Level_Parallism_Col = 1.251701
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.111111
GrpLevelPara = 1.251701 

BW Util details:
bwutil = 0.000324 
total_CMD = 527882 
util_bw = 171 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 526996 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527882 
n_nop = 527705 
Read = 96 
Write = 75 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00136394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 90, Miss_rate = 0.306, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 97, Miss_rate = 0.328, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 80, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 96, Miss_rate = 0.333, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 94, Miss_rate = 0.314, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 84, Miss_rate = 0.291, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 82, Miss_rate = 0.281, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3298
L2_total_cache_miss_rate = 0.3427
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 90482
Req_Network_injected_packets_per_cycle =       0.1064 
Req_Network_conflicts_per_cycle =       0.0162
Req_Network_conflicts_per_cycle_util =       0.2619
Req_Bank_Level_Parallism =       1.7202
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0078
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0033

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 90482
Reply_Network_injected_packets_per_cycle =        0.1064
Reply_Network_conflicts_per_cycle =        0.0170
Reply_Network_conflicts_per_cycle_util =       0.2537
Reply_Bank_Level_Parallism =       1.5872
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0028
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 27775 (inst/sec)
gpgpu_simulation_rate = 5322 (cycle/sec)
gpgpu_silicon_slowdown = 225479x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 21091
gpu_sim_insn = 248289
gpu_ipc =      11.7723
gpu_tot_sim_cycle = 111573
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       6.4574
gpu_tot_issued_cta = 72
gpu_occupancy = 28.3726% 
gpu_tot_occupancy = 19.7175% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6537
partiton_level_parallism_total  =       0.2098
partiton_level_parallism_util =       2.0905
partiton_level_parallism_util_total  =       1.9206
L2_BW  =      25.1017 GB/Sec
L2_BW_total  =       8.0570 GB/Sec
gpu_total_sim_rate=34308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 847, Miss_rate = 0.410, Pending_hits = 17, Reservation_fails = 25
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 110, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 86, Reservation_fails = 690
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5031, Miss = 1658, Miss_rate = 0.330, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4856, Miss = 1636, Miss_rate = 0.337, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22137
	L1D_total_cache_miss_rate = 0.3704
	L1D_total_cache_pending_hits = 842
	L1D_total_cache_reservation_fails = 5305
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 832
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3629
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32781	W0_Idle:545389	W0_Scoreboard:1022520	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25551	WS1:23909	WS2:24025	WS3:23791	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 899 
max_icnt2mem_latency = 173 
maxmrqlatency = 165 
max_icnt2sh_latency = 19 
averagemflatency = 344 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5404 	87 	60 	98 	52 	42 	82 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16156 	1341 	5913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20971 	2133 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20723 	2309 	369 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	75 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 89.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 73.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5901/96 = 61.468750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        62        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1754
min_bank_accesses = 0!
chip skew: 428/62 = 6.90
average mf latency per bank:
dram[0]:        742       745       689       685      2851      2749    none      none      none      none      none      none      none      none      none      none  
dram[1]:        698       704       696       697      2237      2594    none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       752       695       686      2218      2389    none      none      none      none      none      none      none      none      none      none  
dram[3]:        730       730       691       683      2560      1965    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       711       688       682      2506      2709    none      none      none      none      none      none      none      none      none      none  
dram[5]:        716       707       682       691      2288      2164    none      none      none      none      none      none      none      none      none      none  
dram[6]:        704       716       697       703      2509      2473    none      none      none      none      none      none      none      none      none      none  
dram[7]:        726       720       680       691      2534      2987    none      none      none      none      none      none      none      none      none      none  
dram[8]:        716       729       671       678      2315      2062    none      none      none      none      none      none      none      none      none      none  
dram[9]:        701       721       656       677      2456      2581    none      none      none      none      none      none      none      none      none      none  
dram[10]:        709       706       677       702      2274      2508    none      none      none      none      none      none      none      none      none      none  
dram[11]:        727       725       668       715      2361      2398    none      none      none      none      none      none      none      none      none      none  
dram[12]:        724       718       686       697      1010      1930    none      none      none      none      none      none      none      none      none      none  
dram[13]:        727       704       695       690      1925      2440    none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       713       690       694      2362      2067    none      none      none      none      none      none      none      none      none      none  
dram[15]:        686       717       687       700      2218      3048    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       763       750       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        741       756       737       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       742       747       747       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        753       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       714       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        709       751       746       736       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       734       741       738       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       757       750       737       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       755       740       751       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        736       733       741       732       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       747       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        763       753       740       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        757       757       756       749       899       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       752       747       748       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        741       741       738       733       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       752       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650591 n_act=6 n_pre=0 n_ref_event=0 n_req=333 n_rd=271 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0005116
n_activity=13613 dram_eff=0.02446
bk0: 49a 650708i bk1: 54a 650683i bk2: 56a 650677i bk3: 56a 650750i bk4: 28a 650688i bk5: 28a 650501i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981982
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117889
Bank_Level_Parallism_Col = 1.107647
Bank_Level_Parallism_Ready = 1.003003
write_to_read_ratio_blp_rw_average = 0.182941
GrpLevelPara = 1.107647 

BW Util details:
bwutil = 0.000512 
total_CMD = 650930 
util_bw = 333 
Wasted_Col = 1372 
Wasted_Row = 0 
Idle = 649225 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 656 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 650930 
n_nop = 650591 
Read = 271 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 333 
total_req = 333 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 333 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000818828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650580 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=258 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005285
n_activity=13867 dram_eff=0.02481
bk0: 54a 650635i bk1: 52a 650649i bk2: 51a 650733i bk3: 45a 650755i bk4: 28a 650541i bk5: 28a 650511i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175812
Bank_Level_Parallism_Col = 1.171717
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.242985
GrpLevelPara = 1.171717 

BW Util details:
bwutil = 0.000528 
total_CMD = 650930 
util_bw = 344 
Wasted_Col = 1442 
Wasted_Row = 0 
Idle = 649144 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 773 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 650930 
n_nop = 650580 
Read = 258 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000528 
Either_Row_CoL_Bus_Util = 0.000538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650576 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=250 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005346
n_activity=13337 dram_eff=0.02609
bk0: 53a 650686i bk1: 49a 650609i bk2: 49a 650772i bk3: 43a 650737i bk4: 28a 650748i bk5: 28a 650597i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160470
Bank_Level_Parallism_Col = 1.148463
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.142577
GrpLevelPara = 1.148463 

BW Util details:
bwutil = 0.000535 
total_CMD = 650930 
util_bw = 348 
Wasted_Col = 1185 
Wasted_Row = 0 
Idle = 649397 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 691 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 650930 
n_nop = 650576 
Read = 250 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000780422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650556 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=261 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005653
n_activity=14406 dram_eff=0.02554
bk0: 53a 650708i bk1: 58a 650630i bk2: 44a 650698i bk3: 50a 650601i bk4: 28a 650538i bk5: 28a 650695i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134279
Bank_Level_Parallism_Col = 1.134100
Bank_Level_Parallism_Ready = 1.008152
write_to_read_ratio_blp_rw_average = 0.173508
GrpLevelPara = 1.134100 

BW Util details:
bwutil = 0.000565 
total_CMD = 650930 
util_bw = 368 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 649098 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 650930 
n_nop = 650556 
Read = 261 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00186656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650581 n_act=6 n_pre=0 n_ref_event=0 n_req=343 n_rd=267 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0005269
n_activity=13695 dram_eff=0.02505
bk0: 57a 650698i bk1: 58a 650701i bk2: 47a 650747i bk3: 49a 650723i bk4: 28a 650699i bk5: 28a 650671i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982507
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.101373
Bank_Level_Parallism_Col = 1.089895
Bank_Level_Parallism_Ready = 1.008746
write_to_read_ratio_blp_rw_average = 0.114501
GrpLevelPara = 1.089895 

BW Util details:
bwutil = 0.000527 
total_CMD = 650930 
util_bw = 343 
Wasted_Col = 1186 
Wasted_Row = 0 
Idle = 649401 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 650930 
n_nop = 650581 
Read = 267 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 343 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000705145
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650561 n_act=6 n_pre=0 n_ref_event=0 n_req=363 n_rd=259 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005577
n_activity=14800 dram_eff=0.02453
bk0: 50a 650576i bk1: 56a 650606i bk2: 50a 650791i bk3: 47a 650710i bk4: 28a 650364i bk5: 28a 650649i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983471
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.174595
Bank_Level_Parallism_Col = 1.167627
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.315610
GrpLevelPara = 1.159246 

BW Util details:
bwutil = 0.000558 
total_CMD = 650930 
util_bw = 363 
Wasted_Col = 1550 
Wasted_Row = 0 
Idle = 649017 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 650930 
n_nop = 650561 
Read = 259 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 363 
total_req = 363 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 363 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126895
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650584 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=260 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005223
n_activity=12782 dram_eff=0.0266
bk0: 56a 650624i bk1: 53a 650736i bk2: 52a 650703i bk3: 43a 650767i bk4: 28a 650592i bk5: 28a 650548i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.135041
Bank_Level_Parallism_Col = 1.124271
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.178530
GrpLevelPara = 1.124271 

BW Util details:
bwutil = 0.000522 
total_CMD = 650930 
util_bw = 340 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 649212 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 650930 
n_nop = 650584 
Read = 260 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119982
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650597 n_act=6 n_pre=0 n_ref_event=0 n_req=327 n_rd=260 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0005024
n_activity=13603 dram_eff=0.02404
bk0: 57a 650667i bk1: 56a 650649i bk2: 42a 650738i bk3: 49a 650736i bk4: 28a 650566i bk5: 28a 650649i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981651
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.096886
Bank_Level_Parallism_Col = 1.096588
Bank_Level_Parallism_Ready = 1.003058
write_to_read_ratio_blp_rw_average = 0.197513
GrpLevelPara = 1.096588 

BW Util details:
bwutil = 0.000502 
total_CMD = 650930 
util_bw = 327 
Wasted_Col = 1407 
Wasted_Row = 0 
Idle = 649196 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 674 
rwq = 0 
CCDLc_limit_alone = 671 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 650930 
n_nop = 650597 
Read = 260 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 327 
total_req = 327 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 327 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000837264
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650567 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005484
n_activity=14119 dram_eff=0.02529
bk0: 52a 650730i bk1: 56a 650702i bk2: 46a 650703i bk3: 44a 650714i bk4: 28a 650721i bk5: 28a 650683i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124917
Bank_Level_Parallism_Col = 1.113271
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083780
GrpLevelPara = 1.113271 

BW Util details:
bwutil = 0.000548 
total_CMD = 650930 
util_bw = 357 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 649433 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 650930 
n_nop = 650567 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000548 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000809611
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650588 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=257 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0005162
n_activity=13010 dram_eff=0.02583
bk0: 52a 650591i bk1: 54a 650665i bk2: 46a 650755i bk3: 49a 650641i bk4: 28a 650731i bk5: 28a 650735i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215686
Bank_Level_Parallism_Col = 1.199322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.063051
GrpLevelPara = 1.199322 

BW Util details:
bwutil = 0.000516 
total_CMD = 650930 
util_bw = 336 
Wasted_Col = 1143 
Wasted_Row = 0 
Idle = 649451 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 798 
rwq = 0 
CCDLc_limit_alone = 798 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 650930 
n_nop = 650588 
Read = 257 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00168221
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650573 n_act=6 n_pre=0 n_ref_event=0 n_req=351 n_rd=264 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0005392
n_activity=14496 dram_eff=0.02421
bk0: 55a 650699i bk1: 56a 650654i bk2: 47a 650645i bk3: 50a 650745i bk4: 28a 650581i bk5: 28a 650691i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982906
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147993
Bank_Level_Parallism_Col = 1.137620
Bank_Level_Parallism_Ready = 1.005698
write_to_read_ratio_blp_rw_average = 0.179387
GrpLevelPara = 1.137620 

BW Util details:
bwutil = 0.000539 
total_CMD = 650930 
util_bw = 351 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 649261 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 650930 
n_nop = 650573 
Read = 264 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 351 
total_req = 351 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 351 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101854
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650575 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=260 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005362
n_activity=13375 dram_eff=0.02609
bk0: 57a 650605i bk1: 54a 650675i bk2: 45a 650758i bk3: 48a 650784i bk4: 28a 650664i bk5: 28a 650641i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129781
Bank_Level_Parallism_Col = 1.129560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147799
GrpLevelPara = 1.129560 

BW Util details:
bwutil = 0.000536 
total_CMD = 650930 
util_bw = 349 
Wasted_Col = 1246 
Wasted_Row = 0 
Idle = 649335 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 654 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 650930 
n_nop = 650575 
Read = 260 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00108921
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650238 n_act=6 n_pre=0 n_ref_event=0 n_req=686 n_rd=258 n_rd_L2_A=0 n_write=428 n_wr_bk=0 bw_util=0.001054
n_activity=19304 dram_eff=0.03554
bk0: 52a 650648i bk1: 52a 650649i bk2: 46a 650684i bk3: 53a 650666i bk4: 28a 646565i bk5: 27a 650657i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991254
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.055436
Bank_Level_Parallism_Col = 1.048539
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.777778
GrpLevelPara = 1.048539 

BW Util details:
bwutil = 0.001054 
total_CMD = 650930 
util_bw = 686 
Wasted_Col = 5375 
Wasted_Row = 0 
Idle = 644869 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 4814 
rwq = 0 
CCDLc_limit_alone = 4805 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 650930 
n_nop = 650238 
Read = 258 
Write = 428 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 686 
total_req = 686 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 686 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001054 
Either_Row_CoL_Bus_Util = 0.001063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.202953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202953
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650556 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=263 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005653
n_activity=14411 dram_eff=0.02554
bk0: 54a 650670i bk1: 57a 650671i bk2: 48a 650709i bk3: 49a 650655i bk4: 27a 650615i bk5: 28a 650629i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123665
Bank_Level_Parallism_Col = 1.122817
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.199437
GrpLevelPara = 1.122817 

BW Util details:
bwutil = 0.000565 
total_CMD = 650930 
util_bw = 368 
Wasted_Col = 1411 
Wasted_Row = 0 
Idle = 649151 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 650930 
n_nop = 650556 
Read = 263 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000841872
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650564 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=257 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005531
n_activity=14555 dram_eff=0.02473
bk0: 56a 650600i bk1: 56a 650654i bk2: 47a 650631i bk3: 43a 650714i bk4: 27a 650758i bk5: 28a 650684i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121678
Bank_Level_Parallism_Col = 1.111374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.105450
GrpLevelPara = 1.111374 

BW Util details:
bwutil = 0.000553 
total_CMD = 650930 
util_bw = 360 
Wasted_Col = 1333 
Wasted_Row = 0 
Idle = 649237 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 650930 
n_nop = 650564 
Read = 257 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000983209
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=650930 n_nop=650596 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=248 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005039
n_activity=13158 dram_eff=0.02493
bk0: 51a 650718i bk1: 54a 650711i bk2: 45a 650782i bk3: 42a 650728i bk4: 28a 650634i bk5: 28a 650693i bk6: 0a 650930i bk7: 0a 650930i bk8: 0a 650930i bk9: 0a 650930i bk10: 0a 650930i bk11: 0a 650930i bk12: 0a 650930i bk13: 0a 650930i bk14: 0a 650930i bk15: 0a 650930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189855
Bank_Level_Parallism_Col = 1.176599
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130087
GrpLevelPara = 1.176599 

BW Util details:
bwutil = 0.000504 
total_CMD = 650930 
util_bw = 328 
Wasted_Col = 1052 
Wasted_Row = 0 
Idle = 649550 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 607 
rwq = 0 
CCDLc_limit_alone = 603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 650930 
n_nop = 650596 
Read = 248 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 173, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 159, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 178, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 163, Miss_rate = 0.224, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 180, Miss_rate = 0.240, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 186, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 162, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 181, Miss_rate = 0.241, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 176, Miss_rate = 0.246, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 179, Miss_rate = 0.244, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 157, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 168, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 166, Miss_rate = 0.237, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 189, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 487, Miss_rate = 0.477, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 172, Miss_rate = 0.248, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 171, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 181, Miss_rate = 0.251, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 170, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 156, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5862
L2_total_cache_miss_rate = 0.2504
L2_total_cache_pending_hits = 55
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 111573
Req_Network_injected_packets_per_cycle =       0.2098 
Req_Network_conflicts_per_cycle =       0.0181
Req_Network_conflicts_per_cycle_util =       0.1656
Req_Bank_Level_Parallism =       1.9206
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0070
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0066

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 111573
Reply_Network_injected_packets_per_cycle =        0.2098
Reply_Network_conflicts_per_cycle =        0.0699
Reply_Network_conflicts_per_cycle_util =       0.5956
Reply_Bank_Level_Parallism =       1.7889
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 34308 (inst/sec)
gpgpu_simulation_rate = 5313 (cycle/sec)
gpgpu_silicon_slowdown = 225861x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5863
gpu_sim_insn = 76900
gpu_ipc =      13.1162
gpu_tot_sim_cycle = 117436
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       6.7898
gpu_tot_issued_cta = 80
gpu_occupancy = 29.7527% 
gpu_tot_occupancy = 19.9648% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1092
partiton_level_parallism_total  =       0.2048
partiton_level_parallism_util =       3.4043
partiton_level_parallism_util_total  =       1.9431
L2_BW  =       4.1917 GB/Sec
L2_BW_total  =       7.8640 GB/Sec
gpu_total_sim_rate=36244

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 847, Miss_rate = 0.410, Pending_hits = 17, Reservation_fails = 25
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 110, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 86, Reservation_fails = 690
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5031, Miss = 1658, Miss_rate = 0.330, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4856, Miss = 1636, Miss_rate = 0.337, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22649
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 842
	L1D_total_cache_reservation_fails = 5305
	L1D_cache_data_port_util = 0.085
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 832
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3629
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35029	W0_Idle:573882	W0_Scoreboard:1031115	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26447	WS1:24805	WS2:24921	WS3:24687	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 900 
max_icnt2mem_latency = 173 
maxmrqlatency = 165 
max_icnt2sh_latency = 19 
averagemflatency = 342 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:5407 	88 	63 	103 	62 	63 	124 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16519 	1490 	6041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21366 	2357 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21332 	2340 	369 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	76 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 89.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 73.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6029/96 = 62.802082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        62        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1882
min_bank_accesses = 0!
chip skew: 556/62 = 8.97
average mf latency per bank:
dram[0]:        742       745       689       685      2921      2816    none      none      none      none      none      none      none      none      none      none  
dram[1]:        698       704       696       697      2289      2658    none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       752       695       686      2267      2443    none      none      none      none      none      none      none      none      none      none  
dram[3]:        730       730       691       683      2618      2008    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       711       688       682      2566      2773    none      none      none      none      none      none      none      none      none      none  
dram[5]:        716       707       682       691      2338      2215    none      none      none      none      none      none      none      none      none      none  
dram[6]:        704       716       697       703      2569      2535    none      none      none      none      none      none      none      none      none      none  
dram[7]:        726       720       680       691      2594      3061    none      none      none      none      none      none      none      none      none      none  
dram[8]:        716       729       671       678      2371      2109    none      none      none      none      none      none      none      none      none      none  
dram[9]:        701       721       656       677      2517      2639    none      none      none      none      none      none      none      none      none      none  
dram[10]:        709       706       677       702      2330      2566    none      none      none      none      none      none      none      none      none      none  
dram[11]:        727       725       668       715      2416      2457    none      none      none      none      none      none      none      none      none      none  
dram[12]:        724       718       686       697       955      1972    none      none      none      none      none      none      none      none      none      none  
dram[13]:        727       704       695       690      1971      2499    none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       713       690       694      2418      2115    none      none      none      none      none      none      none      none      none      none  
dram[15]:        686       717       687       700      2270      3117    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       763       750       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        741       756       737       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       742       747       747       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        753       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       714       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        709       751       746       736       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       734       741       738       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       757       750       737       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       755       740       751       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        736       733       741       732       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       747       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        763       753       740       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        757       757       756       749       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       752       747       748       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        741       741       738       733       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       752       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684797 n_act=6 n_pre=0 n_ref_event=0 n_req=333 n_rd=271 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.000486
n_activity=13613 dram_eff=0.02446
bk0: 49a 684914i bk1: 54a 684889i bk2: 56a 684883i bk3: 56a 684956i bk4: 28a 684894i bk5: 28a 684707i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981982
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117889
Bank_Level_Parallism_Col = 1.107647
Bank_Level_Parallism_Ready = 1.003003
write_to_read_ratio_blp_rw_average = 0.182941
GrpLevelPara = 1.107647 

BW Util details:
bwutil = 0.000486 
total_CMD = 685136 
util_bw = 333 
Wasted_Col = 1372 
Wasted_Row = 0 
Idle = 683431 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 656 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 685136 
n_nop = 684797 
Read = 271 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 333 
total_req = 333 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 333 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000486 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000777948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684786 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=258 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005021
n_activity=13867 dram_eff=0.02481
bk0: 54a 684841i bk1: 52a 684855i bk2: 51a 684939i bk3: 45a 684961i bk4: 28a 684747i bk5: 28a 684717i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175812
Bank_Level_Parallism_Col = 1.171717
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.242985
GrpLevelPara = 1.171717 

BW Util details:
bwutil = 0.000502 
total_CMD = 685136 
util_bw = 344 
Wasted_Col = 1442 
Wasted_Row = 0 
Idle = 683350 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 773 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 685136 
n_nop = 684786 
Read = 258 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684782 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=250 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005079
n_activity=13337 dram_eff=0.02609
bk0: 53a 684892i bk1: 49a 684815i bk2: 49a 684978i bk3: 43a 684943i bk4: 28a 684954i bk5: 28a 684803i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160470
Bank_Level_Parallism_Col = 1.148463
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.142577
GrpLevelPara = 1.148463 

BW Util details:
bwutil = 0.000508 
total_CMD = 685136 
util_bw = 348 
Wasted_Col = 1185 
Wasted_Row = 0 
Idle = 683603 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 691 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 685136 
n_nop = 684782 
Read = 250 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000741459
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684762 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=261 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005371
n_activity=14406 dram_eff=0.02554
bk0: 53a 684914i bk1: 58a 684836i bk2: 44a 684904i bk3: 50a 684807i bk4: 28a 684744i bk5: 28a 684901i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134279
Bank_Level_Parallism_Col = 1.134100
Bank_Level_Parallism_Ready = 1.008152
write_to_read_ratio_blp_rw_average = 0.173508
GrpLevelPara = 1.134100 

BW Util details:
bwutil = 0.000537 
total_CMD = 685136 
util_bw = 368 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 683304 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 685136 
n_nop = 684762 
Read = 261 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00177337
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684787 n_act=6 n_pre=0 n_ref_event=0 n_req=343 n_rd=267 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0005006
n_activity=13695 dram_eff=0.02505
bk0: 57a 684904i bk1: 58a 684907i bk2: 47a 684953i bk3: 49a 684929i bk4: 28a 684905i bk5: 28a 684877i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982507
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.101373
Bank_Level_Parallism_Col = 1.089895
Bank_Level_Parallism_Ready = 1.008746
write_to_read_ratio_blp_rw_average = 0.114501
GrpLevelPara = 1.089895 

BW Util details:
bwutil = 0.000501 
total_CMD = 685136 
util_bw = 343 
Wasted_Col = 1186 
Wasted_Row = 0 
Idle = 683607 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 685136 
n_nop = 684787 
Read = 267 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 343 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00066994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684767 n_act=6 n_pre=0 n_ref_event=0 n_req=363 n_rd=259 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005298
n_activity=14800 dram_eff=0.02453
bk0: 50a 684782i bk1: 56a 684812i bk2: 50a 684997i bk3: 47a 684916i bk4: 28a 684570i bk5: 28a 684855i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983471
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.174595
Bank_Level_Parallism_Col = 1.167627
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.315610
GrpLevelPara = 1.159246 

BW Util details:
bwutil = 0.000530 
total_CMD = 685136 
util_bw = 363 
Wasted_Col = 1550 
Wasted_Row = 0 
Idle = 683223 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 685136 
n_nop = 684767 
Read = 259 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 363 
total_req = 363 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 363 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000530 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012056
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684790 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=260 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004963
n_activity=12782 dram_eff=0.0266
bk0: 56a 684830i bk1: 53a 684942i bk2: 52a 684909i bk3: 43a 684973i bk4: 28a 684798i bk5: 28a 684754i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.135041
Bank_Level_Parallism_Col = 1.124271
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.178530
GrpLevelPara = 1.124271 

BW Util details:
bwutil = 0.000496 
total_CMD = 685136 
util_bw = 340 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 683418 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 685136 
n_nop = 684790 
Read = 260 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113992
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684803 n_act=6 n_pre=0 n_ref_event=0 n_req=327 n_rd=260 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0004773
n_activity=13603 dram_eff=0.02404
bk0: 57a 684873i bk1: 56a 684855i bk2: 42a 684944i bk3: 49a 684942i bk4: 28a 684772i bk5: 28a 684855i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981651
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.096886
Bank_Level_Parallism_Col = 1.096588
Bank_Level_Parallism_Ready = 1.003058
write_to_read_ratio_blp_rw_average = 0.197513
GrpLevelPara = 1.096588 

BW Util details:
bwutil = 0.000477 
total_CMD = 685136 
util_bw = 327 
Wasted_Col = 1407 
Wasted_Row = 0 
Idle = 683402 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 674 
rwq = 0 
CCDLc_limit_alone = 671 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 685136 
n_nop = 684803 
Read = 260 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 327 
total_req = 327 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 327 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000795463
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684773 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005211
n_activity=14119 dram_eff=0.02529
bk0: 52a 684936i bk1: 56a 684908i bk2: 46a 684909i bk3: 44a 684920i bk4: 28a 684927i bk5: 28a 684889i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124917
Bank_Level_Parallism_Col = 1.113271
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083780
GrpLevelPara = 1.113271 

BW Util details:
bwutil = 0.000521 
total_CMD = 685136 
util_bw = 357 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 683639 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685136 
n_nop = 684773 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00076919
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684794 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=257 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004904
n_activity=13010 dram_eff=0.02583
bk0: 52a 684797i bk1: 54a 684871i bk2: 46a 684961i bk3: 49a 684847i bk4: 28a 684937i bk5: 28a 684941i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215686
Bank_Level_Parallism_Col = 1.199322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.063051
GrpLevelPara = 1.199322 

BW Util details:
bwutil = 0.000490 
total_CMD = 685136 
util_bw = 336 
Wasted_Col = 1143 
Wasted_Row = 0 
Idle = 683657 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 798 
rwq = 0 
CCDLc_limit_alone = 798 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685136 
n_nop = 684794 
Read = 257 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00159822
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684779 n_act=6 n_pre=0 n_ref_event=0 n_req=351 n_rd=264 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0005123
n_activity=14496 dram_eff=0.02421
bk0: 55a 684905i bk1: 56a 684860i bk2: 47a 684851i bk3: 50a 684951i bk4: 28a 684787i bk5: 28a 684897i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982906
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147993
Bank_Level_Parallism_Col = 1.137620
Bank_Level_Parallism_Ready = 1.005698
write_to_read_ratio_blp_rw_average = 0.179387
GrpLevelPara = 1.137620 

BW Util details:
bwutil = 0.000512 
total_CMD = 685136 
util_bw = 351 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 683467 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 685136 
n_nop = 684779 
Read = 264 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 351 
total_req = 351 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 351 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000967691
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684781 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=260 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005094
n_activity=13375 dram_eff=0.02609
bk0: 57a 684811i bk1: 54a 684881i bk2: 45a 684964i bk3: 48a 684990i bk4: 28a 684870i bk5: 28a 684847i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129781
Bank_Level_Parallism_Col = 1.129560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147799
GrpLevelPara = 1.129560 

BW Util details:
bwutil = 0.000509 
total_CMD = 685136 
util_bw = 349 
Wasted_Col = 1246 
Wasted_Row = 0 
Idle = 683541 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 654 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 685136 
n_nop = 684781 
Read = 260 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00103483
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684316 n_act=6 n_pre=0 n_ref_event=0 n_req=814 n_rd=258 n_rd_L2_A=0 n_write=556 n_wr_bk=0 bw_util=0.001188
n_activity=21246 dram_eff=0.03831
bk0: 52a 684854i bk1: 52a 684855i bk2: 46a 684890i bk3: 53a 684872i bk4: 28a 678998i bk5: 27a 684863i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992629
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.042200
Bank_Level_Parallism_Col = 1.036944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.830862
GrpLevelPara = 1.036944 

BW Util details:
bwutil = 0.001188 
total_CMD = 685136 
util_bw = 814 
Wasted_Col = 7148 
Wasted_Row = 0 
Idle = 677174 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 6587 
rwq = 0 
CCDLc_limit_alone = 6578 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 685136 
n_nop = 684316 
Read = 258 
Write = 556 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 814 
total_req = 814 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 814 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001188 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.295029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295029
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684762 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=263 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005371
n_activity=14411 dram_eff=0.02554
bk0: 54a 684876i bk1: 57a 684877i bk2: 48a 684915i bk3: 49a 684861i bk4: 27a 684821i bk5: 28a 684835i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123665
Bank_Level_Parallism_Col = 1.122817
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.199437
GrpLevelPara = 1.122817 

BW Util details:
bwutil = 0.000537 
total_CMD = 685136 
util_bw = 368 
Wasted_Col = 1411 
Wasted_Row = 0 
Idle = 683357 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 685136 
n_nop = 684762 
Read = 263 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000799841
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684770 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=257 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005254
n_activity=14555 dram_eff=0.02473
bk0: 56a 684806i bk1: 56a 684860i bk2: 47a 684837i bk3: 43a 684920i bk4: 27a 684964i bk5: 28a 684890i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121678
Bank_Level_Parallism_Col = 1.111374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.105450
GrpLevelPara = 1.111374 

BW Util details:
bwutil = 0.000525 
total_CMD = 685136 
util_bw = 360 
Wasted_Col = 1333 
Wasted_Row = 0 
Idle = 683443 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 685136 
n_nop = 684770 
Read = 257 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000525 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000934121
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=685136 n_nop=684802 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=248 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004787
n_activity=13158 dram_eff=0.02493
bk0: 51a 684924i bk1: 54a 684917i bk2: 45a 684988i bk3: 42a 684934i bk4: 28a 684840i bk5: 28a 684899i bk6: 0a 685136i bk7: 0a 685136i bk8: 0a 685136i bk9: 0a 685136i bk10: 0a 685136i bk11: 0a 685136i bk12: 0a 685136i bk13: 0a 685136i bk14: 0a 685136i bk15: 0a 685136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189855
Bank_Level_Parallism_Col = 1.176599
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130087
GrpLevelPara = 1.176599 

BW Util details:
bwutil = 0.000479 
total_CMD = 685136 
util_bw = 328 
Wasted_Col = 1052 
Wasted_Row = 0 
Idle = 683756 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 607 
rwq = 0 
CCDLc_limit_alone = 603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 685136 
n_nop = 684802 
Read = 248 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 173, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 159, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 178, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 163, Miss_rate = 0.219, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 180, Miss_rate = 0.235, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 186, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 162, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 181, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 176, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 179, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 157, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 168, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 166, Miss_rate = 0.232, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 189, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 615, Miss_rate = 0.528, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 172, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 171, Miss_rate = 0.235, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 181, Miss_rate = 0.246, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 170, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 156, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5990
L2_total_cache_miss_rate = 0.2491
L2_total_cache_pending_hits = 55
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 117436
Req_Network_injected_packets_per_cycle =       0.2048 
Req_Network_conflicts_per_cycle =       0.0234
Req_Network_conflicts_per_cycle_util =       0.2217
Req_Bank_Level_Parallism =       1.9431
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0102
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0064

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 117436
Reply_Network_injected_packets_per_cycle =        0.2048
Reply_Network_conflicts_per_cycle =        0.0672
Reply_Network_conflicts_per_cycle_util =       0.5904
Reply_Bank_Level_Parallism =       1.7989
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 36244 (inst/sec)
gpgpu_simulation_rate = 5338 (cycle/sec)
gpgpu_silicon_slowdown = 224803x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 16128
gpu_sim_insn = 235345
gpu_ipc =      14.5923
gpu_tot_sim_cycle = 133564
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       7.7320
gpu_tot_issued_cta = 88
gpu_occupancy = 29.3680% 
gpu_tot_occupancy = 21.4686% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3974
partiton_level_parallism_total  =       0.2280
partiton_level_parallism_util =       2.2115
partiton_level_parallism_util_total  =       1.9940
L2_BW  =      15.2595 GB/Sec
L2_BW_total  =       8.7570 GB/Sec
gpu_total_sim_rate=39719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 130, Reservation_fails = 502
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 127, Reservation_fails = 527
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 361
	L1D_cache_core[7]: Access = 3360, Miss = 845, Miss_rate = 0.251, Pending_hits = 132, Reservation_fails = 396
	L1D_cache_core[8]: Access = 3470, Miss = 864, Miss_rate = 0.249, Pending_hits = 128, Reservation_fails = 494
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 142, Reservation_fails = 539
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 148, Reservation_fails = 435
	L1D_cache_core[11]: Access = 5483, Miss = 1640, Miss_rate = 0.299, Pending_hits = 156, Reservation_fails = 452
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 110, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 86, Reservation_fails = 690
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5031, Miss = 1658, Miss_rate = 0.330, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4856, Miss = 1636, Miss_rate = 0.337, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28885
	L1D_total_cache_miss_rate = 0.3310
	L1D_total_cache_pending_hits = 1908
	L1D_total_cache_reservation_fails = 8982
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1897
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 19568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17443
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52982	W0_Idle:600980	W0_Scoreboard:1288892	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35535	WS1:34035	WS2:33828	WS3:33513	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 900 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 336 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6247 	91 	64 	103 	62 	63 	124 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20707 	2866 	6886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26067 	3589 	803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26703 	2843 	648 	246 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	81 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 92.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6873/96 = 71.593750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1884
min_bank_accesses = 0!
chip skew: 556/62 = 8.97
average mf latency per bank:
dram[0]:        905       897       820       838      3370      3326    none      none      none      none      none      none      none      none      none      none  
dram[1]:        876       871       824       786      2601      3133    none      none      none      none      none      none      none      none      none      none  
dram[2]:        907       897       835       793      2554      2752    none      none      none      none      none      none      none      none      none      none  
dram[3]:        887       888       805       820      2911      2242    none      none      none      none      none      none      none      none      none      none  
dram[4]:        911       904       817       801      2978      3157    none      none      none      none      none      none      none      none      none      none  
dram[5]:        868       905       825       832      2676      2470    none      none      none      none      none      none      none      none      none      none  
dram[6]:        924       902       847       829      2904      2918    none      none      none      none      none      none      none      none      none      none  
dram[7]:        912       884       772       818      3008      3514    none      none      none      none      none      none      none      none      none      none  
dram[8]:        898       924       787       804      2702      2375    none      none      none      none      none      none      none      none      none      none  
dram[9]:        880       914       793       794      2829      2934    none      none      none      none      none      none      none      none      none      none  
dram[10]:        910       913       803       804      2676      2885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        918       897       792       810      2705      2799    none      none      none      none      none      none      none      none      none      none  
dram[12]:        903       880       777       820      1004      2242    none      none      none      none      none      none      none      none      none      none  
dram[13]:        903       919       797       815      2239      2809    none      none      none      none      none      none      none      none      none      none  
dram[14]:        923       888       794       781      2675      2318    none      none      none      none      none      none      none      none      none      none  
dram[15]:        875       892       818       824      2560      3430    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        756       763       770       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        757       756       738       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       769       747       756       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        769       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       741       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        769       755       746       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       749       790       790       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       770       756       778       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       756       740       760       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        756       733       790       733       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       777       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        770       753       755       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        761       761       756       784       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       761       747       789       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        749       767       783       771       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       784       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778849 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=312 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.00048
n_activity=15648 dram_eff=0.0239
bk0: 64a 778990i bk1: 64a 778959i bk2: 64a 778976i bk3: 64a 779049i bk4: 28a 778987i bk5: 28a 778800i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113789
Bank_Level_Parallism_Col = 1.103991
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.174817
GrpLevelPara = 1.103991 

BW Util details:
bwutil = 0.000480 
total_CMD = 779229 
util_bw = 374 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 777445 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 779229 
n_nop = 778849 
Read = 312 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000687859
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778825 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005108
n_activity=16462 dram_eff=0.02418
bk0: 64a 778925i bk1: 64a 778948i bk2: 64a 779004i bk3: 64a 779024i bk4: 28a 778840i bk5: 28a 778810i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164657
Bank_Level_Parallism_Col = 1.160799
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.227535
GrpLevelPara = 1.160799 

BW Util details:
bwutil = 0.000511 
total_CMD = 779229 
util_bw = 398 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 777322 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 779229 
n_nop = 778825 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778813 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005262
n_activity=15757 dram_eff=0.02602
bk0: 64a 778985i bk1: 64a 778905i bk2: 64a 779057i bk3: 64a 779000i bk4: 28a 779047i bk5: 28a 778896i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149970
Bank_Level_Parallism_Col = 1.138771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132684
GrpLevelPara = 1.138771 

BW Util details:
bwutil = 0.000526 
total_CMD = 779229 
util_bw = 410 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 777582 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 779229 
n_nop = 778813 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00065706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778804 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005377
n_activity=16195 dram_eff=0.02587
bk0: 64a 778977i bk1: 64a 778929i bk2: 64a 778929i bk3: 64a 778891i bk4: 28a 778837i bk5: 28a 778994i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125315
Bank_Level_Parallism_Col = 1.125126
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.159939
GrpLevelPara = 1.125126 

BW Util details:
bwutil = 0.000538 
total_CMD = 779229 
util_bw = 419 
Wasted_Col = 1568 
Wasted_Row = 0 
Idle = 777242 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 779229 
n_nop = 778804 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00162468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778835 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004979
n_activity=15267 dram_eff=0.02541
bk0: 64a 778997i bk1: 64a 779000i bk2: 64a 779043i bk3: 64a 779013i bk4: 28a 778998i bk5: 28a 778970i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098423
Bank_Level_Parallism_Col = 1.087342
Bank_Level_Parallism_Ready = 1.007732
write_to_read_ratio_blp_rw_average = 0.110443
GrpLevelPara = 1.087342 

BW Util details:
bwutil = 0.000498 
total_CMD = 779229 
util_bw = 388 
Wasted_Col = 1197 
Wasted_Row = 0 
Idle = 777644 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 779229 
n_nop = 778835 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000589044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778808 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=311 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005326
n_activity=16804 dram_eff=0.0247
bk0: 64a 778875i bk1: 64a 778905i bk2: 63a 779047i bk3: 64a 778981i bk4: 28a 778663i bk5: 28a 778948i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164619
Bank_Level_Parallism_Col = 1.158050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296652
GrpLevelPara = 1.150172 

BW Util details:
bwutil = 0.000533 
total_CMD = 779229 
util_bw = 415 
Wasted_Col = 1620 
Wasted_Row = 0 
Idle = 777194 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 779229 
n_nop = 778808 
Read = 311 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00108312
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778831 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005031
n_activity=14745 dram_eff=0.02659
bk0: 64a 778923i bk1: 64a 779035i bk2: 64a 779002i bk3: 64a 779011i bk4: 28a 778891i bk5: 28a 778847i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128360
Bank_Level_Parallism_Col = 1.118197
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.168224
GrpLevelPara = 1.118197 

BW Util details:
bwutil = 0.000503 
total_CMD = 779229 
util_bw = 392 
Wasted_Col = 1431 
Wasted_Row = 0 
Idle = 777406 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 779229 
n_nop = 778831 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100227
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778845 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=311 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0004851
n_activity=15662 dram_eff=0.02413
bk0: 64a 778966i bk1: 64a 778925i bk2: 64a 779004i bk3: 63a 779026i bk4: 28a 778865i bk5: 28a 778948i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090811
Bank_Level_Parallism_Col = 1.090515
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.185095
GrpLevelPara = 1.090515 

BW Util details:
bwutil = 0.000485 
total_CMD = 779229 
util_bw = 378 
Wasted_Col = 1472 
Wasted_Row = 0 
Idle = 777379 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 779229 
n_nop = 778845 
Read = 311 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000709676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778808 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005326
n_activity=16083 dram_eff=0.0258
bk0: 64a 779011i bk1: 64a 779001i bk2: 64a 778991i bk3: 64a 778974i bk4: 28a 779020i bk5: 28a 778982i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116595
Bank_Level_Parallism_Col = 1.105817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077351
GrpLevelPara = 1.105817 

BW Util details:
bwutil = 0.000533 
total_CMD = 779229 
util_bw = 415 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 777608 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779229 
n_nop = 778808 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00067631
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778832 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0005018
n_activity=15042 dram_eff=0.02599
bk0: 64a 778867i bk1: 64a 778961i bk2: 64a 779035i bk3: 64a 778905i bk4: 28a 779030i bk5: 28a 779034i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207370
Bank_Level_Parallism_Col = 1.192235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058234
GrpLevelPara = 1.192235 

BW Util details:
bwutil = 0.000502 
total_CMD = 779229 
util_bw = 391 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 777628 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779229 
n_nop = 778832 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00141294
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778825 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=311 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0005108
n_activity=16516 dram_eff=0.0241
bk0: 64a 778976i bk1: 64a 778953i bk2: 63a 778932i bk3: 64a 779044i bk4: 28a 778880i bk5: 28a 778990i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141143
Bank_Level_Parallism_Col = 1.131232
Bank_Level_Parallism_Ready = 1.005025
write_to_read_ratio_blp_rw_average = 0.171060
GrpLevelPara = 1.131232 

BW Util details:
bwutil = 0.000511 
total_CMD = 779229 
util_bw = 398 
Wasted_Col = 1352 
Wasted_Row = 0 
Idle = 777479 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 779229 
n_nop = 778825 
Read = 311 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000850841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778822 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005146
n_activity=15592 dram_eff=0.02572
bk0: 64a 778904i bk1: 64a 778974i bk2: 64a 779037i bk3: 64a 779045i bk4: 28a 778963i bk5: 28a 778940i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122066
Bank_Level_Parallism_Col = 1.121836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138317
GrpLevelPara = 1.121836 

BW Util details:
bwutil = 0.000515 
total_CMD = 779229 
util_bw = 401 
Wasted_Col = 1303 
Wasted_Row = 0 
Idle = 777525 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 779229 
n_nop = 778822 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000915007
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778355 n_act=6 n_pre=0 n_ref_event=0 n_req=868 n_rd=312 n_rd_L2_A=0 n_write=556 n_wr_bk=0 bw_util=0.001114
n_activity=23623 dram_eff=0.03674
bk0: 64a 778937i bk1: 64a 778948i bk2: 64a 778954i bk3: 64a 778951i bk4: 28a 773091i bk5: 28a 778956i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993088
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.043192
Bank_Level_Parallism_Col = 1.037998
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.821060
GrpLevelPara = 1.037998 

BW Util details:
bwutil = 0.001114 
total_CMD = 779229 
util_bw = 868 
Wasted_Col = 7189 
Wasted_Row = 0 
Idle = 771172 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 6636 
rwq = 0 
CCDLc_limit_alone = 6627 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 779229 
n_nop = 778355 
Read = 312 
Write = 556 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 868 
total_req = 868 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 868 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.001122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.259404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259404
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778804 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005377
n_activity=16815 dram_eff=0.02492
bk0: 64a 778969i bk1: 64a 778970i bk2: 64a 779008i bk3: 64a 778945i bk4: 28a 778914i bk5: 28a 778928i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120239
Bank_Level_Parallism_Col = 1.119411
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.194111
GrpLevelPara = 1.119411 

BW Util details:
bwutil = 0.000538 
total_CMD = 779229 
util_bw = 419 
Wasted_Col = 1419 
Wasted_Row = 0 
Idle = 777391 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 779229 
n_nop = 778804 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000703259
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778808 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005326
n_activity=16377 dram_eff=0.02534
bk0: 64a 778899i bk1: 64a 778953i bk2: 64a 778927i bk3: 64a 778996i bk4: 28a 779057i bk5: 28a 778983i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116516
Bank_Level_Parallism_Col = 1.106636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100964
GrpLevelPara = 1.106636 

BW Util details:
bwutil = 0.000533 
total_CMD = 779229 
util_bw = 415 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 777461 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 779229 
n_nop = 778808 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000821325
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779229 n_nop=778831 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005031
n_activity=15424 dram_eff=0.02541
bk0: 64a 779003i bk1: 64a 779010i bk2: 64a 779066i bk3: 64a 779020i bk4: 28a 778933i bk5: 28a 778992i bk6: 0a 779229i bk7: 0a 779229i bk8: 0a 779229i bk9: 0a 779229i bk10: 0a 779229i bk11: 0a 779229i bk12: 0a 779229i bk13: 0a 779229i bk14: 0a 779229i bk15: 0a 779229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177823
Bank_Level_Parallism_Col = 1.165424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121356
GrpLevelPara = 1.165424 

BW Util details:
bwutil = 0.000503 
total_CMD = 779229 
util_bw = 392 
Wasted_Col = 1087 
Wasted_Row = 0 
Idle = 777750 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 779229 
n_nop = 778831 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000934257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 187, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 186, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 210, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 196, Miss_rate = 0.209, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 207, Miss_rate = 0.219, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 210, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 186, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 205, Miss_rate = 0.210, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 204, Miss_rate = 0.219, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 199, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 185, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 191, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 193, Miss_rate = 0.213, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 206, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 645, Miss_rate = 0.463, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 199, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 199, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 208, Miss_rate = 0.227, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 199, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 191, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6832
L2_total_cache_miss_rate = 0.2243
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15564
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 133564
Req_Network_injected_packets_per_cycle =       0.2280 
Req_Network_conflicts_per_cycle =       0.0232
Req_Network_conflicts_per_cycle_util =       0.2025
Req_Bank_Level_Parallism =       1.9940
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0097
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 133564
Reply_Network_injected_packets_per_cycle =        0.2280
Reply_Network_conflicts_per_cycle =        0.0829
Reply_Network_conflicts_per_cycle_util =       0.6665
Reply_Bank_Level_Parallism =       1.8347
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 39719 (inst/sec)
gpgpu_simulation_rate = 5137 (cycle/sec)
gpgpu_silicon_slowdown = 233599x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5775
gpu_sim_insn = 52582
gpu_ipc =       9.1051
gpu_tot_sim_cycle = 139339
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       7.7889
gpu_tot_issued_cta = 96
gpu_occupancy = 27.3880% 
gpu_tot_occupancy = 21.5800% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0984
partiton_level_parallism_total  =       0.2227
partiton_level_parallism_util =       3.5723
partiton_level_parallism_util_total  =       2.0103
L2_BW  =       3.7768 GB/Sec
L2_BW_total  =       8.5506 GB/Sec
gpu_total_sim_rate=40196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 130, Reservation_fails = 502
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 127, Reservation_fails = 527
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 361
	L1D_cache_core[7]: Access = 3360, Miss = 845, Miss_rate = 0.251, Pending_hits = 132, Reservation_fails = 396
	L1D_cache_core[8]: Access = 3470, Miss = 864, Miss_rate = 0.249, Pending_hits = 128, Reservation_fails = 494
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 142, Reservation_fails = 539
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 148, Reservation_fails = 435
	L1D_cache_core[11]: Access = 5483, Miss = 1640, Miss_rate = 0.299, Pending_hits = 156, Reservation_fails = 452
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 110, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 86, Reservation_fails = 690
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5031, Miss = 1658, Miss_rate = 0.330, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4856, Miss = 1636, Miss_rate = 0.337, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29343
	L1D_total_cache_miss_rate = 0.3341
	L1D_total_cache_pending_hits = 1908
	L1D_total_cache_reservation_fails = 8982
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1897
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 19568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17443
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54524	W0_Idle:627264	W0_Scoreboard:1297512	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36401	WS1:34886	WS2:34619	WS3:34319	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 900 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 335 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6255 	93 	67 	108 	74 	85 	165 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21073 	2958 	6996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26490 	3734 	803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27194 	2904 	663 	247 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	81 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 92.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6983/96 = 72.739586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1994
min_bank_accesses = 0!
chip skew: 666/62 = 10.74
average mf latency per bank:
dram[0]:        905       897       820       838      3421      3388    none      none      none      none      none      none      none      none      none      none  
dram[1]:        876       871       824       786      2652      3190    none      none      none      none      none      none      none      none      none      none  
dram[2]:        907       897       835       793      2596      2799    none      none      none      none      none      none      none      none      none      none  
dram[3]:        887       888       805       820      2967      2278    none      none      none      none      none      none      none      none      none      none  
dram[4]:        911       904       817       801      3033      3208    none      none      none      none      none      none      none      none      none      none  
dram[5]:        868       905       825       832      2725      2517    none      none      none      none      none      none      none      none      none      none  
dram[6]:        924       902       847       829      2953      2966    none      none      none      none      none      none      none      none      none      none  
dram[7]:        912       884       772       818      3066      3575    none      none      none      none      none      none      none      none      none      none  
dram[8]:        898       924       787       804      2755      2409    none      none      none      none      none      none      none      none      none      none  
dram[9]:        880       914       793       794      2876      2983    none      none      none      none      none      none      none      none      none      none  
dram[10]:        910       913       803       804      2728      2924    none      none      none      none      none      none      none      none      none      none  
dram[11]:        918       897       792       810      2747      2850    none      none      none      none      none      none      none      none      none      none  
dram[12]:        903       880       777       820       958      2280    none      none      none      none      none      none      none      none      none      none  
dram[13]:        903       919       797       815      2281      2858    none      none      none      none      none      none      none      none      none      none  
dram[14]:        923       888       794       781      2721      2359    none      none      none      none      none      none      none      none      none      none  
dram[15]:        875       892       818       824      2604      3492    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        756       763       770       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        757       756       738       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       769       747       756       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        769       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       741       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        769       755       746       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       749       790       790       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       770       756       778       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       756       740       760       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        756       733       790       733       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       777       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        770       753       755       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        761       761       756       784       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       761       747       789       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        749       767       783       771       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       784       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812542 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=312 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0004601
n_activity=15648 dram_eff=0.0239
bk0: 64a 812683i bk1: 64a 812652i bk2: 64a 812669i bk3: 64a 812742i bk4: 28a 812680i bk5: 28a 812493i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113789
Bank_Level_Parallism_Col = 1.103991
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.174817
GrpLevelPara = 1.103991 

BW Util details:
bwutil = 0.000460 
total_CMD = 812922 
util_bw = 374 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 811138 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 812922 
n_nop = 812542 
Read = 312 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00065935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812518 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004896
n_activity=16462 dram_eff=0.02418
bk0: 64a 812618i bk1: 64a 812641i bk2: 64a 812697i bk3: 64a 812717i bk4: 28a 812533i bk5: 28a 812503i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164657
Bank_Level_Parallism_Col = 1.160799
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.227535
GrpLevelPara = 1.160799 

BW Util details:
bwutil = 0.000490 
total_CMD = 812922 
util_bw = 398 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 811015 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 812922 
n_nop = 812518 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00101855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812506 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005044
n_activity=15757 dram_eff=0.02602
bk0: 64a 812678i bk1: 64a 812598i bk2: 64a 812750i bk3: 64a 812693i bk4: 28a 812740i bk5: 28a 812589i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149970
Bank_Level_Parallism_Col = 1.138771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132684
GrpLevelPara = 1.138771 

BW Util details:
bwutil = 0.000504 
total_CMD = 812922 
util_bw = 410 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 811275 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 812922 
n_nop = 812506 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000629827
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812497 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005154
n_activity=16195 dram_eff=0.02587
bk0: 64a 812670i bk1: 64a 812622i bk2: 64a 812622i bk3: 64a 812584i bk4: 28a 812530i bk5: 28a 812687i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125315
Bank_Level_Parallism_Col = 1.125126
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.159939
GrpLevelPara = 1.125126 

BW Util details:
bwutil = 0.000515 
total_CMD = 812922 
util_bw = 419 
Wasted_Col = 1568 
Wasted_Row = 0 
Idle = 810935 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 812922 
n_nop = 812497 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00155735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812528 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004773
n_activity=15267 dram_eff=0.02541
bk0: 64a 812690i bk1: 64a 812693i bk2: 64a 812736i bk3: 64a 812706i bk4: 28a 812691i bk5: 28a 812663i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098423
Bank_Level_Parallism_Col = 1.087342
Bank_Level_Parallism_Ready = 1.007732
write_to_read_ratio_blp_rw_average = 0.110443
GrpLevelPara = 1.087342 

BW Util details:
bwutil = 0.000477 
total_CMD = 812922 
util_bw = 388 
Wasted_Col = 1197 
Wasted_Row = 0 
Idle = 811337 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 812922 
n_nop = 812528 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00056463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812501 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=311 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005105
n_activity=16804 dram_eff=0.0247
bk0: 64a 812568i bk1: 64a 812598i bk2: 63a 812740i bk3: 64a 812674i bk4: 28a 812356i bk5: 28a 812641i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164619
Bank_Level_Parallism_Col = 1.158050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296652
GrpLevelPara = 1.150172 

BW Util details:
bwutil = 0.000511 
total_CMD = 812922 
util_bw = 415 
Wasted_Col = 1620 
Wasted_Row = 0 
Idle = 810887 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 812922 
n_nop = 812501 
Read = 311 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00103823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812524 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004822
n_activity=14745 dram_eff=0.02659
bk0: 64a 812616i bk1: 64a 812728i bk2: 64a 812695i bk3: 64a 812704i bk4: 28a 812584i bk5: 28a 812540i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128360
Bank_Level_Parallism_Col = 1.118197
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.168224
GrpLevelPara = 1.118197 

BW Util details:
bwutil = 0.000482 
total_CMD = 812922 
util_bw = 392 
Wasted_Col = 1431 
Wasted_Row = 0 
Idle = 811099 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 812922 
n_nop = 812524 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000960732
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812538 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=311 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.000465
n_activity=15662 dram_eff=0.02413
bk0: 64a 812659i bk1: 64a 812618i bk2: 64a 812697i bk3: 63a 812719i bk4: 28a 812558i bk5: 28a 812641i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090811
Bank_Level_Parallism_Col = 1.090515
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.185095
GrpLevelPara = 1.090515 

BW Util details:
bwutil = 0.000465 
total_CMD = 812922 
util_bw = 378 
Wasted_Col = 1472 
Wasted_Row = 0 
Idle = 811072 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 812922 
n_nop = 812538 
Read = 311 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000680262
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812501 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005105
n_activity=16083 dram_eff=0.0258
bk0: 64a 812704i bk1: 64a 812694i bk2: 64a 812684i bk3: 64a 812667i bk4: 28a 812713i bk5: 28a 812675i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116595
Bank_Level_Parallism_Col = 1.105817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077351
GrpLevelPara = 1.105817 

BW Util details:
bwutil = 0.000511 
total_CMD = 812922 
util_bw = 415 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 811301 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812922 
n_nop = 812501 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000648279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812525 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.000481
n_activity=15042 dram_eff=0.02599
bk0: 64a 812560i bk1: 64a 812654i bk2: 64a 812728i bk3: 64a 812598i bk4: 28a 812723i bk5: 28a 812727i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207370
Bank_Level_Parallism_Col = 1.192235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058234
GrpLevelPara = 1.192235 

BW Util details:
bwutil = 0.000481 
total_CMD = 812922 
util_bw = 391 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 811321 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812922 
n_nop = 812525 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135437
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812518 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=311 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0004896
n_activity=16516 dram_eff=0.0241
bk0: 64a 812669i bk1: 64a 812646i bk2: 63a 812625i bk3: 64a 812737i bk4: 28a 812573i bk5: 28a 812683i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141143
Bank_Level_Parallism_Col = 1.131232
Bank_Level_Parallism_Ready = 1.005025
write_to_read_ratio_blp_rw_average = 0.171060
GrpLevelPara = 1.131232 

BW Util details:
bwutil = 0.000490 
total_CMD = 812922 
util_bw = 398 
Wasted_Col = 1352 
Wasted_Row = 0 
Idle = 811172 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 812922 
n_nop = 812518 
Read = 311 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000815576
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812515 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004933
n_activity=15592 dram_eff=0.02572
bk0: 64a 812597i bk1: 64a 812667i bk2: 64a 812730i bk3: 64a 812738i bk4: 28a 812656i bk5: 28a 812633i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122066
Bank_Level_Parallism_Col = 1.121836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138317
GrpLevelPara = 1.121836 

BW Util details:
bwutil = 0.000493 
total_CMD = 812922 
util_bw = 401 
Wasted_Col = 1303 
Wasted_Row = 0 
Idle = 811218 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 812922 
n_nop = 812515 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000877083
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=811938 n_act=6 n_pre=0 n_ref_event=0 n_req=978 n_rd=312 n_rd_L2_A=0 n_write=666 n_wr_bk=0 bw_util=0.001203
n_activity=25296 dram_eff=0.03866
bk0: 64a 812630i bk1: 64a 812641i bk2: 64a 812647i bk3: 64a 812644i bk4: 28a 805287i bk5: 28a 812649i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993865
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036010
Bank_Level_Parallism_Col = 1.031677
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.850828
GrpLevelPara = 1.031677 

BW Util details:
bwutil = 0.001203 
total_CMD = 812922 
util_bw = 978 
Wasted_Col = 8686 
Wasted_Row = 0 
Idle = 803258 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 8133 
rwq = 0 
CCDLc_limit_alone = 8124 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 812922 
n_nop = 811938 
Read = 312 
Write = 666 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 978 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001203 
Either_Row_CoL_Bus_Util = 0.001210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.304353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304353
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812497 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005154
n_activity=16815 dram_eff=0.02492
bk0: 64a 812662i bk1: 64a 812663i bk2: 64a 812701i bk3: 64a 812638i bk4: 28a 812607i bk5: 28a 812621i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120239
Bank_Level_Parallism_Col = 1.119411
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.194111
GrpLevelPara = 1.119411 

BW Util details:
bwutil = 0.000515 
total_CMD = 812922 
util_bw = 419 
Wasted_Col = 1419 
Wasted_Row = 0 
Idle = 811084 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 812922 
n_nop = 812497 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000674111
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812501 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005105
n_activity=16377 dram_eff=0.02534
bk0: 64a 812592i bk1: 64a 812646i bk2: 64a 812620i bk3: 64a 812689i bk4: 28a 812750i bk5: 28a 812676i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116516
Bank_Level_Parallism_Col = 1.106636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100964
GrpLevelPara = 1.106636 

BW Util details:
bwutil = 0.000511 
total_CMD = 812922 
util_bw = 415 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 811154 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 812922 
n_nop = 812501 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000787283
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812922 n_nop=812524 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004822
n_activity=15424 dram_eff=0.02541
bk0: 64a 812696i bk1: 64a 812703i bk2: 64a 812759i bk3: 64a 812713i bk4: 28a 812626i bk5: 28a 812685i bk6: 0a 812922i bk7: 0a 812922i bk8: 0a 812922i bk9: 0a 812922i bk10: 0a 812922i bk11: 0a 812922i bk12: 0a 812922i bk13: 0a 812922i bk14: 0a 812922i bk15: 0a 812922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177823
Bank_Level_Parallism_Col = 1.165424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121356
GrpLevelPara = 1.165424 

BW Util details:
bwutil = 0.000482 
total_CMD = 812922 
util_bw = 392 
Wasted_Col = 1087 
Wasted_Row = 0 
Idle = 811443 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 812922 
n_nop = 812524 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000895535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 187, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 186, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 210, Miss_rate = 0.219, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 196, Miss_rate = 0.206, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 207, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 210, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 186, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 205, Miss_rate = 0.207, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 204, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 199, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 185, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 191, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 193, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 206, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 755, Miss_rate = 0.498, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 199, Miss_rate = 0.218, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 208, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 199, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6942
L2_total_cache_miss_rate = 0.2237
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 139339
Req_Network_injected_packets_per_cycle =       0.2227 
Req_Network_conflicts_per_cycle =       0.0258
Req_Network_conflicts_per_cycle_util =       0.2327
Req_Bank_Level_Parallism =       2.0103
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0107
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0070

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 139339
Reply_Network_injected_packets_per_cycle =        0.2227
Reply_Network_conflicts_per_cycle =        0.0813
Reply_Network_conflicts_per_cycle_util =       0.6715
Reply_Bank_Level_Parallism =       1.8401
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0059
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 40196 (inst/sec)
gpgpu_simulation_rate = 5160 (cycle/sec)
gpgpu_silicon_slowdown = 232558x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 9606
gpu_sim_insn = 60069
gpu_ipc =       6.2533
gpu_tot_sim_cycle = 148945
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       7.6899
gpu_tot_issued_cta = 104
gpu_occupancy = 20.6287% 
gpu_tot_occupancy = 21.5193% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1400
partiton_level_parallism_total  =       0.2173
partiton_level_parallism_util =       2.2231
partiton_level_parallism_util_total  =       2.0183
L2_BW  =       5.3766 GB/Sec
L2_BW_total  =       8.3459 GB/Sec
gpu_total_sim_rate=40906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 130, Reservation_fails = 502
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 127, Reservation_fails = 527
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 361
	L1D_cache_core[7]: Access = 3360, Miss = 845, Miss_rate = 0.251, Pending_hits = 132, Reservation_fails = 396
	L1D_cache_core[8]: Access = 3470, Miss = 864, Miss_rate = 0.249, Pending_hits = 128, Reservation_fails = 494
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 142, Reservation_fails = 539
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 148, Reservation_fails = 435
	L1D_cache_core[11]: Access = 5483, Miss = 1640, Miss_rate = 0.299, Pending_hits = 156, Reservation_fails = 452
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 2, Reservation_fails = 12
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 118, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 96, Reservation_fails = 691
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5031, Miss = 1658, Miss_rate = 0.330, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4856, Miss = 1636, Miss_rate = 0.337, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30578
	L1D_total_cache_miss_rate = 0.3389
	L1D_total_cache_pending_hits = 1951
	L1D_total_cache_reservation_fails = 8995
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1940
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64090	W0_Idle:651571	W0_Scoreboard:1397305	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40638	WS1:39108	WS2:38278	WS3:37586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 900 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 332 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6258 	93 	67 	108 	74 	85 	165 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22414 	2959 	6999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27835 	3734 	803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28433 	3002 	671 	247 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	81 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 92.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6986/96 = 72.770836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1994
min_bank_accesses = 0!
chip skew: 666/62 = 10.74
average mf latency per bank:
dram[0]:        950       934       857       853      3522      3493    none      none      none      none      none      none      none      none      none      none  
dram[1]:        921       904       857       808      2737      3298    none      none      none      none      none      none      none      none      none      none  
dram[2]:        937       949       846       819      2674      2867    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       918       831       842      3071      2349    none      none      none      none      none      none      none      none      none      none  
dram[4]:        942       945       836       816      3119      3321    none      none      none      none      none      none      none      none      none      none  
dram[5]:        917       943       852       869      2813      2578    none      none      none      none      none      none      none      none      none      none  
dram[6]:        965       917       873       847      3032      3075    none      none      none      none      none      none      none      none      none      none  
dram[7]:        942       932       798       826      3154      3684    none      none      none      none      none      none      none      none      none      none  
dram[8]:        925       958       839       819      2840      2465    none      none      none      none      none      none      none      none      none      none  
dram[9]:        933       932       826       823      2962      3065    none      none      none      none      none      none      none      none      none      none  
dram[10]:        952       954       833       826      2825      3004    none      none      none      none      none      none      none      none      none      none  
dram[11]:        966       942       811       824      2839      2919    none      none      none      none      none      none      none      none      none      none  
dram[12]:        956       903       799       846       968      2337    none      none      none      none      none      none      none      none      none      none  
dram[13]:        933       934       823       841      2334      2954    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       820       807      2810      2431    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       941       825       839      2671      3583    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        756       763       770       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        757       756       738       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       769       747       756       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        769       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       741       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        769       755       746       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       749       790       790       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       770       756       778       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       756       740       760       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        756       733       790       733       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       777       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        770       753       755       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        761       761       756       784       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       761       747       789       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        749       767       783       771       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       784       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868585 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=312 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0004304
n_activity=15648 dram_eff=0.0239
bk0: 64a 868726i bk1: 64a 868695i bk2: 64a 868712i bk3: 64a 868785i bk4: 28a 868723i bk5: 28a 868536i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113789
Bank_Level_Parallism_Col = 1.103991
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.174817
GrpLevelPara = 1.103991 

BW Util details:
bwutil = 0.000430 
total_CMD = 868965 
util_bw = 374 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 867181 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 868965 
n_nop = 868585 
Read = 312 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000616826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868561 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.000458
n_activity=16462 dram_eff=0.02418
bk0: 64a 868661i bk1: 64a 868684i bk2: 64a 868740i bk3: 64a 868760i bk4: 28a 868576i bk5: 28a 868546i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164657
Bank_Level_Parallism_Col = 1.160799
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.227535
GrpLevelPara = 1.160799 

BW Util details:
bwutil = 0.000458 
total_CMD = 868965 
util_bw = 398 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 867058 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 868965 
n_nop = 868561 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000952858
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868549 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004718
n_activity=15757 dram_eff=0.02602
bk0: 64a 868721i bk1: 64a 868641i bk2: 64a 868793i bk3: 64a 868736i bk4: 28a 868783i bk5: 28a 868632i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149970
Bank_Level_Parallism_Col = 1.138771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132684
GrpLevelPara = 1.138771 

BW Util details:
bwutil = 0.000472 
total_CMD = 868965 
util_bw = 410 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 867318 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 868965 
n_nop = 868549 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000589207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868540 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004822
n_activity=16195 dram_eff=0.02587
bk0: 64a 868713i bk1: 64a 868665i bk2: 64a 868665i bk3: 64a 868627i bk4: 28a 868573i bk5: 28a 868730i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125315
Bank_Level_Parallism_Col = 1.125126
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.159939
GrpLevelPara = 1.125126 

BW Util details:
bwutil = 0.000482 
total_CMD = 868965 
util_bw = 419 
Wasted_Col = 1568 
Wasted_Row = 0 
Idle = 866978 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 868965 
n_nop = 868540 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00145691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868571 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004465
n_activity=15267 dram_eff=0.02541
bk0: 64a 868733i bk1: 64a 868736i bk2: 64a 868779i bk3: 64a 868749i bk4: 28a 868734i bk5: 28a 868706i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098423
Bank_Level_Parallism_Col = 1.087342
Bank_Level_Parallism_Ready = 1.007732
write_to_read_ratio_blp_rw_average = 0.110443
GrpLevelPara = 1.087342 

BW Util details:
bwutil = 0.000447 
total_CMD = 868965 
util_bw = 388 
Wasted_Col = 1197 
Wasted_Row = 0 
Idle = 867380 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 868965 
n_nop = 868571 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000528215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868543 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0004787
n_activity=16891 dram_eff=0.02463
bk0: 64a 868611i bk1: 64a 868641i bk2: 64a 868783i bk3: 64a 868717i bk4: 28a 868399i bk5: 28a 868684i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164538
Bank_Level_Parallism_Col = 1.157972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296506
GrpLevelPara = 1.150098 

BW Util details:
bwutil = 0.000479 
total_CMD = 868965 
util_bw = 416 
Wasted_Col = 1620 
Wasted_Row = 0 
Idle = 866929 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 868965 
n_nop = 868543 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00097127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868567 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004511
n_activity=14745 dram_eff=0.02659
bk0: 64a 868659i bk1: 64a 868771i bk2: 64a 868738i bk3: 64a 868747i bk4: 28a 868627i bk5: 28a 868583i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128360
Bank_Level_Parallism_Col = 1.118197
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.168224
GrpLevelPara = 1.118197 

BW Util details:
bwutil = 0.000451 
total_CMD = 868965 
util_bw = 392 
Wasted_Col = 1431 
Wasted_Row = 0 
Idle = 867142 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 868965 
n_nop = 868567 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00089877
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868580 n_act=6 n_pre=0 n_ref_event=0 n_req=379 n_rd=312 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0004362
n_activity=15749 dram_eff=0.02407
bk0: 64a 868702i bk1: 64a 868661i bk2: 64a 868740i bk3: 64a 868762i bk4: 28a 868601i bk5: 28a 868684i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984169
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090762
Bank_Level_Parallism_Col = 1.090466
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.184995
GrpLevelPara = 1.090466 

BW Util details:
bwutil = 0.000436 
total_CMD = 868965 
util_bw = 379 
Wasted_Col = 1472 
Wasted_Row = 0 
Idle = 867114 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 868965 
n_nop = 868580 
Read = 312 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 379 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000636389
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868544 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004776
n_activity=16083 dram_eff=0.0258
bk0: 64a 868747i bk1: 64a 868737i bk2: 64a 868727i bk3: 64a 868710i bk4: 28a 868756i bk5: 28a 868718i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116595
Bank_Level_Parallism_Col = 1.105817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077351
GrpLevelPara = 1.105817 

BW Util details:
bwutil = 0.000478 
total_CMD = 868965 
util_bw = 415 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 867344 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 868965 
n_nop = 868544 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000606469
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868568 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.00045
n_activity=15042 dram_eff=0.02599
bk0: 64a 868603i bk1: 64a 868697i bk2: 64a 868771i bk3: 64a 868641i bk4: 28a 868766i bk5: 28a 868770i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207370
Bank_Level_Parallism_Col = 1.192235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058234
GrpLevelPara = 1.192235 

BW Util details:
bwutil = 0.000450 
total_CMD = 868965 
util_bw = 391 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 867364 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 868965 
n_nop = 868568 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126702
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868560 n_act=6 n_pre=0 n_ref_event=0 n_req=399 n_rd=312 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0004592
n_activity=16603 dram_eff=0.02403
bk0: 64a 868712i bk1: 64a 868689i bk2: 64a 868668i bk3: 64a 868780i bk4: 28a 868616i bk5: 28a 868726i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141062
Bank_Level_Parallism_Col = 1.131157
Bank_Level_Parallism_Ready = 1.005013
write_to_read_ratio_blp_rw_average = 0.170962
GrpLevelPara = 1.131157 

BW Util details:
bwutil = 0.000459 
total_CMD = 868965 
util_bw = 399 
Wasted_Col = 1352 
Wasted_Row = 0 
Idle = 867214 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 868965 
n_nop = 868560 
Read = 312 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 399 
total_req = 399 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 399 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000762977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868558 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004615
n_activity=15592 dram_eff=0.02572
bk0: 64a 868640i bk1: 64a 868710i bk2: 64a 868773i bk3: 64a 868781i bk4: 28a 868699i bk5: 28a 868676i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122066
Bank_Level_Parallism_Col = 1.121836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138317
GrpLevelPara = 1.121836 

BW Util details:
bwutil = 0.000461 
total_CMD = 868965 
util_bw = 401 
Wasted_Col = 1303 
Wasted_Row = 0 
Idle = 867261 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 868965 
n_nop = 868558 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000820516
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=867981 n_act=6 n_pre=0 n_ref_event=0 n_req=978 n_rd=312 n_rd_L2_A=0 n_write=666 n_wr_bk=0 bw_util=0.001125
n_activity=25296 dram_eff=0.03866
bk0: 64a 868673i bk1: 64a 868684i bk2: 64a 868690i bk3: 64a 868687i bk4: 28a 861330i bk5: 28a 868692i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993865
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036010
Bank_Level_Parallism_Col = 1.031677
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.850828
GrpLevelPara = 1.031677 

BW Util details:
bwutil = 0.001125 
total_CMD = 868965 
util_bw = 978 
Wasted_Col = 8686 
Wasted_Row = 0 
Idle = 859301 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 8133 
rwq = 0 
CCDLc_limit_alone = 8124 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 868965 
n_nop = 867981 
Read = 312 
Write = 666 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 978 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001125 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.284724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284724
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868540 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004822
n_activity=16815 dram_eff=0.02492
bk0: 64a 868705i bk1: 64a 868706i bk2: 64a 868744i bk3: 64a 868681i bk4: 28a 868650i bk5: 28a 868664i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120239
Bank_Level_Parallism_Col = 1.119411
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.194111
GrpLevelPara = 1.119411 

BW Util details:
bwutil = 0.000482 
total_CMD = 868965 
util_bw = 419 
Wasted_Col = 1419 
Wasted_Row = 0 
Idle = 867127 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 868965 
n_nop = 868540 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000630635
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868544 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004776
n_activity=16377 dram_eff=0.02534
bk0: 64a 868635i bk1: 64a 868689i bk2: 64a 868663i bk3: 64a 868732i bk4: 28a 868793i bk5: 28a 868719i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116516
Bank_Level_Parallism_Col = 1.106636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100964
GrpLevelPara = 1.106636 

BW Util details:
bwutil = 0.000478 
total_CMD = 868965 
util_bw = 415 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 867197 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 868965 
n_nop = 868544 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000736508
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=868965 n_nop=868567 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004511
n_activity=15424 dram_eff=0.02541
bk0: 64a 868739i bk1: 64a 868746i bk2: 64a 868802i bk3: 64a 868756i bk4: 28a 868669i bk5: 28a 868728i bk6: 0a 868965i bk7: 0a 868965i bk8: 0a 868965i bk9: 0a 868965i bk10: 0a 868965i bk11: 0a 868965i bk12: 0a 868965i bk13: 0a 868965i bk14: 0a 868965i bk15: 0a 868965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177823
Bank_Level_Parallism_Col = 1.165424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121356
GrpLevelPara = 1.165424 

BW Util details:
bwutil = 0.000451 
total_CMD = 868965 
util_bw = 392 
Wasted_Col = 1087 
Wasted_Row = 0 
Idle = 867486 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 868965 
n_nop = 868567 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000837778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 187, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 186, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 210, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 196, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 207, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 210, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 186, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 206, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 204, Miss_rate = 0.205, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 199, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 186, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 191, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 193, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 206, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 755, Miss_rate = 0.484, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 199, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 208, Miss_rate = 0.214, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 199, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6945
L2_total_cache_miss_rate = 0.2145
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 148945
Req_Network_injected_packets_per_cycle =       0.2173 
Req_Network_conflicts_per_cycle =       0.0244
Req_Network_conflicts_per_cycle_util =       0.2267
Req_Bank_Level_Parallism =       2.0183
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0101
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0068

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 148945
Reply_Network_injected_packets_per_cycle =        0.2173
Reply_Network_conflicts_per_cycle =        0.0780
Reply_Network_conflicts_per_cycle_util =       0.6650
Reply_Bank_Level_Parallism =       1.8528
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0047
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0057
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 40906 (inst/sec)
gpgpu_simulation_rate = 5319 (cycle/sec)
gpgpu_silicon_slowdown = 225606x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5475
gpu_sim_insn = 49180
gpu_ipc =       8.9826
gpu_tot_sim_cycle = 154420
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       7.7357
gpu_tot_issued_cta = 112
gpu_occupancy = 22.8901% 
gpu_tot_occupancy = 21.5288% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0248
partiton_level_parallism_total  =       0.2105
partiton_level_parallism_util =       5.0370
partiton_level_parallism_util_total  =       2.0234
L2_BW  =       0.9539 GB/Sec
L2_BW_total  =       8.0838 GB/Sec
gpu_total_sim_rate=41191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 130, Reservation_fails = 502
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 127, Reservation_fails = 527
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 361
	L1D_cache_core[7]: Access = 3360, Miss = 845, Miss_rate = 0.251, Pending_hits = 132, Reservation_fails = 396
	L1D_cache_core[8]: Access = 3470, Miss = 864, Miss_rate = 0.249, Pending_hits = 128, Reservation_fails = 494
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 142, Reservation_fails = 539
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 148, Reservation_fails = 435
	L1D_cache_core[11]: Access = 5483, Miss = 1640, Miss_rate = 0.299, Pending_hits = 156, Reservation_fails = 452
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 2, Reservation_fails = 12
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 118, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 96, Reservation_fails = 691
	L1D_cache_core[28]: Access = 5598, Miss = 1848, Miss_rate = 0.330, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5047, Miss = 1674, Miss_rate = 0.332, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5074, Miss = 1682, Miss_rate = 0.331, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4876, Miss = 1655, Miss_rate = 0.339, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5265, Miss = 1786, Miss_rate = 0.339, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30712
	L1D_total_cache_miss_rate = 0.3399
	L1D_total_cache_pending_hits = 1951
	L1D_total_cache_reservation_fails = 8995
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1940
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64660	W0_Idle:657002	W0_Scoreboard:1405470	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41054	WS1:39539	WS2:38709	WS3:38002	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 900 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 332 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6260 	93 	67 	108 	74 	85 	165 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22548 	2959 	7001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27971 	3734 	803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28569 	3002 	671 	247 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	81 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 92.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6988/96 = 72.791664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1996
min_bank_accesses = 0!
chip skew: 668/62 = 10.77
average mf latency per bank:
dram[0]:        950       934       857       853      3542      3509    none      none      none      none      none      none      none      none      none      none  
dram[1]:        921       904       857       808      2749      3320    none      none      none      none      none      none      none      none      none      none  
dram[2]:        937       949       846       819      2691      2880    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       918       831       842      3084      2361    none      none      none      none      none      none      none      none      none      none  
dram[4]:        942       945       836       816      3133      3336    none      none      none      none      none      none      none      none      none      none  
dram[5]:        917       943       852       869      2825      2590    none      none      none      none      none      none      none      none      none      none  
dram[6]:        965       917       873       847      3045      3089    none      none      none      none      none      none      none      none      none      none  
dram[7]:        942       932       798       826      3168      3701    none      none      none      none      none      none      none      none      none      none  
dram[8]:        925       958       839       819      2853      2476    none      none      none      none      none      none      none      none      none      none  
dram[9]:        933       932       826       823      2976      3078    none      none      none      none      none      none      none      none      none      none  
dram[10]:        952       954       833       826      2837      3017    none      none      none      none      none      none      none      none      none      none  
dram[11]:        966       942       811       824      2852      2932    none      none      none      none      none      none      none      none      none      none  
dram[12]:        956       903       799       846       968      2347    none      none      none      none      none      none      none      none      none      none  
dram[13]:        933       934       823       841      2344      2967    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       820       807      2823      2442    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       941       825       839      2683      3599    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        756       763       770       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        757       756       738       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       769       747       756       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        769       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       741       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        769       755       746       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       749       790       790       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       770       756       778       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       756       740       760       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        756       733       790       733       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       777       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        770       753       755       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        761       761       756       784       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       761       747       789       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        749       767       783       771       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       784       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900527 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=312 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0004151
n_activity=15648 dram_eff=0.0239
bk0: 64a 900668i bk1: 64a 900637i bk2: 64a 900654i bk3: 64a 900727i bk4: 28a 900665i bk5: 28a 900478i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113789
Bank_Level_Parallism_Col = 1.103991
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.174817
GrpLevelPara = 1.103991 

BW Util details:
bwutil = 0.000415 
total_CMD = 900907 
util_bw = 374 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 899123 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 900907 
n_nop = 900527 
Read = 312 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000594956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900503 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004418
n_activity=16462 dram_eff=0.02418
bk0: 64a 900603i bk1: 64a 900626i bk2: 64a 900682i bk3: 64a 900702i bk4: 28a 900518i bk5: 28a 900488i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164657
Bank_Level_Parallism_Col = 1.160799
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.227535
GrpLevelPara = 1.160799 

BW Util details:
bwutil = 0.000442 
total_CMD = 900907 
util_bw = 398 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 899000 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 900907 
n_nop = 900503 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000919074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900491 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004551
n_activity=15757 dram_eff=0.02602
bk0: 64a 900663i bk1: 64a 900583i bk2: 64a 900735i bk3: 64a 900678i bk4: 28a 900725i bk5: 28a 900574i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149970
Bank_Level_Parallism_Col = 1.138771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132684
GrpLevelPara = 1.138771 

BW Util details:
bwutil = 0.000455 
total_CMD = 900907 
util_bw = 410 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 899260 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 900907 
n_nop = 900491 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000568316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900482 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004651
n_activity=16195 dram_eff=0.02587
bk0: 64a 900655i bk1: 64a 900607i bk2: 64a 900607i bk3: 64a 900569i bk4: 28a 900515i bk5: 28a 900672i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125315
Bank_Level_Parallism_Col = 1.125126
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.159939
GrpLevelPara = 1.125126 

BW Util details:
bwutil = 0.000465 
total_CMD = 900907 
util_bw = 419 
Wasted_Col = 1568 
Wasted_Row = 0 
Idle = 898920 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 900907 
n_nop = 900482 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00140525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900513 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004307
n_activity=15267 dram_eff=0.02541
bk0: 64a 900675i bk1: 64a 900678i bk2: 64a 900721i bk3: 64a 900691i bk4: 28a 900676i bk5: 28a 900648i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098423
Bank_Level_Parallism_Col = 1.087342
Bank_Level_Parallism_Ready = 1.007732
write_to_read_ratio_blp_rw_average = 0.110443
GrpLevelPara = 1.087342 

BW Util details:
bwutil = 0.000431 
total_CMD = 900907 
util_bw = 388 
Wasted_Col = 1197 
Wasted_Row = 0 
Idle = 899322 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 900907 
n_nop = 900513 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000509487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900485 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0004618
n_activity=16891 dram_eff=0.02463
bk0: 64a 900553i bk1: 64a 900583i bk2: 64a 900725i bk3: 64a 900659i bk4: 28a 900341i bk5: 28a 900626i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164538
Bank_Level_Parallism_Col = 1.157972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296506
GrpLevelPara = 1.150098 

BW Util details:
bwutil = 0.000462 
total_CMD = 900907 
util_bw = 416 
Wasted_Col = 1620 
Wasted_Row = 0 
Idle = 898871 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 900907 
n_nop = 900485 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000936834
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900509 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004351
n_activity=14745 dram_eff=0.02659
bk0: 64a 900601i bk1: 64a 900713i bk2: 64a 900680i bk3: 64a 900689i bk4: 28a 900569i bk5: 28a 900525i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128360
Bank_Level_Parallism_Col = 1.118197
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.168224
GrpLevelPara = 1.118197 

BW Util details:
bwutil = 0.000435 
total_CMD = 900907 
util_bw = 392 
Wasted_Col = 1431 
Wasted_Row = 0 
Idle = 899084 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 900907 
n_nop = 900509 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000866904
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900522 n_act=6 n_pre=0 n_ref_event=0 n_req=379 n_rd=312 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0004207
n_activity=15749 dram_eff=0.02407
bk0: 64a 900644i bk1: 64a 900603i bk2: 64a 900682i bk3: 64a 900704i bk4: 28a 900543i bk5: 28a 900626i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984169
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090762
Bank_Level_Parallism_Col = 1.090466
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.184995
GrpLevelPara = 1.090466 

BW Util details:
bwutil = 0.000421 
total_CMD = 900907 
util_bw = 379 
Wasted_Col = 1472 
Wasted_Row = 0 
Idle = 899056 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 900907 
n_nop = 900522 
Read = 312 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 379 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000613826
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900486 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004606
n_activity=16083 dram_eff=0.0258
bk0: 64a 900689i bk1: 64a 900679i bk2: 64a 900669i bk3: 64a 900652i bk4: 28a 900698i bk5: 28a 900660i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116595
Bank_Level_Parallism_Col = 1.105817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077351
GrpLevelPara = 1.105817 

BW Util details:
bwutil = 0.000461 
total_CMD = 900907 
util_bw = 415 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 899286 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900907 
n_nop = 900486 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000584966
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900510 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.000434
n_activity=15042 dram_eff=0.02599
bk0: 64a 900545i bk1: 64a 900639i bk2: 64a 900713i bk3: 64a 900583i bk4: 28a 900708i bk5: 28a 900712i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207370
Bank_Level_Parallism_Col = 1.192235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058234
GrpLevelPara = 1.192235 

BW Util details:
bwutil = 0.000434 
total_CMD = 900907 
util_bw = 391 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 899306 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900907 
n_nop = 900510 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012221
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900502 n_act=6 n_pre=0 n_ref_event=0 n_req=399 n_rd=312 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0004429
n_activity=16603 dram_eff=0.02403
bk0: 64a 900654i bk1: 64a 900631i bk2: 64a 900610i bk3: 64a 900722i bk4: 28a 900558i bk5: 28a 900668i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141062
Bank_Level_Parallism_Col = 1.131157
Bank_Level_Parallism_Ready = 1.005013
write_to_read_ratio_blp_rw_average = 0.170962
GrpLevelPara = 1.131157 

BW Util details:
bwutil = 0.000443 
total_CMD = 900907 
util_bw = 399 
Wasted_Col = 1352 
Wasted_Row = 0 
Idle = 899156 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 900907 
n_nop = 900502 
Read = 312 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 399 
total_req = 399 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 399 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000735925
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900500 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004451
n_activity=15592 dram_eff=0.02572
bk0: 64a 900582i bk1: 64a 900652i bk2: 64a 900715i bk3: 64a 900723i bk4: 28a 900641i bk5: 28a 900618i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122066
Bank_Level_Parallism_Col = 1.121836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138317
GrpLevelPara = 1.121836 

BW Util details:
bwutil = 0.000445 
total_CMD = 900907 
util_bw = 401 
Wasted_Col = 1303 
Wasted_Row = 0 
Idle = 899203 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 900907 
n_nop = 900500 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000791425
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=899921 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001088
n_activity=25352 dram_eff=0.03866
bk0: 64a 900615i bk1: 64a 900626i bk2: 64a 900632i bk3: 64a 900629i bk4: 28a 893272i bk5: 28a 900634i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036003
Bank_Level_Parallism_Col = 1.031670
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.850859
GrpLevelPara = 1.031670 

BW Util details:
bwutil = 0.001088 
total_CMD = 900907 
util_bw = 980 
Wasted_Col = 8686 
Wasted_Row = 0 
Idle = 891241 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 8133 
rwq = 0 
CCDLc_limit_alone = 8124 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 900907 
n_nop = 899921 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001088 
Either_Row_CoL_Bus_Util = 0.001094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274629
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900482 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004651
n_activity=16815 dram_eff=0.02492
bk0: 64a 900647i bk1: 64a 900648i bk2: 64a 900686i bk3: 64a 900623i bk4: 28a 900592i bk5: 28a 900606i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120239
Bank_Level_Parallism_Col = 1.119411
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.194111
GrpLevelPara = 1.119411 

BW Util details:
bwutil = 0.000465 
total_CMD = 900907 
util_bw = 419 
Wasted_Col = 1419 
Wasted_Row = 0 
Idle = 899069 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 900907 
n_nop = 900482 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000608276
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900486 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004606
n_activity=16377 dram_eff=0.02534
bk0: 64a 900577i bk1: 64a 900631i bk2: 64a 900605i bk3: 64a 900674i bk4: 28a 900735i bk5: 28a 900661i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116516
Bank_Level_Parallism_Col = 1.106636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100964
GrpLevelPara = 1.106636 

BW Util details:
bwutil = 0.000461 
total_CMD = 900907 
util_bw = 415 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 899139 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 900907 
n_nop = 900486 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000710395
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=900907 n_nop=900509 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004351
n_activity=15424 dram_eff=0.02541
bk0: 64a 900681i bk1: 64a 900688i bk2: 64a 900744i bk3: 64a 900698i bk4: 28a 900611i bk5: 28a 900670i bk6: 0a 900907i bk7: 0a 900907i bk8: 0a 900907i bk9: 0a 900907i bk10: 0a 900907i bk11: 0a 900907i bk12: 0a 900907i bk13: 0a 900907i bk14: 0a 900907i bk15: 0a 900907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177823
Bank_Level_Parallism_Col = 1.165424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121356
GrpLevelPara = 1.165424 

BW Util details:
bwutil = 0.000435 
total_CMD = 900907 
util_bw = 392 
Wasted_Col = 1087 
Wasted_Row = 0 
Idle = 899428 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 900907 
n_nop = 900509 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000808075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 187, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 210, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 196, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 207, Miss_rate = 0.204, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 210, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 186, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 206, Miss_rate = 0.198, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 204, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 199, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 186, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 191, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 193, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 206, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 757, Miss_rate = 0.483, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 199, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 199, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 208, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 199, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6947
L2_total_cache_miss_rate = 0.2137
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 154420
Req_Network_injected_packets_per_cycle =       0.2105 
Req_Network_conflicts_per_cycle =       0.0235
Req_Network_conflicts_per_cycle_util =       0.2263
Req_Bank_Level_Parallism =       2.0234
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0097
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0066

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 154420
Reply_Network_injected_packets_per_cycle =        0.2105
Reply_Network_conflicts_per_cycle =        0.0752
Reply_Network_conflicts_per_cycle_util =       0.6640
Reply_Bank_Level_Parallism =       1.8577
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 41191 (inst/sec)
gpgpu_simulation_rate = 5324 (cycle/sec)
gpgpu_silicon_slowdown = 225394x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 6012
gpu_sim_insn = 45122
gpu_ipc =       7.5053
gpu_tot_sim_cycle = 160432
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       7.7271
gpu_tot_issued_cta = 120
gpu_occupancy = 19.3342% 
gpu_tot_occupancy = 21.5110% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0228
partiton_level_parallism_total  =       0.2035
partiton_level_parallism_util =       5.0741
partiton_level_parallism_util_total  =       2.0285
L2_BW  =       0.8750 GB/Sec
L2_BW_total  =       7.8137 GB/Sec
gpu_total_sim_rate=41322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 502
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 127, Reservation_fails = 527
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 361
	L1D_cache_core[7]: Access = 3360, Miss = 845, Miss_rate = 0.251, Pending_hits = 132, Reservation_fails = 396
	L1D_cache_core[8]: Access = 3470, Miss = 864, Miss_rate = 0.249, Pending_hits = 128, Reservation_fails = 494
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 142, Reservation_fails = 539
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 148, Reservation_fails = 435
	L1D_cache_core[11]: Access = 5483, Miss = 1640, Miss_rate = 0.299, Pending_hits = 156, Reservation_fails = 452
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 2, Reservation_fails = 12
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 118, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 96, Reservation_fails = 691
	L1D_cache_core[28]: Access = 5598, Miss = 1848, Miss_rate = 0.330, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5047, Miss = 1674, Miss_rate = 0.332, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5074, Miss = 1682, Miss_rate = 0.331, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4876, Miss = 1655, Miss_rate = 0.339, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5265, Miss = 1786, Miss_rate = 0.339, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30847
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1951
	L1D_total_cache_reservation_fails = 8995
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1940
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65121	W0_Idle:663522	W0_Scoreboard:1415561	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41438	WS1:39963	WS2:39158	WS3:38386	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 900 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 331 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6260 	93 	67 	108 	74 	85 	165 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22685 	2959 	7001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28108 	3734 	803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28706 	3002 	671 	247 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	82 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 92.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6988/96 = 72.791664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1996
min_bank_accesses = 0!
chip skew: 668/62 = 10.77
average mf latency per bank:
dram[0]:        950       934       857       853      3559      3524    none      none      none      none      none      none      none      none      none      none  
dram[1]:        921       904       857       808      2762      3338    none      none      none      none      none      none      none      none      none      none  
dram[2]:        937       949       846       819      2709      2892    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       918       831       842      3098      2371    none      none      none      none      none      none      none      none      none      none  
dram[4]:        942       945       836       816      3147      3351    none      none      none      none      none      none      none      none      none      none  
dram[5]:        917       946       852       869      2837      2605    none      none      none      none      none      none      none      none      none      none  
dram[6]:        965       917       873       847      3059      3103    none      none      none      none      none      none      none      none      none      none  
dram[7]:        942       932       798       826      3182      3717    none      none      none      none      none      none      none      none      none      none  
dram[8]:        925       958       839       819      2866      2487    none      none      none      none      none      none      none      none      none      none  
dram[9]:        933       932       826       823      2990      3092    none      none      none      none      none      none      none      none      none      none  
dram[10]:        955       954       833       826      2850      3031    none      none      none      none      none      none      none      none      none      none  
dram[11]:        966       942       811       824      2865      2945    none      none      none      none      none      none      none      none      none      none  
dram[12]:        956       903       799       846       970      2356    none      none      none      none      none      none      none      none      none      none  
dram[13]:        933       934       823       841      2354      2980    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       824       810      2835      2453    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       941       825       839      2699      3615    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        756       763       770       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        757       756       738       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       769       747       756       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        769       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       741       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        769       755       746       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       749       790       790       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       770       756       778       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       756       740       760       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        756       733       790       733       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       777       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        770       753       755       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        761       761       756       784       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       761       747       789       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        749       767       783       771       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       784       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935602 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=312 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0003996
n_activity=15648 dram_eff=0.0239
bk0: 64a 935743i bk1: 64a 935712i bk2: 64a 935729i bk3: 64a 935802i bk4: 28a 935740i bk5: 28a 935553i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113789
Bank_Level_Parallism_Col = 1.103991
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.174817
GrpLevelPara = 1.103991 

BW Util details:
bwutil = 0.000400 
total_CMD = 935982 
util_bw = 374 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 934198 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 935982 
n_nop = 935602 
Read = 312 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000572661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935578 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004252
n_activity=16462 dram_eff=0.02418
bk0: 64a 935678i bk1: 64a 935701i bk2: 64a 935757i bk3: 64a 935777i bk4: 28a 935593i bk5: 28a 935563i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164657
Bank_Level_Parallism_Col = 1.160799
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.227535
GrpLevelPara = 1.160799 

BW Util details:
bwutil = 0.000425 
total_CMD = 935982 
util_bw = 398 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 934075 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 935982 
n_nop = 935578 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000884632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935566 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.000438
n_activity=15757 dram_eff=0.02602
bk0: 64a 935738i bk1: 64a 935658i bk2: 64a 935810i bk3: 64a 935753i bk4: 28a 935800i bk5: 28a 935649i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149970
Bank_Level_Parallism_Col = 1.138771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132684
GrpLevelPara = 1.138771 

BW Util details:
bwutil = 0.000438 
total_CMD = 935982 
util_bw = 410 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 934335 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 935982 
n_nop = 935566 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000547019
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935557 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004477
n_activity=16195 dram_eff=0.02587
bk0: 64a 935730i bk1: 64a 935682i bk2: 64a 935682i bk3: 64a 935644i bk4: 28a 935590i bk5: 28a 935747i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125315
Bank_Level_Parallism_Col = 1.125126
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.159939
GrpLevelPara = 1.125126 

BW Util details:
bwutil = 0.000448 
total_CMD = 935982 
util_bw = 419 
Wasted_Col = 1568 
Wasted_Row = 0 
Idle = 933995 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 935982 
n_nop = 935557 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935588 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004145
n_activity=15267 dram_eff=0.02541
bk0: 64a 935750i bk1: 64a 935753i bk2: 64a 935796i bk3: 64a 935766i bk4: 28a 935751i bk5: 28a 935723i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098423
Bank_Level_Parallism_Col = 1.087342
Bank_Level_Parallism_Ready = 1.007732
write_to_read_ratio_blp_rw_average = 0.110443
GrpLevelPara = 1.087342 

BW Util details:
bwutil = 0.000415 
total_CMD = 935982 
util_bw = 388 
Wasted_Col = 1197 
Wasted_Row = 0 
Idle = 934397 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 935982 
n_nop = 935588 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000490394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935560 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0004445
n_activity=16891 dram_eff=0.02463
bk0: 64a 935628i bk1: 64a 935658i bk2: 64a 935800i bk3: 64a 935734i bk4: 28a 935416i bk5: 28a 935701i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164538
Bank_Level_Parallism_Col = 1.157972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296506
GrpLevelPara = 1.150098 

BW Util details:
bwutil = 0.000444 
total_CMD = 935982 
util_bw = 416 
Wasted_Col = 1620 
Wasted_Row = 0 
Idle = 933946 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 935982 
n_nop = 935560 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000901727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935584 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004188
n_activity=14745 dram_eff=0.02659
bk0: 64a 935676i bk1: 64a 935788i bk2: 64a 935755i bk3: 64a 935764i bk4: 28a 935644i bk5: 28a 935600i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128360
Bank_Level_Parallism_Col = 1.118197
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.168224
GrpLevelPara = 1.118197 

BW Util details:
bwutil = 0.000419 
total_CMD = 935982 
util_bw = 392 
Wasted_Col = 1431 
Wasted_Row = 0 
Idle = 934159 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 935982 
n_nop = 935584 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000834418
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935597 n_act=6 n_pre=0 n_ref_event=0 n_req=379 n_rd=312 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0004049
n_activity=15749 dram_eff=0.02407
bk0: 64a 935719i bk1: 64a 935678i bk2: 64a 935757i bk3: 64a 935779i bk4: 28a 935618i bk5: 28a 935701i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984169
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090762
Bank_Level_Parallism_Col = 1.090466
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.184995
GrpLevelPara = 1.090466 

BW Util details:
bwutil = 0.000405 
total_CMD = 935982 
util_bw = 379 
Wasted_Col = 1472 
Wasted_Row = 0 
Idle = 934131 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 935982 
n_nop = 935597 
Read = 312 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 379 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000590823
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935561 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004434
n_activity=16083 dram_eff=0.0258
bk0: 64a 935764i bk1: 64a 935754i bk2: 64a 935744i bk3: 64a 935727i bk4: 28a 935773i bk5: 28a 935735i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116595
Bank_Level_Parallism_Col = 1.105817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077351
GrpLevelPara = 1.105817 

BW Util details:
bwutil = 0.000443 
total_CMD = 935982 
util_bw = 415 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 934361 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 935982 
n_nop = 935561 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000563045
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935585 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004177
n_activity=15042 dram_eff=0.02599
bk0: 64a 935620i bk1: 64a 935714i bk2: 64a 935788i bk3: 64a 935658i bk4: 28a 935783i bk5: 28a 935787i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207370
Bank_Level_Parallism_Col = 1.192235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058234
GrpLevelPara = 1.192235 

BW Util details:
bwutil = 0.000418 
total_CMD = 935982 
util_bw = 391 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 934381 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 935982 
n_nop = 935585 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011763
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935577 n_act=6 n_pre=0 n_ref_event=0 n_req=399 n_rd=312 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0004263
n_activity=16603 dram_eff=0.02403
bk0: 64a 935729i bk1: 64a 935706i bk2: 64a 935685i bk3: 64a 935797i bk4: 28a 935633i bk5: 28a 935743i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141062
Bank_Level_Parallism_Col = 1.131157
Bank_Level_Parallism_Ready = 1.005013
write_to_read_ratio_blp_rw_average = 0.170962
GrpLevelPara = 1.131157 

BW Util details:
bwutil = 0.000426 
total_CMD = 935982 
util_bw = 399 
Wasted_Col = 1352 
Wasted_Row = 0 
Idle = 934231 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 935982 
n_nop = 935577 
Read = 312 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 399 
total_req = 399 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 399 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000708347
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935575 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004284
n_activity=15592 dram_eff=0.02572
bk0: 64a 935657i bk1: 64a 935727i bk2: 64a 935790i bk3: 64a 935798i bk4: 28a 935716i bk5: 28a 935693i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122066
Bank_Level_Parallism_Col = 1.121836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138317
GrpLevelPara = 1.121836 

BW Util details:
bwutil = 0.000428 
total_CMD = 935982 
util_bw = 401 
Wasted_Col = 1303 
Wasted_Row = 0 
Idle = 934278 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 935982 
n_nop = 935575 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000761767
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=934996 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001047
n_activity=25352 dram_eff=0.03866
bk0: 64a 935690i bk1: 64a 935701i bk2: 64a 935707i bk3: 64a 935704i bk4: 28a 928347i bk5: 28a 935709i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036003
Bank_Level_Parallism_Col = 1.031670
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.850859
GrpLevelPara = 1.031670 

BW Util details:
bwutil = 0.001047 
total_CMD = 935982 
util_bw = 980 
Wasted_Col = 8686 
Wasted_Row = 0 
Idle = 926316 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 8133 
rwq = 0 
CCDLc_limit_alone = 8124 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 935982 
n_nop = 934996 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.001047 
Either_Row_CoL_Bus_Util = 0.001053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.264337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264337
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935557 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004477
n_activity=16815 dram_eff=0.02492
bk0: 64a 935722i bk1: 64a 935723i bk2: 64a 935761i bk3: 64a 935698i bk4: 28a 935667i bk5: 28a 935681i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120239
Bank_Level_Parallism_Col = 1.119411
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.194111
GrpLevelPara = 1.119411 

BW Util details:
bwutil = 0.000448 
total_CMD = 935982 
util_bw = 419 
Wasted_Col = 1419 
Wasted_Row = 0 
Idle = 934144 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 935982 
n_nop = 935557 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000585481
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935561 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004434
n_activity=16377 dram_eff=0.02534
bk0: 64a 935652i bk1: 64a 935706i bk2: 64a 935680i bk3: 64a 935749i bk4: 28a 935810i bk5: 28a 935736i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116516
Bank_Level_Parallism_Col = 1.106636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100964
GrpLevelPara = 1.106636 

BW Util details:
bwutil = 0.000443 
total_CMD = 935982 
util_bw = 415 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 934214 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 935982 
n_nop = 935561 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000683774
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=935982 n_nop=935584 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004188
n_activity=15424 dram_eff=0.02541
bk0: 64a 935756i bk1: 64a 935763i bk2: 64a 935819i bk3: 64a 935773i bk4: 28a 935686i bk5: 28a 935745i bk6: 0a 935982i bk7: 0a 935982i bk8: 0a 935982i bk9: 0a 935982i bk10: 0a 935982i bk11: 0a 935982i bk12: 0a 935982i bk13: 0a 935982i bk14: 0a 935982i bk15: 0a 935982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177823
Bank_Level_Parallism_Col = 1.165424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121356
GrpLevelPara = 1.165424 

BW Util details:
bwutil = 0.000419 
total_CMD = 935982 
util_bw = 392 
Wasted_Col = 1087 
Wasted_Row = 0 
Idle = 934503 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 935982 
n_nop = 935584 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000777793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 187, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 210, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 196, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 207, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 210, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 206, Miss_rate = 0.198, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 204, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 199, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 186, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 191, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 193, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 206, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 757, Miss_rate = 0.482, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 199, Miss_rate = 0.198, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 199, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 208, Miss_rate = 0.212, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 199, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6947
L2_total_cache_miss_rate = 0.2128
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 160432
Req_Network_injected_packets_per_cycle =       0.2035 
Req_Network_conflicts_per_cycle =       0.0227
Req_Network_conflicts_per_cycle_util =       0.2259
Req_Bank_Level_Parallism =       2.0285
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0094
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0064

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 160432
Reply_Network_injected_packets_per_cycle =        0.2035
Reply_Network_conflicts_per_cycle =        0.0724
Reply_Network_conflicts_per_cycle_util =       0.6630
Reply_Bank_Level_Parallism =       1.8627
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0043
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 41322 (inst/sec)
gpgpu_simulation_rate = 5347 (cycle/sec)
gpgpu_silicon_slowdown = 224424x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4841
gpu_sim_insn = 49152
gpu_ipc =      10.1533
gpu_tot_sim_cycle = 165273
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       7.7981
gpu_tot_issued_cta = 128
gpu_occupancy = 32.7800% 
gpu_tot_occupancy = 21.5633% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0264
partiton_level_parallism_total  =       0.1983
partiton_level_parallism_util =       6.4000
partiton_level_parallism_util_total  =       2.0339
L2_BW  =       1.0153 GB/Sec
L2_BW_total  =       7.6146 GB/Sec
gpu_total_sim_rate=41574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 130, Reservation_fails = 502
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 127, Reservation_fails = 527
	L1D_cache_core[6]: Access = 3415, Miss = 881, Miss_rate = 0.258, Pending_hits = 130, Reservation_fails = 361
	L1D_cache_core[7]: Access = 3376, Miss = 861, Miss_rate = 0.255, Pending_hits = 132, Reservation_fails = 396
	L1D_cache_core[8]: Access = 3486, Miss = 880, Miss_rate = 0.252, Pending_hits = 128, Reservation_fails = 494
	L1D_cache_core[9]: Access = 3525, Miss = 882, Miss_rate = 0.250, Pending_hits = 142, Reservation_fails = 539
	L1D_cache_core[10]: Access = 5164, Miss = 1466, Miss_rate = 0.284, Pending_hits = 148, Reservation_fails = 435
	L1D_cache_core[11]: Access = 5499, Miss = 1656, Miss_rate = 0.301, Pending_hits = 156, Reservation_fails = 452
	L1D_cache_core[12]: Access = 1690, Miss = 739, Miss_rate = 0.437, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1900, Miss = 827, Miss_rate = 0.435, Pending_hits = 19, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 8, Reservation_fails = 29
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 18
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 2, Reservation_fails = 12
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 118, Reservation_fails = 833
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 96, Reservation_fails = 691
	L1D_cache_core[28]: Access = 5598, Miss = 1848, Miss_rate = 0.330, Pending_hits = 107, Reservation_fails = 731
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 672
	L1D_cache_core[30]: Access = 5047, Miss = 1674, Miss_rate = 0.332, Pending_hits = 96, Reservation_fails = 661
	L1D_cache_core[31]: Access = 5074, Miss = 1682, Miss_rate = 0.331, Pending_hits = 81, Reservation_fails = 638
	L1D_cache_core[32]: Access = 4876, Miss = 1655, Miss_rate = 0.339, Pending_hits = 84, Reservation_fails = 445
	L1D_cache_core[33]: Access = 5265, Miss = 1786, Miss_rate = 0.339, Pending_hits = 103, Reservation_fails = 545
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30975
	L1D_total_cache_miss_rate = 0.3418
	L1D_total_cache_pending_hits = 1951
	L1D_total_cache_reservation_fails = 8995
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1940
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1676
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65693	W0_Idle:663954	W0_Scoreboard:1423685	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41854	WS1:40379	WS2:39574	WS3:38802	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 900 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 331 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6260 	93 	67 	108 	74 	85 	165 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22813 	2959 	7001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28236 	3734 	803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28834 	3002 	671 	247 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	82 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5454      5689      6195      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5454      5456      6155      6151      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5449      5450      6154      6167      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5683      5456      6168      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5454      6170      6149      6194      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5456      5453      7671      6164      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5445      6191      6196      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6204      5447      6173      6148      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5461      5450      7711      6159      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5451      5450     11390      6195      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5460      5454      6156      6171      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5454      5450      6160      7705      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5455      6194      6195      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5452      5461      6168      6174      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5688      6168      6201      6175      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6350      6348      7707      6206      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 80.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 73.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 92.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 85.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6988/96 = 72.791664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        52        52         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        45        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        57         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1996
min_bank_accesses = 0!
chip skew: 668/62 = 10.77
average mf latency per bank:
dram[0]:        950       934       857       853      3575      3540    none      none      none      none      none      none      none      none      none      none  
dram[1]:        921       904       857       808      2774      3352    none      none      none      none      none      none      none      none      none      none  
dram[2]:        937       949       846       819      2720      2905    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       918       831       842      3111      2382    none      none      none      none      none      none      none      none      none      none  
dram[4]:        942       945       836       816      3160      3365    none      none      none      none      none      none      none      none      none      none  
dram[5]:        917       946       852       869      2848      2616    none      none      none      none      none      none      none      none      none      none  
dram[6]:        965       917       873       847      3072      3117    none      none      none      none      none      none      none      none      none      none  
dram[7]:        942       932       798       826      3196      3734    none      none      none      none      none      none      none      none      none      none  
dram[8]:        925       958       839       819      2879      2497    none      none      none      none      none      none      none      none      none      none  
dram[9]:        933       932       826       823      3004      3105    none      none      none      none      none      none      none      none      none      none  
dram[10]:        955       954       833       826      2863      3044    none      none      none      none      none      none      none      none      none      none  
dram[11]:        966       942       811       824      2877      2959    none      none      none      none      none      none      none      none      none      none  
dram[12]:        956       903       799       846       971      2366    none      none      none      none      none      none      none      none      none      none  
dram[13]:        933       934       823       841      2365      2994    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       824       810      2848      2464    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       941       825       839      2711      3631    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        756       763       770       747       646       659         0         0         0         0         0         0         0         0         0         0
dram[1]:        757       756       738       750       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        756       769       747       756       648       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        769       753       754       752       646       658         0         0         0         0         0         0         0         0         0         0
dram[4]:        758       741       750       750       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        769       755       746       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[6]:        747       749       790       790       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        760       770       756       778       646       719         0         0         0         0         0         0         0         0         0         0
dram[8]:        760       756       740       760       655       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        756       733       790       733       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        755       755       747       777       658       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        770       753       755       751       646       653         0         0         0         0         0         0         0         0         0         0
dram[12]:        761       761       756       784       900       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        755       761       747       789       646       658         0         0         0         0         0         0         0         0         0         0
dram[14]:        749       767       783       771       646       671         0         0         0         0         0         0         0         0         0         0
dram[15]:        743       753       748       784       686       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963845 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=312 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0003879
n_activity=15648 dram_eff=0.0239
bk0: 64a 963986i bk1: 64a 963955i bk2: 64a 963972i bk3: 64a 964045i bk4: 28a 963983i bk5: 28a 963796i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113789
Bank_Level_Parallism_Col = 1.103991
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.174817
GrpLevelPara = 1.103991 

BW Util details:
bwutil = 0.000388 
total_CMD = 964225 
util_bw = 374 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 962441 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 237 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 40 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 964225 
n_nop = 963845 
Read = 312 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000555887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963821 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004128
n_activity=16462 dram_eff=0.02418
bk0: 64a 963921i bk1: 64a 963944i bk2: 64a 964000i bk3: 64a 964020i bk4: 28a 963836i bk5: 28a 963806i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164657
Bank_Level_Parallism_Col = 1.160799
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.227535
GrpLevelPara = 1.160799 

BW Util details:
bwutil = 0.000413 
total_CMD = 964225 
util_bw = 398 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 962318 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 354 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 354 

Commands details: 
total_CMD = 964225 
n_nop = 963821 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000858721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963809 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004252
n_activity=15757 dram_eff=0.02602
bk0: 64a 963981i bk1: 64a 963901i bk2: 64a 964053i bk3: 64a 963996i bk4: 28a 964043i bk5: 28a 963892i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149970
Bank_Level_Parallism_Col = 1.138771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132684
GrpLevelPara = 1.138771 

BW Util details:
bwutil = 0.000425 
total_CMD = 964225 
util_bw = 410 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 962578 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 964225 
n_nop = 963809 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000530996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963800 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004345
n_activity=16195 dram_eff=0.02587
bk0: 64a 963973i bk1: 64a 963925i bk2: 64a 963925i bk3: 64a 963887i bk4: 28a 963833i bk5: 28a 963990i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125315
Bank_Level_Parallism_Col = 1.125126
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.159939
GrpLevelPara = 1.125126 

BW Util details:
bwutil = 0.000435 
total_CMD = 964225 
util_bw = 419 
Wasted_Col = 1568 
Wasted_Row = 0 
Idle = 962238 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 233 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 26 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 964225 
n_nop = 963800 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00131297
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963831 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004024
n_activity=15267 dram_eff=0.02541
bk0: 64a 963993i bk1: 64a 963996i bk2: 64a 964039i bk3: 64a 964009i bk4: 28a 963994i bk5: 28a 963966i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098423
Bank_Level_Parallism_Col = 1.087342
Bank_Level_Parallism_Ready = 1.007732
write_to_read_ratio_blp_rw_average = 0.110443
GrpLevelPara = 1.087342 

BW Util details:
bwutil = 0.000402 
total_CMD = 964225 
util_bw = 388 
Wasted_Col = 1197 
Wasted_Row = 0 
Idle = 962640 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 43 
RTWc_limit = 63 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 43 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 964225 
n_nop = 963831 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00047603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963803 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0004314
n_activity=16891 dram_eff=0.02463
bk0: 64a 963871i bk1: 64a 963901i bk2: 64a 964043i bk3: 64a 963977i bk4: 28a 963659i bk5: 28a 963944i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164538
Bank_Level_Parallism_Col = 1.157972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296506
GrpLevelPara = 1.150098 

BW Util details:
bwutil = 0.000431 
total_CMD = 964225 
util_bw = 416 
Wasted_Col = 1620 
Wasted_Row = 0 
Idle = 962189 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 473 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 964225 
n_nop = 963803 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000875314
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963827 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004065
n_activity=14745 dram_eff=0.02659
bk0: 64a 963919i bk1: 64a 964031i bk2: 64a 963998i bk3: 64a 964007i bk4: 28a 963887i bk5: 28a 963843i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128360
Bank_Level_Parallism_Col = 1.118197
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.168224
GrpLevelPara = 1.118197 

BW Util details:
bwutil = 0.000407 
total_CMD = 964225 
util_bw = 392 
Wasted_Col = 1431 
Wasted_Row = 0 
Idle = 962402 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 213 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 23 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 964225 
n_nop = 963827 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000809977
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963840 n_act=6 n_pre=0 n_ref_event=0 n_req=379 n_rd=312 n_rd_L2_A=0 n_write=67 n_wr_bk=0 bw_util=0.0003931
n_activity=15749 dram_eff=0.02407
bk0: 64a 963962i bk1: 64a 963921i bk2: 64a 964000i bk3: 64a 964022i bk4: 28a 963861i bk5: 28a 963944i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984169
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090762
Bank_Level_Parallism_Col = 1.090466
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.184995
GrpLevelPara = 1.090466 

BW Util details:
bwutil = 0.000393 
total_CMD = 964225 
util_bw = 379 
Wasted_Col = 1472 
Wasted_Row = 0 
Idle = 962374 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 260 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 23 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 964225 
n_nop = 963840 
Read = 312 
Write = 67 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 379 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000573518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963804 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004304
n_activity=16083 dram_eff=0.0258
bk0: 64a 964007i bk1: 64a 963997i bk2: 64a 963987i bk3: 64a 963970i bk4: 28a 964016i bk5: 28a 963978i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116595
Bank_Level_Parallism_Col = 1.105817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077351
GrpLevelPara = 1.105817 

BW Util details:
bwutil = 0.000430 
total_CMD = 964225 
util_bw = 415 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 962604 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 964225 
n_nop = 963804 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000546553
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963828 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004055
n_activity=15042 dram_eff=0.02599
bk0: 64a 963863i bk1: 64a 963957i bk2: 64a 964031i bk3: 64a 963901i bk4: 28a 964026i bk5: 28a 964030i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207370
Bank_Level_Parallism_Col = 1.192235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058234
GrpLevelPara = 1.192235 

BW Util details:
bwutil = 0.000406 
total_CMD = 964225 
util_bw = 391 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 962624 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 964225 
n_nop = 963828 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114185
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963820 n_act=6 n_pre=0 n_ref_event=0 n_req=399 n_rd=312 n_rd_L2_A=0 n_write=87 n_wr_bk=0 bw_util=0.0004138
n_activity=16603 dram_eff=0.02403
bk0: 64a 963972i bk1: 64a 963949i bk2: 64a 963928i bk3: 64a 964040i bk4: 28a 963876i bk5: 28a 963986i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141062
Bank_Level_Parallism_Col = 1.131157
Bank_Level_Parallism_Ready = 1.005013
write_to_read_ratio_blp_rw_average = 0.170962
GrpLevelPara = 1.131157 

BW Util details:
bwutil = 0.000414 
total_CMD = 964225 
util_bw = 399 
Wasted_Col = 1352 
Wasted_Row = 0 
Idle = 962474 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 188 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 57 
RTWc_limit_alone = 188 

Commands details: 
total_CMD = 964225 
n_nop = 963820 
Read = 312 
Write = 87 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 399 
total_req = 399 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 399 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000687599
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963818 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004159
n_activity=15592 dram_eff=0.02572
bk0: 64a 963900i bk1: 64a 963970i bk2: 64a 964033i bk3: 64a 964041i bk4: 28a 963959i bk5: 28a 963936i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122066
Bank_Level_Parallism_Col = 1.121836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138317
GrpLevelPara = 1.121836 

BW Util details:
bwutil = 0.000416 
total_CMD = 964225 
util_bw = 401 
Wasted_Col = 1303 
Wasted_Row = 0 
Idle = 962521 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 137 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 37 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 964225 
n_nop = 963818 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000739454
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963239 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001016
n_activity=25352 dram_eff=0.03866
bk0: 64a 963933i bk1: 64a 963944i bk2: 64a 963950i bk3: 64a 963947i bk4: 28a 956590i bk5: 28a 963952i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036003
Bank_Level_Parallism_Col = 1.031670
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.850859
GrpLevelPara = 1.031670 

BW Util details:
bwutil = 0.001016 
total_CMD = 964225 
util_bw = 980 
Wasted_Col = 8686 
Wasted_Row = 0 
Idle = 954559 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 58 
RTWc_limit = 181 
CCDLc_limit = 8133 
rwq = 0 
CCDLc_limit_alone = 8124 
WTRc_limit_alone = 49 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 964225 
n_nop = 963239 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.256595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256595
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963800 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004345
n_activity=16815 dram_eff=0.02492
bk0: 64a 963965i bk1: 64a 963966i bk2: 64a 964004i bk3: 64a 963941i bk4: 28a 963910i bk5: 28a 963924i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120239
Bank_Level_Parallism_Col = 1.119411
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.194111
GrpLevelPara = 1.119411 

BW Util details:
bwutil = 0.000435 
total_CMD = 964225 
util_bw = 419 
Wasted_Col = 1419 
Wasted_Row = 0 
Idle = 962387 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 237 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 21 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 964225 
n_nop = 963800 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000568332
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963804 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004304
n_activity=16377 dram_eff=0.02534
bk0: 64a 963895i bk1: 64a 963949i bk2: 64a 963923i bk3: 64a 963992i bk4: 28a 964053i bk5: 28a 963979i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116516
Bank_Level_Parallism_Col = 1.106636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100964
GrpLevelPara = 1.106636 

BW Util details:
bwutil = 0.000430 
total_CMD = 964225 
util_bw = 415 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 962457 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 51 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 964225 
n_nop = 963804 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000663746
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=964225 n_nop=963827 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004065
n_activity=15424 dram_eff=0.02541
bk0: 64a 963999i bk1: 64a 964006i bk2: 64a 964062i bk3: 64a 964016i bk4: 28a 963929i bk5: 28a 963988i bk6: 0a 964225i bk7: 0a 964225i bk8: 0a 964225i bk9: 0a 964225i bk10: 0a 964225i bk11: 0a 964225i bk12: 0a 964225i bk13: 0a 964225i bk14: 0a 964225i bk15: 0a 964225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177823
Bank_Level_Parallism_Col = 1.165424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121356
GrpLevelPara = 1.165424 

BW Util details:
bwutil = 0.000407 
total_CMD = 964225 
util_bw = 392 
Wasted_Col = 1087 
Wasted_Row = 0 
Idle = 962746 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 964225 
n_nop = 963827 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000755011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 187, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 186, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 210, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 196, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 207, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 210, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 206, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 204, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 199, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 186, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 191, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 193, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 206, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 757, Miss_rate = 0.481, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 199, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 199, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 208, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 199, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 191, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6947
L2_total_cache_miss_rate = 0.2120
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 165273
Req_Network_injected_packets_per_cycle =       0.1983 
Req_Network_conflicts_per_cycle =       0.0220
Req_Network_conflicts_per_cycle_util =       0.2257
Req_Bank_Level_Parallism =       2.0339
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0091
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0062

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 165273
Reply_Network_injected_packets_per_cycle =        0.1983
Reply_Network_conflicts_per_cycle =        0.0703
Reply_Network_conflicts_per_cycle_util =       0.6622
Reply_Bank_Level_Parallism =       1.8678
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0052
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 41574 (inst/sec)
gpgpu_simulation_rate = 5331 (cycle/sec)
gpgpu_silicon_slowdown = 225098x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
