{
	"author": "David L. Dill",
	"booktitle": "Proceedings of the 35th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/Dill98",
	"doi": "10.1145/277044.277138",
	"ee": "http://doi.acm.org/10.1145/277044.277138",
	"pages": "328-329",
	"publisher": "ACM Press",
	"stemmed": [
		"what",
		"s",
		"between",
		"simul",
		"and",
		"formal",
		"verif",
		"extend",
		"abstract"
	],
	"tag": [
		"simulation",
		"verification",
		"what"
	],
	"title": "Whatâ€™s Between Simulation and Formal Verification? (Extended Abstract)",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1998
}