{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540431064485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540431064485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 09:31:04 2018 " "Processing started: Thu Oct 25 09:31:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540431064485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540431064485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_vga -c eth_sdram_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_vga -c eth_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540431064485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1540431064826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "../rtl/pll_clk.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/vga/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/vga/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../rtl/vga/vga_driver.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/vga/vga_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/eth/udp.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/udp.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/ip_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_send " "Found entity 1: ip_send" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/ip_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/ip_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_receive " "Found entity 1: ip_receive" {  } { { "../rtl/eth/ip_receive.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_receive.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth/crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "../rtl/eth/crc32_d4.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/crc32_d4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_sdram_vga " "Found entity 1: eth_sdram_vga" {  } { { "../rtl/eth_sdram_vga.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/udp_32_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/pioneer/1_verilog/38_eth_sdram_vga/rtl/udp_32_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_32_to_16bit " "Found entity 1: udp_32_to_16bit" {  } { { "../rtl/udp_32_to_16bit.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/udp_32_to_16bit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431064920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431064920 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eth_sdram_vga.v(131) " "Verilog HDL Instantiation warning at eth_sdram_vga.v(131): instance has no name" {  } { { "../rtl/eth_sdram_vga.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1540431064928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth_sdram_vga " "Elaborating entity \"eth_sdram_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540431065167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/eth_sdram_vga.v" "u_pll_clk" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "../rtl/pll_clk.v" "altpll_component" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "../rtl/pll_clk.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2083 " "Parameter \"clk2_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065288 ""}  } { { "../rtl/pll_clk.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540431065288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431065582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431065582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:u_udp " "Elaborating entity \"udp\" for hierarchy \"udp:u_udp\"" {  } { { "../rtl/eth_sdram_vga.v" "u_udp" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_receive udp:u_udp\|ip_receive:u_ip_receive " "Elaborating entity \"ip_receive\" for hierarchy \"udp:u_udp\|ip_receive:u_ip_receive\"" {  } { { "../rtl/eth/udp.v" "u_ip_receive" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/udp.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_type ip_receive.v(62) " "Verilog HDL or VHDL warning at ip_receive.v(62): object \"eth_type\" assigned a value but never read" {  } { { "../rtl/eth/ip_receive.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_receive.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540431065612 "|eth_sdram_vga|udp:u_udp|ip_receive:u_ip_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_send udp:u_udp\|ip_send:u_ip_send " "Elaborating entity \"ip_send\" for hierarchy \"udp:u_udp\|ip_send:u_ip_send\"" {  } { { "../rtl/eth/udp.v" "u_ip_send" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/udp.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065671 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065672 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065673 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065674 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065675 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065676 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065677 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065678 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065679 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065680 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065681 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065682 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065683 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065684 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065685 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540431065685 "|eth_sdram_vga|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 udp:u_udp\|crc32_d4:u_crc32_d4 " "Elaborating entity \"crc32_d4\" for hierarchy \"udp:u_udp\|crc32_d4:u_crc32_d4\"" {  } { { "../rtl/eth/udp.v" "u_crc32_d4" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/udp.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_32_to_16bit udp_32_to_16bit:comb_5 " "Elaborating entity \"udp_32_to_16bit\" for hierarchy \"udp_32_to_16bit:comb_5\"" {  } { { "../rtl/eth_sdram_vga.v" "comb_5" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/eth_sdram_vga.v" "u_sdram_top" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_fifo_ctrl.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540431065888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065889 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540431065889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431065949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431065949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431065962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431065962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431065963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_fifo_ctrl.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066442 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540431066442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540431066550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540431066550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:u_vga_driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:u_vga_driver\"" {  } { { "../rtl/eth_sdram_vga.v" "u_vga_driver" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540431066620 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "db/dcfifo_aol1.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_aol1.tdf" 62 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_aol1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 60 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1540431068026 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1540431068026 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "eth_tx_en GND " "Pin \"eth_tx_en\" is stuck at GND" {  } { { "../rtl/eth_sdram_vga.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540431068520 "|eth_sdram_vga|eth_tx_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_rst_n VCC " "Pin \"eth_rst_n\" is stuck at VCC" {  } { { "../rtl/eth_sdram_vga.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540431068520 "|eth_sdram_vga|eth_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/eth_sdram_vga.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540431068520 "|eth_sdram_vga|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/eth_sdram_vga.v" "" { Text "E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540431068520 "|eth_sdram_vga|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540431068520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1540431068709 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540431069729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540431070043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540431070043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1059 " "Implemented 1059 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540431070207 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540431070207 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1540431070207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "959 " "Implemented 959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540431070207 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540431070207 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1540431070207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540431070207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540431070256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 09:31:10 2018 " "Processing ended: Thu Oct 25 09:31:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540431070256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540431070256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540431070256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540431070256 ""}
