INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_ram
INFO: [VRFC 10-311] analyzing module inst_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_ram' [C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v:41]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol rj_eq_rd, assumed default net type wire [C:/Users/Legion/Desktop/loongarch/mycpu_env/myCPU/mycpu_top.v:242]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/myCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
