✔ [2/99] Built LeanRV64D.Sail.IntRange (1.5s)
✔ [3/99] Built LeanRV64D.Sail.BitVec (2.7s)
✔ [4/99] Built LeanRV64D.Sail.Sail (3.3s)
✔ [5/99] Built LeanRV64D.Defs (25s)
✔ [6/99] Built LeanRV64D.FakeReal (507ms)
✔ [7/99] Built LeanRV64D.Specialization (604ms)
✔ [8/99] Built LeanRV64D.RiscvExtras (625ms)
✔ [9/99] Built LeanRV64D.Flow (514ms)
✔ [10/99] Built LeanRV64D.RiscvXlen (507ms)
✔ [11/99] Built LeanRV64D.RiscvErrors (556ms)
✔ [12/99] Built LeanRV64D.Mapping (642ms)
✔ [13/99] Built LeanRV64D.RiscvTypesExt (550ms)
✔ [14/99] Built LeanRV64D.Arith (783ms)
✔ [15/99] Built LeanRV64D.RiscvFlen (623ms)
✔ [16/99] Built LeanRV64D.DecBits (2.4s)
✔ [17/99] Built LeanRV64D.RiscvVlen (752ms)
✔ [18/99] Built LeanRV64D.Common (847ms)
✔ [19/99] Built LeanRV64D.PreludeMemAddrtype (850ms)
✔ [20/99] Built LeanRV64D.RiscvVmemTypes (631ms)
✔ [21/99] Built LeanRV64D.PreludeMemMetadata (680ms)
✔ [22/99] Built LeanRV64D.ReadWriteV1 (839ms)
✔ [23/99] Built LeanRV64D.RiscvExtRegs (536ms)
✔ [24/99] Built LeanRV64D.RiscvInstRetire (532ms)
✔ [25/99] Built LeanRV64D.RiscvZihintntlTypes (936ms)
✔ [26/99] Built LeanRV64D.RiscvVextTypes (1.5s)
✔ [27/99] Built LeanRV64D.RiscvInstsMext (1.0s)
✔ [28/99] Built LeanRV64D.HexBits (8.6s)
✔ [29/99] Built LeanRV64D.HexBitsSigned (9.4s)
✔ [30/99] Built LeanRV64D.RiscvInstsVextMask (1.1s)
✔ [31/99] Built LeanRV64D.RiscvInstsVextFpVm (1.2s)
✔ [32/99] Built LeanRV64D.RiscvInstsVextRed (1.5s)
✔ [33/99] Built LeanRV64D.RiscvInstsVextVm (3.9s)
✔ [34/99] Built LeanRV64D.RiscvInstsVextFp (6.5s)
✔ [35/99] Built LeanRV64D.RiscvInstsZvkned (1.4s)
✔ [36/99] Built LeanRV64D.RiscvInstsZvknhab (716ms)
✔ [37/99] Built LeanRV64D.RiscvStepCommon (551ms)
✔ [38/99] Built LeanRV64D.RiscvInstsZawrs (703ms)
✔ [39/99] Built LeanRV64D.RiscvStepExt (585ms)
✔ [40/99] Built LeanRV64D.RiscvInstsZalrsc (532ms)
✔ [41/99] Built LeanRV64D.Vector (661ms)
✔ [42/99] Built LeanRV64D.RiscvVmemPtw (592ms)
✔ [43/99] Built LeanRV64D.Prelude (916ms)
✔ [44/99] Built LeanRV64D.RiscvInstsVextArith (10s)
✔ [45/99] Built LeanRV64D.Arithmetic (1.2s)
✔ [46/99] Built LeanRV64D.RiscvZkrControl (854ms)
✔ [47/99] Built LeanRV64D.PreludeMem (1.4s)
✔ [48/99] Built LeanRV64D.RiscvFregType (2.8s)
✔ [49/99] Built LeanRV64D.RiscvRegType (652ms)
✔ [50/99] Built LeanRV64D.RiscvTypesKext (6.9s)
✔ [51/99] Built LeanRV64D.RiscvSoftfloatInterface (4.9s)
✔ [52/99] Built LeanRV64D.RvfiDii (4.1s)
✔ [53/99] Built LeanRV64D.RiscvExtensions (10s)
✔ [54/99] Built LeanRV64D.RiscvTypes (37s)
✔ [55/99] Built LeanRV64D.RiscvVmemTlb (850ms)
✔ [56/99] Built LeanRV64D.RiscvCallbacks (40s)
✔ [57/99] Built LeanRV64D.RiscvRegs (2.3s)
✔ [58/99] Built LeanRV64D.RiscvPcAccess (579ms)
✔ [59/99] Built LeanRV64D.RiscvAddrChecks (547ms)
✔ [60/99] Built LeanRV64D.RiscvSysRegs (14s)
✔ [61/99] Built LeanRV64D.RiscvPmpRegs (2.1s)
✔ [62/99] Built LeanRV64D.RiscvSysExceptions (1.1s)
✔ [63/99] Built LeanRV64D.RiscvInstsBase (3.2s)
✔ [64/99] Built LeanRV64D.RiscvInstsZicboz (695ms)
✔ [65/99] Built LeanRV64D.RiscvInstsZaamo (1.5s)
✔ [66/99] Built LeanRV64D.RiscvSmcntrpmf (1.2s)
✔ [67/99] Built LeanRV64D.RiscvVextRegs (5.4s)
✔ [68/99] Built LeanRV64D.RiscvFdextRegs (5.6s)
✔ [69/99] Built LeanRV64D.RiscvPmpControl (1.4s)
✔ [70/99] Built LeanRV64D.RiscvVmemPte (1.2s)
✔ [71/99] Built LeanRV64D.RiscvInstsVextVset (1.2s)
✔ [72/99] Built LeanRV64D.RiscvZvkUtils (1.0s)
✔ [73/99] Built LeanRV64D.RiscvVextControl (2.1s)
✔ [74/99] Built LeanRV64D.RiscvInstsFext (2.3s)
✔ [75/99] Built LeanRV64D.RiscvInstsDext (2.7s)
✔ [76/99] Built LeanRV64D.RiscvInstsZfh (2.0s)
✔ [77/99] Built LeanRV64D.RiscvSysControl (5.8s)
✔ [78/99] Built LeanRV64D.RiscvInstsZfa (938ms)
✔ [79/99] Built LeanRV64D.RiscvInstsVextUtils (5.0s)
✔ [80/99] Built LeanRV64D.RiscvPlatform (2.6s)
✔ [81/99] Built LeanRV64D.RiscvValidateConfig (824ms)
✔ [82/99] Built LeanRV64D.RiscvMem (1.6s)
✔ [83/99] Built LeanRV64D.RiscvInstsVextFpUtils (4.4s)
✔ [84/99] Built LeanRV64D.RiscvVmem (2.1s)
✔ [85/99] Built LeanRV64D.RiscvInstsVextFpRed (1.4s)
✔ [86/99] Built LeanRV64D.RiscvFetchRvfi (1.3s)
✔ [87/99] Built LeanRV64D.RiscvInstsZicbom (1.0s)
✔ [88/99] Built LeanRV64D.RiscvVmemUtils (2.4s)
✔ [89/99] Built LeanRV64D.RiscvFetch (1.0s)
✔ [90/99] Built LeanRV64D.RiscvInstsVextMem (4.7s)
✔ [91/99] Built LeanRV64D.RiscvInstsZicsr (7.7s)
✔ [92/99] Built LeanRV64D.RiscvZihpm (376ms)
✔ [93/99] Built LeanRV64D.RiscvInstsEnd (197s)
✔ [94/99] Built LeanRV64D.RiscvDecodeExt (358ms)
✔ [95/99] Built LeanRV64D.RiscvStep (1.5s)
✔ [96/99] Built LeanRV64D.RiscvModel (422ms)
✔ [97/99] Built LeanRV64D.Main (402ms)
✔ [98/99] Built LeanRV64D (5.7s)
Build completed successfully (99 jobs).
