Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/maitreyi/Digital_Oscilloscope/ --output-directory=E:/maitreyi/Digital_Oscilloscope/Scope/ --report-file=bsf:E:/maitreyi/Digital_Oscilloscope/Scope.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/maitreyi/Digital_Oscilloscope/Scope.qsys
Progress: Loading Digital_Oscilloscope/Scope.qsys
Progress: Reading input file
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding reset_controller_0 [altera_reset_controller 13.1]
Progress: Parameterizing module reset_controller_0
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/maitreyi/Digital_Oscilloscope/ --output-directory=E:/maitreyi/Digital_Oscilloscope/Scope/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/maitreyi/Digital_Oscilloscope/Scope.html --report-file=sopcinfo:E:/maitreyi/Digital_Oscilloscope/Scope.sopcinfo --report-file=cmp:E:/maitreyi/Digital_Oscilloscope/Scope.cmp --report-file=qip:E:/maitreyi/Digital_Oscilloscope/Scope/synthesis/Scope.qip --report-file=svd --report-file=regmap:E:/maitreyi/Digital_Oscilloscope/Scope/synthesis/Scope.regmap --report-file=debuginfo:E:/maitreyi/Digital_Oscilloscope/Scope/synthesis/Scope.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/maitreyi/Digital_Oscilloscope/Scope.qsys --language=VHDL
Progress: Loading Digital_Oscilloscope/Scope.qsys
Progress: Reading input file
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding reset_controller_0 [altera_reset_controller 13.1]
Progress: Parameterizing module reset_controller_0
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Scope: Generating Scope "Scope" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 5 modules, 18 connections
Info: merlin_translator_transform: After transform: 10 modules, 43 connections
Info: merlin_domain_transform: After transform: 19 modules, 113 connections
Info: merlin_router_transform: After transform: 24 modules, 138 connections
Info: merlin_traffic_limiter_transform: After transform: 26 modules, 150 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 182 connections
Info: limiter_update_transform: After transform: 35 modules, 184 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 219 connections
Info: merlin_hierarchy_transform: After transform: 6 modules, 25 connections
Info: merlin_mm_transform: After transform: 6 modules, 25 connections
Info: merlin_interrupt_mapper_transform: After transform: 7 modules, 30 connections
Info: reset_adaptation_transform: After transform: 10 modules, 29 connections
Info: nios2_qsys_0: Starting RTL generation for module 'Scope_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Scope_nios2_qsys_0 --dir=D:/temp/alt7332_7692648700705490217.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=D:/temp/alt7332_7692648700705490217.dir/0001_nios2_qsys_0_gen//Scope_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.06.15 11:45:20 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.06.15 11:45:20 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.06.15 11:45:21 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.06.15 11:45:21 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)     Testbench
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.06.15 11:45:23 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.06.15 11:45:24 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.06.15 11:45:24 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.06.15 11:45:24 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.06.15 11:45:24 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.06.15 11:45:26 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.06.15 11:45:29 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.06.15 11:45:30 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Scope_nios2_qsys_0'
Info: nios2_qsys_0: "Scope" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: reset_controller_0: "Scope" instantiated altera_reset_controller "reset_controller_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Scope_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Scope_onchip_memory2_0 --dir=D:/temp/alt7332_7692648700705490217.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=D:/temp/alt7332_7692648700705490217.dir/0003_onchip_memory2_0_gen//Scope_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Scope_onchip_memory2_0'
Info: onchip_memory2_0: "Scope" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Scope_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Scope_jtag_uart_0 --dir=D:/temp/alt7332_7692648700705490217.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=D:/temp/alt7332_7692648700705490217.dir/0004_jtag_uart_0_gen//Scope_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Scope_jtag_uart_0'
Info: jtag_uart_0: "Scope" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pipeline_bridge_swap_transform: After transform: 32 modules, 108 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 108 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 108 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 108 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 108 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 108 connections
Info: mm_interconnect_0: "Scope" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "Scope" instantiated altera_irq_mapper "irq_mapper"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/maitreyi/Digital_Oscilloscope/Scope/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/maitreyi/Digital_Oscilloscope/Scope/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Scope: Done "Scope" with 19 modules, 43 files, 1289316 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
