Model {
  Name			  "KERS_Gesamtmodell"
  Version		  7.7
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.98"
    NumModelReferences	    0
    NumTestPointedSignals   43
    TestPointedSignal {
      SignalName	      "AgrPosnRtrElec"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Elektrische Maschine"
      PortIndex		      3
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "TqFie"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Elektrische Maschine"
      PortIndex		      4
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "PwrLossSyrmElec"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Elektrische Maschine"
      PortIndex		      7
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "EgyRot"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "SpdRtrMec"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AgrPosnRtrMec"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      4
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "PwrLossSyrmMec"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      5
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "PwrLossBrngFric"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      6
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "PwrLossFanDrag"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      7
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "PwrFieMec"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      8
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "PwrMecRot"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
      PortIndex		      9
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "IDcCnvr1"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/SKAII2_simple_1"
      PortIndex		      4
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "IDcCnvr2"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/SKAII2_simple_2"
      PortIndex		      4
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "UDc"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/UDc Konstant  oder aus dem Zwischenkreismodell"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "IDcCnvr1Meas"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Sensoren // Peripherie/Stromsensor ZwK 1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "IDcCnvr2Meas"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Sensoren // Peripherie/Stromsensor ZwK 2"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr1Dq_d"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Demux"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr1Dq_q"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Demux"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr2Dq_d"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Demux3"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr2Dq_q"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Demux3"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr1Uvw_u"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr1Uvw_v"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr1Uvw_w"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain2"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr2Uvw_u"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain3"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr2Uvw_v"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain4"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr2Uvw_w"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain5"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr1Uvw_u"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation Sys1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr1Uvw_v"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation Sys1"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr1Uvw_w"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation Sys1"
      PortIndex		      3
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr2Uvw_u"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation Sys2"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr2Uvw_v"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation Sys2"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "ISyrmCnvr2Uvw_w"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation Sys2"
      PortIndex		      3
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr1Dq_d"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Park-Transformation Sys1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr1Dq_q"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Park-Transformation Sys1"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr2Dq_d"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Park-Transformation Sys2"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "USyrmCnvr2Dq_q"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Park-Transformation Sys2"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "IDcCnvr"
      FullBlockPath	      "KERS_Gesamtmodell/Regelstrecke KERS/Zwischenkreis/Sum of Elements1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AgDeltaCurRtrDqSp"
      FullBlockPath	      "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/AgDeltaCurRtrDqSp"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AmpCurRtrDqSp"
      FullBlockPath	      "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/AmpCurRtrDqSp"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AgDeltaCtrl"
      FullBlockPath	      "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Gain1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AgDeltaCurRtrDifSp"
      FullBlockPath	      "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Regler_Winkel"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AmpCtrl"
      FullBlockPath	      "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Saturation1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "AgDeltaCurRtr"
      FullBlockPath	      "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/mod 2*pi1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
  }
  SavedCharacterEncoding  "windows-1252"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "KERS_Gesamtmodell"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "MinMaxAndOverflow"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Nov 07 10:13:50 2012"
  Creator		  "johannes.krettek"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "johannes.krettek"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jan 23 15:46:11 2013"
  RTWModifiedTimeStamp	  280838187
  ModelVersionFormat	  "1.%<AutoIncrement:98>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "user"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "KERS_Gesamtmodell"
    Array {
      Type		      "Simulink.SimulationData.SignalLoggingInfo"
      Dimension		      31
      Object {
	$ObjectID		3
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  4
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Mechanisches System"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:38"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[2.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  5
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"SpdRtrMec"
      }
      Object {
	$ObjectID		6
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  7
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Elektrische Maschine"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:5"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[5.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  8
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"TqFie"
      }
      Object {
	$ObjectID		9
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  10
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/UDcMeas"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:235"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  11
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtrSp"
      }
      Object {
	$ObjectID		12
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  13
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:195"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  14
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"USyrmSys1Uvw_u"
      }
      Object {
	$ObjectID		15
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  16
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:102"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  17
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"ISyrmCnvrSys1Uvw_u"
      }
      Object {
	$ObjectID		18
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  19
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Inv. Clarke-Transformation"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:102"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[2.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  20
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"ISyrmCnvrSys1Uvw_v"
      }
      Object {
	$ObjectID		21
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  22
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Gain1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:196"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  23
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"USyrmSys1Uvw_v"
      }
      Object {
	$ObjectID		24
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  25
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Demux"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:98"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[2.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  26
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"ISyrmCnvrSys1Dq_q"
      }
      Object {
	$ObjectID		27
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  28
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Park-Transformation"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:110"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  29
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"USyrmSys1Dq_d"
      }
      Object {
	$ObjectID		30
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  31
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Park-Transformation"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:110"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[2.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  32
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"USyrmSys1Dq_q"
      }
      Object {
	$ObjectID		33
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  34
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Transformation Uvw2Dq/Demux"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:98"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  35
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"ISyrmCnvrSys1Dq_d"
      }
      Object {
	$ObjectID		36
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  37
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/IDcCnvrSys1Meas"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:274"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  38
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AmpCurRtrDqSp"
      }
      Object {
	$ObjectID		39
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  40
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/Gain1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:302"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  41
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCtrl"
      }
      Object {
	$ObjectID		42
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  43
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/mod 2*pi1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:335"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  44
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtr"
      }
      Object {
	$ObjectID		45
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  46
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/Regler_Winkel"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:315"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[2.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  47
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtrDifSp"
      }
      Object {
	$ObjectID		48
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  49
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/Saturation1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:327"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  50
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AmpCtrl"
      }
      Object {
	$ObjectID		51
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  52
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/Butterworth-Filter"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:297"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  53
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtrFilt"
      }
      Object {
	$ObjectID		54
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  55
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/AmpCurRtrDqSp"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:294"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  56
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AmpCurRtrDqSp"
      }
      Object {
	$ObjectID		57
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  58
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Stromregler/AgDeltaCurRtrDqSp"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:293"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  59
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtrDqSp"
      }
      Object {
	$ObjectID		60
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  61
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/UDc Konstant  oder aus dem Zwischenkreismodell"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:369"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  62
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"UDc"
      }
      Object {
	$ObjectID		63
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  64
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/SKAII2_simple_1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:67"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[4.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  65
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"IDcCnvrSys1"
      }
      Object {
	$ObjectID		66
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  67
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/SKAII2_simple_2"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:68"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[4.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  68
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"IDcCnvrSys2"
      }
      Object {
	$ObjectID		69
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  70
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/ILoadDc"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:367"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  71
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"ILoadDc"
      }
      Object {
	$ObjectID		72
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  73
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Zwischenkreis/Sum of Elements1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:372"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  74
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"IDcCnvr"
      }
      Object {
	$ObjectID		75
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  76
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Sensoren // Peripherie/Stromsensor ZwK 1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:394"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  77
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"IDcCnvrSys1Meas"
      }
      Object {
	$ObjectID		78
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  79
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regelstrecke KERS/Sensoren // Peripherie/Stromsensor ZwK 2"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:395"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  80
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"IDcCnvrSys2Meas"
      }
      Object {
	$ObjectID		81
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  82
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Gain1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:573"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  83
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCtrl"
      }
      Object {
	$ObjectID		84
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  85
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Saturation1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:598"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  86
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AmpCtrl"
      }
      Object {
	$ObjectID		87
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  88
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/mod 2*pi1"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:602"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  89
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [1.0]
	  decimation_		  [10.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtr"
      }
      Object {
	$ObjectID		90
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  91
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Butterworth-Filter"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:569"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[1.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  92
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtrFilt"
      }
      Object {
	$ObjectID		93
	Object {
	  $PropName		  "blockPath_"
	  $ObjectID		  94
	  $ClassName		  "Simulink.BlockPath"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell/Regler/Microcontroller/Stromregler/Regler_Winkel"
	    PropName		    "path"
	  }
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "KERS_Gesamtmodell:586"
	    PropName		    "ssid"
	  }
	}
	outputPortIndex_	[2.0]
	Object {
	  $PropName		  "loggingInfo_"
	  $ObjectID		  95
	  $ClassName		  "Simulink.SimulationData.LoggingInfo"
	  dataLogging_		  [1.0]
	  nameMode_		  [0.0]
	  decimateData_		  [0.0]
	  decimation_		  [2.0]
	  limitDataPoints_	  [0.0]
	  maxPoints_		  [5000.0]
	}
	signalName_		"AgDeltaCurRtrDifSp"
      }
      PropName		      "signals_"
    }
    overrideMode_	    [2.0]
    logAsSpecifiedByModelsSSIDs_ []
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      96
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  97
	  Version		  "1.11.0"
	  StartTime		  "0.0"
	  StopTime		  "50.0"
	  AbsTol		  "auto"
	  FixedStep		  "TiSample"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode3"
	  SolverName		  "ode3"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  98
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  on
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "workingLog"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  99
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  100
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "warning"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "warning"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  101
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  102
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  103
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  104
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      105
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      106
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  107
	  Version		  "1.11.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Diagnostics/Connectivity"
      ConfigPrmDlgPosition     [ 960, 132, 1840, 765 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    96
  }
  WSDataSource		  "MAT-File"
  WSSourceFileName	  "ModelWorkspaceGesamtmodell.mat"
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionMode    "State and output"
      SampleTime	      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      IgnoreLimit	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      DiscreteZeroPole
      Zeros		      "[1]"
      Poles		      "[0 1]"
      Gain		      "[1]"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Lookup_n-D
      NumberOfTableDimensions "2"
      BreakpointsForDimension1 "[10,22,31]"
      BreakpointsForDimension2 "[10,22,31]"
      BreakpointsForDimension3 "[1:3]"
      BreakpointsForDimension4 "[1:3]"
      BreakpointsForDimension5 "[1:3]"
      BreakpointsForDimension6 "[1:3]"
      BreakpointsForDimension7 "[1:3]"
      BreakpointsForDimension8 "[1:3]"
      BreakpointsForDimension9 "[1:3]"
      BreakpointsForDimension10	"[1:3]"
      BreakpointsForDimension11	"[1:3]"
      BreakpointsForDimension12	"[1:3]"
      BreakpointsForDimension13	"[1:3]"
      BreakpointsForDimension14	"[1:3]"
      BreakpointsForDimension15	"[1:3]"
      BreakpointsForDimension16	"[1:3]"
      BreakpointsForDimension17	"[1:3]"
      BreakpointsForDimension18	"[1:3]"
      BreakpointsForDimension19	"[1:3]"
      BreakpointsForDimension20	"[1:3]"
      BreakpointsForDimension21	"[1:3]"
      BreakpointsForDimension22	"[1:3]"
      BreakpointsForDimension23	"[1:3]"
      BreakpointsForDimension24	"[1:3]"
      BreakpointsForDimension25	"[1:3]"
      BreakpointsForDimension26	"[1:3]"
      BreakpointsForDimension27	"[1:3]"
      BreakpointsForDimension28	"[1:3]"
      BreakpointsForDimension29	"[1:3]"
      BreakpointsForDimension30	"[1:3]"
      BreakpointsForDimension1Min "[]"
      BreakpointsForDimension2Min "[]"
      BreakpointsForDimension3Min "[]"
      BreakpointsForDimension4Min "[]"
      BreakpointsForDimension5Min "[]"
      BreakpointsForDimension6Min "[]"
      BreakpointsForDimension7Min "[]"
      BreakpointsForDimension8Min "[]"
      BreakpointsForDimension9Min "[]"
      BreakpointsForDimension10Min "[]"
      BreakpointsForDimension11Min "[]"
      BreakpointsForDimension12Min "[]"
      BreakpointsForDimension13Min "[]"
      BreakpointsForDimension14Min "[]"
      BreakpointsForDimension15Min "[]"
      BreakpointsForDimension16Min "[]"
      BreakpointsForDimension17Min "[]"
      BreakpointsForDimension18Min "[]"
      BreakpointsForDimension19Min "[]"
      BreakpointsForDimension20Min "[]"
      BreakpointsForDimension21Min "[]"
      BreakpointsForDimension22Min "[]"
      BreakpointsForDimension23Min "[]"
      BreakpointsForDimension24Min "[]"
      BreakpointsForDimension25Min "[]"
      BreakpointsForDimension26Min "[]"
      BreakpointsForDimension27Min "[]"
      BreakpointsForDimension28Min "[]"
      BreakpointsForDimension29Min "[]"
      BreakpointsForDimension30Min "[]"
      BreakpointsForDimension1Max "[]"
      BreakpointsForDimension2Max "[]"
      BreakpointsForDimension3Max "[]"
      BreakpointsForDimension4Max "[]"
      BreakpointsForDimension5Max "[]"
      BreakpointsForDimension6Max "[]"
      BreakpointsForDimension7Max "[]"
      BreakpointsForDimension8Max "[]"
      BreakpointsForDimension9Max "[]"
      BreakpointsForDimension10Max "[]"
      BreakpointsForDimension11Max "[]"
      BreakpointsForDimension12Max "[]"
      BreakpointsForDimension13Max "[]"
      BreakpointsForDimension14Max "[]"
      BreakpointsForDimension15Max "[]"
      BreakpointsForDimension16Max "[]"
      BreakpointsForDimension17Max "[]"
      BreakpointsForDimension18Max "[]"
      BreakpointsForDimension19Max "[]"
      BreakpointsForDimension20Max "[]"
      BreakpointsForDimension21Max "[]"
      BreakpointsForDimension22Max "[]"
      BreakpointsForDimension23Max "[]"
      BreakpointsForDimension24Max "[]"
      BreakpointsForDimension25Max "[]"
      BreakpointsForDimension26Max "[]"
      BreakpointsForDimension27Max "[]"
      BreakpointsForDimension28Max "[]"
      BreakpointsForDimension29Max "[]"
      BreakpointsForDimension30Max "[]"
      BreakpointsForDimension1DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension2DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension3DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension4DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension5DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension6DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension7DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension8DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension9DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension10DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension11DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension12DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension13DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension14DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension15DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension16DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension17DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension18DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension19DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension20DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension21DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension22DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension23DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension24DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension25DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension26DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension27DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension28DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension29DataTypeStr "Inherit: Same as corresponding input"
      BreakpointsForDimension30DataTypeStr "Inherit: Same as corresponding input"
      IndexSearchMethod	      "Binary search"
      BeginIndexSearchUsingPreviousIndexResult off
      UseOneInputPortForAllInputData off
      Table		      "[4 5 6;16 19 20;10 18 23]"
      TableMin		      "[]"
      TableMax		      "[]"
      TableDataTypeStr	      "Inherit: Same as output"
      IntermediateResultsDataTypeStr "Inherit: Same as output"
      InterpMethod	      "Linear"
      ExtrapMethod	      "Linear"
      DiagnosticForOutOfRangeInput "None"
      RemoveProtectionInput   off
      UseLastTableValue	      off
      SampleTime	      "-1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      FractionDataTypeStr     "Inherit: Inherit via internal rule"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Signum
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sqrt
      Operator		      "sqrt"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Exact"
      Iterations	      "3"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      PropagateVarSize	      "During execution"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
      PortDimensions	      "-1"
      TriggerSignalSampleTime "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "KERS_Gesamtmodell"
    Location		    [13, 83, 998, 691]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "639"
    Block {
      BlockType		      Constant
      Name		      "ILoadDc"
      SID		      "190"
      Position		      [765, 395, 795, 425]
      BackgroundColor	      "yellow"
      Value		      "2"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Regelstrecke KERS"
      SID		      "1"
      Ports		      [3, 6]
      Position		      [855, 159, 1105, 461]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Regelstrecke KERS"
	Location		[2, 82, 1582, 854]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "UGateIgbtSys1_Vec"
	  SID			  "3"
	  Position		  [125, 198, 155, 212]
	  BackgroundColor	  "yellow"
	  IconDisplay		  "Port number"
	  Interpolate		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "UGateIgbtSys2_Vec"
	  SID			  "4"
	  Position		  [135, 463, 165, 477]
	  BackgroundColor	  "yellow"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  Interpolate		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ILoadDc"
	  SID			  "367"
	  Position		  [310, 713, 340, 727]
	  BackgroundColor	  "yellow"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  Interpolate		  off
	  Port {
	    PortNumber		    1
	    Name		    "ILoadDc"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Elektrische Maschine"
	  SID			  "5"
	  Ports			  [4, 7]
	  Position		  [1035, 71, 1260, 459]
	  ForegroundColor	  "darkGreen"
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    3
	    Name		    "AgrPosnRtrElec"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "TqFie"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "PwrLossSyrmFe"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "PwrLossSyrmR"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "PwrLossSyrmElec"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Elektrische Maschine"
	    Location		    [118, 82, 1647, 857]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "USyrmSys1Dq_Vect"
	      SID		      "6"
	      Position		      [335, 298, 365, 312]
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "USyrmSys2Dq_Vect"
	      SID		      "7"
	      Position		      [330, 523, 360, 537]
	      BackgroundColor	      "yellow"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AgrPosnRtrMec"
	      SID		      "8"
	      Position		      [75, 168, 105, 182]
	      BackgroundColor	      "yellow"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SpdRtrMec"
	      SID		      "9"
	      Position		      [75, 123, 105, 137]
	      BackgroundColor	      "yellow"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "CoeffTqEff"
	      SID		      "10"
	      Position		      [915, 475, 945, 505]
	      BackgroundColor	      "orange"
	      OutMin		      "0"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      SID		      "11"
	      Ports		      [1, 2]
	      Position		      [925, 311, 930, 349]
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "12"
	      Ports		      [1, 2]
	      Position		      [925, 361, 930, 399]
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Drehmomentsberechnung"
	      SID		      "13"
	      Ports		      [6, 1]
	      Position		      [1185, 319, 1365, 511]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Module Stator-Komponenten/Drehmomentsberechnung"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Ground
	      Name		      "Ground"
	      SID		      "627"
	      Position		      [675, 430, 695, 450]
	    }
	    Block {
	      BlockType		      Ground
	      Name		      "Ground1"
	      SID		      "628"
	      Position		      [675, 465, 695, 485]
	    }
	    Block {
	      BlockType		      Ground
	      Name		      "Ground2"
	      SID		      "629"
	      Position		      [675, 635, 695, 655]
	    }
	    Block {
	      BlockType		      Ground
	      Name		      "Ground3"
	      SID		      "630"
	      Position		      [675, 670, 695, 690]
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "LSyrmCoilDq_d"
	      SID		      "14"
	      Position		      [80, 235, 110, 265]
	      BackgroundColor	      "orange"
	      Value		      "LSyrmCoilDq_d"
	      OutMin		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "LSyrmCoilDq_q"
	      SID		      "15"
	      Position		      [80, 300, 110, 330]
	      BackgroundColor	      "orange"
	      Value		      "LSyrmCoilDq_q"
	      OutMin		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "NrOfPolePairs"
	      SID		      "16"
	      Position		      [75, 65, 105, 95]
	      BackgroundColor	      "orange"
	      Value		      "NrOfPolePairs"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "17"
	      Ports		      [2, 1]
	      Position		      [190, 107, 220, 138]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product4"
	      SID		      "18"
	      Ports		      [2, 1]
	      Position		      [470, 152, 500, 183]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "RRepSyrmFeLoss"
	      SID		      "19"
	      Position		      [80, 455, 110, 485]
	      BackgroundColor	      "orange"
	      Value		      "RRepSyrmFeLoss"
	      OutMin		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "RSyrmCoilDq"
	      SID		      "20"
	      Position		      [80, 395, 110, 425]
	      BackgroundColor	      "orange"
	      Value		      "RSyrmCoilDq"
	      OutMin		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Spannungsgleichungen_Stator_einfach_Sys1"
	      SID		      "22"
	      Ports		      [5, 2]
	      Position		      [450, 284, 660, 466]
	      ForegroundColor	      "darkGreen"
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Module Stator-Komponenten/Spannungsgleichungen_Stator_einfach"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Spannungsgleichungen_Stator_einfach_Sys2"
	      SID		      "23"
	      Ports		      [5, 2]
	      Position		      [450, 509, 660, 691]
	      ForegroundColor	      "darkGreen"
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Module Stator-Komponenten/Spannungsgleichungen_Stator_einfach"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "24"
	      Ports		      [2, 1]
	      Position		      [885, 560, 905, 580]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "25"
	      Ports		      [2, 1]
	      Position		      [885, 615, 905, 635]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum2"
	      SID		      "26"
	      Ports		      [2, 1]
	      Position		      [885, 675, 905, 695]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum3"
	      SID		      "27"
	      Ports		      [2, 1]
	      Position		      [1125, 360, 1145, 380]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum4"
	      SID		      "28"
	      Ports		      [2, 1]
	      Position		      [1125, 330, 1145, 350]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "626"
	      Position		      [420, 670, 440, 690]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "631"
	      Position		      [420, 460, 440, 480]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mod 2*pi"
	      SID		      "29"
	      Ports		      [1, 1]
	      Position		      [570, 148, 645, 192]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/mod 2*pi"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      tau		      "2*pi"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ISyrmCnvrSys1Dq_Vect"
	      SID		      "30"
	      Position		      [775, 278, 805, 292]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ISyrmCnvrSys2Dq_Vect"
	      SID		      "31"
	      Position		      [760, 548, 790, 562]
	      BackgroundColor	      "green"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AgrPosnRtrElec"
	      SID		      "33"
	      Position		      [765, 163, 795, 177]
	      BackgroundColor	      "green"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "TqFie"
	      SID		      "34"
	      Position		      [1415, 408, 1445, 422]
	      BackgroundColor	      "green"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrLossSyrmFe"
	      SID		      "35"
	      Position		      [950, 618, 980, 632]
	      BackgroundColor	      "green"
	      NamePlacement	      "alternate"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrLossSyrmR"
	      SID		      "36"
	      Position		      [950, 678, 980, 692]
	      BackgroundColor	      "green"
	      NamePlacement	      "alternate"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrLossSyrmElec"
	      SID		      "37"
	      Position		      [950, 563, 980, 577]
	      BackgroundColor	      "green"
	      NamePlacement	      "alternate"
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Drehmomentsberechnung"
	      SrcPort		      1
	      DstBlock		      "TqFie"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LSyrmCoilDq_d"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		Labels			[1, 0]
		Points			[785, 0; 0, 150]
		DstBlock		"Drehmomentsberechnung"
		DstPort			3
	      }
	      Branch {
		Points			[0, 115]
		Branch {
		  Points		  [0, 190; 245, 0]
		  DstBlock		  "Spannungsgleichungen_Stator_einfach_Sys2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -25]
		  DstBlock		  "Spannungsgleichungen_Stator_einfach_Sys1"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "LSyrmCoilDq_q"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, -45; 780, 0; 0, 160]
		DstBlock		"Drehmomentsberechnung"
		DstPort			4
	      }
	      Branch {
		Points			[0, 0; 0, 65]
		Branch {
		  Points		  [255, 0]
		  DstBlock		  "Spannungsgleichungen_Stator_einfach_Sys1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 205; 255, 0]
		  DstBlock		  "Spannungsgleichungen_Stator_einfach_Sys2"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "NrOfPolePairs"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[260, 0]
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "Product4"
		  DstPort		  1
		}
		Branch {
		  Points		  [455, 0; 0, 380]
		  DstBlock		  "Drehmomentsberechnung"
		  DstPort		  5
		}
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Product1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Product4"
	      SrcPort		      1
	      DstBlock		      "mod 2*pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      Points		      [45, 0; 0, 320]
	      Branch {
		Points			[0, 225]
		DstBlock		"Spannungsgleichungen_Stator_einfach_Sys2"
		DstPort			5
	      }
	      Branch {
		Labels			[1, 0]
		DstBlock		"Spannungsgleichungen_Stator_einfach_Sys1"
		DstPort			5
	      }
	    }
	    Line {
	      Labels		      [1, 0]
	      SrcBlock		      "Spannungsgleichungen_Stator_einfach_Sys1"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"ISyrmCnvrSys1Dq_Vect"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Demux"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RSyrmCoilDq"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		DstBlock		"Spannungsgleichungen_Stator_einfach_Sys1"
		DstPort			4
	      }
	      Branch {
		Points			[0, 235; 265, 0]
		DstBlock		"Spannungsgleichungen_Stator_einfach_Sys2"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "AgrPosnRtrMec"
	      SrcPort		      1
	      DstBlock		      "Product4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RRepSyrmFeLoss"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 210]
		DstBlock		"Terminator"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Terminator1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "CoeffTqEff"
	      SrcPort		      1
	      DstBlock		      "Drehmomentsberechnung"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "mod 2*pi"
	      SrcPort		      1
	      DstBlock		      "AgrPosnRtrElec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Spannungsgleichungen_Stator_einfach_Sys2"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"ISyrmCnvrSys2Dq_Vect"
		DstPort			1
	      }
	      Branch {
		Points			[0, -175]
		DstBlock		"Demux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "USyrmSys2Dq_Vect"
	      SrcPort		      1
	      DstBlock		      "Spannungsgleichungen_Stator_einfach_Sys2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "PwrLossSyrmElec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "PwrLossSyrmFe"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum2"
	      SrcPort		      1
	      DstBlock		      "PwrLossSyrmR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Spannungsgleichungen_Stator_einfach_Sys2"
	      SrcPort		      2
	      Points		      [0, -20; 190, 0; 0, -50]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Ground"
	      SrcPort		      1
	      Points		      [140, 0; 0, 180]
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Ground2"
	      SrcPort		      1
	      Points		      [165, 0; 0, -15]
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Ground1"
	      SrcPort		      1
	      Points		      [130, 0; 0, 205]
	      DstBlock		      "Sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Ground3"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [145, 0; 0, 15]
	      DstBlock		      "Sum4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [160, 0; 0, -25]
	      DstBlock		      "Sum4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [130, 0; 0, 25]
	      DstBlock		      "Sum3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [175, 0]
	      DstBlock		      "Sum3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum4"
	      SrcPort		      1
	      DstBlock		      "Drehmomentsberechnung"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum3"
	      SrcPort		      1
	      DstBlock		      "Drehmomentsberechnung"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Spannungsgleichungen_Stator_einfach_Sys1"
	      SrcPort		      2
	      Points		      [190, 0; 0, 140; 15, 0]
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "USyrmSys1Dq_Vect"
	      SrcPort		      1
	      DstBlock		      "Spannungsgleichungen_Stator_einfach_Sys1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SpdRtrMec"
	      SrcPort		      1
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Fr beide 3-Phasensysteme wird ber Spannugnsgleichungen in \nDQ-koordinaten der dynamische Zusamm"
	      "enhang zwischen U und I \nhergestellt. Aus den resultierenden I beider Systeme wird das\ngemeinsame Drehmoment "
	      "als Ausgansgre ermittelt. \nParaemter sind die Elektrischen Gren der SyRM."
	      Position		      [984, 146]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Mechanisches System"
	  SID			  "38"
	  Ports			  [1, 9]
	  Position		  [1420, 14, 1585, 516]
	  ForegroundColor	  "lightBlue"
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "EgyRot"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "SpdRtrMec"
	    PropagatedSignals	    "omega"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "AgrAccRtrMec"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "AgrPosnRtrMec"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "PwrLossSyrmMec"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "PwrLossBrngFric"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "PwrLossFanDrag"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "PwrFieMec"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "PwrMecRot"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Mechanisches System"
	    Location		    [2, 82, 1565, 857]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "TqFie"
	      SID		      "39"
	      Position		      [90, 258, 120, 272]
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide1"
	      SID		      "40"
	      Ports		      [2, 1]
	      Position		      [270, 242, 300, 273]
	      Inputs		      "/*"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "41"
	      Position		      [1240, 87, 1290, 123]
	      Gain		      "0.5"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      "42"
	      Ports		      [1, 1]
	      Position		      [865, 245, 895, 275]
	      BackgroundColor	      "magenta"
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator1"
	      SID		      "43"
	      Ports		      [2, 1]
	      Position		      [545, 252, 575, 283]
	      BackgroundColor	      "magenta"
	      InitialConditionSource  "external"
	      Port {
		PortNumber		1
		Name			"omega"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "JRtr"
	      SID		      "44"
	      Position		      [215, 74, 255, 106]
	      BackgroundColor	      "orange"
	      Value		      "JRtr"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Lagerreibung Rotor"
	      SID		      "45"
	      Ports		      [1, 1]
	      Position		      [500, 484, 600, 526]
	      BlockMirror	      on
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Module Rotor-Komponenten/Lagerreibung Rotor"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Luftreibung Rotor"
	      SID		      "46"
	      Ports		      [1, 1]
	      Position		      [500, 369, 600, 411]
	      BlockMirror	      on
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Module Rotor-Komponenten/Luftreibung Rotor"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction1"
	      SID		      "47"
	      Ports		      [1, 1]
	      Position		      [1085, 125, 1115, 155]
	      BlockRotation	      270
	      Operator		      "magnitude^2"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "49"
	      Ports		      [2, 1]
	      Position		      [1185, 87, 1215, 118]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product2"
	      SID		      "50"
	      Ports		      [2, 1]
	      Position		      [255, 642, 285, 673]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product3"
	      SID		      "51"
	      Ports		      [2, 1]
	      Position		      [520, 677, 550, 708]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product5"
	      SID		      "52"
	      Ports		      [2, 1]
	      Position		      [255, 567, 285, 598]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product6"
	      SID		      "53"
	      Ports		      [3, 1]
	      Position		      [840, 164, 870, 196]
	      Inputs		      "3"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "SpdRtrMecIniVal"
	      SID		      "48"
	      Position		      [250, 300, 290, 330]
	      BackgroundColor	      "orange"
	      Value		      "SpdRtrMecIniVal"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "54"
	      Ports		      [2, 1]
	      Position		      [190, 255, 210, 275]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      SID		      "55"
	      Ports		      [2, 1]
	      Position		      [790, 727, 820, 758]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "56"
	      Ports		      [2, 1]
	      Position		      [205, 375, 225, 395]
	      BlockRotation	      270
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "EgyRot"
	      SID		      "57"
	      Position		      [1380, 103, 1410, 117]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SpdRtrMec"
	      SID		      "58"
	      Position		      [1380, 348, 1410, 362]
	      BackgroundColor	      "green"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AgrAccRtrMec"
	      SID		      "59"
	      Position		      [450, 203, 480, 217]
	      BackgroundColor	      "green"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AgrPosnRtrMec"
	      SID		      "60"
	      Position		      [970, 253, 1000, 267]
	      BackgroundColor	      "green"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrLossSyrmMec"
	      SID		      "61"
	      Position		      [1360, 738, 1390, 752]
	      BackgroundColor	      "green"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrLossBrngFric"
	      SID		      "62"
	      Position		      [345, 653, 375, 667]
	      BackgroundColor	      "green"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrLossFanDrag"
	      SID		      "63"
	      Position		      [460, 578, 490, 592]
	      BackgroundColor	      "green"
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrFieMec"
	      SID		      "64"
	      Position		      [1360, 683, 1390, 697]
	      BackgroundColor	      "green"
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PwrMecRot"
	      SID		      "65"
	      Position		      [970, 173, 1000, 187]
	      BackgroundColor	      "green"
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "TqFie"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Sum"
		DstPort			1
	      }
	      Branch {
		Points			[0, 435]
		DstBlock		"Product3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      Points		      [0, -80]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      DstBlock		      "AgrPosnRtrMec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Luftreibung Rotor"
	      SrcPort		      1
	      Points		      [-115, 0]
	      Branch {
		Points			[-130, 0; 0, -5]
		DstBlock		"Sum1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 60; -140, 0]
		DstBlock		"Product5"
		DstPort			1
	      }
	    }
	    Line {
	      Labels		      [1, 0]
	      SrcBlock		      "Lagerreibung Rotor"
	      SrcPort		      1
	      Points		      [-280, 0]
	      Branch {
		DstBlock		"Sum1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 160]
		DstBlock		"Product2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "JRtr"
	      SrcPort		      1
	      Points		      [200, 0]
	      Branch {
		Points			[-95, 0; 0, 125; -110, 0]
		DstBlock		"Divide1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [710, 0]
		  DstBlock		  "Product1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "Product6"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"PwrLossBrngFric"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Sum of\nElements"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Product5"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"PwrLossFanDrag"
		DstPort			1
	      }
	      Branch {
		Points			[105, 0; 0, 150]
		DstBlock		"Sum of\nElements"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Product3"
	      SrcPort		      1
	      Points		      [790, 0]
	      DstBlock		      "PwrFieMec"
	      DstPort		      1
	    }
	    Line {
	      Name		      "omega"
	      Labels		      [0, 0]
	      SrcBlock		      "Integrator1"
	      SrcPort		      1
	      Points		      [0, -10; 30, 0]
	      Branch {
		Points			[215, 0; 0, 5]
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, 65]
		  Branch {
		    Points		    [0, 25]
		    Branch {
		    Points		    [0, 15]
		    Branch {
		    Points		    [0, 135]
		    Branch {
		    Points		    [0, 120; -350, 0]
		    Branch {
		    Points		    [-240, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Product5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Product2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Product3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Lagerreibung Rotor"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Luftreibung Rotor"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "SpdRtrMec"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [275, 0]
		    DstBlock		    "Math\nFunction1"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [0, -5]
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Product6"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Divide1"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"AgrAccRtrMec"
		DstPort			1
	      }
	      Branch {
		Points			[100, 0]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "Product6"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Integrator1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Divide1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SpdRtrMecIniVal"
	      SrcPort		      1
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "Integrator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      Points		      [30, 0; 0, 5]
	      DstBlock		      "EgyRot"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product6"
	      SrcPort		      1
	      DstBlock		      "PwrMecRot"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      DstBlock		      "PwrLossSyrmMec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction1"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Differentialgleichung zur Beschreibung der Momentenbilanz fr den mechanischen Rotor.\nDie Summe a"
	      "us Verlustmomenten durch Lager- und Luftreibung sowie dem elektrisch erzeugten\nMoment bilden das beschleunigen"
	      "de Moment, aus dem sich in Abhngigkeit des Trgheitsmoments \ndie Beschleunigung sowie integriert die Geschwin"
	      "digkeit und die Position des Rotors ergeben."
	      Position		      [929, 481]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SKAII2_simple_1"
	  SID			  "67"
	  Ports			  [3, 5]
	  Position		  [200, 30, 375, 240]
	  ForegroundColor	  "orange"
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.114"
	  SourceBlock		  "KERS_SystemModel_lib/Leistungselektronik/SKAII2_simple"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  Port {
	    PortNumber		    4
	    Name		    "IDcCnvr1"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SKAII2_simple_2"
	  SID			  "68"
	  Ports			  [3, 5]
	  Position		  [200, 295, 375, 505]
	  ForegroundColor	  "orange"
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.114"
	  SourceBlock		  "KERS_SystemModel_lib/Leistungselektronik/SKAII2_simple"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  Port {
	    PortNumber		    4
	    Name		    "IDcCnvr2"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Sensoren / Peripherie"
	  SID			  "389"
	  Ports			  [6, 6]
	  Position		  [1890, 30, 2105, 560]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Sensoren / Peripherie"
	    Location		    [13, 83, 998, 708]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AgrPosnRtrMec"
	      SID		      "407"
	      Position		      [55, 83, 85, 97]
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SpdRtrMec"
	      SID		      "460"
	      Position		      [65, 218, 95, 232]
	      BackgroundColor	      "yellow"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ISyrmCnvr1_Vect"
	      SID		      "406"
	      Position		      [160, 323, 190, 337]
	      BackgroundColor	      "yellow"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "IDcCnvr1"
	      SID		      "405"
	      Position		      [125, 403, 155, 417]
	      BackgroundColor	      "yellow"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "IDcCnvrS2"
	      SID		      "408"
	      Position		      [125, 473, 155, 487]
	      BackgroundColor	      "yellow"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "UDc"
	      SID		      "409"
	      Position		      [110, 598, 140, 612]
	      BackgroundColor	      "yellow"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "462"
	      Position		      [310, 315, 340, 345]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Position Sensor Model"
	      SID		      "392"
	      Ports		      [1, 1]
	      Position		      [170, 52, 315, 128]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Peripheral Modules/Position Sensor Model"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      PosnSens1Offset	      "0.1"
	      PosnSens2Offset	      "pi"
	      PosnSensWidth	      "0.2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sensor Zwischenkreisspannung"
	      SID		      "400"
	      Ports		      [1, 1]
	      Position		      [235, 580, 365, 630]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Peripheral Modules/Sensor"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Stromsensor ZwK 1"
	      SID		      "394"
	      Ports		      [1, 1]
	      Position		      [245, 385, 375, 435]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      LinkData {
		BlockName		"Transport\nDelay"
		DialogParameters {
		  DelayTime		  "TiSample"
		}
	      }
	      SourceBlock	      "KERS_SystemModel_lib/Peripheral Modules/Sensor"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      Port {
		PortNumber		1
		Name			"IDcCnvr1Meas"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Stromsensor ZwK 2"
	      SID		      "395"
	      Ports		      [1, 1]
	      Position		      [245, 455, 375, 505]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      LinkData {
		BlockName		"Transport\nDelay"
		DialogParameters {
		  DelayTime		  "TiSample"
		}
	      }
	      SourceBlock	      "KERS_SystemModel_lib/Peripheral Modules/Sensor"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      Port {
		PortNumber		1
		Name			"IDcCnvr2Meas"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      SID		      "393"
	      Position		      [370, 70, 390, 90]
	      BackgroundColor	      "green"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AgrPosnRtrMecMeas"
	      SID		      "399"
	      Position		      [520, 158, 550, 172]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SpdRtrMecMeas"
	      SID		      "459"
	      Position		      [520, 218, 550, 232]
	      BackgroundColor	      "green"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ISyrmCnvrMeas_Vect"
	      SID		      "396"
	      Position		      [535, 323, 565, 337]
	      BackgroundColor	      "green"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "IDcCnvrSys1Meas"
	      SID		      "397"
	      Position		      [535, 398, 565, 412]
	      BackgroundColor	      "green"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "IDcCnvrSys2Meas"
	      SID		      "398"
	      Position		      [535, 473, 565, 487]
	      BackgroundColor	      "green"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "UDcMeas"
	      SID		      "404"
	      Position		      [525, 598, 555, 612]
	      BackgroundColor	      "green"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "IDcCnvr1Meas"
	      Labels		      [0, 0]
	      SrcBlock		      "Stromsensor ZwK 1"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "IDcCnvrSys1Meas"
	      DstPort		      1
	    }
	    Line {
	      Name		      "IDcCnvr2Meas"
	      Labels		      [0, 0]
	      SrcBlock		      "Stromsensor ZwK 2"
	      SrcPort		      1
	      DstBlock		      "IDcCnvrSys2Meas"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sensor Zwischenkreisspannung"
	      SrcPort		      1
	      DstBlock		      "UDcMeas"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ISyrmCnvr1_Vect"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AgrPosnRtrMec"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Position Sensor Model"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"AgrPosnRtrMecMeas"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "UDc"
	      SrcPort		      1
	      DstBlock		      "Sensor Zwischenkreisspannung"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "IDcCnvr1"
	      SrcPort		      1
	      DstBlock		      "Stromsensor ZwK 1"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "IDcCnvrS2"
	      SrcPort		      1
	      DstBlock		      "Stromsensor ZwK 2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SpdRtrMec"
	      SrcPort		      1
	      DstBlock		      "SpdRtrMecMeas"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "ISyrmCnvrMeas_Vect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Position Sensor Model"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Periopherie\nMittels verschiedener Sensormodelle wird aus den physikalischen Gren \ndes Modells "
	      "ein Signal erzeugt, das die gleichen Eigenschaften hat wie \ndas Messignal im realen System"
	      Position		      [109, 726]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "71"
	  Position		  [410, 125, 430, 145]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "72"
	  Position		  [410, 85, 430, 105]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "73"
	  Position		  [1365, 365, 1385, 385]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  SID			  "74"
	  Position		  [1365, 420, 1385, 440]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  SID			  "75"
	  Position		  [410, 205, 430, 225]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator13"
	  SID			  "76"
	  Position		  [410, 390, 430, 410]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator14"
	  SID			  "77"
	  Position		  [410, 350, 430, 370]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator15"
	  SID			  "78"
	  Position		  [410, 470, 430, 490]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator16"
	  SID			  "345"
	  Position		  [1690, 35, 1710, 55]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "344"
	  Position		  [1690, 145, 1710, 165]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "82"
	  Position		  [1695, 310, 1715, 330]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "83"
	  Position		  [1695, 365, 1715, 385]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "84"
	  Position		  [1695, 420, 1715, 440]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "85"
	  Position		  [1695, 475, 1715, 495]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "86"
	  Position		  [1695, 255, 1715, 275]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "87"
	  Position		  [1365, 310, 1385, 330]
	  BackgroundColor	  "green"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Transformation Uvw2Dq"
	  SID			  "88"
	  Ports			  [5, 4]
	  Position		  [625, 73, 865, 457]
	  ForegroundColor	  "yellow"
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Transformation Uvw2Dq"
	    Location		    [13, 83, 998, 691]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ISyrmCnvr1Dq_Vect"
	      SID		      "89"
	      Position		      [855, 228, 885, 242]
	      BlockMirror	      on
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ISyrmCnvr2Dq_Vect"
	      SID		      "90"
	      Position		      [855, 568, 885, 582]
	      BlockMirror	      on
	      BackgroundColor	      "yellow"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AgrPosnRtrElec"
	      SID		      "91"
	      Position		      [140, 328, 170, 342]
	      BackgroundColor	      "yellow"
	      Port		      "3"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"AgrPosnRtrElec"
		PropagatedSignals	"AgrPosnRtrElec"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "USyrmCnvr1Uvw_Vect"
	      SID		      "92"
	      Position		      [155, 68, 185, 82]
	      BackgroundColor	      "yellow"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "USyrmCnvr2Uvw_Vect"
	      SID		      "93"
	      Position		      [140, 443, 170, 457]
	      BackgroundColor	      "yellow"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "AngDeltaPha1"
	      SID		      "94"
	      Position		      [970, 160, 1000, 190]
	      BackgroundColor	      "orange"
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "AngDeltaPha2"
	      SID		      "95"
	      Position		      [970, 630, 1000, 660]
	      BackgroundColor	      "orange"
	      Value		      "pi/6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Clarke-Transformation Sys1"
	      SID		      "96"
	      Ports		      [3, 3]
	      Position		      [390, 36, 485, 114]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Clarke-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Clarke-Transformation Sys2"
	      SID		      "97"
	      Ports		      [3, 3]
	      Position		      [390, 409, 485, 491]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Clarke-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "635"
	      Position		      [435, 345, 465, 375]
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      "636"
	      Position		      [295, 640, 325, 670]
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      SID		      "98"
	      Ports		      [1, 2]
	      Position		      [780, 201, 785, 254]
	      BlockMirror	      on
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	      Port {
		PortNumber		1
		Name			"ISyrmCnvr1Dq_d"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"ISyrmCnvr1Dq_q"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "198"
	      Ports		      [1, 3]
	      Position		      [230, 410, 235, 490]
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux3"
	      SID		      "101"
	      Ports		      [1, 2]
	      Position		      [780, 556, 785, 594]
	      BlockMirror	      on
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	      Port {
		PortNumber		1
		Name			"ISyrmCnvr2Dq_d"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"ISyrmCnvr2Dq_q"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux4"
	      SID		      "194"
	      Ports		      [1, 3]
	      Position		      [230, 35, 235, 115]
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "195"
	      Position		      [255, 40, 275, 60]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr1Uvw_u"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      "196"
	      Position		      [255, 65, 275, 85]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr1Uvw_v"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      "197"
	      Position		      [255, 90, 275, 110]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr1Uvw_w"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      "199"
	      Position		      [255, 415, 275, 435]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr2Uvw_u"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain4"
	      SID		      "200"
	      Position		      [255, 440, 275, 460]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr2Uvw_v"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain5"
	      SID		      "201"
	      Position		      [255, 465, 275, 485]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr2Uvw_w"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inv. Clarke-Transformation Sys1"
	      SID		      "102"
	      Ports		      [3, 3]
	      Position		      [390, 211, 485, 289]
	      BlockMirror	      on
	      ForegroundColor	      "blue"
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Inv. Clarke-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      Port {
		PortNumber		1
		Name			"ISyrmCnvr1Uvw_u"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"ISyrmCnvr1Uvw_v"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"ISyrmCnvr1Uvw_w"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inv. Clarke-Transformation Sys2"
	      SID		      "103"
	      Ports		      [3, 3]
	      Position		      [385, 556, 485, 634]
	      BlockMirror	      on
	      ForegroundColor	      "blue"
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Inv. Clarke-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      Port {
		PortNumber		1
		Name			"ISyrmCnvr2Uvw_u"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"ISyrmCnvr2Uvw_v"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"ISyrmCnvr2Uvw_w"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inv. Park-Transformation Sys1"
	      SID		      "104"
	      Ports		      [3, 2]
	      Position		      [560, 203, 620, 287]
	      BlockMirror	      on
	      ForegroundColor	      "blue"
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Inv. Park-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inv. Park-Transformation Sys2"
	      SID		      "105"
	      Ports		      [3, 2]
	      Position		      [560, 549, 620, 631]
	      BlockMirror	      on
	      ForegroundColor	      "blue"
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Inv. Park-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "106"
	      Ports		      [2, 1]
	      Position		      [780, 43, 790, 112]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "107"
	      Ports		      [3, 1]
	      Position		      [230, 214, 235, 286]
	      BlockMirror	      on
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      "108"
	      Ports		      [3, 1]
	      Position		      [230, 558, 235, 632]
	      BlockMirror	      on
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux3"
	      SID		      "109"
	      Ports		      [2, 1]
	      Position		      [780, 418, 790, 487]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Park-Transformation Sys1"
	      SID		      "110"
	      Ports		      [3, 2]
	      Position		      [565, 40, 620, 110]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Park-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr1Dq_d"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"USyrmCnvr1Dq_q"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Park-Transformation Sys2"
	      SID		      "111"
	      Ports		      [3, 2]
	      Position		      [565, 415, 620, 485]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/Park-Transformation"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      Port {
		PortNumber		1
		Name			"USyrmCnvr2Dq_d"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"USyrmCnvr2Dq_q"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "113"
	      Ports		      [2, 1]
	      Position		      [1045, 135, 1065, 155]
	      BlockMirror	      on
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "114"
	      Ports		      [2, 1]
	      Position		      [1045, 595, 1065, 615]
	      BlockMirror	      on
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "637"
	      Position		      [505, 465, 525, 485]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "639"
	      Position		      [505, 100, 525, 120]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "USyrmCnvr1Dq_Vect"
	      SID		      "116"
	      Position		      [855, 73, 885, 87]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "USyrmCnvr2Dq_Vect"
	      SID		      "117"
	      Position		      [855, 448, 885, 462]
	      BackgroundColor	      "green"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ISyrmCnvr1Uvw_Vect"
	      SID		      "115"
	      Position		      [145, 243, 175, 257]
	      BlockMirror	      on
	      BackgroundColor	      "green"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ISyrmCnv2Uvw_Vect"
	      SID		      "118"
	      Position		      [145, 588, 175, 602]
	      BlockMirror	      on
	      BackgroundColor	      "green"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inv. Park-Transformation Sys1"
	      SrcPort		      1
	      DstBlock		      "Inv. Clarke-Transformation Sys1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inv. Park-Transformation Sys1"
	      SrcPort		      2
	      Points		      [-30, 0; 0, -15]
	      DstBlock		      "Inv. Clarke-Transformation Sys1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ISyrmCnvr1Dq_d"
	      Labels		      [1, 0]
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "Inv. Park-Transformation Sys1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "ISyrmCnvr1Dq_q"
	      Labels		      [2, 0]
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [0, 5]
	      DstBlock		      "Inv. Park-Transformation Sys1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "USyrmCnvr1Dq_d"
	      Labels		      [0, 0]
	      SrcBlock		      "Park-Transformation Sys1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      Name		      "USyrmCnvr1Dq_q"
	      Labels		      [0, 0]
	      SrcBlock		      "Park-Transformation Sys1"
	      SrcPort		      2
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ISyrmCnvr1Uvw_u"
	      Labels		      [0, 0]
	      SrcBlock		      "Inv. Clarke-Transformation Sys1"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "ISyrmCnvr1Uvw_v"
	      Labels		      [0, 0]
	      SrcBlock		      "Inv. Clarke-Transformation Sys1"
	      SrcPort		      2
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ISyrmCnvr1Uvw_w"
	      Labels		      [0, 0]
	      SrcBlock		      "Inv. Clarke-Transformation Sys1"
	      SrcPort		      3
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ISyrmCnvr1Dq_Vect"
	      SrcPort		      1
	      Points		      [-50, 0]
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "USyrmCnvr1Dq_Vect"
	      DstPort		      1
	    }
	    Line {
	      Name		      "USyrmCnvr1Uvw_u"
	      Labels		      [0, 0]
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Clarke-Transformation Sys1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "USyrmCnvr1Uvw_v"
	      Labels		      [0, 0]
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "Clarke-Transformation Sys1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "USyrmCnvr1Uvw_w"
	      Labels		      [0, 0]
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Clarke-Transformation Sys1"
	      DstPort		      3
	    }
	    Line {
	      Name		      "USyrmCnvr2Uvw_u"
	      Labels		      [0, 0]
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      DstBlock		      "Clarke-Transformation Sys2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "USyrmCnvr2Uvw_v"
	      Labels		      [0, 0]
	      SrcBlock		      "Gain4"
	      SrcPort		      1
	      DstBlock		      "Clarke-Transformation Sys2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "USyrmCnvr2Uvw_w"
	      Labels		      [0, 0]
	      SrcBlock		      "Gain5"
	      SrcPort		      1
	      DstBlock		      "Clarke-Transformation Sys2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Clarke-Transformation Sys1"
	      SrcPort		      1
	      DstBlock		      "Park-Transformation Sys1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Clarke-Transformation Sys1"
	      SrcPort		      2
	      DstBlock		      "Park-Transformation Sys1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "AgrPosnRtrElec"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "AgrPosnRtrElec"
	      SrcPort		      1
	      Points		      [910, 0; 0, -15]
	      Branch {
		Points			[0, -175]
		DstBlock		"Sum"
		DstPort			1
	      }
	      Branch {
		Points			[0, 285]
		DstBlock		"Sum1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AngDeltaPha1"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      Points		      [-100, 0]
	      Branch {
		Points			[0, 130]
		DstBlock		"Inv. Park-Transformation Sys1"
		DstPort			3
	      }
	      Branch {
		Points			[-415, 0; 0, -45]
		DstBlock		"Park-Transformation Sys1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "AngDeltaPha2"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Clarke-Transformation Sys2"
	      SrcPort		      1
	      DstBlock		      "Park-Transformation Sys2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Clarke-Transformation Sys2"
	      SrcPort		      2
	      DstBlock		      "Park-Transformation Sys2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ISyrmCnvr2Dq_d"
	      Labels		      [0, 0]
	      SrcBlock		      "Demux3"
	      SrcPort		      1
	      DstBlock		      "Inv. Park-Transformation Sys2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "ISyrmCnvr2Dq_q"
	      Labels		      [0, 0]
	      SrcBlock		      "Demux3"
	      SrcPort		      2
	      Points		      [-140, 0]
	      DstBlock		      "Inv. Park-Transformation Sys2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      Points		      [-160, 0]
	      Branch {
		Points			[-245, 0]
		DstBlock		"Inv. Park-Transformation Sys2"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, -85; -415, 0; 0, -45]
		DstBlock		"Park-Transformation Sys2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Inv. Park-Transformation Sys2"
	      SrcPort		      1
	      DstBlock		      "Inv. Clarke-Transformation Sys2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inv. Park-Transformation Sys2"
	      SrcPort		      2
	      Points		      [-20, 0; 0, -15]
	      DstBlock		      "Inv. Clarke-Transformation Sys2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ISyrmCnvr2Uvw_u"
	      Labels		      [0, 0]
	      SrcBlock		      "Inv. Clarke-Transformation Sys2"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "ISyrmCnvr2Uvw_v"
	      Labels		      [0, 0]
	      SrcBlock		      "Inv. Clarke-Transformation Sys2"
	      SrcPort		      2
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ISyrmCnvr2Uvw_w"
	      Labels		      [0, 0]
	      SrcBlock		      "Inv. Clarke-Transformation Sys2"
	      SrcPort		      3
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "USyrmCnvr2Dq_d"
	      Labels		      [0, 0]
	      SrcBlock		      "Park-Transformation Sys2"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "USyrmCnvr2Dq_q"
	      Labels		      [0, 0]
	      SrcBlock		      "Park-Transformation Sys2"
	      SrcPort		      2
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "USyrmCnvr2Dq_Vect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ISyrmCnvr2Dq_Vect"
	      SrcPort		      1
	      DstBlock		      "Demux3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ISyrmCnvr1Uvw_Vect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "ISyrmCnv2Uvw_Vect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux4"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux4"
	      SrcPort		      2
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux4"
	      SrcPort		      3
	      DstBlock		      "Gain2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "USyrmCnvr1Uvw_Vect"
	      SrcPort		      1
	      DstBlock		      "Demux4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      DstBlock		      "Gain3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      DstBlock		      "Gain4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      DstBlock		      "Gain5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "USyrmCnvr2Uvw_Vect"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [45, 0; 0, -85]
	      DstBlock		      "Inv. Clarke-Transformation Sys1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [180, 0; 0, -35]
	      DstBlock		      "Inv. Clarke-Transformation Sys2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Clarke-Transformation Sys2"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Clarke-Transformation Sys1"
	      SrcPort		      3
	      Points		      [10, 0; 0, 10]
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Annotation {
	      Position		      [811, 212]
	    }
	    Annotation {
	      Position		      [677, 215]
	    }
	    Annotation {
	      Name		      "Fr beide 3-Phasen-Systeme (oben/unten) findet eine Transformation \nder Spannungen (links->rechts"
	      ") in ein Rotorfestes DQ-Koordinatensystem statt. \nDie Strme werden mit einer inversen Transformation (rechts-"
	      ">Links) \nvon DQ-Koordinaten zurck in die Strme in allen drei Phasen transformiert."
	      Position		      [969, 61]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDc Konstant \noder aus dem\nZwischenkreismodell"
	  SID			  "369"
	  Ports			  [2, 1]
	  Position		  [195, 622, 225, 658]
	  BlockMirror		  on
	  LibraryVersion	  "1.236"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	  Port {
	    PortNumber		    1
	    Name		    "UDc"
	    MustResolveToSignalObject on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Udc"
	  SID			  "368"
	  Position		  [125, 595, 155, 625]
	  BackgroundColor	  "yellow"
	  Value			  "600"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Zwischenkreis"
	  SID			  "356"
	  Ports			  [3, 1]
	  Position		  [285, 611, 455, 689]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Zwischenkreis"
	    Location		    [2, 82, 1582, 857]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "IDcCnvrSys1"
	      SID		      "358"
	      Position		      [80, 233, 110, 247]
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "IDcCnvrSys2"
	      SID		      "366"
	      Position		      [80, 278, 110, 292]
	      BackgroundColor	      "yellow"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ILoadDc"
	      SID		      "357"
	      Position		      [80, 173, 110, 187]
	      BackgroundColor	      "yellow"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "CDc"
	      SID		      "359"
	      Position		      [75, 384, 115, 416]
	      BackgroundColor	      "orange"
	      Value		      "CDc"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide1"
	      SID		      "360"
	      Ports		      [2, 1]
	      Position		      [545, 222, 575, 253]
	      Inputs		      "**"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide2"
	      SID		      "361"
	      Ports		      [2, 1]
	      Position		      [200, 327, 230, 358]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator1"
	      SID		      "362"
	      Ports		      [2, 1]
	      Position		      [380, 212, 410, 243]
	      BackgroundColor	      "magenta"
	      InitialConditionSource  "external"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      SID		      "615"
	      Ports		      [1]
	      Position		      [530, 64, 560, 96]
	      Floating		      off
	      Location		      [188, 390, 512, 629]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      SID		      "363"
	      Ports		      [2, 1]
	      Position		      [250, 206, 280, 239]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements1"
	      SID		      "372"
	      Ports		      [2, 1]
	      Position		      [160, 231, 190, 264]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"IDcCnvr"
		MustResolveToSignalObject on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "UDcIniVal"
	      SID		      "364"
	      Position		      [75, 320, 115, 350]
	      BackgroundColor	      "orange"
	      Value		      "UDcIniVal"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "UDc"
	      SID		      "365"
	      Position		      [705, 233, 735, 247]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ILoadDc"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "Sum of\nElements"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      Points		      [0, -5; 50, 0]
	      Branch {
		DstBlock		"Integrator1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -140]
		DstBlock		"Scope"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Integrator1"
	      SrcPort		      1
	      DstBlock		      "Divide1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CDc"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[335, 0; 0, -155]
		DstBlock		"Divide1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"Divide2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "UDcIniVal"
	      SrcPort		      1
	      DstBlock		      "Divide2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Divide2"
	      SrcPort		      1
	      Points		      [80, 0; 0, -110]
	      DstBlock		      "Integrator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Divide1"
	      SrcPort		      1
	      DstBlock		      "UDc"
	      DstPort		      1
	    }
	    Line {
	      Name		      "IDcCnvr"
	      Labels		      [0, 0]
	      SrcBlock		      "Sum of\nElements1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "Sum of\nElements"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "IDcCnvrSys1"
	      SrcPort		      1
	      DstBlock		      "Sum of\nElements1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "IDcCnvrSys2"
	      SrcPort		      1
	      Points		      [20, 0; 0, -30]
	      DstBlock		      "Sum of\nElements1"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Modell des Zwischenkreises. Beschreibt die Zwischenkreisspannung als \nDGL in Abhngigkeit der Str"
	      "me, in und aus dem ZK und einer Zwischenkreiskapazitt"
	      Position		      [84, 516]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "AgrPosnRtrMecMeas"
	  SID			  "120"
	  Position		  [2140, 83, 2170, 97]
	  BackgroundColor	  "green"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ISyrmCnvrMeas_Vect"
	  SID			  "401"
	  Position		  [2145, 188, 2175, 202]
	  BackgroundColor	  "green"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "SpdRtrMecMeas"
	  SID			  "461"
	  Position		  [2145, 153, 2175, 167]
	  BackgroundColor	  "green"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IDcCnvrSys1Meas"
	  SID			  "402"
	  Position		  [2140, 293, 2170, 307]
	  BackgroundColor	  "green"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IDcCnvrSys2Meas"
	  SID			  "403"
	  Position		  [2135, 398, 2165, 412]
	  BackgroundColor	  "green"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "UDcMeas"
	  SID			  "410"
	  Position		  [2135, 503, 2165, 517]
	  BackgroundColor	  "green"
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "SpdRtrMec"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  2
	  Points		  [135, 0]
	  Branch {
	    Points		    [0, 450; -730, 0; 0, -140]
	    DstBlock		    "Elektrische Maschine"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Sensoren / Peripherie"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "AgrPosnRtrMec"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  4
	  Points		  [155, 0]
	  Branch {
	    Points		    [0, 355; -770, 0; 0, -250]
	    DstBlock		    "Elektrische Maschine"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -140]
	    DstBlock		    "Sensoren / Peripherie"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "TqFie"
	  Labels		  [0, 0]
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  4
	  DstBlock		  "Mechanisches System"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UGateIgbtSys1_Vec"
	  SrcPort		  1
	  DstBlock		  "SKAII2_simple_1"
	  DstPort		  3
	}
	Line {
	  Name			  "EgyRot"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  1
	  DstBlock		  "Terminator16"
	  DstPort		  1
	}
	Line {
	  Name			  "AgrAccRtrMec"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  3
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrLossSyrmFe"
	  Labels		  [0, 0]
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  5
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrLossSyrmElec"
	  Labels		  [0, 0]
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  7
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrLossBrngFric"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  6
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrLossFanDrag"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  7
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrMecRot"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  9
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrLossSyrmMec"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  5
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrFieMec"
	  Labels		  [0, 0]
	  SrcBlock		  "Mechanisches System"
	  SrcPort		  8
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  Name			  "PwrLossSyrmR"
	  Labels		  [0, 0]
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  6
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SKAII2_simple_1"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SKAII2_simple_1"
	  SrcPort		  3
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SKAII2_simple_1"
	  SrcPort		  5
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SKAII2_simple_2"
	  SrcPort		  2
	  DstBlock		  "Terminator14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SKAII2_simple_2"
	  SrcPort		  3
	  DstBlock		  "Terminator13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SKAII2_simple_2"
	  SrcPort		  5
	  DstBlock		  "Terminator15"
	  DstPort		  1
	}
	Line {
	  Name			  "IDcCnvr2"
	  Labels		  [0, 0]
	  SrcBlock		  "SKAII2_simple_2"
	  SrcPort		  4
	  Points		  [135, 0; 0, 210]
	  Branch {
	    DstBlock		    "Zwischenkreis"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [1320, 0; 0, -220]
	    DstBlock		    "Sensoren / Peripherie"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "UGateIgbtSys2_Vec"
	  SrcPort		  1
	  DstBlock		  "SKAII2_simple_2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Transformation Uvw2Dq"
	  SrcPort		  4
	  Points		  [35, 0; 0, 130; -820, 0; 0, -210]
	  DstBlock		  "SKAII2_simple_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transformation Uvw2Dq"
	  SrcPort		  3
	  Points		  [60, 0; 0, 270]
	  Branch {
	    Points		    [-900, 0; 0, -520]
	    DstBlock		    "SKAII2_simple_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15; 835, 0; 0, -350]
	    DstBlock		    "Sensoren / Peripherie"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  1
	  Points		  [15, 0; 0, -45; -670, 0]
	  DstBlock		  "Transformation Uvw2Dq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  2
	  Points		  [40, 0; 0, -120; -720, 0; 0, 155]
	  DstBlock		  "Transformation Uvw2Dq"
	  DstPort		  2
	}
	Line {
	  Name			  "AgrPosnRtrElec"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Elektrische Maschine"
	  SrcPort		  3
	  Points		  [60, 0; 0, -190; -755, 0; 0, 245]
	  DstBlock		  "Transformation Uvw2Dq"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Transformation Uvw2Dq"
	  SrcPort		  1
	  DstBlock		  "Elektrische Maschine"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transformation Uvw2Dq"
	  SrcPort		  2
	  DstBlock		  "Elektrische Maschine"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SKAII2_simple_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, 285]
	  DstBlock		  "Transformation Uvw2Dq"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "SKAII2_simple_2"
	  SrcPort		  1
	  Points		  [90, 0; 0, 95]
	  DstBlock		  "Transformation Uvw2Dq"
	  DstPort		  5
	}
	Line {
	  Name			  "IDcCnvr1"
	  Labels		  [0, 0]
	  SrcBlock		  "SKAII2_simple_1"
	  SrcPort		  4
	  Points		  [165, 0; 0, 450]
	  Branch {
	    DstBlock		    "Zwischenkreis"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [1260, 0; 0, -285]
	    DstBlock		    "Sensoren / Peripherie"
	    DstPort		    4
	  }
	}
	Line {
	  Name			  "ILoadDc"
	  Labels		  [0, 0]
	  SrcBlock		  "ILoadDc"
	  SrcPort		  1
	  Points		  [135, 0; 0, -45]
	  DstBlock		  "Zwischenkreis"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Udc"
	  SrcPort		  1
	  Points		  [95, 0; 0, 20]
	  DstBlock		  "UDc Konstant \noder aus dem\nZwischenkreismodell"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zwischenkreis"
	  SrcPort		  1
	  DstBlock		  "UDc Konstant \noder aus dem\nZwischenkreismodell"
	  DstPort		  2
	}
	Line {
	  Name			  "UDc"
	  Labels		  [0, 0]
	  SrcBlock		  "UDc Konstant \noder aus dem\nZwischenkreismodell"
	  SrcPort		  1
	  Points		  [-130, 0; 0, 15]
	  Branch {
	    Points		    [0, -30; 0, -225]
	    Branch {
	      DstBlock		      "SKAII2_simple_2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -265]
	      DstBlock		      "SKAII2_simple_1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, 95; 1815, 0]
	    DstBlock		    "Sensoren / Peripherie"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "Sensoren / Peripherie"
	  SrcPort		  3
	  Points		  [0, -55]
	  DstBlock		  "ISyrmCnvrMeas_Vect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensoren / Peripherie"
	  SrcPort		  4
	  Points		  [0, -40]
	  DstBlock		  "IDcCnvrSys1Meas"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensoren / Peripherie"
	  SrcPort		  5
	  Points		  [0, -25]
	  DstBlock		  "IDcCnvrSys2Meas"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensoren / Peripherie"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "AgrPosnRtrMecMeas"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensoren / Peripherie"
	  SrcPort		  6
	  Points		  [0, -10]
	  DstBlock		  "UDcMeas"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensoren / Peripherie"
	  SrcPort		  2
	  DstBlock		  "SpdRtrMecMeas"
	  DstPort		  1
	}
	Annotation {
	  Position		  [1676, 250]
	}
	Annotation {
	  Position		  [1107, 94]
	}
	Annotation {
	  Position		  [1500, 260]
	}
	Annotation {
	  Position		  [1107, 46]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Regler"
      SID		      "124"
      Ports		      [6, 2]
      Position		      [375, 160, 620, 460]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Regler"
	Location		[2, 82, 1582, 857]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "AgrPosnSig"
	  SID			  "126"
	  Position		  [525, 173, 555, 187]
	  BackgroundColor	  "yellow"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ISyrmCnvrSys1Meas_Vect"
	  SID			  "125"
	  Position		  [145, 258, 175, 272]
	  BackgroundColor	  "yellow"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SpdRtrMecMeas"
	  SID			  "458"
	  Position		  [145, 213, 175, 227]
	  BackgroundColor	  "yellow"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IDcCnvrSys1Meas"
	  SID			  "274"
	  Position		  [145, 303, 175, 317]
	  BackgroundColor	  "yellow"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IDcCnvrSys2Meas"
	  SID			  "435"
	  Position		  [145, 348, 175, 362]
	  BackgroundColor	  "yellow"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "UDcMeas"
	  SID			  "235"
	  Position		  [145, 393, 175, 407]
	  BackgroundColor	  "yellow"
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "FPGA"
	  SID			  "463"
	  Ports			  [3, 4]
	  Position		  [630, 152, 815, 428]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "FPGA"
	    Location		    [52, 82, 1029, 709]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AgrPosnSig"
	      SID		      "473"
	      Position		      [55, 108, 85, 122]
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AgDeltaCtrl"
	      SID		      "469"
	      Position		      [65, 343, 95, 357]
	      BackgroundColor	      "yellow"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AmpCtrl"
	      SID		      "470"
	      Position		      [65, 433, 95, 447]
	      BackgroundColor	      "yellow"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Ansteuerung LE"
	      SID		      "474"
	      Ports		      [3, 2]
	      Position		      [450, 212, 620, 488]
	      BackgroundColor	      "gray"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Ansteuerung LE"
		Location		[2, 82, 1582, 857]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AgrPosnEl"
		  SID			  "475"
		  Position		  [55, 108, 85, 122]
		  BackgroundColor	  "yellow"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "AgDeltaCtrl"
		  SID			  "476"
		  Position		  [55, 363, 85, 377]
		  BackgroundColor	  "yellow"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "AmpCtrl"
		  SID			  "477"
		  Position		  [55, 468, 85, 482]
		  BackgroundColor	  "yellow"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add1"
		  SID			  "478"
		  Ports			  [2, 1]
		  Position		  [1115, 137, 1145, 168]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "479"
		  Ports			  [3, 1]
		  Position		  [290, 109, 320, 141]
		  Inputs		  "+++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add3"
		  SID			  "480"
		  Ports			  [2, 1]
		  Position		  [1115, 422, 1145, 453]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add4"
		  SID			  "481"
		  Ports			  [2, 1]
		  Position		  [530, 402, 560, 433]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  SID			  "482"
		  Position		  [1175, 138, 1250, 172]
		  OutDataTypeStr	  "boolean"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  SID			  "483"
		  Position		  [1410, 138, 1455, 172]
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion2"
		  SID			  "484"
		  Position		  [1175, 423, 1250, 457]
		  OutDataTypeStr	  "boolean"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion3"
		  SID			  "485"
		  Position		  [1410, 423, 1455, 457]
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Detect\nDecrease"
		  SID			  "486"
		  Ports			  [1, 1]
		  Position		  [162, 250, 218, 290]
		  BlockRotation		  270
		  BlockMirror		  on
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nDecrease"
		  SourceType		  "Detect Decrease"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  vinit			  "0.0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Dreiphasen-System"
		  SID			  "487"
		  Ports			  [2, 3]
		  Position		  [610, 149, 730, 201]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Leistungselektronik/Dreiphasen-Generator"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Dreiphasen-System1"
		  SID			  "488"
		  Ports			  [2, 3]
		  Position		  [610, 434, 730, 486]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Leistungselektronik/Dreiphasen-Generator"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "489"
		  Ports			  [1, 1]
		  Position		  [1300, 149, 1330, 181]
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "490"
		  Ports			  [1, 1]
		  Position		  [1300, 434, 1330, 466]
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux"
		  SID			  "491"
		  Ports			  [2, 1]
		  Position		  [1370, 136, 1375, 174]
		  ShowName		  off
		  Inputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux1"
		  SID			  "492"
		  Ports			  [3, 1]
		  Position		  [780, 138, 790, 212]
		  ShowName		  off
		  Inputs		  "3"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux2"
		  SID			  "493"
		  Ports			  [2, 1]
		  Position		  [1370, 421, 1375, 459]
		  ShowName		  off
		  Inputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux3"
		  SID			  "494"
		  Ports			  [3, 1]
		  Position		  [780, 423, 790, 497]
		  ShowName		  off
		  Inputs		  "3"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Phasenoffset"
		  SID			  "495"
		  Position		  [130, 135, 160, 165]
		  Value			  "pi/2"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Phasenoffset_Sys2"
		  SID			  "496"
		  Position		  [530, 335, 560, 365]
		  BlockMirror		  on
		  Value			  "pi/6"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  SID			  "497"
		  Ports			  [2]
		  Position		  [400, 401, 430, 434]
		  Floating		  off
		  Location		  [5, 48, 1605, 869]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "0~-5"
		  YMax			  "6.5~5"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Shift"
		  SID			  "498"
		  Position		  [1045, 165, 1075, 195]
		}
		Block {
		  BlockType		  Constant
		  Name			  "Shift1"
		  SID			  "499"
		  Position		  [1045, 455, 1075, 485]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sinus-Dreickes-Modulation"
		  SID			  "500"
		  Ports			  [2, 2]
		  Position		  [840, 129, 1020, 191]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Leistungselektronik/Sinus-Dreickes-Modulation"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sinus-Dreickes-Modulation1"
		  SID			  "501"
		  Ports			  [2, 2]
		  Position		  [840, 414, 1020, 476]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Leistungselektronik/Sinus-Dreickes-Modulation"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "618"
		  Position		  [1050, 550, 1070, 570]
		  BackgroundColor	  "green"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  SID			  "619"
		  Position		  [1050, 230, 1070, 250]
		  BackgroundColor	  "green"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Triggered\nSubsystem"
		  SID			  "502"
		  Ports			  [1, 1, 0, 1]
		  Position		  [170, 348, 215, 392]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Triggered\nSubsystem"
		    Location		    [401, 346, 899, 646]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "503"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    TriggerPort
		    Name		    "Trigger"
		    SID			    "504"
		    Ports		    []
		    Position		    [225, 20, 245, 40]
		    TriggerType		    "falling"
		    StatesWhenEnabling	    "held"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "505"
		    Position		    [360, 103, 390, 117]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  SID			  "506"
		  Position		  [255, 353, 290, 387]
		  InputProcessing	  "Elements as channels (sample based)"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mod 2*pi"
		  SID			  "507"
		  Ports			  [1, 1]
		  Position		  [355, 108, 430, 152]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Transformationen/mod 2*pi"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  tau			  "2*pi"
		}
		Block {
		  BlockType		  Outport
		  Name			  "SigIGBTSys1_Vect"
		  SID			  "508"
		  Position		  [1485, 148, 1515, 162]
		  BackgroundColor	  "green"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "SigIGBTSys2_Vect"
		  SID			  "509"
		  Position		  [1485, 433, 1515, 447]
		  BackgroundColor	  "green"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "AgrPosnEl"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Dreiphasen-System"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "Sinus-Dreickes-Modulation"
		  DstPort		  2
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "SigIGBTSys1_Vect"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sinus-Dreickes-Modulation"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Dreiphasen-System"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Dreiphasen-System"
		  SrcPort		  3
		  Points		  [30, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "AgDeltaCtrl"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "Triggered\nSubsystem"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Scope1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "mod 2*pi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Triggered\nSubsystem"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scope1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Detect\nDecrease"
		  SrcPort		  1
		  DstBlock		  "Triggered\nSubsystem"
		  DstPort		  trigger
		}
		Line {
		  SrcBlock		  "mod 2*pi"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [25, 0]
		    Branch {
		    Points		    [350, 0]
		    DstBlock		    "Sinus-Dreickes-Modulation"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 0; 0, 35]
		    DstBlock		    "Dreiphasen-System"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-95, 0; 0, 295]
		    DstBlock		    "Add4"
		    DstPort		    2
		    }
		    }
		  }
		  Branch {
		    Points		    [0, 45; -260, 0]
		    DstBlock		    "Detect\nDecrease"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  Points		  [35, 0; 0, -80; -55, 0]
		  DstBlock		  "Add2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Dreiphasen-System1"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Mux3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  DstBlock		  "Sinus-Dreickes-Modulation1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Data Type Conversion2"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion3"
		  SrcPort		  1
		  DstBlock		  "SigIGBTSys2_Vect"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sinus-Dreickes-Modulation1"
		  SrcPort		  1
		  DstBlock		  "Add3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add3"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Add3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Dreiphasen-System1"
		  SrcPort		  2
		  DstBlock		  "Mux3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Dreiphasen-System1"
		  SrcPort		  3
		  Points		  [30, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Add4"
		  SrcPort		  1
		  Points		  [0, -5; 10, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Dreiphasen-System1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [250, 0]
		    DstBlock		    "Sinus-Dreickes-Modulation1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phasenoffset_Sys2"
		  SrcPort		  1
		  Points		  [-30, 0; 0, 60]
		  DstBlock		  "Add4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Phasenoffset"
		  SrcPort		  1
		  Points		  [55, 0; 0, -25]
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AmpCtrl"
		  SrcPort		  1
		  Points		  [360, 0]
		  Branch {
		    DstBlock		    "Dreiphasen-System1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -285]
		    DstBlock		    "Dreiphasen-System"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sinus-Dreickes-Modulation1"
		  SrcPort		  2
		  Points		  [0, 100]
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sinus-Dreickes-Modulation"
		  SrcPort		  2
		  Points		  [0, 65]
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Erzeugung der Ansteuersignale fr die LEs\nAus dem komplexen Stromzeiger werden fr beide Drehsysteme \n"
		  "phasenversetzte Signale normierter Amplitude fr die Einzelspannungen erzeugt.\nAus diesen Sinusverlufen wird mit"
		  "tels SDM ein moduliertes Signal erzeugt, \nund durch hinzufgen des inveresen Signals die Schaltsignale ermittelt."
		  Position		  [114, 586]
		  HorizontalAlignment	  "left"
		  BackgroundColor	  "[0.752941, 0.752941, 0.752941]"
		  DropShadow		  on
		  Interpreter		  "tex"
		  FontName		  "Arial"
		  FontSize		  12
		}
	      }
	    }
	    Block {
	      BlockType		      Ground
	      Name		      "Ground"
	      SID		      "634"
	      Position		      [665, 155, 685, 175]
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Polpaarzahl"
	      SID		      "511"
	      Position		      [155, 237, 225, 283]
	      NamePlacement	      "alternate"
	      Gain		      "NrOfPolePairs"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mod 2*pi"
	      SID		      "512"
	      Ports		      [1, 1]
	      Position		      [275, 238, 350, 282]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/mod 2*pi"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      tau		      "2*pi"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SigIGBTSys1_Vect"
	      SID		      "471"
	      Position		      [730, 273, 760, 287]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SigIGBTSys2_Vect"
	      SID		      "472"
	      Position		      [730, 413, 760, 427]
	      BackgroundColor	      "green"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AgrPosnRtrMecMeas"
	      SID		      "510"
	      Position		      [730, 108, 760, 122]
	      BackgroundColor	      "green"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SpdRtrMecMeas"
	      SID		      "513"
	      Position		      [730, 158, 760, 172]
	      BackgroundColor	      "green"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Ansteuerung LE"
	      SrcPort		      1
	      DstBlock		      "SigIGBTSys1_Vect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Ansteuerung LE"
	      SrcPort		      2
	      DstBlock		      "SigIGBTSys2_Vect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AmpCtrl"
	      SrcPort		      1
	      DstBlock		      "Ansteuerung LE"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AgDeltaCtrl"
	      SrcPort		      1
	      DstBlock		      "Ansteuerung LE"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AgrPosnSig"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"AgrPosnRtrMecMeas"
		DstPort			1
	      }
	      Branch {
		Points			[0, 145]
		DstBlock		"Polpaarzahl"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "mod 2*pi"
	      SrcPort		      1
	      DstBlock		      "Ansteuerung LE"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Polpaarzahl"
	      SrcPort		      1
	      DstBlock		      "mod 2*pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Ground"
	      SrcPort		      1
	      DstBlock		      "SpdRtrMecMeas"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Aktuell: Erzeugung des Ansteuersignals fr die LEs aus Amplitude und Phase \ndes ideal vorgegebene"
	      "n Spannungszeigers durch eine Sinus-Dreiecks-Modulation\nGeplant: Auswertung der Positionssensoren durch eine P"
	      "LL, Erweiterung der \nAnsteuerung um einen Anlauf mit PWM"
	      Position		      [59, 581]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Microcontroller"
	  SID			  "466"
	  Ports			  [6, 2, 0, 1]
	  Position		  [260, 153, 495, 422]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Microcontroller"
	    Location		    [2, 82, 1582, 857]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AgrPosnRtrMecMeas"
	      SID		      "516"
	      Position		      [130, 193, 160, 207]
	      BackgroundColor	      "yellow"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SpdRtrMecMeas"
	      SID		      "518"
	      Position		      [130, 328, 160, 342]
	      BackgroundColor	      "yellow"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ISyrmCnvrSys1Meas_Vect"
	      SID		      "517"
	      Position		      [130, 253, 160, 267]
	      BackgroundColor	      "yellow"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "IDcCnvrSys1Meas"
	      SID		      "519"
	      Position		      [130, 458, 160, 472]
	      BackgroundColor	      "yellow"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "IDcCnvrSys2Meas"
	      SID		      "520"
	      Position		      [130, 493, 160, 507]
	      BackgroundColor	      "yellow"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "UDcMeas"
	      SID		      "521"
	      Position		      [130, 553, 160, 567]
	      BackgroundColor	      "yellow"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      TriggerPort
	      Name		      "Trigger"
	      SID		      "609"
	      Ports		      []
	      Position		      [742, 90, 762, 110]
	      StatesWhenEnabling      "held"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add4"
	      SID		      "522"
	      Ports		      [2, 1]
	      Position		      [335, 467, 365, 498]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "AmplitudenSollwert"
	      SID		      "523"
	      Position		      [690, 525, 720, 555]
	      BackgroundColor	      "yellow"
	      Value		      "100"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Leistungsregler (INAKTIV)"
	      SID		      "524"
	      Ports		      [4, 2]
	      Position		      [420, 301, 630, 594]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Leistungsregler (INAKTIV)"
		Location		[2, 82, 1582, 857]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "SpdRtrMecMeas"
		  SID			  "525"
		  Position		  [485, 518, 515, 532]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "PwrDcCnvrSp"
		  SID			  "526"
		  Position		  [110, 103, 140, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "IDcCnvrMeas"
		  SID			  "527"
		  Position		  [110, 163, 140, 177]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "UDcMeas"
		  SID			  "528"
		  Position		  [110, 223, 140, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "529"
		  Ports			  [2, 1]
		  Position		  [1095, 672, 1125, 703]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add1"
		  SID			  "530"
		  Ports			  [2, 1]
		  Position		  [990, 467, 1020, 498]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Zero"
		  SID			  "531"
		  Ports			  [1, 1]
		  Position		  [780, 135, 810, 165]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		  SourceType		  "Compare To Zero"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  ">"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Zero1"
		  SID			  "532"
		  Ports			  [1, 1]
		  Position		  [780, 215, 810, 245]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		  SourceType		  "Compare To Zero"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "<"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  on
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "533"
		  Ports			  [2, 1]
		  Position		  [215, 182, 245, 213]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  "534"
		  Ports			  [2, 1]
		  Position		  [910, 617, 940, 648]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  "535"
		  Ports			  [2, 1]
		  Position		  [910, 712, 940, 743]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  "536"
		  Ports			  [2, 1]
		  Position		  [910, 407, 940, 438]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product4"
		  SID			  "537"
		  Ports			  [2, 1]
		  Position		  [910, 517, 940, 548]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product5"
		  SID			  "538"
		  Ports			  [2, 1]
		  Position		  [1095, 112, 1125, 143]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Regler_Amplitude"
		  SID			  "539"
		  Ports			  [2, 2]
		  Position		  [535, 108, 600, 152]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Regler_Amplitude"
		    Location		    [386, 247, 1147, 547]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Soll"
		    SID			    "540"
		    Position		    [30, 103, 60, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Ist"
		    SID			    "541"
		    Position		    [40, 133, 70, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    SID			    "542"
		    Ports		    [2, 1]
		    Position		    [115, 102, 145, 133]
		    Inputs		    "+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add2"
		    SID			    "543"
		    Ports		    [2, 1]
		    Position		    [520, 112, 550, 143]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "614"
		    Ports		    [1, 1]
		    Position		    [270, 139, 305, 171]
		    BackgroundColor	    "magenta"
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "none"
		    InitialConditionSource  "internal"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "544"
		    Position		    [370, 85, 385, 115]
		    Gain		    "0.0001"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "545"
		    Position		    [370, 140, 385, 170]
		    Gain		    "0.2"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Stell"
		    SID			    "547"
		    Position		    [625, 263, 655, 277]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "fehler"
		    SID			    "548"
		    Position		    [290, 253, 320, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    Points		    [0, -20]
		    DstBlock		    "Add2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add2"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Stell"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 35]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "fehler"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [55, 0; 0, -20]
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Ist"
		    SrcPort		    1
		    Points		    [10, 0; 0, -15]
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soll"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation"
		  SID			  "549"
		  Ports			  [1, 1]
		  Position		  [1235, 115, 1265, 145]
		  InputPortMap		  "u0"
		  UpperLimit		  "ICnvrSyrmDqMax"
		  LowerLimit		  "-1*ICnvrSyrmDqMax"
		}
		Block {
		  BlockType		  Signum
		  Name			  "Sign"
		  SID			  "550"
		  Position		  [690, 135, 720, 165]
		}
		Block {
		  BlockType		  Lookup_n-D
		  Name			  "Stromtabelle Entladen"
		  SID			  "551"
		  Ports			  [1, 1]
		  Position		  [730, 493, 795, 557]
		  NumberOfTableDimensions "1"
		  BreakpointsForDimension1 "[SpdRtrMecMin SpdRtrMecMin+SpdRtrMecMin*.1 SpdRtrMecMax]"
		  IndexSearchMethod	  "Binary search"
		  Table			  "[0 1 1]"
		  RndMeth		  "Simplest"
		}
		Block {
		  BlockType		  Lookup_n-D
		  Name			  "Stromtabelle Laden"
		  SID			  "552"
		  Ports			  [1, 1]
		  Position		  [730, 383, 795, 447]
		  NumberOfTableDimensions "1"
		  BreakpointsForDimension1 "[0 SpdRtrMecMax-SpdRtrMecMax*.1 SpdRtrMecMax]"
		  IndexSearchMethod	  "Binary search"
		  Table			  "[1 1 0]"
		  RndMeth		  "Simplest"
		}
		Block {
		  BlockType		  Lookup_n-D
		  Name			  "Winkeltabelle Entaden"
		  SID			  "553"
		  Ports			  [1, 1]
		  Position		  [730, 688, 795, 752]
		  NumberOfTableDimensions "1"
		  BreakpointsForDimension1 "[0 1]"
		  IndexSearchMethod	  "Binary search"
		  Table			  "[-pi/4 -pi/4]"
		  RndMeth		  "Simplest"
		}
		Block {
		  BlockType		  Lookup_n-D
		  Name			  "Winkeltabelle Laden"
		  SID			  "554"
		  Ports			  [1, 1]
		  Position		  [730, 593, 795, 657]
		  NumberOfTableDimensions "1"
		  BreakpointsForDimension1 "[0 1]"
		  IndexSearchMethod	  "Binary search"
		  Table			  "[pi/4 pi/4 ]"
		  RndMeth		  "Simplest"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AgDeltaCurRtrDqSp"
		  SID			  "555"
		  Position		  [1200, 683, 1230, 697]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AmpCurRtrDqSp"
		  SID			  "556"
		  Position		  [1345, 123, 1375, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "PwrDcCnvrSp"
		  SrcPort		  1
		  Points		  [375, 0]
		  DstBlock		  "Regler_Amplitude"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "IDcCnvrMeas"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "UDcMeas"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [50, 0; 0, -75; 220, 0]
		  DstBlock		  "Regler_Amplitude"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Regler_Amplitude"
		  SrcPort		  2
		  Points		  [50, 0; 0, 10]
		  DstBlock		  "Sign"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "SpdRtrMecMeas"
		  SrcPort		  1
		  Points		  [0, -65; 125, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Stromtabelle Laden"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "Stromtabelle Entladen"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "Winkeltabelle Laden"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    DstBlock		    "Winkeltabelle Entaden"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Sign"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Compare\nTo Zero1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Winkeltabelle Laden"
		  SrcPort		  1
		  DstBlock		  "Product1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Winkeltabelle Entaden"
		  SrcPort		  1
		  DstBlock		  "Product2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Stromtabelle Laden"
		  SrcPort		  1
		  DstBlock		  "Product3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Stromtabelle Entladen"
		  SrcPort		  1
		  DstBlock		  "Product4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Compare\nTo Zero"
		  SrcPort		  1
		  Points		  [45, 0; 0, 245]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 245]
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Compare\nTo Zero1"
		  SrcPort		  1
		  Points		  [60, 0; 0, 260]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Product4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 245]
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  Points		  [65, 0; 0, 45]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  Points		  [65, 0; 0, -35]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "AgDeltaCurRtrDqSp"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  Points		  [0, 50]
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product4"
		  SrcPort		  1
		  Points		  [0, -45]
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  Points		  [50, 0; 0, -350]
		  DstBlock		  "Product5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Regler_Amplitude"
		  SrcPort		  1
		  DstBlock		  "Product5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product5"
		  SrcPort		  1
		  DstBlock		  "Saturation"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Saturation"
		  SrcPort		  1
		  DstBlock		  "AmpCurRtrDqSp"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Manual Switch"
	      SID		      "557"
	      Ports		      [2, 1]
	      Position		      [775, 367, 805, 403]
	      LibraryVersion	      "1.236"
	      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
	      SourceType	      "Manual Switch"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sw		      "0"
	      action		      "0"
	      varsize		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Manual Switch1"
	      SID		      "558"
	      Ports		      [2, 1]
	      Position		      [775, 512, 805, 548]
	      LibraryVersion	      "1.236"
	      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
	      SourceType	      "Manual Switch"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sw		      "0"
	      action		      "0"
	      varsize		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "PhasenOffsetSollWert"
	      SID		      "559"
	      Position		      [690, 380, 720, 410]
	      BackgroundColor	      "yellow"
	      Value		      "pi/4"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Polpaarzahl"
	      SID		      "560"
	      Position		      [360, 177, 430, 223]
	      NamePlacement	      "alternate"
	      Gain		      "NrOfPolePairs"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "PwrDcCnvrSp"
	      SID		      "561"
	      Position		      [130, 395, 160, 425]
	      BackgroundColor	      "yellow"
	      Value		      "300"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Stromregler"
	      SID		      "562"
	      Ports		      [4, 2]
	      Position		      [910, 174, 1120, 406]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Stromregler"
		Location		[2, 82, 1582, 857]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AgrPosnRtrElecSys1Meas"
		  SID			  "563"
		  Position		  [95, 228, 125, 242]
		  BackgroundColor	  "yellow"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ISyrmCnvrSys1Meas_Vect"
		  SID			  "564"
		  Position		  [95, 328, 125, 342]
		  BackgroundColor	  "yellow"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "AgDeltaCurRtrDqSp"
		  SID			  "565"
		  Position		  [95, 168, 125, 182]
		  BackgroundColor	  "yellow"
		  Port			  "3"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    Name		    "AgDeltaCurRtrDqSp"
		    MustResolveToSignalObject on
		    RTWStorageClass	    "Auto"
		    DataLogging		    on
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "AmpCurRtrDqSp"
		  SID			  "566"
		  Position		  [105, 578, 135, 592]
		  BackgroundColor	  "yellow"
		  Port			  "4"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    Name		    "AmpCurRtrDqSp"
		    MustResolveToSignalObject on
		    RTWStorageClass	    "Auto"
		    DataLogging		    on
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "567"
		  Ports			  [2, 1]
		  Position		  [465, 457, 495, 488]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add1"
		  SID			  "568"
		  Ports			  [2, 1]
		  Position		  [465, 230, 495, 265]
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "Butterworth-Filter"
		  SID			  "625"
		  Position		  [945, 150, 1065, 200]
		  Zeros			  "CoeffFiltZ"
		  Poles			  "CoeffFiltP"
		  Gain			  "CoeffFiltK"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "Butterworth-Filter1"
		  SID			  "570"
		  Position		  [620, 450, 740, 500]
		  Zeros			  "CoeffFiltZ"
		  Poles			  "CoeffFiltP"
		  Gain			  "CoeffFiltK"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Clarke-Transformation"
		  SID			  "571"
		  Ports			  [3, 3]
		  Position		  [225, 301, 275, 369]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Transformationen/Clarke-Transformation"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux1"
		  SID			  "572"
		  Ports			  [1, 3]
		  Position		  [185, 306, 190, 364]
		  ShowName		  off
		  Outputs		  "3"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "573"
		  Position		  [1235, 145, 1265, 175]
		  NamePlacement		  "alternate"
		  Gain			  "-1"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		  Port {
		    PortNumber		    1
		    Name		    "AgDeltaCtrl"
		    MustResolveToSignalObject on
		    RTWStorageClass	    "Auto"
		    DataLogging		    on
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  SID			  "574"
		  Ports			  [1, 1]
		  Position		  [355, 415, 385, 445]
		  Operator		  "square"
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction1"
		  SID			  "575"
		  Ports			  [1, 1]
		  Position		  [355, 500, 385, 530]
		  Operator		  "square"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Regler_Amplitude"
		  SID			  "576"
		  Ports			  [2, 2]
		  Position		  [840, 573, 905, 617]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Regler_Amplitude"
		    Location		    [723, 282, 1488, 635]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Soll"
		    SID			    "577"
		    Position		    [30, 103, 60, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Ist"
		    SID			    "578"
		    Position		    [40, 133, 70, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    SID			    "579"
		    Ports		    [2, 1]
		    Position		    [115, 102, 145, 133]
		    Inputs		    "+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add2"
		    SID			    "580"
		    Ports		    [2, 1]
		    Position		    [520, 112, 550, 143]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "613"
		    Ports		    [1, 1]
		    Position		    [310, 139, 345, 171]
		    BackgroundColor	    "magenta"
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "none"
		    InitialConditionSource  "internal"
		    InitialCondition	    "1"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "581"
		    Position		    [340, 30, 355, 60]
		    Gain		    "0.000000001"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "624"
		    Position		    [265, 140, 280, 170]
		    Gain		    "0.002"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Stell"
		    SID			    "584"
		    Position		    [625, 263, 655, 277]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "fehler"
		    SID			    "585"
		    Position		    [290, 253, 320, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    Points		    [40, 0; 0, -20]
		    DstBlock		    "Add2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    Points		    [0, 75]
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add2"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Stell"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 35]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "fehler"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [55, 0; 0, -75]
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Ist"
		    SrcPort		    1
		    Points		    [10, 0; 0, -15]
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soll"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Regler_Winkel"
		  SID			  "586"
		  Ports			  [2, 2]
		  Position		  [820, 163, 885, 207]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    2
		    Name		    "AgDeltaCurRtrDifSp"
		    MustResolveToSignalObject on
		    RTWStorageClass	    "Auto"
		    DataLogging		    on
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "Regler_Winkel"
		    Location		    [386, 247, 1147, 547]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Soll"
		    SID			    "587"
		    Position		    [30, 103, 60, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Ist"
		    SID			    "588"
		    Position		    [40, 133, 70, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    SID			    "589"
		    Ports		    [2, 1]
		    Position		    [115, 102, 145, 133]
		    Inputs		    "+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add2"
		    SID			    "590"
		    Ports		    [2, 1]
		    Position		    [520, 112, 550, 143]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "612"
		    Ports		    [1, 1]
		    Position		    [270, 139, 305, 171]
		    BackgroundColor	    "magenta"
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "none"
		    InitialConditionSource  "internal"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "591"
		    Position		    [370, 85, 385, 115]
		    Gain		    "0000.0001"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "592"
		    Position		    [370, 140, 385, 170]
		    Gain		    "10"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "593"
		    Position		    [595, 160, 625, 175]
		    BlockRotation	    270
		    BlockMirror		    on
		    Gain		    "-1"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Stell"
		    SID			    "595"
		    Position		    [625, 263, 655, 277]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "fehler"
		    SID			    "596"
		    Position		    [290, 253, 320, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Soll"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Ist"
		    SrcPort		    1
		    Points		    [10, 0; 0, -15]
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [55, 0; 0, -20]
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 35]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "fehler"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add2"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    Points		    [0, -20]
		    DstBlock		    "Add2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    DstBlock		    "Stell"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation"
		  SID			  "597"
		  Ports			  [1, 1]
		  Position		  [1165, 145, 1195, 175]
		  InputPortMap		  "u0"
		  UpperLimit		  "pi"
		  LowerLimit		  "-pi"
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation1"
		  SID			  "598"
		  Ports			  [1, 1]
		  Position		  [945, 570, 975, 600]
		  InputPortMap		  "u0"
		  UpperLimit		  "1"
		  LowerLimit		  "0"
		  Port {
		    PortNumber		    1
		    Name		    "AmpCtrl"
		    MustResolveToSignalObject on
		    RTWStorageClass	    "Auto"
		    DataLogging		    on
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "Sqrt"
		  SID			  "599"
		  Position		  [540, 460, 570, 490]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "616"
		  Position		  [1035, 650, 1055, 670]
		  BackgroundColor	  "green"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator12"
		  SID			  "600"
		  Position		  [1345, 215, 1365, 235]
		  BackgroundColor	  "green"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  SID			  "617"
		  Position		  [200, 480, 220, 500]
		  BackgroundColor	  "green"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction1"
		  SID			  "601"
		  Ports			  [2, 1]
		  Position		  [350, 307, 385, 343]
		  Operator		  "atan2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mod 2*pi1"
		  SID			  "602"
		  Ports			  [1, 1]
		  Position		  [630, 213, 705, 257]
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.114"
		  SourceBlock		  "KERS_SystemModel_lib/Transformationen/mod 2*pi"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  tau			  "2*pi"
		  Port {
		    PortNumber		    1
		    Name		    "AgDeltaCurRtr"
		    MustResolveToSignalObject on
		    RTWStorageClass	    "Auto"
		    DataLogging		    on
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "AgDeltaCtrl"
		  SID			  "603"
		  Position		  [1340, 153, 1370, 167]
		  BackgroundColor	  "green"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AmpCtrl"
		  SID			  "604"
		  Position		  [1195, 578, 1225, 592]
		  BackgroundColor	  "green"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "Demux1"
		  SrcPort		  1
		  DstBlock		  "Clarke-Transformation"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux1"
		  SrcPort		  2
		  DstBlock		  "Clarke-Transformation"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Demux1"
		  SrcPort		  3
		  DstBlock		  "Clarke-Transformation"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ISyrmCnvrSys1Meas_Vect"
		  SrcPort		  1
		  DstBlock		  "Demux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AgrPosnRtrElecSys1Meas"
		  SrcPort		  1
		  Points		  [320, 0]
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Regler_Winkel"
		  SrcPort		  1
		  DstBlock		  "Butterworth-Filter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "mod 2*pi1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -70]
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  Name			  "AgDeltaCurRtrDifSp"
		  Labels		  [0, 0]
		  SrcBlock		  "Regler_Winkel"
		  SrcPort		  2
		  Points		  [380, 0; 0, 30]
		  DstBlock		  "Terminator12"
		  DstPort		  1
		}
		Line {
		  Name			  "AgDeltaCurRtrDqSp"
		  Labels		  [0, 0]
		  SrcBlock		  "AgDeltaCurRtrDqSp"
		  SrcPort		  1
		  DstBlock		  "Regler_Winkel"
		  DstPort		  1
		}
		Line {
		  Name			  "AgDeltaCurRtr"
		  Labels		  [1, 0]
		  SrcBlock		  "mod 2*pi1"
		  SrcPort		  1
		  Points		  [50, 0; 0, -40]
		  DstBlock		  "Regler_Winkel"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Clarke-Transformation"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Math\nFunction"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Clarke-Transformation"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "Math\nFunction1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Saturation"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  Name			  "AgDeltaCtrl"
		  Labels		  [0, 0]
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "AgDeltaCtrl"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Regler_Amplitude"
		  SrcPort		  1
		  DstBlock		  "Saturation1"
		  DstPort		  1
		}
		Line {
		  Name			  "AmpCurRtrDqSp"
		  Labels		  [0, 0]
		  SrcBlock		  "AmpCurRtrDqSp"
		  SrcPort		  1
		  DstBlock		  "Regler_Amplitude"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  Points		  [35, 0; 0, 35]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -35]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "Sqrt"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sqrt"
		  SrcPort		  1
		  DstBlock		  "Butterworth-Filter1"
		  DstPort		  1
		}
		Line {
		  Name			  "AmpCtrl"
		  Labels		  [0, 0]
		  SrcBlock		  "Saturation1"
		  SrcPort		  1
		  DstBlock		  "AmpCtrl"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Butterworth-Filter1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 130]
		  DstBlock		  "Regler_Amplitude"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Regler_Amplitude"
		  SrcPort		  2
		  Points		  [15, 0; 0, 55]
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Clarke-Transformation"
		  SrcPort		  3
		  Points		  [25, 0; 0, 120; -120, 0]
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Butterworth-Filter"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Saturation"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Innerer Stromregler. Aus den gemessenen Phasenstrmen wird mittels \nClarke-trans ein Stromzeiger rekons"
		  "truiert. Der Amplituddenregler (unten) \nverwendet die amplitude des Stroms als Regelgre und stellt die Amplitud"
		  "e \nder von der LE erzeugten Phasen-Spannung. \nDer Phasenregler (oben) verwendet den Polradwinkel, den Winkel des"
		  " \nStromzeigers relativ zum Rotor, als REgelgre. Stellgre ist die \nPhasenverschiebung der in der LE erzeugten"
		  " Spannung zum Rotor."
		  Position		  [874, 371]
		  HorizontalAlignment	  "left"
		  BackgroundColor	  "[0.752941, 0.752941, 0.752941]"
		  DropShadow		  on
		  Interpreter		  "tex"
		  FontName		  "Arial"
		  FontSize		  12
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mod 2*pi"
	      SID		      "605"
	      Ports		      [1, 1]
	      Position		      [480, 178, 555, 222]
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.114"
	      SourceBlock	      "KERS_SystemModel_lib/Transformationen/mod 2*pi"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      tau		      "2*pi"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AgDeltaCtrl"
	      SID		      "606"
	      Position		      [1195, 228, 1225, 242]
	      BackgroundColor	      "green"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AmpCtrl"
	      SID		      "607"
	      Position		      [1195, 343, 1225, 357]
	      BackgroundColor	      "green"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ISyrmCnvrSys1Meas_Vect"
	      SrcPort		      1
	      DstBlock		      "Stromregler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AgrPosnRtrMecMeas"
	      SrcPort		      1
	      DstBlock		      "Polpaarzahl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Stromregler"
	      SrcPort		      1
	      DstBlock		      "AgDeltaCtrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Stromregler"
	      SrcPort		      2
	      DstBlock		      "AmpCtrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Manual Switch"
	      SrcPort		      1
	      Points		      [45, 0; 0, -65]
	      DstBlock		      "Stromregler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "PhasenOffsetSollWert"
	      SrcPort		      1
	      DstBlock		      "Manual Switch"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Manual Switch1"
	      SrcPort		      1
	      Points		      [80, 0; 0, -150]
	      DstBlock		      "Stromregler"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "AmplitudenSollwert"
	      SrcPort		      1
	      DstBlock		      "Manual Switch1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PwrDcCnvrSp"
	      SrcPort		      1
	      DstBlock		      "Leistungsregler (INAKTIV)"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Leistungsregler (INAKTIV)"
	      SrcPort		      1
	      DstBlock		      "Manual Switch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Leistungsregler (INAKTIV)"
	      SrcPort		      2
	      DstBlock		      "Manual Switch1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "IDcCnvrSys1Meas"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "Add4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "IDcCnvrSys2Meas"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "Add4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SpdRtrMecMeas"
	      SrcPort		      1
	      DstBlock		      "Leistungsregler (INAKTIV)"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "UDcMeas"
	      SrcPort		      1
	      DstBlock		      "Leistungsregler (INAKTIV)"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Add4"
	      SrcPort		      1
	      DstBlock		      "Leistungsregler (INAKTIV)"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Polpaarzahl"
	      SrcPort		      1
	      DstBlock		      "mod 2*pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mod 2*pi"
	      SrcPort		      1
	      DstBlock		      "Stromregler"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      " Realisiert den inneren und optional einen ueren Regelkreis (aktuell INAKTIV). \nEingang sind So"
	      "llwerte und gemessene Systemgren. Als Sollwert des inneren \nRegelkreises kann manuell zwischen dem ueren R"
	      "egler und konstanten \nSollwerten umgeschaltet werden."
	      Position		      [69, 81]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
	      DropShadow	      on
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "Pulse\nGenerator"
	  SID			  "610"
	  Ports			  [0, 1]
	  Position		  [300, 89, 330, 121]
	  PulseType		  "Time based"
	  Period		  "TiSample*10"
	  PulseWidth		  "50"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "632"
	  Position		  [900, 380, 920, 400]
	}
	Block {
	  BlockType		  Outport
	  Name			  "SigIGBTSys1_Vect"
	  SID			  "187"
	  Position		  [895, 178, 925, 192]
	  BackgroundColor	  "green"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "SigIGBTSys2_Vect"
	  SID			  "188"
	  Position		  [895, 248, 925, 262]
	  BackgroundColor	  "green"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "FPGA"
	  SrcPort		  1
	  DstBlock		  "SigIGBTSys1_Vect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FPGA"
	  SrcPort		  2
	  DstBlock		  "SigIGBTSys2_Vect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Microcontroller"
	  SrcPort		  1
	  Points		  [100, 0; 0, 70]
	  DstBlock		  "FPGA"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Microcontroller"
	  SrcPort		  2
	  Points		  [100, 0; 0, 25]
	  DstBlock		  "FPGA"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "AgrPosnSig"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "FPGA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FPGA"
	  SrcPort		  3
	  Points		  [180, 0; 0, -245; -850, 0; 0, 95]
	  DstBlock		  "Microcontroller"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISyrmCnvrSys1Meas_Vect"
	  SrcPort		  1
	  DstBlock		  "Microcontroller"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "IDcCnvrSys1Meas"
	  SrcPort		  1
	  DstBlock		  "Microcontroller"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "IDcCnvrSys2Meas"
	  SrcPort		  1
	  DstBlock		  "Microcontroller"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "UDcMeas"
	  SrcPort		  1
	  DstBlock		  "Microcontroller"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Pulse\nGenerator"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Microcontroller"
	  DstPort		  trigger
	}
	Line {
	  SrcBlock		  "SpdRtrMecMeas"
	  SrcPort		  1
	  DstBlock		  "Microcontroller"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FPGA"
	  SrcPort		  4
	  Points		  [35, 0; 0, -5]
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Annotation {
	  Position		  [750, 240]
	}
	Annotation {
	  Position		  [730, 188]
	}
	Annotation {
	  Position		  [710, 245]
	}
	Annotation {
	  Position		  [472, 321]
	}
	Annotation {
	  Position		  [426, 340]
	}
	Annotation {
	  Position		  [436, 283]
	}
	Annotation {
	  Position		  [561, 364]
	}
      }
    }
    Line {
      Labels		      [1, 0]
      SrcBlock		      "Regler"
      SrcPort		      1
      Points		      [60, 0; 0, -25]
      DstBlock		      "Regelstrecke KERS"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Regelstrecke KERS"
      SrcPort		      1
      Points		      [125, 0; 0, 450; -985, 0; 0, -450]
      DstBlock		      "Regler"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Regelstrecke KERS"
      SrcPort		      2
      Points		      [110, 0; 0, 375; -950, 0; 0, -375]
      DstBlock		      "Regler"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ILoadDc"
      SrcPort		      1
      DstBlock		      "Regelstrecke KERS"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Regler"
      SrcPort		      2
      Points		      [65, 0; 0, -75]
      DstBlock		      "Regelstrecke KERS"
      DstPort		      2
    }
    Line {
      Labels		      [3, 0]
      SrcBlock		      "Regelstrecke KERS"
      SrcPort		      4
      Points		      [75, 0; 0, 235; -875, 0; 0, -235]
      DstBlock		      "Regler"
      DstPort		      4
    }
    Line {
      Labels		      [3, 0]
      SrcBlock		      "Regelstrecke KERS"
      SrcPort		      5
      Points		      [50, 0; 0, 160; -825, 0; 0, -160]
      DstBlock		      "Regler"
      DstPort		      5
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Regelstrecke KERS"
      SrcPort		      6
      Points		      [25, 0; 0, 85; -775, 0]
      DstBlock		      "Regler"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Regelstrecke KERS"
      SrcPort		      3
      Points		      [90, 0; 0, 305; -905, 0; 0, -305]
      DstBlock		      "Regler"
      DstPort		      3
    }
    Annotation {
      Position		      [412, 391]
    }
    Annotation {
      Position		      [499, 391]
    }
    Annotation {
      Position		      [503, 281]
    }
    Annotation {
      Position		      [973, 370]
    }
    Annotation {
      Position		      [901, 381]
    }
  }
}
