viewName "module"
libFiles ""
langName "Verilog"
libDirs ""
libName ""
extDirs ".v"
