// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2025 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0

`verilator_config
lint_off --rule UNDRIVEN
// Checks UNUSED delegation to UNUSEDSIGNAL etc
lint_off --rule UNUSED
