<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='aes_highthroughput_lowarea.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: aes_highthroughput_lowarea
    <br/>
    Created: Mar  3, 2010
    <br/>
    Updated: Apr  1, 2012
    <br/>
    SVN Updated: May  6, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Crypto core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The High Throughput Low Area AES IP core implements the Rijndael encryption &amp; decryption algorithm used in the AES standard. The standalone core implements the basic ECB mode described in publication 800-38A by NIST. Other modes can be easily implemented using the core.
     <br/>
     The core implements both key expansion, required each time the key is changed (also after reset or power-up), and encryption/decryption algorithms. The core supports all three key lengths: 128, 192 &amp; 256 bits, selected by an input signal. Encryption or decryption modes of operation are also selected on the fly using an input signal.
     <br/>
     The core can achieve data rates of about 880Mbps with 256 bits key length, 1Gbps with 192 bits key length and 1.2Gbps with 128 bits key length when operated at a clock of 100MHz.
     <br/>
     Test bench for basic simulation is provided to demonstrate the core functionality and interfaces. An additional test bench is supplied for verification of the core using the KAT test vectors files for ECB mode.
     <br/>
     <h3>
      Block Diagram
     </h3>
     Simplified core block diagram:
     <br/>
     <img src="usercontent,img,1333262834" alt="Simplified Block Diagram"/>
     <br/>
     For detailed information download the
     
      Core Specifications 0.2
     
     document.
     <br/>
     <h3>
      Synthesis Results
     </h3>
     <table border="1">
      <tr>
       <th>
        Manufacturer
       </th>
       <th>
        Family
       </th>
       <th>
        Device
       </th>
       <th>
        Device Utilization
       </th>
       <th>
        Elements Utilization
       </th>
       <th>
        Fmax
       </th>
      </tr>
      <tr>
       <td>
        Xilinx
       </td>
       <td>
        Spartan 3
       </td>
       <td>
        xc3s1500-4fg456
       </td>
       <td>
        23%
       </td>
       <td>
        3,110 Slices
       </td>
       <td>
        &gt;100MHz
       </td>
      </tr>
      <tr>
       <td>
        Xilinx
       </td>
       <td>
        Virtex 5
       </td>
       <td>
        xc5vlx30-3ff324
       </td>
       <td>
        45%
       </td>
       <td>
        1,408 Slices
       </td>
       <td>
        &gt;135MHz
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        Cyclone III
       </td>
       <td>
        ep3c10f256c6
       </td>
       <td>
        44%
       </td>
       <td>
        4,657 LEs
       </td>
       <td>
        &gt;110MHz
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        Arria II GX
       </td>
       <td>
        ep2agx45cu17i3
       </td>
       <td>
        13%
       </td>
       <td>
        1,806 Registers
        <br/>
        3,247 ALUTs
       </td>
       <td>
        &gt;145MHz
       </td>
      </tr>
     </table>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
