// Seed: 1201121401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_7;
  assign id_1 = id_10;
  wire  id_15;
  uwire id_16 = 1;
  wire  id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1
    , id_12,
    output supply1 id_2,
    output wor id_3,
    output wor id_4,
    output tri id_5,
    output tri id_6,
    input supply1 id_7,
    output supply1 id_8
    , id_13,
    input uwire id_9,
    input wand id_10
);
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
