<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICR_PROPBASER</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_PROPBASER, Redistributor Properties Base Address Register</h1><p>The GICR_PROPBASER characteristics are:</p><h2>Purpose</h2><p>Specifies the base address of the LPI Configuration table, and the Shareability and Cacheability of accesses to the LPI Configuration table.</p><h2>Configuration</h2><p></p><p><del>RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.</del></p><p>A copy of this register is provided for each Redistributor.</p><p>An implementation might make this register RO, for example to correspond to an LPI Configuration table in read-only memory.</p><h2>Attributes</h2><p>GICR_PROPBASER is a 64-bit register.</p><h2>Field descriptions</h2><p>The GICR_PROPBASER bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5"><a href="#0_63">RES0</a></td><td class="lr" colspan="3"><a href="#OuterCache_58">OuterCache</a></td><td class="lr" colspan="4"><a href="#0_55">RES0</a></td><td class="lr" colspan="20"><a href="#Physical_Address_51">Physical_Address</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#Physical_Address_51">Physical_Address</a></td><td class="lr" colspan="2"><a href="#Shareability_11">Shareability</a></td><td class="lr" colspan="3"><a href="#InnerCache_9">InnerCache</a></td><td class="lr" colspan="2"><a href="#0_6">RES0</a></td><td class="lr" colspan="5"><a href="#IDbits_4">IDbits</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:59]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="OuterCache_58">OuterCache, bits [58:56]
                  </h4><p>Indicates the Outer Cacheability attributes of accesses to the LPI Configuration table. The possible values of this field are:</p><table class="valuetable"><tr><th>OuterCache</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td><p>Memory type defined in InnerCache field. For Normal memory, Outer Cacheability is the same as Inner Cacheability.</p></td></tr><tr><td class="bitfield">0b001</td><td><p>Normal Outer Non-cacheable.</p></td></tr><tr><td class="bitfield">0b010</td><td><p>Normal Outer Cacheable Read-allocate, Write-through.</p></td></tr><tr><td class="bitfield">0b011</td><td><p>Normal Outer Cacheable Read-allocate, Write-back.</p></td></tr><tr><td class="bitfield">0b100</td><td><p>Normal Outer Cacheable Write-allocate, Write-through.</p></td></tr><tr><td class="bitfield">0b101</td><td><p>Normal Outer Cacheable Write-allocate, Write-back.</p></td></tr><tr><td class="bitfield">0b110</td><td><p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-through.</p></td></tr><tr><td class="bitfield">0b111</td><td><p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-back.</p></td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_55">
                Bits [55:52]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Physical_Address_51">Physical_Address, bits [51:12]
                  </h4><p>Bits [51:12] of the physical address containing the LPI Configuration table.</p><p>In implementations supporting fewer than 52 bits of physical address, unimplemented upper bits are <span class="arm-defined-word">RES0</span>.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Shareability_11">Shareability, bits [11:10]
                  </h4><p>Indicates the Shareability attributes of accesses to the LPI Configuration table. The possible values of this field are:</p><table class="valuetable"><tr><th>Shareability</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Non-shareable.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Inner Shareable.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Outer Shareable.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Reserved. Treated as <span class="binarynumber">0b00</span>.</p></td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="InnerCache_9">InnerCache, bits [9:7]
                  </h4><p>Indicates the Inner Cacheability attributes of accesses to the LPI Configuration table. The possible values of this field are:</p><table class="valuetable"><tr><th>InnerCache</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td><p>Device-nGnRnE.</p></td></tr><tr><td class="bitfield">0b001</td><td><p>Normal Inner Non-cacheable.</p></td></tr><tr><td class="bitfield">0b010</td><td><p>Normal Inner Cacheable Read-allocate, Write-through.</p></td></tr><tr><td class="bitfield">0b011</td><td><p>Normal Inner Cacheable Read-allocate, Write-back.</p></td></tr><tr><td class="bitfield">0b100</td><td><p>Normal Inner Cacheable Write-allocate, Write-through.</p></td></tr><tr><td class="bitfield">0b101</td><td><p>Normal Inner Cacheable Write-allocate, Write-back.</p></td></tr><tr><td class="bitfield">0b110</td><td><p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-through.</p></td></tr><tr><td class="bitfield">0b111</td><td><p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-back.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_6">
                Bits [6:5]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="IDbits_4">IDbits, bits [4:0]
                  </h4><p>The number of bits of LPI INTID supported, minus one, by the LPI Configuration table starting at Physical_Address.</p><p>If the value of this field is larger than the value of <a href="ext-gicd_typer.html">GICD_TYPER</a>.IDbits, the <a href="ext-gicd_typer.html">GICD_TYPER</a>.IDbits value applies.</p><p>If the value of this field is less than <span class="binarynumber">0b1101</span>, indicating that the largest INTID is less than 8192 (the smallest LPI interrupt ID), the GIC will behave as if all physical LPIs are out of range.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><h2>Accessing the GICR_PROPBASER</h2><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether GICR_PROPBASER can be set to different values on different Redistributors. <a href="ext-gicr_typer.html">GICR_TYPER</a>.CommonLPIAff identifies the Redistributors that must have GICR_PROPBASER set to the same values whenever <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.EnableLPIs == 1.</p><p>Setting different values in different copies of GICR_PROPBASER on Redistributors that are required to use a common LPI Configuration table when <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.EnableLPIs == 1 leads to <span class="arm-defined-word">UNPREDICTABLE</span> behavior.</p><p>Other restrictions apply when a Redistributor caches information from GICR_PROPBASER. See <span class="xref">LPI Configuration tables</span> for more information.</p><h4>GICR_PROPBASER can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x0070</span></td><td>GICR_PROPBASER</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>