
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_sc_hd__decap_12       |Circuit 2: sky130_ef_sc_hd__decap_12       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_sc_hd__decap_12       |Circuit 2: sky130_ef_sc_hd__decap_12       
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_sc_hd__decap_12 and sky130_ef_sc_hd__decap_12 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 2                          |Number of nets: 2                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
DIODE                                      |DIODE                                      
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Class sky130_fd_sc_hd__dfxtp_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__dfxtp_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfxtp_2        |Circuit 2: sky130_fd_sc_hd__dfxtp_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (13->12)           |sky130_fd_pr__nfet_01v8 (13->12)           
sky130_fd_pr__pfet_01v8_hvt (13->12)       |sky130_fd_pr__pfet_01v8_hvt (13->12)       
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfxtp_2        |Circuit 2: sky130_fd_sc_hd__dfxtp_2        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
D                                          |D                                          
Q                                          |Q                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfxtp_2 and sky130_fd_sc_hd__dfxtp_2 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_generic_po (2)           |sky130_fd_pr__res_generic_po (2)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
LO                                         |LO                                         
HI                                         |HI                                         
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlygate4sd3_1 and sky130_fd_sc_hd__dlygate4sd3_1 are equivalent.

Class sky130_fd_sc_hd__dfxtp_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__dfxtp_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfxtp_4        |Circuit 2: sky130_fd_sc_hd__dfxtp_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (15->12)       |sky130_fd_pr__pfet_01v8_hvt (15->12)       
sky130_fd_pr__nfet_01v8 (15->12)           |sky130_fd_pr__nfet_01v8 (15->12)           
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfxtp_4        |Circuit 2: sky130_fd_sc_hd__dfxtp_4        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
Q                                          |Q                                          
D                                          |D                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfxtp_4 and sky130_fd_sc_hd__dfxtp_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_1         |Circuit 2: sky130_fd_sc_hd__and3_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_1         |Circuit 2: sky130_fd_sc_hd__and3_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
X                                          |X                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_1 and sky130_fd_sc_hd__and3_1 are equivalent.

Class sky130_fd_sc_hd__buf_12 (0):  Merged 28 parallel devices.
Class sky130_fd_sc_hd__buf_12 (1):  Merged 28 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_12         |Circuit 2: sky130_fd_sc_hd__buf_12         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (16->2)            |sky130_fd_pr__nfet_01v8 (16->2)            
sky130_fd_pr__pfet_01v8_hvt (16->2)        |sky130_fd_pr__pfet_01v8_hvt (16->2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_12         |Circuit 2: sky130_fd_sc_hd__buf_12         
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_12 and sky130_fd_sc_hd__buf_12 are equivalent.

Class sky130_fd_sc_hd__clkbuf_16 (0):  Merged 36 parallel devices.
Class sky130_fd_sc_hd__clkbuf_16 (1):  Merged 36 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (20->2)        |sky130_fd_pr__pfet_01v8_hvt (20->2)        
sky130_fd_pr__nfet_01v8 (20->2)            |sky130_fd_pr__nfet_01v8 (20->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
A                                          |A                                          
B                                          |B                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a31o_1         |Circuit 2: sky130_fd_sc_hd__a31o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a31o_1         |Circuit 2: sky130_fd_sc_hd__a31o_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
B1                                         |B1                                         
X                                          |X                                          
A2                                         |A2                                         
A1                                         |A1                                         
A3                                         |A3                                         
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a31o_1 and sky130_fd_sc_hd__a31o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a32o_1         |Circuit 2: sky130_fd_sc_hd__a32o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a32o_1         |Circuit 2: sky130_fd_sc_hd__a32o_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
B2                                         |B2                                         
X                                          |X                                          
B1                                         |B1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A1                                         |A1                                         
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a32o_1 and sky130_fd_sc_hd__a32o_1 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfxtp_1        |Circuit 2: sky130_fd_sc_hd__dfxtp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (12)               |sky130_fd_pr__nfet_01v8 (12)               
sky130_fd_pr__pfet_01v8_hvt (12)           |sky130_fd_pr__pfet_01v8_hvt (12)           
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfxtp_1        |Circuit 2: sky130_fd_sc_hd__dfxtp_1        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
D                                          |D                                          
Q                                          |Q                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfxtp_1 and sky130_fd_sc_hd__dfxtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
X                                          |X                                          
B                                          |B                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_8 (0):  Merged 16 parallel devices.
Class sky130_fd_sc_hd__clkbuf_8 (1):  Merged 16 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_8       |Circuit 2: sky130_fd_sc_hd__clkbuf_8       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (10->2)        |sky130_fd_pr__pfet_01v8_hvt (10->2)        
sky130_fd_pr__nfet_01v8 (10->2)            |sky130_fd_pr__nfet_01v8 (10->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_8       |Circuit 2: sky130_fd_sc_hd__clkbuf_8       
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_8 and sky130_fd_sc_hd__clkbuf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand4_1        |Circuit 2: sky130_fd_sc_hd__nand4_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand4_1        |Circuit 2: sky130_fd_sc_hd__nand4_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
D                                          |D                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand4_1 and sky130_fd_sc_hd__nand4_1 are equivalent.

Class sky130_fd_sc_hd__and4_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__and4_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4_2         |Circuit 2: sky130_fd_sc_hd__and4_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)             |sky130_fd_pr__nfet_01v8 (6->5)             
sky130_fd_pr__pfet_01v8_hvt (6->5)         |sky130_fd_pr__pfet_01v8_hvt (6->5)         
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4_2         |Circuit 2: sky130_fd_sc_hd__and4_2         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VGND                                       |VGND                                       
X                                          |X                                          
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4_2 and sky130_fd_sc_hd__and4_2 are equivalent.

Class sky130_fd_sc_hd__and4b_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__and4b_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4b_2        |Circuit 2: sky130_fd_sc_hd__and4b_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (7->6)         |sky130_fd_pr__pfet_01v8_hvt (7->6)         
sky130_fd_pr__nfet_01v8 (7->6)             |sky130_fd_pr__nfet_01v8 (7->6)             
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4b_2        |Circuit 2: sky130_fd_sc_hd__and4b_2        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
D                                          |D                                          
A_N                                        |A_N                                        
C                                          |C                                          
B                                          |B                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4b_2 and sky130_fd_sc_hd__and4b_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21a_1         |Circuit 2: sky130_fd_sc_hd__o21a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21a_1         |Circuit 2: sky130_fd_sc_hd__o21a_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
A2                                         |A2                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21a_1 and sky130_fd_sc_hd__o21a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o2111a_1       |Circuit 2: sky130_fd_sc_hd__o2111a_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o2111a_1       |Circuit 2: sky130_fd_sc_hd__o2111a_1       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
D1                                         |D1                                         
C1                                         |C1                                         
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o2111a_1 and sky130_fd_sc_hd__o2111a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3b_1        |Circuit 2: sky130_fd_sc_hd__and3b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3b_1        |Circuit 2: sky130_fd_sc_hd__and3b_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
X                                          |X                                          
A_N                                        |A_N                                        
C                                          |C                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3b_1 and sky130_fd_sc_hd__and3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o211a_1        |Circuit 2: sky130_fd_sc_hd__o211a_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o211a_1        |Circuit 2: sky130_fd_sc_hd__o211a_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
C1                                         |C1                                         
A1                                         |A1                                         
B1                                         |B1                                         
A2                                         |A2                                         
X                                          |X                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o211a_1 and sky130_fd_sc_hd__o211a_1 are equivalent.

Class sky130_fd_sc_hd__and3_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__and3_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_2         |Circuit 2: sky130_fd_sc_hd__and3_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->4)         |sky130_fd_pr__pfet_01v8_hvt (5->4)         
sky130_fd_pr__nfet_01v8 (5->4)             |sky130_fd_pr__nfet_01v8 (5->4)             
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_2         |Circuit 2: sky130_fd_sc_hd__and3_2         
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_2 and sky130_fd_sc_hd__and3_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3_1        |Circuit 2: sky130_fd_sc_hd__nand3_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3_1        |Circuit 2: sky130_fd_sc_hd__nand3_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3_1 and sky130_fd_sc_hd__nand3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xor2_1         |Circuit 2: sky130_fd_sc_hd__xor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xor2_1         |Circuit 2: sky130_fd_sc_hd__xor2_1         
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VGND                                       |VGND                                       
B                                          |B                                          
VNB                                        |VNB                                        
VPB                                        |VPB                                        
X                                          |X                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xor2_1 and sky130_fd_sc_hd__xor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21o_1         |Circuit 2: sky130_fd_sc_hd__a21o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21o_1         |Circuit 2: sky130_fd_sc_hd__a21o_1         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
A2                                         |A2                                         
X                                          |X                                          
B1                                         |B1                                         
A1                                         |A1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_1 and sky130_fd_sc_hd__a21o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a22o_1         |Circuit 2: sky130_fd_sc_hd__a22o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a22o_1         |Circuit 2: sky130_fd_sc_hd__a22o_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A2                                         |A2                                         
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
B2                                         |B2                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a22o_1 and sky130_fd_sc_hd__a22o_1 are equivalent.

Class sky130_fd_sc_hd__a21o_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__a21o_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21o_2         |Circuit 2: sky130_fd_sc_hd__a21o_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->4)         |sky130_fd_pr__pfet_01v8_hvt (5->4)         
sky130_fd_pr__nfet_01v8 (5->4)             |sky130_fd_pr__nfet_01v8 (5->4)             
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21o_2         |Circuit 2: sky130_fd_sc_hd__a21o_2         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A1                                         |A1                                         
X                                          |X                                          
B1                                         |B1                                         
A2                                         |A2                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_2 and sky130_fd_sc_hd__a21o_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
B                                          |B                                          
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a2bb2o_1       |Circuit 2: sky130_fd_sc_hd__a2bb2o_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a2bb2o_1       |Circuit 2: sky130_fd_sc_hd__a2bb2o_1       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A1_N                                       |A1_N                                       
A2_N                                       |A2_N                                       
X                                          |X                                          
B2                                         |B2                                         
B1                                         |B1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a2bb2o_1 and sky130_fd_sc_hd__a2bb2o_1 are equivalent.

Class sky130_fd_sc_hd__buf_8 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_hd__buf_8 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_8          |Circuit 2: sky130_fd_sc_hd__buf_8          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (11->2)            |sky130_fd_pr__nfet_01v8 (11->2)            
sky130_fd_pr__pfet_01v8_hvt (11->2)        |sky130_fd_pr__pfet_01v8_hvt (11->2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_8          |Circuit 2: sky130_fd_sc_hd__buf_8          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_8 and sky130_fd_sc_hd__buf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1 |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1 |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1 
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlymetal6s2s_1 and sky130_fd_sc_hd__dlymetal6s2s_1 are equivalent.

Class sky130_fd_sc_hd__buf_6 (0):  Merged 12 parallel devices.
Class sky130_fd_sc_hd__buf_6 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_6          |Circuit 2: sky130_fd_sc_hd__buf_6          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (8->2)         |sky130_fd_pr__pfet_01v8_hvt (8->2)         
sky130_fd_pr__nfet_01v8 (8->2)             |sky130_fd_pr__nfet_01v8 (8->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_6          |Circuit 2: sky130_fd_sc_hd__buf_6          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_6 and sky130_fd_sc_hd__buf_6 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__clkbuf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_4       |Circuit 2: sky130_fd_sc_hd__clkbuf_4       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)         |sky130_fd_pr__pfet_01v8_hvt (5->2)         
sky130_fd_pr__nfet_01v8 (5->2)             |sky130_fd_pr__nfet_01v8 (5->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_4       |Circuit 2: sky130_fd_sc_hd__clkbuf_4       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_4 and sky130_fd_sc_hd__clkbuf_4 are equivalent.

Class sky130_fd_sc_hd__buf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__buf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_4          |Circuit 2: sky130_fd_sc_hd__buf_4          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)         |sky130_fd_pr__pfet_01v8_hvt (5->2)         
sky130_fd_pr__nfet_01v8 (5->2)             |sky130_fd_pr__nfet_01v8 (5->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_4          |Circuit 2: sky130_fd_sc_hd__buf_4          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_4 and sky130_fd_sc_hd__buf_4 are equivalent.

Class sky130_fd_sc_hd__nand2_8 (0):  Merged 28 parallel devices.
Class sky130_fd_sc_hd__nand2_8 (1):  Merged 28 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_8        |Circuit 2: sky130_fd_sc_hd__nand2_8        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (16->2)            |sky130_fd_pr__nfet_01v8 (16->2)            
sky130_fd_pr__pfet_01v8_hvt (16->2)        |sky130_fd_pr__pfet_01v8_hvt (16->2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_8        |Circuit 2: sky130_fd_sc_hd__nand2_8        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VGND                                       |VGND                                       
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
B                                          |B                                          
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_8 and sky130_fd_sc_hd__nand2_8 are equivalent.

Class sky130_fd_sc_hd__nor2_4 (0):  Merged 12 parallel devices.
Class sky130_fd_sc_hd__nor2_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_4         |Circuit 2: sky130_fd_sc_hd__nor2_4         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (8->2)         |sky130_fd_pr__pfet_01v8_hvt (8->2)         
sky130_fd_pr__nfet_01v8 (8->2)             |sky130_fd_pr__nfet_01v8 (8->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_4         |Circuit 2: sky130_fd_sc_hd__nor2_4         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
B                                          |B                                          
VPB                                        |VPB                                        
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_4 and sky130_fd_sc_hd__nor2_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2b_1        |Circuit 2: sky130_fd_sc_hd__and2b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2b_1        |Circuit 2: sky130_fd_sc_hd__and2b_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
B                                          |B                                          
X                                          |X                                          
A_N                                        |A_N                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2b_1 and sky130_fd_sc_hd__and2b_1 are equivalent.

Class sky130_fd_sc_hd__inv_12 (0):  Merged 22 parallel devices.
Class sky130_fd_sc_hd__inv_12 (1):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_12         |Circuit 2: sky130_fd_sc_hd__inv_12         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (12->1)        |sky130_fd_pr__pfet_01v8_hvt (12->1)        
sky130_fd_pr__nfet_01v8 (12->1)            |sky130_fd_pr__nfet_01v8 (12->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_12         |Circuit 2: sky130_fd_sc_hd__inv_12         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_12 and sky130_fd_sc_hd__inv_12 are equivalent.

Class sky130_fd_sc_hd__o21ai_2 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__o21ai_2 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ai_2        |Circuit 2: sky130_fd_sc_hd__o21ai_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6->3)             |sky130_fd_pr__nfet_01v8 (6->3)             
sky130_fd_pr__pfet_01v8_hvt (6->3)         |sky130_fd_pr__pfet_01v8_hvt (6->3)         
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ai_2        |Circuit 2: sky130_fd_sc_hd__o21ai_2        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A2                                         |A2                                         
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
B1                                         |B1                                         
A1                                         |A1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ai_2 and sky130_fd_sc_hd__o21ai_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2b_1       |Circuit 2: sky130_fd_sc_hd__nand2b_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2b_1       |Circuit 2: sky130_fd_sc_hd__nand2b_1       
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A_N                                        |A_N                                        
VGND                                       |VGND                                       
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2b_1 and sky130_fd_sc_hd__nand2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a221o_1        |Circuit 2: sky130_fd_sc_hd__a221o_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a221o_1        |Circuit 2: sky130_fd_sc_hd__a221o_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
X                                          |X                                          
B1                                         |B1                                         
A1                                         |A1                                         
C1                                         |C1                                         
A2                                         |A2                                         
B2                                         |B2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a221o_1 and sky130_fd_sc_hd__a221o_1 are equivalent.
Flattening unmatched subcell sky130_fd_sc_hd__tapvpwrvgnd_1 in circuit user_proj_example (1)(69228 instances)
Flattening unmatched subcell sky130_fd_sc_hd__fill_1 in circuit user_proj_example (1)(68948 instances)
Flattening unmatched subcell sky130_fd_sc_hd__fill_2 in circuit user_proj_example (1)(1654 instances)

Cell user_proj_example (0) disconnected node: io_in[0]
Cell user_proj_example (0) disconnected node: io_in[10]
Cell user_proj_example (0) disconnected node: io_in[11]
Cell user_proj_example (0) disconnected node: io_in[12]
Cell user_proj_example (0) disconnected node: io_in[13]
Cell user_proj_example (0) disconnected node: io_in[14]
Cell user_proj_example (0) disconnected node: io_in[15]
Cell user_proj_example (0) disconnected node: io_in[1]
Cell user_proj_example (0) disconnected node: io_in[2]
Cell user_proj_example (0) disconnected node: io_in[3]
Cell user_proj_example (0) disconnected node: io_in[4]
Cell user_proj_example (0) disconnected node: io_in[5]
Cell user_proj_example (0) disconnected node: io_in[6]
Cell user_proj_example (0) disconnected node: io_in[7]
Cell user_proj_example (0) disconnected node: io_in[8]
Cell user_proj_example (0) disconnected node: io_in[9]
Cell user_proj_example (0) disconnected node: la_data_in[0]
Cell user_proj_example (0) disconnected node: la_data_in[100]
Cell user_proj_example (0) disconnected node: la_data_in[101]
Cell user_proj_example (0) disconnected node: la_data_in[102]
Cell user_proj_example (0) disconnected node: la_data_in[103]
Cell user_proj_example (0) disconnected node: la_data_in[104]
Cell user_proj_example (0) disconnected node: la_data_in[105]
Cell user_proj_example (0) disconnected node: la_data_in[106]
Cell user_proj_example (0) disconnected node: la_data_in[107]
Cell user_proj_example (0) disconnected node: la_data_in[108]
Cell user_proj_example (0) disconnected node: la_data_in[109]
Cell user_proj_example (0) disconnected node: la_data_in[10]
Cell user_proj_example (0) disconnected node: la_data_in[110]
Cell user_proj_example (0) disconnected node: la_data_in[111]
Cell user_proj_example (0) disconnected node: la_data_in[112]
Cell user_proj_example (0) disconnected node: la_data_in[113]
Cell user_proj_example (0) disconnected node: la_data_in[114]
Cell user_proj_example (0) disconnected node: la_data_in[115]
Cell user_proj_example (0) disconnected node: la_data_in[116]
Cell user_proj_example (0) disconnected node: la_data_in[117]
Cell user_proj_example (0) disconnected node: la_data_in[118]
Cell user_proj_example (0) disconnected node: la_data_in[119]
Cell user_proj_example (0) disconnected node: la_data_in[11]
Cell user_proj_example (0) disconnected node: la_data_in[120]
Cell user_proj_example (0) disconnected node: la_data_in[121]
Cell user_proj_example (0) disconnected node: la_data_in[122]
Cell user_proj_example (0) disconnected node: la_data_in[123]
Cell user_proj_example (0) disconnected node: la_data_in[124]
Cell user_proj_example (0) disconnected node: la_data_in[125]
Cell user_proj_example (0) disconnected node: la_data_in[126]
Cell user_proj_example (0) disconnected node: la_data_in[127]
Cell user_proj_example (0) disconnected node: la_data_in[12]
Cell user_proj_example (0) disconnected node: la_data_in[13]
Cell user_proj_example (0) disconnected node: la_data_in[14]
Cell user_proj_example (0) disconnected node: la_data_in[15]
Cell user_proj_example (0) disconnected node: la_data_in[16]
Cell user_proj_example (0) disconnected node: la_data_in[17]
Cell user_proj_example (0) disconnected node: la_data_in[18]
Cell user_proj_example (0) disconnected node: la_data_in[19]
Cell user_proj_example (0) disconnected node: la_data_in[1]
Cell user_proj_example (0) disconnected node: la_data_in[20]
Cell user_proj_example (0) disconnected node: la_data_in[21]
Cell user_proj_example (0) disconnected node: la_data_in[22]
Cell user_proj_example (0) disconnected node: la_data_in[23]
Cell user_proj_example (0) disconnected node: la_data_in[24]
Cell user_proj_example (0) disconnected node: la_data_in[25]
Cell user_proj_example (0) disconnected node: la_data_in[26]
Cell user_proj_example (0) disconnected node: la_data_in[27]
Cell user_proj_example (0) disconnected node: la_data_in[28]
Cell user_proj_example (0) disconnected node: la_data_in[29]
Cell user_proj_example (0) disconnected node: la_data_in[2]
Cell user_proj_example (0) disconnected node: la_data_in[30]
Cell user_proj_example (0) disconnected node: la_data_in[31]
Cell user_proj_example (0) disconnected node: la_data_in[32]
Cell user_proj_example (0) disconnected node: la_data_in[33]
Cell user_proj_example (0) disconnected node: la_data_in[34]
Cell user_proj_example (0) disconnected node: la_data_in[35]
Cell user_proj_example (0) disconnected node: la_data_in[36]
Cell user_proj_example (0) disconnected node: la_data_in[37]
Cell user_proj_example (0) disconnected node: la_data_in[38]
Cell user_proj_example (0) disconnected node: la_data_in[39]
Cell user_proj_example (0) disconnected node: la_data_in[3]
Cell user_proj_example (0) disconnected node: la_data_in[40]
Cell user_proj_example (0) disconnected node: la_data_in[41]
Cell user_proj_example (0) disconnected node: la_data_in[42]
Cell user_proj_example (0) disconnected node: la_data_in[43]
Cell user_proj_example (0) disconnected node: la_data_in[44]
Cell user_proj_example (0) disconnected node: la_data_in[45]
Cell user_proj_example (0) disconnected node: la_data_in[46]
Cell user_proj_example (0) disconnected node: la_data_in[47]
Cell user_proj_example (0) disconnected node: la_data_in[4]
Cell user_proj_example (0) disconnected node: la_data_in[5]
Cell user_proj_example (0) disconnected node: la_data_in[66]
Cell user_proj_example (0) disconnected node: la_data_in[67]
Cell user_proj_example (0) disconnected node: la_data_in[68]
Cell user_proj_example (0) disconnected node: la_data_in[69]
Cell user_proj_example (0) disconnected node: la_data_in[6]
Cell user_proj_example (0) disconnected node: la_data_in[70]
Cell user_proj_example (0) disconnected node: la_data_in[71]
Cell user_proj_example (0) disconnected node: la_data_in[72]
Cell user_proj_example (0) disconnected node: la_data_in[73]
Cell user_proj_example (0) disconnected node: la_data_in[74]
Cell user_proj_example (0) disconnected node: la_data_in[75]
Cell user_proj_example (0) disconnected node: la_data_in[76]
Cell user_proj_example (0) disconnected node: la_data_in[77]
Cell user_proj_example (0) disconnected node: la_data_in[78]
Cell user_proj_example (0) disconnected node: la_data_in[79]
Cell user_proj_example (0) disconnected node: la_data_in[7]
Cell user_proj_example (0) disconnected node: la_data_in[80]
Cell user_proj_example (0) disconnected node: la_data_in[81]
Cell user_proj_example (0) disconnected node: la_data_in[82]
Cell user_proj_example (0) disconnected node: la_data_in[83]
Cell user_proj_example (0) disconnected node: la_data_in[84]
Cell user_proj_example (0) disconnected node: la_data_in[85]
Cell user_proj_example (0) disconnected node: la_data_in[86]
Cell user_proj_example (0) disconnected node: la_data_in[87]
Cell user_proj_example (0) disconnected node: la_data_in[88]
Cell user_proj_example (0) disconnected node: la_data_in[89]
Cell user_proj_example (0) disconnected node: la_data_in[8]
Cell user_proj_example (0) disconnected node: la_data_in[90]
Cell user_proj_example (0) disconnected node: la_data_in[91]
Cell user_proj_example (0) disconnected node: la_data_in[92]
Cell user_proj_example (0) disconnected node: la_data_in[93]
Cell user_proj_example (0) disconnected node: la_data_in[94]
Cell user_proj_example (0) disconnected node: la_data_in[95]
Cell user_proj_example (0) disconnected node: la_data_in[96]
Cell user_proj_example (0) disconnected node: la_data_in[97]
Cell user_proj_example (0) disconnected node: la_data_in[98]
Cell user_proj_example (0) disconnected node: la_data_in[99]
Cell user_proj_example (0) disconnected node: la_data_in[9]
Cell user_proj_example (0) disconnected node: la_oenb[0]
Cell user_proj_example (0) disconnected node: la_oenb[100]
Cell user_proj_example (0) disconnected node: la_oenb[101]
Cell user_proj_example (0) disconnected node: la_oenb[102]
Cell user_proj_example (0) disconnected node: la_oenb[103]
Cell user_proj_example (0) disconnected node: la_oenb[104]
Cell user_proj_example (0) disconnected node: la_oenb[105]
Cell user_proj_example (0) disconnected node: la_oenb[106]
Cell user_proj_example (0) disconnected node: la_oenb[107]
Cell user_proj_example (0) disconnected node: la_oenb[108]
Cell user_proj_example (0) disconnected node: la_oenb[109]
Cell user_proj_example (0) disconnected node: la_oenb[10]
Cell user_proj_example (0) disconnected node: la_oenb[110]
Cell user_proj_example (0) disconnected node: la_oenb[111]
Cell user_proj_example (0) disconnected node: la_oenb[112]
Cell user_proj_example (0) disconnected node: la_oenb[113]
Cell user_proj_example (0) disconnected node: la_oenb[114]
Cell user_proj_example (0) disconnected node: la_oenb[115]
Cell user_proj_example (0) disconnected node: la_oenb[116]
Cell user_proj_example (0) disconnected node: la_oenb[117]
Cell user_proj_example (0) disconnected node: la_oenb[118]
Cell user_proj_example (0) disconnected node: la_oenb[119]
Cell user_proj_example (0) disconnected node: la_oenb[11]
Cell user_proj_example (0) disconnected node: la_oenb[120]
Cell user_proj_example (0) disconnected node: la_oenb[121]
Cell user_proj_example (0) disconnected node: la_oenb[122]
Cell user_proj_example (0) disconnected node: la_oenb[123]
Cell user_proj_example (0) disconnected node: la_oenb[124]
Cell user_proj_example (0) disconnected node: la_oenb[125]
Cell user_proj_example (0) disconnected node: la_oenb[126]
Cell user_proj_example (0) disconnected node: la_oenb[127]
Cell user_proj_example (0) disconnected node: la_oenb[12]
Cell user_proj_example (0) disconnected node: la_oenb[13]
Cell user_proj_example (0) disconnected node: la_oenb[14]
Cell user_proj_example (0) disconnected node: la_oenb[15]
Cell user_proj_example (0) disconnected node: la_oenb[16]
Cell user_proj_example (0) disconnected node: la_oenb[17]
Cell user_proj_example (0) disconnected node: la_oenb[18]
Cell user_proj_example (0) disconnected node: la_oenb[19]
Cell user_proj_example (0) disconnected node: la_oenb[1]
Cell user_proj_example (0) disconnected node: la_oenb[20]
Cell user_proj_example (0) disconnected node: la_oenb[21]
Cell user_proj_example (0) disconnected node: la_oenb[22]
Cell user_proj_example (0) disconnected node: la_oenb[23]
Cell user_proj_example (0) disconnected node: la_oenb[24]
Cell user_proj_example (0) disconnected node: la_oenb[25]
Cell user_proj_example (0) disconnected node: la_oenb[26]
Cell user_proj_example (0) disconnected node: la_oenb[27]
Cell user_proj_example (0) disconnected node: la_oenb[28]
Cell user_proj_example (0) disconnected node: la_oenb[29]
Cell user_proj_example (0) disconnected node: la_oenb[2]
Cell user_proj_example (0) disconnected node: la_oenb[30]
Cell user_proj_example (0) disconnected node: la_oenb[31]
Cell user_proj_example (0) disconnected node: la_oenb[32]
Cell user_proj_example (0) disconnected node: la_oenb[33]
Cell user_proj_example (0) disconnected node: la_oenb[34]
Cell user_proj_example (0) disconnected node: la_oenb[35]
Cell user_proj_example (0) disconnected node: la_oenb[36]
Cell user_proj_example (0) disconnected node: la_oenb[37]
Cell user_proj_example (0) disconnected node: la_oenb[38]
Cell user_proj_example (0) disconnected node: la_oenb[39]
Cell user_proj_example (0) disconnected node: la_oenb[3]
Cell user_proj_example (0) disconnected node: la_oenb[40]
Cell user_proj_example (0) disconnected node: la_oenb[41]
Cell user_proj_example (0) disconnected node: la_oenb[42]
Cell user_proj_example (0) disconnected node: la_oenb[43]
Cell user_proj_example (0) disconnected node: la_oenb[44]
Cell user_proj_example (0) disconnected node: la_oenb[45]
Cell user_proj_example (0) disconnected node: la_oenb[46]
Cell user_proj_example (0) disconnected node: la_oenb[47]
Cell user_proj_example (0) disconnected node: la_oenb[4]
Cell user_proj_example (0) disconnected node: la_oenb[5]
Cell user_proj_example (0) disconnected node: la_oenb[66]
Cell user_proj_example (0) disconnected node: la_oenb[67]
Cell user_proj_example (0) disconnected node: la_oenb[68]
Cell user_proj_example (0) disconnected node: la_oenb[69]
Cell user_proj_example (0) disconnected node: la_oenb[6]
Cell user_proj_example (0) disconnected node: la_oenb[70]
Cell user_proj_example (0) disconnected node: la_oenb[71]
Cell user_proj_example (0) disconnected node: la_oenb[72]
Cell user_proj_example (0) disconnected node: la_oenb[73]
Cell user_proj_example (0) disconnected node: la_oenb[74]
Cell user_proj_example (0) disconnected node: la_oenb[75]
Cell user_proj_example (0) disconnected node: la_oenb[76]
Cell user_proj_example (0) disconnected node: la_oenb[77]
Cell user_proj_example (0) disconnected node: la_oenb[78]
Cell user_proj_example (0) disconnected node: la_oenb[79]
Cell user_proj_example (0) disconnected node: la_oenb[7]
Cell user_proj_example (0) disconnected node: la_oenb[80]
Cell user_proj_example (0) disconnected node: la_oenb[81]
Cell user_proj_example (0) disconnected node: la_oenb[82]
Cell user_proj_example (0) disconnected node: la_oenb[83]
Cell user_proj_example (0) disconnected node: la_oenb[84]
Cell user_proj_example (0) disconnected node: la_oenb[85]
Cell user_proj_example (0) disconnected node: la_oenb[86]
Cell user_proj_example (0) disconnected node: la_oenb[87]
Cell user_proj_example (0) disconnected node: la_oenb[88]
Cell user_proj_example (0) disconnected node: la_oenb[89]
Cell user_proj_example (0) disconnected node: la_oenb[8]
Cell user_proj_example (0) disconnected node: la_oenb[90]
Cell user_proj_example (0) disconnected node: la_oenb[91]
Cell user_proj_example (0) disconnected node: la_oenb[92]
Cell user_proj_example (0) disconnected node: la_oenb[93]
Cell user_proj_example (0) disconnected node: la_oenb[94]
Cell user_proj_example (0) disconnected node: la_oenb[95]
Cell user_proj_example (0) disconnected node: la_oenb[96]
Cell user_proj_example (0) disconnected node: la_oenb[97]
Cell user_proj_example (0) disconnected node: la_oenb[98]
Cell user_proj_example (0) disconnected node: la_oenb[99]
Cell user_proj_example (0) disconnected node: la_oenb[9]
Cell user_proj_example (0) disconnected node: wbs_adr_i[0]
Cell user_proj_example (0) disconnected node: wbs_adr_i[10]
Cell user_proj_example (0) disconnected node: wbs_adr_i[11]
Cell user_proj_example (0) disconnected node: wbs_adr_i[12]
Cell user_proj_example (0) disconnected node: wbs_adr_i[13]
Cell user_proj_example (0) disconnected node: wbs_adr_i[14]
Cell user_proj_example (0) disconnected node: wbs_adr_i[15]
Cell user_proj_example (0) disconnected node: wbs_adr_i[16]
Cell user_proj_example (0) disconnected node: wbs_adr_i[17]
Cell user_proj_example (0) disconnected node: wbs_adr_i[18]
Cell user_proj_example (0) disconnected node: wbs_adr_i[19]
Cell user_proj_example (0) disconnected node: wbs_adr_i[1]
Cell user_proj_example (0) disconnected node: wbs_adr_i[20]
Cell user_proj_example (0) disconnected node: wbs_adr_i[21]
Cell user_proj_example (0) disconnected node: wbs_adr_i[22]
Cell user_proj_example (0) disconnected node: wbs_adr_i[23]
Cell user_proj_example (0) disconnected node: wbs_adr_i[24]
Cell user_proj_example (0) disconnected node: wbs_adr_i[25]
Cell user_proj_example (0) disconnected node: wbs_adr_i[26]
Cell user_proj_example (0) disconnected node: wbs_adr_i[27]
Cell user_proj_example (0) disconnected node: wbs_adr_i[28]
Cell user_proj_example (0) disconnected node: wbs_adr_i[29]
Cell user_proj_example (0) disconnected node: wbs_adr_i[2]
Cell user_proj_example (0) disconnected node: wbs_adr_i[30]
Cell user_proj_example (0) disconnected node: wbs_adr_i[31]
Cell user_proj_example (0) disconnected node: wbs_adr_i[3]
Cell user_proj_example (0) disconnected node: wbs_adr_i[4]
Cell user_proj_example (0) disconnected node: wbs_adr_i[5]
Cell user_proj_example (0) disconnected node: wbs_adr_i[6]
Cell user_proj_example (0) disconnected node: wbs_adr_i[7]
Cell user_proj_example (0) disconnected node: wbs_adr_i[8]
Cell user_proj_example (0) disconnected node: wbs_adr_i[9]
Cell user_proj_example (0) disconnected node: wbs_dat_i[16]
Cell user_proj_example (0) disconnected node: wbs_dat_i[17]
Cell user_proj_example (0) disconnected node: wbs_dat_i[18]
Cell user_proj_example (0) disconnected node: wbs_dat_i[19]
Cell user_proj_example (0) disconnected node: wbs_dat_i[20]
Cell user_proj_example (0) disconnected node: wbs_dat_i[21]
Cell user_proj_example (0) disconnected node: wbs_dat_i[22]
Cell user_proj_example (0) disconnected node: wbs_dat_i[23]
Cell user_proj_example (0) disconnected node: wbs_dat_i[24]
Cell user_proj_example (0) disconnected node: wbs_dat_i[25]
Cell user_proj_example (0) disconnected node: wbs_dat_i[26]
Cell user_proj_example (0) disconnected node: wbs_dat_i[27]
Cell user_proj_example (0) disconnected node: wbs_dat_i[28]
Cell user_proj_example (0) disconnected node: wbs_dat_i[29]
Cell user_proj_example (0) disconnected node: wbs_dat_i[30]
Cell user_proj_example (0) disconnected node: wbs_dat_i[31]
Cell user_proj_example (0) disconnected node: wbs_sel_i[2]
Cell user_proj_example (0) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: io_in[15]
Cell user_proj_example (1) disconnected node: io_in[14]
Cell user_proj_example (1) disconnected node: io_in[13]
Cell user_proj_example (1) disconnected node: io_in[12]
Cell user_proj_example (1) disconnected node: io_in[11]
Cell user_proj_example (1) disconnected node: io_in[10]
Cell user_proj_example (1) disconnected node: io_in[9]
Cell user_proj_example (1) disconnected node: io_in[8]
Cell user_proj_example (1) disconnected node: io_in[7]
Cell user_proj_example (1) disconnected node: io_in[6]
Cell user_proj_example (1) disconnected node: io_in[5]
Cell user_proj_example (1) disconnected node: io_in[4]
Cell user_proj_example (1) disconnected node: io_in[3]
Cell user_proj_example (1) disconnected node: io_in[2]
Cell user_proj_example (1) disconnected node: io_in[1]
Cell user_proj_example (1) disconnected node: io_in[0]
Cell user_proj_example (1) disconnected node: la_data_in[127]
Cell user_proj_example (1) disconnected node: la_data_in[126]
Cell user_proj_example (1) disconnected node: la_data_in[125]
Cell user_proj_example (1) disconnected node: la_data_in[124]
Cell user_proj_example (1) disconnected node: la_data_in[123]
Cell user_proj_example (1) disconnected node: la_data_in[122]
Cell user_proj_example (1) disconnected node: la_data_in[121]
Cell user_proj_example (1) disconnected node: la_data_in[120]
Cell user_proj_example (1) disconnected node: la_data_in[119]
Cell user_proj_example (1) disconnected node: la_data_in[118]
Cell user_proj_example (1) disconnected node: la_data_in[117]
Cell user_proj_example (1) disconnected node: la_data_in[116]
Cell user_proj_example (1) disconnected node: la_data_in[115]
Cell user_proj_example (1) disconnected node: la_data_in[114]
Cell user_proj_example (1) disconnected node: la_data_in[113]
Cell user_proj_example (1) disconnected node: la_data_in[112]
Cell user_proj_example (1) disconnected node: la_data_in[111]
Cell user_proj_example (1) disconnected node: la_data_in[110]
Cell user_proj_example (1) disconnected node: la_data_in[109]
Cell user_proj_example (1) disconnected node: la_data_in[108]
Cell user_proj_example (1) disconnected node: la_data_in[107]
Cell user_proj_example (1) disconnected node: la_data_in[106]
Cell user_proj_example (1) disconnected node: la_data_in[105]
Cell user_proj_example (1) disconnected node: la_data_in[104]
Cell user_proj_example (1) disconnected node: la_data_in[103]
Cell user_proj_example (1) disconnected node: la_data_in[102]
Cell user_proj_example (1) disconnected node: la_data_in[101]
Cell user_proj_example (1) disconnected node: la_data_in[100]
Cell user_proj_example (1) disconnected node: la_data_in[99]
Cell user_proj_example (1) disconnected node: la_data_in[98]
Cell user_proj_example (1) disconnected node: la_data_in[97]
Cell user_proj_example (1) disconnected node: la_data_in[96]
Cell user_proj_example (1) disconnected node: la_data_in[95]
Cell user_proj_example (1) disconnected node: la_data_in[94]
Cell user_proj_example (1) disconnected node: la_data_in[93]
Cell user_proj_example (1) disconnected node: la_data_in[92]
Cell user_proj_example (1) disconnected node: la_data_in[91]
Cell user_proj_example (1) disconnected node: la_data_in[90]
Cell user_proj_example (1) disconnected node: la_data_in[89]
Cell user_proj_example (1) disconnected node: la_data_in[88]
Cell user_proj_example (1) disconnected node: la_data_in[87]
Cell user_proj_example (1) disconnected node: la_data_in[86]
Cell user_proj_example (1) disconnected node: la_data_in[85]
Cell user_proj_example (1) disconnected node: la_data_in[84]
Cell user_proj_example (1) disconnected node: la_data_in[83]
Cell user_proj_example (1) disconnected node: la_data_in[82]
Cell user_proj_example (1) disconnected node: la_data_in[81]
Cell user_proj_example (1) disconnected node: la_data_in[80]
Cell user_proj_example (1) disconnected node: la_data_in[79]
Cell user_proj_example (1) disconnected node: la_data_in[78]
Cell user_proj_example (1) disconnected node: la_data_in[77]
Cell user_proj_example (1) disconnected node: la_data_in[76]
Cell user_proj_example (1) disconnected node: la_data_in[75]
Cell user_proj_example (1) disconnected node: la_data_in[74]
Cell user_proj_example (1) disconnected node: la_data_in[73]
Cell user_proj_example (1) disconnected node: la_data_in[72]
Cell user_proj_example (1) disconnected node: la_data_in[71]
Cell user_proj_example (1) disconnected node: la_data_in[70]
Cell user_proj_example (1) disconnected node: la_data_in[69]
Cell user_proj_example (1) disconnected node: la_data_in[68]
Cell user_proj_example (1) disconnected node: la_data_in[67]
Cell user_proj_example (1) disconnected node: la_data_in[66]
Cell user_proj_example (1) disconnected node: la_data_in[47]
Cell user_proj_example (1) disconnected node: la_data_in[46]
Cell user_proj_example (1) disconnected node: la_data_in[45]
Cell user_proj_example (1) disconnected node: la_data_in[44]
Cell user_proj_example (1) disconnected node: la_data_in[43]
Cell user_proj_example (1) disconnected node: la_data_in[42]
Cell user_proj_example (1) disconnected node: la_data_in[41]
Cell user_proj_example (1) disconnected node: la_data_in[40]
Cell user_proj_example (1) disconnected node: la_data_in[39]
Cell user_proj_example (1) disconnected node: la_data_in[38]
Cell user_proj_example (1) disconnected node: la_data_in[37]
Cell user_proj_example (1) disconnected node: la_data_in[36]
Cell user_proj_example (1) disconnected node: la_data_in[35]
Cell user_proj_example (1) disconnected node: la_data_in[34]
Cell user_proj_example (1) disconnected node: la_data_in[33]
Cell user_proj_example (1) disconnected node: la_data_in[32]
Cell user_proj_example (1) disconnected node: la_data_in[31]
Cell user_proj_example (1) disconnected node: la_data_in[30]
Cell user_proj_example (1) disconnected node: la_data_in[29]
Cell user_proj_example (1) disconnected node: la_data_in[28]
Cell user_proj_example (1) disconnected node: la_data_in[27]
Cell user_proj_example (1) disconnected node: la_data_in[26]
Cell user_proj_example (1) disconnected node: la_data_in[25]
Cell user_proj_example (1) disconnected node: la_data_in[24]
Cell user_proj_example (1) disconnected node: la_data_in[23]
Cell user_proj_example (1) disconnected node: la_data_in[22]
Cell user_proj_example (1) disconnected node: la_data_in[21]
Cell user_proj_example (1) disconnected node: la_data_in[20]
Cell user_proj_example (1) disconnected node: la_data_in[19]
Cell user_proj_example (1) disconnected node: la_data_in[18]
Cell user_proj_example (1) disconnected node: la_data_in[17]
Cell user_proj_example (1) disconnected node: la_data_in[16]
Cell user_proj_example (1) disconnected node: la_data_in[15]
Cell user_proj_example (1) disconnected node: la_data_in[14]
Cell user_proj_example (1) disconnected node: la_data_in[13]
Cell user_proj_example (1) disconnected node: la_data_in[12]
Cell user_proj_example (1) disconnected node: la_data_in[11]
Cell user_proj_example (1) disconnected node: la_data_in[10]
Cell user_proj_example (1) disconnected node: la_data_in[9]
Cell user_proj_example (1) disconnected node: la_data_in[8]
Cell user_proj_example (1) disconnected node: la_data_in[7]
Cell user_proj_example (1) disconnected node: la_data_in[6]
Cell user_proj_example (1) disconnected node: la_data_in[5]
Cell user_proj_example (1) disconnected node: la_data_in[4]
Cell user_proj_example (1) disconnected node: la_data_in[3]
Cell user_proj_example (1) disconnected node: la_data_in[2]
Cell user_proj_example (1) disconnected node: la_data_in[1]
Cell user_proj_example (1) disconnected node: la_data_in[0]
Cell user_proj_example (1) disconnected node: la_oenb[127]
Cell user_proj_example (1) disconnected node: la_oenb[126]
Cell user_proj_example (1) disconnected node: la_oenb[125]
Cell user_proj_example (1) disconnected node: la_oenb[124]
Cell user_proj_example (1) disconnected node: la_oenb[123]
Cell user_proj_example (1) disconnected node: la_oenb[122]
Cell user_proj_example (1) disconnected node: la_oenb[121]
Cell user_proj_example (1) disconnected node: la_oenb[120]
Cell user_proj_example (1) disconnected node: la_oenb[119]
Cell user_proj_example (1) disconnected node: la_oenb[118]
Cell user_proj_example (1) disconnected node: la_oenb[117]
Cell user_proj_example (1) disconnected node: la_oenb[116]
Cell user_proj_example (1) disconnected node: la_oenb[115]
Cell user_proj_example (1) disconnected node: la_oenb[114]
Cell user_proj_example (1) disconnected node: la_oenb[113]
Cell user_proj_example (1) disconnected node: la_oenb[112]
Cell user_proj_example (1) disconnected node: la_oenb[111]
Cell user_proj_example (1) disconnected node: la_oenb[110]
Cell user_proj_example (1) disconnected node: la_oenb[109]
Cell user_proj_example (1) disconnected node: la_oenb[108]
Cell user_proj_example (1) disconnected node: la_oenb[107]
Cell user_proj_example (1) disconnected node: la_oenb[106]
Cell user_proj_example (1) disconnected node: la_oenb[105]
Cell user_proj_example (1) disconnected node: la_oenb[104]
Cell user_proj_example (1) disconnected node: la_oenb[103]
Cell user_proj_example (1) disconnected node: la_oenb[102]
Cell user_proj_example (1) disconnected node: la_oenb[101]
Cell user_proj_example (1) disconnected node: la_oenb[100]
Cell user_proj_example (1) disconnected node: la_oenb[99]
Cell user_proj_example (1) disconnected node: la_oenb[98]
Cell user_proj_example (1) disconnected node: la_oenb[97]
Cell user_proj_example (1) disconnected node: la_oenb[96]
Cell user_proj_example (1) disconnected node: la_oenb[95]
Cell user_proj_example (1) disconnected node: la_oenb[94]
Cell user_proj_example (1) disconnected node: la_oenb[93]
Cell user_proj_example (1) disconnected node: la_oenb[92]
Cell user_proj_example (1) disconnected node: la_oenb[91]
Cell user_proj_example (1) disconnected node: la_oenb[90]
Cell user_proj_example (1) disconnected node: la_oenb[89]
Cell user_proj_example (1) disconnected node: la_oenb[88]
Cell user_proj_example (1) disconnected node: la_oenb[87]
Cell user_proj_example (1) disconnected node: la_oenb[86]
Cell user_proj_example (1) disconnected node: la_oenb[85]
Cell user_proj_example (1) disconnected node: la_oenb[84]
Cell user_proj_example (1) disconnected node: la_oenb[83]
Cell user_proj_example (1) disconnected node: la_oenb[82]
Cell user_proj_example (1) disconnected node: la_oenb[81]
Cell user_proj_example (1) disconnected node: la_oenb[80]
Cell user_proj_example (1) disconnected node: la_oenb[79]
Cell user_proj_example (1) disconnected node: la_oenb[78]
Cell user_proj_example (1) disconnected node: la_oenb[77]
Cell user_proj_example (1) disconnected node: la_oenb[76]
Cell user_proj_example (1) disconnected node: la_oenb[75]
Cell user_proj_example (1) disconnected node: la_oenb[74]
Cell user_proj_example (1) disconnected node: la_oenb[73]
Cell user_proj_example (1) disconnected node: la_oenb[72]
Cell user_proj_example (1) disconnected node: la_oenb[71]
Cell user_proj_example (1) disconnected node: la_oenb[70]
Cell user_proj_example (1) disconnected node: la_oenb[69]
Cell user_proj_example (1) disconnected node: la_oenb[68]
Cell user_proj_example (1) disconnected node: la_oenb[67]
Cell user_proj_example (1) disconnected node: la_oenb[66]
Cell user_proj_example (1) disconnected node: la_oenb[47]
Cell user_proj_example (1) disconnected node: la_oenb[46]
Cell user_proj_example (1) disconnected node: la_oenb[45]
Cell user_proj_example (1) disconnected node: la_oenb[44]
Cell user_proj_example (1) disconnected node: la_oenb[43]
Cell user_proj_example (1) disconnected node: la_oenb[42]
Cell user_proj_example (1) disconnected node: la_oenb[41]
Cell user_proj_example (1) disconnected node: la_oenb[40]
Cell user_proj_example (1) disconnected node: la_oenb[39]
Cell user_proj_example (1) disconnected node: la_oenb[38]
Cell user_proj_example (1) disconnected node: la_oenb[37]
Cell user_proj_example (1) disconnected node: la_oenb[36]
Cell user_proj_example (1) disconnected node: la_oenb[35]
Cell user_proj_example (1) disconnected node: la_oenb[34]
Cell user_proj_example (1) disconnected node: la_oenb[33]
Cell user_proj_example (1) disconnected node: la_oenb[32]
Cell user_proj_example (1) disconnected node: la_oenb[31]
Cell user_proj_example (1) disconnected node: la_oenb[30]
Cell user_proj_example (1) disconnected node: la_oenb[29]
Cell user_proj_example (1) disconnected node: la_oenb[28]
Cell user_proj_example (1) disconnected node: la_oenb[27]
Cell user_proj_example (1) disconnected node: la_oenb[26]
Cell user_proj_example (1) disconnected node: la_oenb[25]
Cell user_proj_example (1) disconnected node: la_oenb[24]
Cell user_proj_example (1) disconnected node: la_oenb[23]
Cell user_proj_example (1) disconnected node: la_oenb[22]
Cell user_proj_example (1) disconnected node: la_oenb[21]
Cell user_proj_example (1) disconnected node: la_oenb[20]
Cell user_proj_example (1) disconnected node: la_oenb[19]
Cell user_proj_example (1) disconnected node: la_oenb[18]
Cell user_proj_example (1) disconnected node: la_oenb[17]
Cell user_proj_example (1) disconnected node: la_oenb[16]
Cell user_proj_example (1) disconnected node: la_oenb[15]
Cell user_proj_example (1) disconnected node: la_oenb[14]
Cell user_proj_example (1) disconnected node: la_oenb[13]
Cell user_proj_example (1) disconnected node: la_oenb[12]
Cell user_proj_example (1) disconnected node: la_oenb[11]
Cell user_proj_example (1) disconnected node: la_oenb[10]
Cell user_proj_example (1) disconnected node: la_oenb[9]
Cell user_proj_example (1) disconnected node: la_oenb[8]
Cell user_proj_example (1) disconnected node: la_oenb[7]
Cell user_proj_example (1) disconnected node: la_oenb[6]
Cell user_proj_example (1) disconnected node: la_oenb[5]
Cell user_proj_example (1) disconnected node: la_oenb[4]
Cell user_proj_example (1) disconnected node: la_oenb[3]
Cell user_proj_example (1) disconnected node: la_oenb[2]
Cell user_proj_example (1) disconnected node: la_oenb[1]
Cell user_proj_example (1) disconnected node: la_oenb[0]
Cell user_proj_example (1) disconnected node: wbs_adr_i[31]
Cell user_proj_example (1) disconnected node: wbs_adr_i[30]
Cell user_proj_example (1) disconnected node: wbs_adr_i[29]
Cell user_proj_example (1) disconnected node: wbs_adr_i[28]
Cell user_proj_example (1) disconnected node: wbs_adr_i[27]
Cell user_proj_example (1) disconnected node: wbs_adr_i[26]
Cell user_proj_example (1) disconnected node: wbs_adr_i[25]
Cell user_proj_example (1) disconnected node: wbs_adr_i[24]
Cell user_proj_example (1) disconnected node: wbs_adr_i[23]
Cell user_proj_example (1) disconnected node: wbs_adr_i[22]
Cell user_proj_example (1) disconnected node: wbs_adr_i[21]
Cell user_proj_example (1) disconnected node: wbs_adr_i[20]
Cell user_proj_example (1) disconnected node: wbs_adr_i[19]
Cell user_proj_example (1) disconnected node: wbs_adr_i[18]
Cell user_proj_example (1) disconnected node: wbs_adr_i[17]
Cell user_proj_example (1) disconnected node: wbs_adr_i[16]
Cell user_proj_example (1) disconnected node: wbs_adr_i[15]
Cell user_proj_example (1) disconnected node: wbs_adr_i[14]
Cell user_proj_example (1) disconnected node: wbs_adr_i[13]
Cell user_proj_example (1) disconnected node: wbs_adr_i[12]
Cell user_proj_example (1) disconnected node: wbs_adr_i[11]
Cell user_proj_example (1) disconnected node: wbs_adr_i[10]
Cell user_proj_example (1) disconnected node: wbs_adr_i[9]
Cell user_proj_example (1) disconnected node: wbs_adr_i[8]
Cell user_proj_example (1) disconnected node: wbs_adr_i[7]
Cell user_proj_example (1) disconnected node: wbs_adr_i[6]
Cell user_proj_example (1) disconnected node: wbs_adr_i[5]
Cell user_proj_example (1) disconnected node: wbs_adr_i[4]
Cell user_proj_example (1) disconnected node: wbs_adr_i[3]
Cell user_proj_example (1) disconnected node: wbs_adr_i[2]
Cell user_proj_example (1) disconnected node: wbs_adr_i[1]
Cell user_proj_example (1) disconnected node: wbs_adr_i[0]
Cell user_proj_example (1) disconnected node: wbs_dat_i[31]
Cell user_proj_example (1) disconnected node: wbs_dat_i[30]
Cell user_proj_example (1) disconnected node: wbs_dat_i[29]
Cell user_proj_example (1) disconnected node: wbs_dat_i[28]
Cell user_proj_example (1) disconnected node: wbs_dat_i[27]
Cell user_proj_example (1) disconnected node: wbs_dat_i[26]
Cell user_proj_example (1) disconnected node: wbs_dat_i[25]
Cell user_proj_example (1) disconnected node: wbs_dat_i[24]
Cell user_proj_example (1) disconnected node: wbs_dat_i[23]
Cell user_proj_example (1) disconnected node: wbs_dat_i[22]
Cell user_proj_example (1) disconnected node: wbs_dat_i[21]
Cell user_proj_example (1) disconnected node: wbs_dat_i[20]
Cell user_proj_example (1) disconnected node: wbs_dat_i[19]
Cell user_proj_example (1) disconnected node: wbs_dat_i[18]
Cell user_proj_example (1) disconnected node: wbs_dat_i[17]
Cell user_proj_example (1) disconnected node: wbs_dat_i[16]
Cell user_proj_example (1) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: wbs_sel_i[2]
Class user_proj_example (0):  Merged 346769 parallel devices.
Class user_proj_example (1):  Merged 346769 parallel devices.
Cell user_proj_example (0) disconnected node: io_in[0]
Cell user_proj_example (0) disconnected node: io_in[10]
Cell user_proj_example (0) disconnected node: io_in[11]
Cell user_proj_example (0) disconnected node: io_in[12]
Cell user_proj_example (0) disconnected node: io_in[13]
Cell user_proj_example (0) disconnected node: io_in[14]
Cell user_proj_example (0) disconnected node: io_in[15]
Cell user_proj_example (0) disconnected node: io_in[1]
Cell user_proj_example (0) disconnected node: io_in[2]
Cell user_proj_example (0) disconnected node: io_in[3]
Cell user_proj_example (0) disconnected node: io_in[4]
Cell user_proj_example (0) disconnected node: io_in[5]
Cell user_proj_example (0) disconnected node: io_in[6]
Cell user_proj_example (0) disconnected node: io_in[7]
Cell user_proj_example (0) disconnected node: io_in[8]
Cell user_proj_example (0) disconnected node: io_in[9]
Cell user_proj_example (0) disconnected node: la_data_in[0]
Cell user_proj_example (0) disconnected node: la_data_in[100]
Cell user_proj_example (0) disconnected node: la_data_in[101]
Cell user_proj_example (0) disconnected node: la_data_in[102]
Cell user_proj_example (0) disconnected node: la_data_in[103]
Cell user_proj_example (0) disconnected node: la_data_in[104]
Cell user_proj_example (0) disconnected node: la_data_in[105]
Cell user_proj_example (0) disconnected node: la_data_in[106]
Cell user_proj_example (0) disconnected node: la_data_in[107]
Cell user_proj_example (0) disconnected node: la_data_in[108]
Cell user_proj_example (0) disconnected node: la_data_in[109]
Cell user_proj_example (0) disconnected node: la_data_in[10]
Cell user_proj_example (0) disconnected node: la_data_in[110]
Cell user_proj_example (0) disconnected node: la_data_in[111]
Cell user_proj_example (0) disconnected node: la_data_in[112]
Cell user_proj_example (0) disconnected node: la_data_in[113]
Cell user_proj_example (0) disconnected node: la_data_in[114]
Cell user_proj_example (0) disconnected node: la_data_in[115]
Cell user_proj_example (0) disconnected node: la_data_in[116]
Cell user_proj_example (0) disconnected node: la_data_in[117]
Cell user_proj_example (0) disconnected node: la_data_in[118]
Cell user_proj_example (0) disconnected node: la_data_in[119]
Cell user_proj_example (0) disconnected node: la_data_in[11]
Cell user_proj_example (0) disconnected node: la_data_in[120]
Cell user_proj_example (0) disconnected node: la_data_in[121]
Cell user_proj_example (0) disconnected node: la_data_in[122]
Cell user_proj_example (0) disconnected node: la_data_in[123]
Cell user_proj_example (0) disconnected node: la_data_in[124]
Cell user_proj_example (0) disconnected node: la_data_in[125]
Cell user_proj_example (0) disconnected node: la_data_in[126]
Cell user_proj_example (0) disconnected node: la_data_in[127]
Cell user_proj_example (0) disconnected node: la_data_in[12]
Cell user_proj_example (0) disconnected node: la_data_in[13]
Cell user_proj_example (0) disconnected node: la_data_in[14]
Cell user_proj_example (0) disconnected node: la_data_in[15]
Cell user_proj_example (0) disconnected node: la_data_in[16]
Cell user_proj_example (0) disconnected node: la_data_in[17]
Cell user_proj_example (0) disconnected node: la_data_in[18]
Cell user_proj_example (0) disconnected node: la_data_in[19]
Cell user_proj_example (0) disconnected node: la_data_in[1]
Cell user_proj_example (0) disconnected node: la_data_in[20]
Cell user_proj_example (0) disconnected node: la_data_in[21]
Cell user_proj_example (0) disconnected node: la_data_in[22]
Cell user_proj_example (0) disconnected node: la_data_in[23]
Cell user_proj_example (0) disconnected node: la_data_in[24]
Cell user_proj_example (0) disconnected node: la_data_in[25]
Cell user_proj_example (0) disconnected node: la_data_in[26]
Cell user_proj_example (0) disconnected node: la_data_in[27]
Cell user_proj_example (0) disconnected node: la_data_in[28]
Cell user_proj_example (0) disconnected node: la_data_in[29]
Cell user_proj_example (0) disconnected node: la_data_in[2]
Cell user_proj_example (0) disconnected node: la_data_in[30]
Cell user_proj_example (0) disconnected node: la_data_in[31]
Cell user_proj_example (0) disconnected node: la_data_in[32]
Cell user_proj_example (0) disconnected node: la_data_in[33]
Cell user_proj_example (0) disconnected node: la_data_in[34]
Cell user_proj_example (0) disconnected node: la_data_in[35]
Cell user_proj_example (0) disconnected node: la_data_in[36]
Cell user_proj_example (0) disconnected node: la_data_in[37]
Cell user_proj_example (0) disconnected node: la_data_in[38]
Cell user_proj_example (0) disconnected node: la_data_in[39]
Cell user_proj_example (0) disconnected node: la_data_in[3]
Cell user_proj_example (0) disconnected node: la_data_in[40]
Cell user_proj_example (0) disconnected node: la_data_in[41]
Cell user_proj_example (0) disconnected node: la_data_in[42]
Cell user_proj_example (0) disconnected node: la_data_in[43]
Cell user_proj_example (0) disconnected node: la_data_in[44]
Cell user_proj_example (0) disconnected node: la_data_in[45]
Cell user_proj_example (0) disconnected node: la_data_in[46]
Cell user_proj_example (0) disconnected node: la_data_in[47]
Cell user_proj_example (0) disconnected node: la_data_in[4]
Cell user_proj_example (0) disconnected node: la_data_in[5]
Cell user_proj_example (0) disconnected node: la_data_in[66]
Cell user_proj_example (0) disconnected node: la_data_in[67]
Cell user_proj_example (0) disconnected node: la_data_in[68]
Cell user_proj_example (0) disconnected node: la_data_in[69]
Cell user_proj_example (0) disconnected node: la_data_in[6]
Cell user_proj_example (0) disconnected node: la_data_in[70]
Cell user_proj_example (0) disconnected node: la_data_in[71]
Cell user_proj_example (0) disconnected node: la_data_in[72]
Cell user_proj_example (0) disconnected node: la_data_in[73]
Cell user_proj_example (0) disconnected node: la_data_in[74]
Cell user_proj_example (0) disconnected node: la_data_in[75]
Cell user_proj_example (0) disconnected node: la_data_in[76]
Cell user_proj_example (0) disconnected node: la_data_in[77]
Cell user_proj_example (0) disconnected node: la_data_in[78]
Cell user_proj_example (0) disconnected node: la_data_in[79]
Cell user_proj_example (0) disconnected node: la_data_in[7]
Cell user_proj_example (0) disconnected node: la_data_in[80]
Cell user_proj_example (0) disconnected node: la_data_in[81]
Cell user_proj_example (0) disconnected node: la_data_in[82]
Cell user_proj_example (0) disconnected node: la_data_in[83]
Cell user_proj_example (0) disconnected node: la_data_in[84]
Cell user_proj_example (0) disconnected node: la_data_in[85]
Cell user_proj_example (0) disconnected node: la_data_in[86]
Cell user_proj_example (0) disconnected node: la_data_in[87]
Cell user_proj_example (0) disconnected node: la_data_in[88]
Cell user_proj_example (0) disconnected node: la_data_in[89]
Cell user_proj_example (0) disconnected node: la_data_in[8]
Cell user_proj_example (0) disconnected node: la_data_in[90]
Cell user_proj_example (0) disconnected node: la_data_in[91]
Cell user_proj_example (0) disconnected node: la_data_in[92]
Cell user_proj_example (0) disconnected node: la_data_in[93]
Cell user_proj_example (0) disconnected node: la_data_in[94]
Cell user_proj_example (0) disconnected node: la_data_in[95]
Cell user_proj_example (0) disconnected node: la_data_in[96]
Cell user_proj_example (0) disconnected node: la_data_in[97]
Cell user_proj_example (0) disconnected node: la_data_in[98]
Cell user_proj_example (0) disconnected node: la_data_in[99]
Cell user_proj_example (0) disconnected node: la_data_in[9]
Cell user_proj_example (0) disconnected node: la_oenb[0]
Cell user_proj_example (0) disconnected node: la_oenb[100]
Cell user_proj_example (0) disconnected node: la_oenb[101]
Cell user_proj_example (0) disconnected node: la_oenb[102]
Cell user_proj_example (0) disconnected node: la_oenb[103]
Cell user_proj_example (0) disconnected node: la_oenb[104]
Cell user_proj_example (0) disconnected node: la_oenb[105]
Cell user_proj_example (0) disconnected node: la_oenb[106]
Cell user_proj_example (0) disconnected node: la_oenb[107]
Cell user_proj_example (0) disconnected node: la_oenb[108]
Cell user_proj_example (0) disconnected node: la_oenb[109]
Cell user_proj_example (0) disconnected node: la_oenb[10]
Cell user_proj_example (0) disconnected node: la_oenb[110]
Cell user_proj_example (0) disconnected node: la_oenb[111]
Cell user_proj_example (0) disconnected node: la_oenb[112]
Cell user_proj_example (0) disconnected node: la_oenb[113]
Cell user_proj_example (0) disconnected node: la_oenb[114]
Cell user_proj_example (0) disconnected node: la_oenb[115]
Cell user_proj_example (0) disconnected node: la_oenb[116]
Cell user_proj_example (0) disconnected node: la_oenb[117]
Cell user_proj_example (0) disconnected node: la_oenb[118]
Cell user_proj_example (0) disconnected node: la_oenb[119]
Cell user_proj_example (0) disconnected node: la_oenb[11]
Cell user_proj_example (0) disconnected node: la_oenb[120]
Cell user_proj_example (0) disconnected node: la_oenb[121]
Cell user_proj_example (0) disconnected node: la_oenb[122]
Cell user_proj_example (0) disconnected node: la_oenb[123]
Cell user_proj_example (0) disconnected node: la_oenb[124]
Cell user_proj_example (0) disconnected node: la_oenb[125]
Cell user_proj_example (0) disconnected node: la_oenb[126]
Cell user_proj_example (0) disconnected node: la_oenb[127]
Cell user_proj_example (0) disconnected node: la_oenb[12]
Cell user_proj_example (0) disconnected node: la_oenb[13]
Cell user_proj_example (0) disconnected node: la_oenb[14]
Cell user_proj_example (0) disconnected node: la_oenb[15]
Cell user_proj_example (0) disconnected node: la_oenb[16]
Cell user_proj_example (0) disconnected node: la_oenb[17]
Cell user_proj_example (0) disconnected node: la_oenb[18]
Cell user_proj_example (0) disconnected node: la_oenb[19]
Cell user_proj_example (0) disconnected node: la_oenb[1]
Cell user_proj_example (0) disconnected node: la_oenb[20]
Cell user_proj_example (0) disconnected node: la_oenb[21]
Cell user_proj_example (0) disconnected node: la_oenb[22]
Cell user_proj_example (0) disconnected node: la_oenb[23]
Cell user_proj_example (0) disconnected node: la_oenb[24]
Cell user_proj_example (0) disconnected node: la_oenb[25]
Cell user_proj_example (0) disconnected node: la_oenb[26]
Cell user_proj_example (0) disconnected node: la_oenb[27]
Cell user_proj_example (0) disconnected node: la_oenb[28]
Cell user_proj_example (0) disconnected node: la_oenb[29]
Cell user_proj_example (0) disconnected node: la_oenb[2]
Cell user_proj_example (0) disconnected node: la_oenb[30]
Cell user_proj_example (0) disconnected node: la_oenb[31]
Cell user_proj_example (0) disconnected node: la_oenb[32]
Cell user_proj_example (0) disconnected node: la_oenb[33]
Cell user_proj_example (0) disconnected node: la_oenb[34]
Cell user_proj_example (0) disconnected node: la_oenb[35]
Cell user_proj_example (0) disconnected node: la_oenb[36]
Cell user_proj_example (0) disconnected node: la_oenb[37]
Cell user_proj_example (0) disconnected node: la_oenb[38]
Cell user_proj_example (0) disconnected node: la_oenb[39]
Cell user_proj_example (0) disconnected node: la_oenb[3]
Cell user_proj_example (0) disconnected node: la_oenb[40]
Cell user_proj_example (0) disconnected node: la_oenb[41]
Cell user_proj_example (0) disconnected node: la_oenb[42]
Cell user_proj_example (0) disconnected node: la_oenb[43]
Cell user_proj_example (0) disconnected node: la_oenb[44]
Cell user_proj_example (0) disconnected node: la_oenb[45]
Cell user_proj_example (0) disconnected node: la_oenb[46]
Cell user_proj_example (0) disconnected node: la_oenb[47]
Cell user_proj_example (0) disconnected node: la_oenb[4]
Cell user_proj_example (0) disconnected node: la_oenb[5]
Cell user_proj_example (0) disconnected node: la_oenb[66]
Cell user_proj_example (0) disconnected node: la_oenb[67]
Cell user_proj_example (0) disconnected node: la_oenb[68]
Cell user_proj_example (0) disconnected node: la_oenb[69]
Cell user_proj_example (0) disconnected node: la_oenb[6]
Cell user_proj_example (0) disconnected node: la_oenb[70]
Cell user_proj_example (0) disconnected node: la_oenb[71]
Cell user_proj_example (0) disconnected node: la_oenb[72]
Cell user_proj_example (0) disconnected node: la_oenb[73]
Cell user_proj_example (0) disconnected node: la_oenb[74]
Cell user_proj_example (0) disconnected node: la_oenb[75]
Cell user_proj_example (0) disconnected node: la_oenb[76]
Cell user_proj_example (0) disconnected node: la_oenb[77]
Cell user_proj_example (0) disconnected node: la_oenb[78]
Cell user_proj_example (0) disconnected node: la_oenb[79]
Cell user_proj_example (0) disconnected node: la_oenb[7]
Cell user_proj_example (0) disconnected node: la_oenb[80]
Cell user_proj_example (0) disconnected node: la_oenb[81]
Cell user_proj_example (0) disconnected node: la_oenb[82]
Cell user_proj_example (0) disconnected node: la_oenb[83]
Cell user_proj_example (0) disconnected node: la_oenb[84]
Cell user_proj_example (0) disconnected node: la_oenb[85]
Cell user_proj_example (0) disconnected node: la_oenb[86]
Cell user_proj_example (0) disconnected node: la_oenb[87]
Cell user_proj_example (0) disconnected node: la_oenb[88]
Cell user_proj_example (0) disconnected node: la_oenb[89]
Cell user_proj_example (0) disconnected node: la_oenb[8]
Cell user_proj_example (0) disconnected node: la_oenb[90]
Cell user_proj_example (0) disconnected node: la_oenb[91]
Cell user_proj_example (0) disconnected node: la_oenb[92]
Cell user_proj_example (0) disconnected node: la_oenb[93]
Cell user_proj_example (0) disconnected node: la_oenb[94]
Cell user_proj_example (0) disconnected node: la_oenb[95]
Cell user_proj_example (0) disconnected node: la_oenb[96]
Cell user_proj_example (0) disconnected node: la_oenb[97]
Cell user_proj_example (0) disconnected node: la_oenb[98]
Cell user_proj_example (0) disconnected node: la_oenb[99]
Cell user_proj_example (0) disconnected node: la_oenb[9]
Cell user_proj_example (0) disconnected node: wbs_adr_i[0]
Cell user_proj_example (0) disconnected node: wbs_adr_i[10]
Cell user_proj_example (0) disconnected node: wbs_adr_i[11]
Cell user_proj_example (0) disconnected node: wbs_adr_i[12]
Cell user_proj_example (0) disconnected node: wbs_adr_i[13]
Cell user_proj_example (0) disconnected node: wbs_adr_i[14]
Cell user_proj_example (0) disconnected node: wbs_adr_i[15]
Cell user_proj_example (0) disconnected node: wbs_adr_i[16]
Cell user_proj_example (0) disconnected node: wbs_adr_i[17]
Cell user_proj_example (0) disconnected node: wbs_adr_i[18]
Cell user_proj_example (0) disconnected node: wbs_adr_i[19]
Cell user_proj_example (0) disconnected node: wbs_adr_i[1]
Cell user_proj_example (0) disconnected node: wbs_adr_i[20]
Cell user_proj_example (0) disconnected node: wbs_adr_i[21]
Cell user_proj_example (0) disconnected node: wbs_adr_i[22]
Cell user_proj_example (0) disconnected node: wbs_adr_i[23]
Cell user_proj_example (0) disconnected node: wbs_adr_i[24]
Cell user_proj_example (0) disconnected node: wbs_adr_i[25]
Cell user_proj_example (0) disconnected node: wbs_adr_i[26]
Cell user_proj_example (0) disconnected node: wbs_adr_i[27]
Cell user_proj_example (0) disconnected node: wbs_adr_i[28]
Cell user_proj_example (0) disconnected node: wbs_adr_i[29]
Cell user_proj_example (0) disconnected node: wbs_adr_i[2]
Cell user_proj_example (0) disconnected node: wbs_adr_i[30]
Cell user_proj_example (0) disconnected node: wbs_adr_i[31]
Cell user_proj_example (0) disconnected node: wbs_adr_i[3]
Cell user_proj_example (0) disconnected node: wbs_adr_i[4]
Cell user_proj_example (0) disconnected node: wbs_adr_i[5]
Cell user_proj_example (0) disconnected node: wbs_adr_i[6]
Cell user_proj_example (0) disconnected node: wbs_adr_i[7]
Cell user_proj_example (0) disconnected node: wbs_adr_i[8]
Cell user_proj_example (0) disconnected node: wbs_adr_i[9]
Cell user_proj_example (0) disconnected node: wbs_dat_i[16]
Cell user_proj_example (0) disconnected node: wbs_dat_i[17]
Cell user_proj_example (0) disconnected node: wbs_dat_i[18]
Cell user_proj_example (0) disconnected node: wbs_dat_i[19]
Cell user_proj_example (0) disconnected node: wbs_dat_i[20]
Cell user_proj_example (0) disconnected node: wbs_dat_i[21]
Cell user_proj_example (0) disconnected node: wbs_dat_i[22]
Cell user_proj_example (0) disconnected node: wbs_dat_i[23]
Cell user_proj_example (0) disconnected node: wbs_dat_i[24]
Cell user_proj_example (0) disconnected node: wbs_dat_i[25]
Cell user_proj_example (0) disconnected node: wbs_dat_i[26]
Cell user_proj_example (0) disconnected node: wbs_dat_i[27]
Cell user_proj_example (0) disconnected node: wbs_dat_i[28]
Cell user_proj_example (0) disconnected node: wbs_dat_i[29]
Cell user_proj_example (0) disconnected node: wbs_dat_i[30]
Cell user_proj_example (0) disconnected node: wbs_dat_i[31]
Cell user_proj_example (0) disconnected node: wbs_sel_i[2]
Cell user_proj_example (0) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: io_in[15]
Cell user_proj_example (1) disconnected node: io_in[14]
Cell user_proj_example (1) disconnected node: io_in[13]
Cell user_proj_example (1) disconnected node: io_in[12]
Cell user_proj_example (1) disconnected node: io_in[11]
Cell user_proj_example (1) disconnected node: io_in[10]
Cell user_proj_example (1) disconnected node: io_in[9]
Cell user_proj_example (1) disconnected node: io_in[8]
Cell user_proj_example (1) disconnected node: io_in[7]
Cell user_proj_example (1) disconnected node: io_in[6]
Cell user_proj_example (1) disconnected node: io_in[5]
Cell user_proj_example (1) disconnected node: io_in[4]
Cell user_proj_example (1) disconnected node: io_in[3]
Cell user_proj_example (1) disconnected node: io_in[2]
Cell user_proj_example (1) disconnected node: io_in[1]
Cell user_proj_example (1) disconnected node: io_in[0]
Cell user_proj_example (1) disconnected node: la_data_in[127]
Cell user_proj_example (1) disconnected node: la_data_in[126]
Cell user_proj_example (1) disconnected node: la_data_in[125]
Cell user_proj_example (1) disconnected node: la_data_in[124]
Cell user_proj_example (1) disconnected node: la_data_in[123]
Cell user_proj_example (1) disconnected node: la_data_in[122]
Cell user_proj_example (1) disconnected node: la_data_in[121]
Cell user_proj_example (1) disconnected node: la_data_in[120]
Cell user_proj_example (1) disconnected node: la_data_in[119]
Cell user_proj_example (1) disconnected node: la_data_in[118]
Cell user_proj_example (1) disconnected node: la_data_in[117]
Cell user_proj_example (1) disconnected node: la_data_in[116]
Cell user_proj_example (1) disconnected node: la_data_in[115]
Cell user_proj_example (1) disconnected node: la_data_in[114]
Cell user_proj_example (1) disconnected node: la_data_in[113]
Cell user_proj_example (1) disconnected node: la_data_in[112]
Cell user_proj_example (1) disconnected node: la_data_in[111]
Cell user_proj_example (1) disconnected node: la_data_in[110]
Cell user_proj_example (1) disconnected node: la_data_in[109]
Cell user_proj_example (1) disconnected node: la_data_in[108]
Cell user_proj_example (1) disconnected node: la_data_in[107]
Cell user_proj_example (1) disconnected node: la_data_in[106]
Cell user_proj_example (1) disconnected node: la_data_in[105]
Cell user_proj_example (1) disconnected node: la_data_in[104]
Cell user_proj_example (1) disconnected node: la_data_in[103]
Cell user_proj_example (1) disconnected node: la_data_in[102]
Cell user_proj_example (1) disconnected node: la_data_in[101]
Cell user_proj_example (1) disconnected node: la_data_in[100]
Cell user_proj_example (1) disconnected node: la_data_in[99]
Cell user_proj_example (1) disconnected node: la_data_in[98]
Cell user_proj_example (1) disconnected node: la_data_in[97]
Cell user_proj_example (1) disconnected node: la_data_in[96]
Cell user_proj_example (1) disconnected node: la_data_in[95]
Cell user_proj_example (1) disconnected node: la_data_in[94]
Cell user_proj_example (1) disconnected node: la_data_in[93]
Cell user_proj_example (1) disconnected node: la_data_in[92]
Cell user_proj_example (1) disconnected node: la_data_in[91]
Cell user_proj_example (1) disconnected node: la_data_in[90]
Cell user_proj_example (1) disconnected node: la_data_in[89]
Cell user_proj_example (1) disconnected node: la_data_in[88]
Cell user_proj_example (1) disconnected node: la_data_in[87]
Cell user_proj_example (1) disconnected node: la_data_in[86]
Cell user_proj_example (1) disconnected node: la_data_in[85]
Cell user_proj_example (1) disconnected node: la_data_in[84]
Cell user_proj_example (1) disconnected node: la_data_in[83]
Cell user_proj_example (1) disconnected node: la_data_in[82]
Cell user_proj_example (1) disconnected node: la_data_in[81]
Cell user_proj_example (1) disconnected node: la_data_in[80]
Cell user_proj_example (1) disconnected node: la_data_in[79]
Cell user_proj_example (1) disconnected node: la_data_in[78]
Cell user_proj_example (1) disconnected node: la_data_in[77]
Cell user_proj_example (1) disconnected node: la_data_in[76]
Cell user_proj_example (1) disconnected node: la_data_in[75]
Cell user_proj_example (1) disconnected node: la_data_in[74]
Cell user_proj_example (1) disconnected node: la_data_in[73]
Cell user_proj_example (1) disconnected node: la_data_in[72]
Cell user_proj_example (1) disconnected node: la_data_in[71]
Cell user_proj_example (1) disconnected node: la_data_in[70]
Cell user_proj_example (1) disconnected node: la_data_in[69]
Cell user_proj_example (1) disconnected node: la_data_in[68]
Cell user_proj_example (1) disconnected node: la_data_in[67]
Cell user_proj_example (1) disconnected node: la_data_in[66]
Cell user_proj_example (1) disconnected node: la_data_in[47]
Cell user_proj_example (1) disconnected node: la_data_in[46]
Cell user_proj_example (1) disconnected node: la_data_in[45]
Cell user_proj_example (1) disconnected node: la_data_in[44]
Cell user_proj_example (1) disconnected node: la_data_in[43]
Cell user_proj_example (1) disconnected node: la_data_in[42]
Cell user_proj_example (1) disconnected node: la_data_in[41]
Cell user_proj_example (1) disconnected node: la_data_in[40]
Cell user_proj_example (1) disconnected node: la_data_in[39]
Cell user_proj_example (1) disconnected node: la_data_in[38]
Cell user_proj_example (1) disconnected node: la_data_in[37]
Cell user_proj_example (1) disconnected node: la_data_in[36]
Cell user_proj_example (1) disconnected node: la_data_in[35]
Cell user_proj_example (1) disconnected node: la_data_in[34]
Cell user_proj_example (1) disconnected node: la_data_in[33]
Cell user_proj_example (1) disconnected node: la_data_in[32]
Cell user_proj_example (1) disconnected node: la_data_in[31]
Cell user_proj_example (1) disconnected node: la_data_in[30]
Cell user_proj_example (1) disconnected node: la_data_in[29]
Cell user_proj_example (1) disconnected node: la_data_in[28]
Cell user_proj_example (1) disconnected node: la_data_in[27]
Cell user_proj_example (1) disconnected node: la_data_in[26]
Cell user_proj_example (1) disconnected node: la_data_in[25]
Cell user_proj_example (1) disconnected node: la_data_in[24]
Cell user_proj_example (1) disconnected node: la_data_in[23]
Cell user_proj_example (1) disconnected node: la_data_in[22]
Cell user_proj_example (1) disconnected node: la_data_in[21]
Cell user_proj_example (1) disconnected node: la_data_in[20]
Cell user_proj_example (1) disconnected node: la_data_in[19]
Cell user_proj_example (1) disconnected node: la_data_in[18]
Cell user_proj_example (1) disconnected node: la_data_in[17]
Cell user_proj_example (1) disconnected node: la_data_in[16]
Cell user_proj_example (1) disconnected node: la_data_in[15]
Cell user_proj_example (1) disconnected node: la_data_in[14]
Cell user_proj_example (1) disconnected node: la_data_in[13]
Cell user_proj_example (1) disconnected node: la_data_in[12]
Cell user_proj_example (1) disconnected node: la_data_in[11]
Cell user_proj_example (1) disconnected node: la_data_in[10]
Cell user_proj_example (1) disconnected node: la_data_in[9]
Cell user_proj_example (1) disconnected node: la_data_in[8]
Cell user_proj_example (1) disconnected node: la_data_in[7]
Cell user_proj_example (1) disconnected node: la_data_in[6]
Cell user_proj_example (1) disconnected node: la_data_in[5]
Cell user_proj_example (1) disconnected node: la_data_in[4]
Cell user_proj_example (1) disconnected node: la_data_in[3]
Cell user_proj_example (1) disconnected node: la_data_in[2]
Cell user_proj_example (1) disconnected node: la_data_in[1]
Cell user_proj_example (1) disconnected node: la_data_in[0]
Cell user_proj_example (1) disconnected node: la_oenb[127]
Cell user_proj_example (1) disconnected node: la_oenb[126]
Cell user_proj_example (1) disconnected node: la_oenb[125]
Cell user_proj_example (1) disconnected node: la_oenb[124]
Cell user_proj_example (1) disconnected node: la_oenb[123]
Cell user_proj_example (1) disconnected node: la_oenb[122]
Cell user_proj_example (1) disconnected node: la_oenb[121]
Cell user_proj_example (1) disconnected node: la_oenb[120]
Cell user_proj_example (1) disconnected node: la_oenb[119]
Cell user_proj_example (1) disconnected node: la_oenb[118]
Cell user_proj_example (1) disconnected node: la_oenb[117]
Cell user_proj_example (1) disconnected node: la_oenb[116]
Cell user_proj_example (1) disconnected node: la_oenb[115]
Cell user_proj_example (1) disconnected node: la_oenb[114]
Cell user_proj_example (1) disconnected node: la_oenb[113]
Cell user_proj_example (1) disconnected node: la_oenb[112]
Cell user_proj_example (1) disconnected node: la_oenb[111]
Cell user_proj_example (1) disconnected node: la_oenb[110]
Cell user_proj_example (1) disconnected node: la_oenb[109]
Cell user_proj_example (1) disconnected node: la_oenb[108]
Cell user_proj_example (1) disconnected node: la_oenb[107]
Cell user_proj_example (1) disconnected node: la_oenb[106]
Cell user_proj_example (1) disconnected node: la_oenb[105]
Cell user_proj_example (1) disconnected node: la_oenb[104]
Cell user_proj_example (1) disconnected node: la_oenb[103]
Cell user_proj_example (1) disconnected node: la_oenb[102]
Cell user_proj_example (1) disconnected node: la_oenb[101]
Cell user_proj_example (1) disconnected node: la_oenb[100]
Cell user_proj_example (1) disconnected node: la_oenb[99]
Cell user_proj_example (1) disconnected node: la_oenb[98]
Cell user_proj_example (1) disconnected node: la_oenb[97]
Cell user_proj_example (1) disconnected node: la_oenb[96]
Cell user_proj_example (1) disconnected node: la_oenb[95]
Cell user_proj_example (1) disconnected node: la_oenb[94]
Cell user_proj_example (1) disconnected node: la_oenb[93]
Cell user_proj_example (1) disconnected node: la_oenb[92]
Cell user_proj_example (1) disconnected node: la_oenb[91]
Cell user_proj_example (1) disconnected node: la_oenb[90]
Cell user_proj_example (1) disconnected node: la_oenb[89]
Cell user_proj_example (1) disconnected node: la_oenb[88]
Cell user_proj_example (1) disconnected node: la_oenb[87]
Cell user_proj_example (1) disconnected node: la_oenb[86]
Cell user_proj_example (1) disconnected node: la_oenb[85]
Cell user_proj_example (1) disconnected node: la_oenb[84]
Cell user_proj_example (1) disconnected node: la_oenb[83]
Cell user_proj_example (1) disconnected node: la_oenb[82]
Cell user_proj_example (1) disconnected node: la_oenb[81]
Cell user_proj_example (1) disconnected node: la_oenb[80]
Cell user_proj_example (1) disconnected node: la_oenb[79]
Cell user_proj_example (1) disconnected node: la_oenb[78]
Cell user_proj_example (1) disconnected node: la_oenb[77]
Cell user_proj_example (1) disconnected node: la_oenb[76]
Cell user_proj_example (1) disconnected node: la_oenb[75]
Cell user_proj_example (1) disconnected node: la_oenb[74]
Cell user_proj_example (1) disconnected node: la_oenb[73]
Cell user_proj_example (1) disconnected node: la_oenb[72]
Cell user_proj_example (1) disconnected node: la_oenb[71]
Cell user_proj_example (1) disconnected node: la_oenb[70]
Cell user_proj_example (1) disconnected node: la_oenb[69]
Cell user_proj_example (1) disconnected node: la_oenb[68]
Cell user_proj_example (1) disconnected node: la_oenb[67]
Cell user_proj_example (1) disconnected node: la_oenb[66]
Cell user_proj_example (1) disconnected node: la_oenb[47]
Cell user_proj_example (1) disconnected node: la_oenb[46]
Cell user_proj_example (1) disconnected node: la_oenb[45]
Cell user_proj_example (1) disconnected node: la_oenb[44]
Cell user_proj_example (1) disconnected node: la_oenb[43]
Cell user_proj_example (1) disconnected node: la_oenb[42]
Cell user_proj_example (1) disconnected node: la_oenb[41]
Cell user_proj_example (1) disconnected node: la_oenb[40]
Cell user_proj_example (1) disconnected node: la_oenb[39]
Cell user_proj_example (1) disconnected node: la_oenb[38]
Cell user_proj_example (1) disconnected node: la_oenb[37]
Cell user_proj_example (1) disconnected node: la_oenb[36]
Cell user_proj_example (1) disconnected node: la_oenb[35]
Cell user_proj_example (1) disconnected node: la_oenb[34]
Cell user_proj_example (1) disconnected node: la_oenb[33]
Cell user_proj_example (1) disconnected node: la_oenb[32]
Cell user_proj_example (1) disconnected node: la_oenb[31]
Cell user_proj_example (1) disconnected node: la_oenb[30]
Cell user_proj_example (1) disconnected node: la_oenb[29]
Cell user_proj_example (1) disconnected node: la_oenb[28]
Cell user_proj_example (1) disconnected node: la_oenb[27]
Cell user_proj_example (1) disconnected node: la_oenb[26]
Cell user_proj_example (1) disconnected node: la_oenb[25]
Cell user_proj_example (1) disconnected node: la_oenb[24]
Cell user_proj_example (1) disconnected node: la_oenb[23]
Cell user_proj_example (1) disconnected node: la_oenb[22]
Cell user_proj_example (1) disconnected node: la_oenb[21]
Cell user_proj_example (1) disconnected node: la_oenb[20]
Cell user_proj_example (1) disconnected node: la_oenb[19]
Cell user_proj_example (1) disconnected node: la_oenb[18]
Cell user_proj_example (1) disconnected node: la_oenb[17]
Cell user_proj_example (1) disconnected node: la_oenb[16]
Cell user_proj_example (1) disconnected node: la_oenb[15]
Cell user_proj_example (1) disconnected node: la_oenb[14]
Cell user_proj_example (1) disconnected node: la_oenb[13]
Cell user_proj_example (1) disconnected node: la_oenb[12]
Cell user_proj_example (1) disconnected node: la_oenb[11]
Cell user_proj_example (1) disconnected node: la_oenb[10]
Cell user_proj_example (1) disconnected node: la_oenb[9]
Cell user_proj_example (1) disconnected node: la_oenb[8]
Cell user_proj_example (1) disconnected node: la_oenb[7]
Cell user_proj_example (1) disconnected node: la_oenb[6]
Cell user_proj_example (1) disconnected node: la_oenb[5]
Cell user_proj_example (1) disconnected node: la_oenb[4]
Cell user_proj_example (1) disconnected node: la_oenb[3]
Cell user_proj_example (1) disconnected node: la_oenb[2]
Cell user_proj_example (1) disconnected node: la_oenb[1]
Cell user_proj_example (1) disconnected node: la_oenb[0]
Cell user_proj_example (1) disconnected node: wbs_adr_i[31]
Cell user_proj_example (1) disconnected node: wbs_adr_i[30]
Cell user_proj_example (1) disconnected node: wbs_adr_i[29]
Cell user_proj_example (1) disconnected node: wbs_adr_i[28]
Cell user_proj_example (1) disconnected node: wbs_adr_i[27]
Cell user_proj_example (1) disconnected node: wbs_adr_i[26]
Cell user_proj_example (1) disconnected node: wbs_adr_i[25]
Cell user_proj_example (1) disconnected node: wbs_adr_i[24]
Cell user_proj_example (1) disconnected node: wbs_adr_i[23]
Cell user_proj_example (1) disconnected node: wbs_adr_i[22]
Cell user_proj_example (1) disconnected node: wbs_adr_i[21]
Cell user_proj_example (1) disconnected node: wbs_adr_i[20]
Cell user_proj_example (1) disconnected node: wbs_adr_i[19]
Cell user_proj_example (1) disconnected node: wbs_adr_i[18]
Cell user_proj_example (1) disconnected node: wbs_adr_i[17]
Cell user_proj_example (1) disconnected node: wbs_adr_i[16]
Cell user_proj_example (1) disconnected node: wbs_adr_i[15]
Cell user_proj_example (1) disconnected node: wbs_adr_i[14]
Cell user_proj_example (1) disconnected node: wbs_adr_i[13]
Cell user_proj_example (1) disconnected node: wbs_adr_i[12]
Cell user_proj_example (1) disconnected node: wbs_adr_i[11]
Cell user_proj_example (1) disconnected node: wbs_adr_i[10]
Cell user_proj_example (1) disconnected node: wbs_adr_i[9]
Cell user_proj_example (1) disconnected node: wbs_adr_i[8]
Cell user_proj_example (1) disconnected node: wbs_adr_i[7]
Cell user_proj_example (1) disconnected node: wbs_adr_i[6]
Cell user_proj_example (1) disconnected node: wbs_adr_i[5]
Cell user_proj_example (1) disconnected node: wbs_adr_i[4]
Cell user_proj_example (1) disconnected node: wbs_adr_i[3]
Cell user_proj_example (1) disconnected node: wbs_adr_i[2]
Cell user_proj_example (1) disconnected node: wbs_adr_i[1]
Cell user_proj_example (1) disconnected node: wbs_adr_i[0]
Cell user_proj_example (1) disconnected node: wbs_dat_i[31]
Cell user_proj_example (1) disconnected node: wbs_dat_i[30]
Cell user_proj_example (1) disconnected node: wbs_dat_i[29]
Cell user_proj_example (1) disconnected node: wbs_dat_i[28]
Cell user_proj_example (1) disconnected node: wbs_dat_i[27]
Cell user_proj_example (1) disconnected node: wbs_dat_i[26]
Cell user_proj_example (1) disconnected node: wbs_dat_i[25]
Cell user_proj_example (1) disconnected node: wbs_dat_i[24]
Cell user_proj_example (1) disconnected node: wbs_dat_i[23]
Cell user_proj_example (1) disconnected node: wbs_dat_i[22]
Cell user_proj_example (1) disconnected node: wbs_dat_i[21]
Cell user_proj_example (1) disconnected node: wbs_dat_i[20]
Cell user_proj_example (1) disconnected node: wbs_dat_i[19]
Cell user_proj_example (1) disconnected node: wbs_dat_i[18]
Cell user_proj_example (1) disconnected node: wbs_dat_i[17]
Cell user_proj_example (1) disconnected node: wbs_dat_i[16]
Cell user_proj_example (1) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: wbs_sel_i[2]
Subcircuit summary:
Circuit 1: user_proj_example               |Circuit 2: user_proj_example               
-------------------------------------------|-------------------------------------------
sky130_ef_sc_hd__decap_12 (275419->1)      |sky130_ef_sc_hd__decap_12 (275419->1)      
sky130_fd_sc_hd__decap_6 (67936->1)        |sky130_fd_sc_hd__decap_6 (67936->1)        
sky130_fd_sc_hd__decap_8 (484->1)          |sky130_fd_sc_hd__decap_8 (484->1)          
sky130_fd_sc_hd__decap_3 (1862->1)         |sky130_fd_sc_hd__decap_3 (1862->1)         
sky130_fd_sc_hd__diode_2 (719->213)        |sky130_fd_sc_hd__diode_2 (719->213)        
sky130_fd_sc_hd__buf_1 (34)                |sky130_fd_sc_hd__buf_1 (34)                
sky130_fd_sc_hd__buf_2 (138)               |sky130_fd_sc_hd__buf_2 (138)               
sky130_fd_sc_hd__dfxtp_2 (5)               |sky130_fd_sc_hd__dfxtp_2 (5)               
sky130_fd_sc_hd__conb_1 (262)              |sky130_fd_sc_hd__conb_1 (262)              
sky130_fd_sc_hd__decap_4 (567->1)          |sky130_fd_sc_hd__decap_4 (567->1)          
sky130_fd_sc_hd__dlygate4sd3_1 (174)       |sky130_fd_sc_hd__dlygate4sd3_1 (174)       
sky130_fd_sc_hd__dfxtp_4 (15)              |sky130_fd_sc_hd__dfxtp_4 (15)              
sky130_fd_sc_hd__and3_1 (7)                |sky130_fd_sc_hd__and3_1 (7)                
sky130_fd_sc_hd__buf_12 (83)               |sky130_fd_sc_hd__buf_12 (83)               
sky130_fd_sc_hd__clkbuf_16 (13)            |sky130_fd_sc_hd__clkbuf_16 (13)            
sky130_fd_sc_hd__and2_1 (13)               |sky130_fd_sc_hd__and2_1 (13)               
sky130_fd_sc_hd__mux2_1 (17)               |sky130_fd_sc_hd__mux2_1 (17)               
sky130_fd_sc_hd__a31o_1 (12)               |sky130_fd_sc_hd__a31o_1 (12)               
sky130_fd_sc_hd__a32o_1 (17)               |sky130_fd_sc_hd__a32o_1 (17)               
sky130_fd_sc_hd__inv_2 (20)                |sky130_fd_sc_hd__inv_2 (20)                
sky130_fd_sc_hd__dfxtp_1 (13)              |sky130_fd_sc_hd__dfxtp_1 (13)              
sky130_fd_sc_hd__or2_1 (4)                 |sky130_fd_sc_hd__or2_1 (4)                 
sky130_fd_sc_hd__clkbuf_8 (11)             |sky130_fd_sc_hd__clkbuf_8 (11)             
sky130_fd_sc_hd__nand4_1 (1)               |sky130_fd_sc_hd__nand4_1 (1)               
sky130_fd_sc_hd__and4_2 (3)                |sky130_fd_sc_hd__and4_2 (3)                
sky130_fd_sc_hd__and4b_2 (1)               |sky130_fd_sc_hd__and4b_2 (1)               
sky130_fd_sc_hd__o21a_1 (7)                |sky130_fd_sc_hd__o21a_1 (7)                
sky130_fd_sc_hd__o2111a_1 (1)              |sky130_fd_sc_hd__o2111a_1 (1)              
sky130_fd_sc_hd__and3b_1 (1)               |sky130_fd_sc_hd__and3b_1 (1)               
sky130_fd_sc_hd__o211a_1 (1)               |sky130_fd_sc_hd__o211a_1 (1)               
sky130_fd_sc_hd__and3_2 (2)                |sky130_fd_sc_hd__and3_2 (2)                
sky130_fd_sc_hd__nand3_1 (4)               |sky130_fd_sc_hd__nand3_1 (4)               
sky130_fd_sc_hd__xor2_1 (1)                |sky130_fd_sc_hd__xor2_1 (1)                
sky130_fd_sc_hd__a21o_1 (9)                |sky130_fd_sc_hd__a21o_1 (9)                
sky130_fd_sc_hd__a22o_1 (1)                |sky130_fd_sc_hd__a22o_1 (1)                
sky130_fd_sc_hd__a21o_2 (1)                |sky130_fd_sc_hd__a21o_2 (1)                
sky130_fd_sc_hd__nand2_1 (7)               |sky130_fd_sc_hd__nand2_1 (7)               
sky130_fd_sc_hd__a2bb2o_1 (1)              |sky130_fd_sc_hd__a2bb2o_1 (1)              
sky130_fd_sc_hd__buf_8 (10)                |sky130_fd_sc_hd__buf_8 (10)                
sky130_fd_sc_hd__dlymetal6s2s_1 (1)        |sky130_fd_sc_hd__dlymetal6s2s_1 (1)        
sky130_fd_sc_hd__buf_6 (6)                 |sky130_fd_sc_hd__buf_6 (6)                 
sky130_fd_sc_hd__clkbuf_2 (13)             |sky130_fd_sc_hd__clkbuf_2 (13)             
sky130_fd_sc_hd__clkbuf_4 (15)             |sky130_fd_sc_hd__clkbuf_4 (15)             
sky130_fd_sc_hd__buf_4 (2)                 |sky130_fd_sc_hd__buf_4 (2)                 
sky130_fd_sc_hd__nand2_8 (2)               |sky130_fd_sc_hd__nand2_8 (2)               
sky130_fd_sc_hd__nor2_4 (1)                |sky130_fd_sc_hd__nor2_4 (1)                
sky130_fd_sc_hd__and2b_1 (1)               |sky130_fd_sc_hd__and2b_1 (1)               
sky130_fd_sc_hd__inv_12 (1)                |sky130_fd_sc_hd__inv_12 (1)                
sky130_fd_sc_hd__o21ai_2 (1)               |sky130_fd_sc_hd__o21ai_2 (1)               
sky130_fd_sc_hd__nand2b_1 (1)              |sky130_fd_sc_hd__nand2b_1 (1)              
sky130_fd_sc_hd__a221o_1 (1)               |sky130_fd_sc_hd__a221o_1 (1)               
Number of devices: 1152                    |Number of devices: 1152                    
Number of nets: 1257                       |Number of nets: 1257                       
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 4 symmetries.

Subcircuit pins:
Circuit 1: user_proj_example               |Circuit 2: user_proj_example               
-------------------------------------------|-------------------------------------------
la_data_out[124]                           |la_data_out[124]                           
la_data_out[91]                            |la_data_out[91]                            
irq[1]                                     |irq[1]                                     
la_data_out[108]                           |la_data_out[108]                           
la_data_out[125]                           |la_data_out[125]                           
la_data_out[32]                            |la_data_out[32]                            
la_data_out[92]                            |la_data_out[92]                            
irq[2]                                     |irq[2]                                     
la_data_out[109]                           |la_data_out[109]                           
la_data_out[16]                            |la_data_out[16]                            
la_data_out[126]                           |la_data_out[126]                           
la_data_out[33]                            |la_data_out[33]                            
la_data_out[93]                            |la_data_out[93]                            
la_data_out[110]                           |la_data_out[110]                           
la_data_out[17]                            |la_data_out[17]                            
la_data_out[127]                           |la_data_out[127]                           
la_data_out[34]                            |la_data_out[34]                            
la_data_out[111]                           |la_data_out[111]                           
la_data_out[18]                            |la_data_out[18]                            
wbs_dat_o[16]                              |wbs_dat_o[16]                              
la_data_out[35]                            |la_data_out[35]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[112]                           |la_data_out[112]                           
la_data_out[19]                            |la_data_out[19]                            
wbs_dat_o[17]                              |wbs_dat_o[17]                              
la_data_out[36]                            |la_data_out[36]                            
la_data_out[113]                           |la_data_out[113]                           
la_data_out[20]                            |la_data_out[20]                            
wbs_dat_o[18]                              |wbs_dat_o[18]                              
la_data_out[37]                            |la_data_out[37]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[54]                            |la_data_out[54]                            
wbs_dat_o[19]                              |wbs_dat_o[19]                              
la_data_out[38]                            |la_data_out[38]                            
la_data_out[55]                            |la_data_out[55]                            
wbs_dat_o[20]                              |wbs_dat_o[20]                              
la_data_out[39]                            |la_data_out[39]                            
la_data_out[56]                            |la_data_out[56]                            
wbs_dat_o[21]                              |wbs_dat_o[21]                              
la_data_out[40]                            |la_data_out[40]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[74]                            |la_data_out[74]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[75]                            |la_data_out[75]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[76]                            |la_data_out[76]                            
la_data_out[60]                            |la_data_out[60]                            
la_data_out[77]                            |la_data_out[77]                            
la_data_out[94]                            |la_data_out[94]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[78]                            |la_data_out[78]                            
la_data_out[95]                            |la_data_out[95]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[79]                            |la_data_out[79]                            
la_data_out[96]                            |la_data_out[96]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[80]                            |la_data_out[80]                            
la_data_out[97]                            |la_data_out[97]                            
la_data_out[114]                           |la_data_out[114]                           
la_data_out[81]                            |la_data_out[81]                            
la_data_out[98]                            |la_data_out[98]                            
la_data_out[115]                           |la_data_out[115]                           
la_data_out[22]                            |la_data_out[22]                            
la_data_out[82]                            |la_data_out[82]                            
la_data_out[99]                            |la_data_out[99]                            
la_data_out[116]                           |la_data_out[116]                           
la_data_out[23]                            |la_data_out[23]                            
la_data_out[83]                            |la_data_out[83]                            
la_data_out[100]                           |la_data_out[100]                           
la_data_out[117]                           |la_data_out[117]                           
la_data_out[24]                            |la_data_out[24]                            
wbs_dat_o[22]                              |wbs_dat_o[22]                              
la_data_out[101]                           |la_data_out[101]                           
la_data_out[118]                           |la_data_out[118]                           
la_data_out[25]                            |la_data_out[25]                            
wbs_dat_o[23]                              |wbs_dat_o[23]                              
la_data_out[42]                            |la_data_out[42]                            
la_data_out[102]                           |la_data_out[102]                           
la_data_out[119]                           |la_data_out[119]                           
la_data_out[26]                            |la_data_out[26]                            
wbs_dat_o[24]                              |wbs_dat_o[24]                              
la_data_out[43]                            |la_data_out[43]                            
la_data_out[103]                           |la_data_out[103]                           
la_data_out[120]                           |la_data_out[120]                           
la_data_out[27]                            |la_data_out[27]                            
wbs_dat_o[25]                              |wbs_dat_o[25]                              
la_data_out[44]                            |la_data_out[44]                            
la_data_out[121]                           |la_data_out[121]                           
la_data_out[28]                            |la_data_out[28]                            
wbs_dat_o[26]                              |wbs_dat_o[26]                              
la_data_out[45]                            |la_data_out[45]                            
la_data_out[122]                           |la_data_out[122]                           
la_data_out[29]                            |la_data_out[29]                            
wbs_dat_o[27]                              |wbs_dat_o[27]                              
la_data_out[46]                            |la_data_out[46]                            
la_data_out[123]                           |la_data_out[123]                           
la_data_out[30]                            |la_data_out[30]                            
wbs_dat_o[28]                              |wbs_dat_o[28]                              
la_data_out[47]                            |la_data_out[47]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[64]                            |la_data_out[64]                            
wbs_dat_o[29]                              |wbs_dat_o[29]                              
la_data_out[48]                            |la_data_out[48]                            
la_data_out[65]                            |la_data_out[65]                            
wbs_dat_o[30]                              |wbs_dat_o[30]                              
la_data_out[49]                            |la_data_out[49]                            
la_data_out[66]                            |la_data_out[66]                            
wbs_dat_o[31]                              |wbs_dat_o[31]                              
la_data_out[50]                            |la_data_out[50]                            
la_data_out[67]                            |la_data_out[67]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[84]                            |la_data_out[84]                            
la_data_out[68]                            |la_data_out[68]                            
la_data_out[85]                            |la_data_out[85]                            
la_data_out[69]                            |la_data_out[69]                            
la_data_out[86]                            |la_data_out[86]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[70]                            |la_data_out[70]                            
la_data_out[87]                            |la_data_out[87]                            
la_data_out[104]                           |la_data_out[104]                           
la_data_out[71]                            |la_data_out[71]                            
la_data_out[88]                            |la_data_out[88]                            
la_data_out[105]                           |la_data_out[105]                           
la_data_out[72]                            |la_data_out[72]                            
la_data_out[89]                            |la_data_out[89]                            
la_data_out[106]                           |la_data_out[106]                           
la_data_out[73]                            |la_data_out[73]                            
la_data_out[90]                            |la_data_out[90]                            
irq[0]                                     |irq[0]                                     
la_data_out[107]                           |la_data_out[107]                           
la_oenb[58]                                |la_oenb[58]                                
la_data_in[64]                             |la_data_in[64]                             
la_oenb[64]                                |la_oenb[64]                                
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wb_rst_i                                   |wb_rst_i                                   
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_we_i                                   |wbs_we_i                                   
io_oeb[15]                                 |io_oeb[15]                                 
io_out[12]                                 |io_out[12]                                 
io_out[11]                                 |io_out[11]                                 
io_out[13]                                 |io_out[13]                                 
io_out[15]                                 |io_out[15]                                 
io_out[14]                                 |io_out[14]                                 
io_out[4]                                  |io_out[4]                                  
io_out[2]                                  |io_out[2]                                  
io_out[1]                                  |io_out[1]                                  
la_data_out[10]                            |la_data_out[10]                            
la_data_out[0]                             |la_data_out[0]                             
la_data_out[11]                            |la_data_out[11]                            
la_data_out[12]                            |la_data_out[12]                            
la_data_out[9]                             |la_data_out[9]                             
la_data_out[13]                            |la_data_out[13]                            
la_data_out[4]                             |la_data_out[4]                             
io_out[7]                                  |io_out[7]                                  
la_data_out[1]                             |la_data_out[1]                             
io_out[6]                                  |io_out[6]                                  
la_data_out[14]                            |la_data_out[14]                            
la_data_out[15]                            |la_data_out[15]                            
la_data_out[3]                             |la_data_out[3]                             
la_data_out[5]                             |la_data_out[5]                             
la_data_out[6]                             |la_data_out[6]                             
la_data_out[7]                             |la_data_out[7]                             
la_data_out[8]                             |la_data_out[8]                             
io_out[3]                                  |io_out[3]                                  
io_out[5]                                  |io_out[5]                                  
io_out[0]                                  |io_out[0]                                  
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[0]                                  |io_oeb[0]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[9]                                  |io_oeb[9]                                  
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[14]                                 |io_oeb[14]                                 
la_data_out[2]                             |la_data_out[2]                             
io_out[9]                                  |io_out[9]                                  
wbs_ack_o                                  |wbs_ack_o                                  
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[8]                               |wbs_dat_o[8]                               
io_out[8]                                  |io_out[8]                                  
io_out[10]                                 |io_out[10]                                 
wb_clk_i                                   |wb_clk_i                                   
wbs_cyc_i                                  |wbs_cyc_i                                  
la_data_in[48]                             |la_data_in[48]                             
la_data_in[50]                             |la_data_in[50]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[60]                             |la_data_in[60]                             
la_oenb[53]                                |la_oenb[53]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[54]                                |la_oenb[54]                                
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[56]                             |la_data_in[56]                             
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[50]                                |la_oenb[50]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[56]                                |la_oenb[56]                                
la_data_in[51]                             |la_data_in[51]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[65]                             |la_data_in[65]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_oenb[65]                                |la_oenb[65]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[60]                                |la_oenb[60]                                
vssd1                                      |vssd1                                      
vccd1                                      |vccd1                                      
io_in[0]                                   |io_in[0]                                   
io_in[10]                                  |io_in[10]                                  
io_in[11]                                  |io_in[11]                                  
io_in[12]                                  |io_in[12]                                  
io_in[13]                                  |io_in[13]                                  
io_in[14]                                  |io_in[14]                                  
io_in[15]                                  |io_in[15]                                  
io_in[1]                                   |io_in[1]                                   
io_in[2]                                   |io_in[2]                                   
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
io_in[6]                                   |io_in[6]                                   
io_in[7]                                   |io_in[7]                                   
io_in[8]                                   |io_in[8]                                   
io_in[9]                                   |io_in[9]                                   
la_data_in[0]                              |la_data_in[0]                              
la_data_in[100]                            |la_data_in[100]                            
la_data_in[101]                            |la_data_in[101]                            
la_data_in[102]                            |la_data_in[102]                            
la_data_in[103]                            |la_data_in[103]                            
la_data_in[104]                            |la_data_in[104]                            
la_data_in[105]                            |la_data_in[105]                            
la_data_in[106]                            |la_data_in[106]                            
la_data_in[107]                            |la_data_in[107]                            
la_data_in[108]                            |la_data_in[108]                            
la_data_in[109]                            |la_data_in[109]                            
la_data_in[10]                             |la_data_in[10]                             
la_data_in[110]                            |la_data_in[110]                            
la_data_in[111]                            |la_data_in[111]                            
la_data_in[112]                            |la_data_in[112]                            
la_data_in[113]                            |la_data_in[113]                            
la_data_in[114]                            |la_data_in[114]                            
la_data_in[115]                            |la_data_in[115]                            
la_data_in[116]                            |la_data_in[116]                            
la_data_in[117]                            |la_data_in[117]                            
la_data_in[118]                            |la_data_in[118]                            
la_data_in[119]                            |la_data_in[119]                            
la_data_in[11]                             |la_data_in[11]                             
la_data_in[120]                            |la_data_in[120]                            
la_data_in[121]                            |la_data_in[121]                            
la_data_in[122]                            |la_data_in[122]                            
la_data_in[123]                            |la_data_in[123]                            
la_data_in[124]                            |la_data_in[124]                            
la_data_in[125]                            |la_data_in[125]                            
la_data_in[126]                            |la_data_in[126]                            
la_data_in[127]                            |la_data_in[127]                            
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[5]                              |la_data_in[5]                              
la_data_in[66]                             |la_data_in[66]                             
la_data_in[67]                             |la_data_in[67]                             
la_data_in[68]                             |la_data_in[68]                             
la_data_in[69]                             |la_data_in[69]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[70]                             |la_data_in[70]                             
la_data_in[71]                             |la_data_in[71]                             
la_data_in[72]                             |la_data_in[72]                             
la_data_in[73]                             |la_data_in[73]                             
la_data_in[74]                             |la_data_in[74]                             
la_data_in[75]                             |la_data_in[75]                             
la_data_in[76]                             |la_data_in[76]                             
la_data_in[77]                             |la_data_in[77]                             
la_data_in[78]                             |la_data_in[78]                             
la_data_in[79]                             |la_data_in[79]                             
la_data_in[7]                              |la_data_in[7]                              
la_data_in[80]                             |la_data_in[80]                             
la_data_in[81]                             |la_data_in[81]                             
la_data_in[82]                             |la_data_in[82]                             
la_data_in[83]                             |la_data_in[83]                             
la_data_in[84]                             |la_data_in[84]                             
la_data_in[85]                             |la_data_in[85]                             
la_data_in[86]                             |la_data_in[86]                             
la_data_in[87]                             |la_data_in[87]                             
la_data_in[88]                             |la_data_in[88]                             
la_data_in[89]                             |la_data_in[89]                             
la_data_in[8]                              |la_data_in[8]                              
la_data_in[90]                             |la_data_in[90]                             
la_data_in[91]                             |la_data_in[91]                             
la_data_in[92]                             |la_data_in[92]                             
la_data_in[93]                             |la_data_in[93]                             
la_data_in[94]                             |la_data_in[94]                             
la_data_in[95]                             |la_data_in[95]                             
la_data_in[96]                             |la_data_in[96]                             
la_data_in[97]                             |la_data_in[97]                             
la_data_in[98]                             |la_data_in[98]                             
la_data_in[99]                             |la_data_in[99]                             
la_data_in[9]                              |la_data_in[9]                              
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[100]                               |la_oenb[100]                               
la_oenb[101]                               |la_oenb[101]                               
la_oenb[102]                               |la_oenb[102]                               
la_oenb[103]                               |la_oenb[103]                               
la_oenb[104]                               |la_oenb[104]                               
la_oenb[105]                               |la_oenb[105]                               
la_oenb[106]                               |la_oenb[106]                               
la_oenb[107]                               |la_oenb[107]                               
la_oenb[108]                               |la_oenb[108]                               
la_oenb[109]                               |la_oenb[109]                               
la_oenb[10]                                |la_oenb[10]                                
la_oenb[110]                               |la_oenb[110]                               
la_oenb[111]                               |la_oenb[111]                               
la_oenb[112]                               |la_oenb[112]                               
la_oenb[113]                               |la_oenb[113]                               
la_oenb[114]                               |la_oenb[114]                               
la_oenb[115]                               |la_oenb[115]                               
la_oenb[116]                               |la_oenb[116]                               
la_oenb[117]                               |la_oenb[117]                               
la_oenb[118]                               |la_oenb[118]                               
la_oenb[119]                               |la_oenb[119]                               
la_oenb[11]                                |la_oenb[11]                                
la_oenb[120]                               |la_oenb[120]                               
la_oenb[121]                               |la_oenb[121]                               
la_oenb[122]                               |la_oenb[122]                               
la_oenb[123]                               |la_oenb[123]                               
la_oenb[124]                               |la_oenb[124]                               
la_oenb[125]                               |la_oenb[125]                               
la_oenb[126]                               |la_oenb[126]                               
la_oenb[127]                               |la_oenb[127]                               
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[66]                                |la_oenb[66]                                
la_oenb[67]                                |la_oenb[67]                                
la_oenb[68]                                |la_oenb[68]                                
la_oenb[69]                                |la_oenb[69]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[70]                                |la_oenb[70]                                
la_oenb[71]                                |la_oenb[71]                                
la_oenb[72]                                |la_oenb[72]                                
la_oenb[73]                                |la_oenb[73]                                
la_oenb[74]                                |la_oenb[74]                                
la_oenb[75]                                |la_oenb[75]                                
la_oenb[76]                                |la_oenb[76]                                
la_oenb[77]                                |la_oenb[77]                                
la_oenb[78]                                |la_oenb[78]                                
la_oenb[79]                                |la_oenb[79]                                
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[80]                                |la_oenb[80]                                
la_oenb[81]                                |la_oenb[81]                                
la_oenb[82]                                |la_oenb[82]                                
la_oenb[83]                                |la_oenb[83]                                
la_oenb[84]                                |la_oenb[84]                                
la_oenb[85]                                |la_oenb[85]                                
la_oenb[86]                                |la_oenb[86]                                
la_oenb[87]                                |la_oenb[87]                                
la_oenb[88]                                |la_oenb[88]                                
la_oenb[89]                                |la_oenb[89]                                
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[90]                                |la_oenb[90]                                
la_oenb[91]                                |la_oenb[91]                                
la_oenb[92]                                |la_oenb[92]                                
la_oenb[93]                                |la_oenb[93]                                
la_oenb[94]                                |la_oenb[94]                                
la_oenb[95]                                |la_oenb[95]                                
la_oenb[96]                                |la_oenb[96]                                
la_oenb[97]                                |la_oenb[97]                                
la_oenb[98]                                |la_oenb[98]                                
la_oenb[99]                                |la_oenb[99]                                
la_oenb[9]                                 |la_oenb[9]                                 
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_proj_example and user_proj_example are equivalent.

Final result: Circuits match uniquely.
.
