/// Auto-generated register definitions for GMAC
/// Device: ATSAME70N20
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70n20::gmac {

// ============================================================================
// GMAC - Gigabit Ethernet MAC
// Base Address: 0x40050000
// ============================================================================

/// GMAC Register Structure
struct GMAC_Registers {

    /// Network Control Register
    /// Offset: 0x0000
    volatile uint32_t NCR;

    /// Specific Address 1 Bottom Register
    /// Offset: 0x0000
    volatile uint32_t SAB;

    /// Network Configuration Register
    /// Offset: 0x0004
    volatile uint32_t NCFGR;

    /// Specific Address 1 Top Register
    /// Offset: 0x0004
    volatile uint32_t SAT;

    /// Network Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t NSR;

    /// User Register
    /// Offset: 0x000C
    volatile uint32_t UR;

    /// DMA Configuration Register
    /// Offset: 0x0010
    volatile uint32_t DCFGR;

    /// Transmit Status Register
    /// Offset: 0x0014
    volatile uint32_t TSR;

    /// Receive Buffer Queue Base Address Register
    /// Offset: 0x0018
    volatile uint32_t RBQB;

    /// Transmit Buffer Queue Base Address Register
    /// Offset: 0x001C
    volatile uint32_t TBQB;

    /// Receive Status Register
    /// Offset: 0x0020
    volatile uint32_t RSR;

    /// Interrupt Status Register
    /// Offset: 0x0024
    /// Access: read-only
    volatile uint32_t ISR;

    /// Interrupt Enable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x002C
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x0030
    volatile uint32_t IMR;

    /// PHY Maintenance Register
    /// Offset: 0x0034
    volatile uint32_t MAN;

    /// Received Pause Quantum Register
    /// Offset: 0x0038
    /// Access: read-only
    volatile uint32_t RPQ;

    /// Transmit Pause Quantum Register
    /// Offset: 0x003C
    volatile uint32_t TPQ;

    /// TX Partial Store and Forward Register
    /// Offset: 0x0040
    volatile uint32_t TPSF;

    /// RX Partial Store and Forward Register
    /// Offset: 0x0044
    volatile uint32_t RPSF;

    /// RX Jumbo Frame Max Length Register
    /// Offset: 0x0048
    volatile uint32_t RJFML;
    uint8_t RESERVED_004C[52]; ///< Reserved

    /// Hash Register Bottom
    /// Offset: 0x0080
    volatile uint32_t HRB;

    /// Hash Register Top
    /// Offset: 0x0084
    volatile uint32_t HRT;
    uint8_t RESERVED_0088[32]; ///< Reserved

    /// Type ID Match 1 Register
    /// Offset: 0x00A8
    volatile uint32_t TIDM1;

    /// Type ID Match 2 Register
    /// Offset: 0x00AC
    volatile uint32_t TIDM2;

    /// Type ID Match 3 Register
    /// Offset: 0x00B0
    volatile uint32_t TIDM3;

    /// Type ID Match 4 Register
    /// Offset: 0x00B4
    volatile uint32_t TIDM4;

    /// Wake on LAN Register
    /// Offset: 0x00B8
    volatile uint32_t WOL;

    /// IPG Stretch Register
    /// Offset: 0x00BC
    volatile uint32_t IPGS;

    /// Stacked VLAN Register
    /// Offset: 0x00C0
    volatile uint32_t SVLAN;

    /// Transmit PFC Pause Register
    /// Offset: 0x00C4
    volatile uint32_t TPFCP;

    /// Specific Address 1 Mask Bottom Register
    /// Offset: 0x00C8
    volatile uint32_t SAMB1;

    /// Specific Address 1 Mask Top Register
    /// Offset: 0x00CC
    volatile uint32_t SAMT1;
    uint8_t RESERVED_00D0[12]; ///< Reserved

    /// 1588 Timer Nanosecond Comparison Register
    /// Offset: 0x00DC
    volatile uint32_t NSC;

    /// 1588 Timer Second Comparison Low Register
    /// Offset: 0x00E0
    volatile uint32_t SCL;

    /// 1588 Timer Second Comparison High Register
    /// Offset: 0x00E4
    volatile uint32_t SCH;

    /// PTP Event Frame Transmitted Seconds High Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t EFTSH;

    /// PTP Event Frame Received Seconds High Register
    /// Offset: 0x00EC
    /// Access: read-only
    volatile uint32_t EFRSH;

    /// PTP Peer Event Frame Transmitted Seconds High Register
    /// Offset: 0x00F0
    /// Access: read-only
    volatile uint32_t PEFTSH;

    /// PTP Peer Event Frame Received Seconds High Register
    /// Offset: 0x00F4
    /// Access: read-only
    volatile uint32_t PEFRSH;
    uint8_t RESERVED_00F8[8]; ///< Reserved

    /// Octets Transmitted Low Register
    /// Offset: 0x0100
    /// Access: read-only
    volatile uint32_t OTLO;

    /// Octets Transmitted High Register
    /// Offset: 0x0104
    /// Access: read-only
    volatile uint32_t OTHI;

    /// Frames Transmitted Register
    /// Offset: 0x0108
    /// Access: read-only
    volatile uint32_t FT;

    /// Broadcast Frames Transmitted Register
    /// Offset: 0x010C
    /// Access: read-only
    volatile uint32_t BCFT;

    /// Multicast Frames Transmitted Register
    /// Offset: 0x0110
    /// Access: read-only
    volatile uint32_t MFT;

    /// Pause Frames Transmitted Register
    /// Offset: 0x0114
    /// Access: read-only
    volatile uint32_t PFT;

    /// 64 Byte Frames Transmitted Register
    /// Offset: 0x0118
    /// Access: read-only
    volatile uint32_t BFT64;

    /// 65 to 127 Byte Frames Transmitted Register
    /// Offset: 0x011C
    /// Access: read-only
    volatile uint32_t TBFT127;

    /// 128 to 255 Byte Frames Transmitted Register
    /// Offset: 0x0120
    /// Access: read-only
    volatile uint32_t TBFT255;

    /// 256 to 511 Byte Frames Transmitted Register
    /// Offset: 0x0124
    /// Access: read-only
    volatile uint32_t TBFT511;

    /// 512 to 1023 Byte Frames Transmitted Register
    /// Offset: 0x0128
    /// Access: read-only
    volatile uint32_t TBFT1023;

    /// 1024 to 1518 Byte Frames Transmitted Register
    /// Offset: 0x012C
    /// Access: read-only
    volatile uint32_t TBFT1518;

    /// Greater Than 1518 Byte Frames Transmitted Register
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t GTBFT1518;

    /// Transmit Underruns Register
    /// Offset: 0x0134
    /// Access: read-only
    volatile uint32_t TUR;

    /// Single Collision Frames Register
    /// Offset: 0x0138
    /// Access: read-only
    volatile uint32_t SCF;

    /// Multiple Collision Frames Register
    /// Offset: 0x013C
    /// Access: read-only
    volatile uint32_t MCF;

    /// Excessive Collisions Register
    /// Offset: 0x0140
    /// Access: read-only
    volatile uint32_t EC;

    /// Late Collisions Register
    /// Offset: 0x0144
    /// Access: read-only
    volatile uint32_t LC;

    /// Deferred Transmission Frames Register
    /// Offset: 0x0148
    /// Access: read-only
    volatile uint32_t DTF;

    /// Carrier Sense Errors Register
    /// Offset: 0x014C
    /// Access: read-only
    volatile uint32_t CSE;

    /// Octets Received Low Received Register
    /// Offset: 0x0150
    /// Access: read-only
    volatile uint32_t ORLO;

    /// Octets Received High Received Register
    /// Offset: 0x0154
    /// Access: read-only
    volatile uint32_t ORHI;

    /// Frames Received Register
    /// Offset: 0x0158
    /// Access: read-only
    volatile uint32_t FR;

    /// Broadcast Frames Received Register
    /// Offset: 0x015C
    /// Access: read-only
    volatile uint32_t BCFR;

    /// Multicast Frames Received Register
    /// Offset: 0x0160
    /// Access: read-only
    volatile uint32_t MFR;

    /// Pause Frames Received Register
    /// Offset: 0x0164
    /// Access: read-only
    volatile uint32_t PFR;

    /// 64 Byte Frames Received Register
    /// Offset: 0x0168
    /// Access: read-only
    volatile uint32_t BFR64;

    /// 65 to 127 Byte Frames Received Register
    /// Offset: 0x016C
    /// Access: read-only
    volatile uint32_t TBFR127;

    /// 128 to 255 Byte Frames Received Register
    /// Offset: 0x0170
    /// Access: read-only
    volatile uint32_t TBFR255;

    /// 256 to 511 Byte Frames Received Register
    /// Offset: 0x0174
    /// Access: read-only
    volatile uint32_t TBFR511;

    /// 512 to 1023 Byte Frames Received Register
    /// Offset: 0x0178
    /// Access: read-only
    volatile uint32_t TBFR1023;

    /// 1024 to 1518 Byte Frames Received Register
    /// Offset: 0x017C
    /// Access: read-only
    volatile uint32_t TBFR1518;

    /// 1519 to Maximum Byte Frames Received Register
    /// Offset: 0x0180
    /// Access: read-only
    volatile uint32_t TMXBFR;

    /// Undersize Frames Received Register
    /// Offset: 0x0184
    /// Access: read-only
    volatile uint32_t UFR;

    /// Oversize Frames Received Register
    /// Offset: 0x0188
    /// Access: read-only
    volatile uint32_t OFR;

    /// Jabbers Received Register
    /// Offset: 0x018C
    /// Access: read-only
    volatile uint32_t JR;

    /// Frame Check Sequence Errors Register
    /// Offset: 0x0190
    /// Access: read-only
    volatile uint32_t FCSE;

    /// Length Field Frame Errors Register
    /// Offset: 0x0194
    /// Access: read-only
    volatile uint32_t LFFE;

    /// Receive Symbol Errors Register
    /// Offset: 0x0198
    /// Access: read-only
    volatile uint32_t RSE;

    /// Alignment Errors Register
    /// Offset: 0x019C
    /// Access: read-only
    volatile uint32_t AE;

    /// Receive Resource Errors Register
    /// Offset: 0x01A0
    /// Access: read-only
    volatile uint32_t RRE;

    /// Receive Overrun Register
    /// Offset: 0x01A4
    /// Access: read-only
    volatile uint32_t ROE;

    /// IP Header Checksum Errors Register
    /// Offset: 0x01A8
    /// Access: read-only
    volatile uint32_t IHCE;

    /// TCP Checksum Errors Register
    /// Offset: 0x01AC
    /// Access: read-only
    volatile uint32_t TCE;

    /// UDP Checksum Errors Register
    /// Offset: 0x01B0
    /// Access: read-only
    volatile uint32_t UCE;
    uint8_t RESERVED_01B4[8]; ///< Reserved

    /// 1588 Timer Increment Sub-nanoseconds Register
    /// Offset: 0x01BC
    volatile uint32_t TISUBN;

    /// 1588 Timer Seconds High Register
    /// Offset: 0x01C0
    volatile uint32_t TSH;
    uint8_t RESERVED_01C4[12]; ///< Reserved

    /// 1588 Timer Seconds Low Register
    /// Offset: 0x01D0
    volatile uint32_t TSL;

    /// 1588 Timer Nanoseconds Register
    /// Offset: 0x01D4
    volatile uint32_t TN;

    /// 1588 Timer Adjust Register
    /// Offset: 0x01D8
    /// Access: write-only
    volatile uint32_t TA;

    /// 1588 Timer Increment Register
    /// Offset: 0x01DC
    volatile uint32_t TI;

    /// PTP Event Frame Transmitted Seconds Low Register
    /// Offset: 0x01E0
    /// Access: read-only
    volatile uint32_t EFTSL;

    /// PTP Event Frame Transmitted Nanoseconds Register
    /// Offset: 0x01E4
    /// Access: read-only
    volatile uint32_t EFTN;

    /// PTP Event Frame Received Seconds Low Register
    /// Offset: 0x01E8
    /// Access: read-only
    volatile uint32_t EFRSL;

    /// PTP Event Frame Received Nanoseconds Register
    /// Offset: 0x01EC
    /// Access: read-only
    volatile uint32_t EFRN;

    /// PTP Peer Event Frame Transmitted Seconds Low Register
    /// Offset: 0x01F0
    /// Access: read-only
    volatile uint32_t PEFTSL;

    /// PTP Peer Event Frame Transmitted Nanoseconds Register
    /// Offset: 0x01F4
    /// Access: read-only
    volatile uint32_t PEFTN;

    /// PTP Peer Event Frame Received Seconds Low Register
    /// Offset: 0x01F8
    /// Access: read-only
    volatile uint32_t PEFRSL;

    /// PTP Peer Event Frame Received Nanoseconds Register
    /// Offset: 0x01FC
    /// Access: read-only
    volatile uint32_t PEFRN;
    uint8_t RESERVED_0200[508]; ///< Reserved

    /// Interrupt Status Register Priority Queue (index = 1) 0
    /// Offset: 0x03FC
    /// Access: read-only
    volatile uint32_t ISRPQ[2];
    uint8_t RESERVED_0400[60]; ///< Reserved

    /// Transmit Buffer Queue Base Address Register Priority Queue (index = 1) 0
    /// Offset: 0x043C
    volatile uint32_t TBQBAPQ[2];
    uint8_t RESERVED_0440[60]; ///< Reserved

    /// Receive Buffer Queue Base Address Register Priority Queue (index = 1) 0
    /// Offset: 0x047C
    volatile uint32_t RBQBAPQ[2];
    uint8_t RESERVED_0480[28]; ///< Reserved

    /// Receive Buffer Size Register Priority Queue (index = 1) 0
    /// Offset: 0x049C
    volatile uint32_t RBSRPQ[2];
    uint8_t RESERVED_04A0[28]; ///< Reserved

    /// Credit-Based Shaping Control Register
    /// Offset: 0x04BC
    volatile uint32_t CBSCR;

    /// Credit-Based Shaping IdleSlope Register for Queue A
    /// Offset: 0x04C0
    volatile uint32_t CBSISQA;

    /// Credit-Based Shaping IdleSlope Register for Queue B
    /// Offset: 0x04C4
    volatile uint32_t CBSISQB;
    uint8_t RESERVED_04C8[56]; ///< Reserved

    /// Screening Type 1 Register Priority Queue (index = 0) 0
    /// Offset: 0x0500
    volatile uint32_t ST1RPQ[4];
    uint8_t RESERVED_0504[60]; ///< Reserved

    /// Screening Type 2 Register Priority Queue (index = 0) 0
    /// Offset: 0x0540
    volatile uint32_t ST2RPQ[8];
    uint8_t RESERVED_0544[184]; ///< Reserved

    /// Interrupt Enable Register Priority Queue (index = 1) 0
    /// Offset: 0x05FC
    /// Access: write-only
    volatile uint32_t IERPQ[2];
    uint8_t RESERVED_0600[28]; ///< Reserved

    /// Interrupt Disable Register Priority Queue (index = 1) 0
    /// Offset: 0x061C
    /// Access: write-only
    volatile uint32_t IDRPQ[2];
    uint8_t RESERVED_0620[28]; ///< Reserved

    /// Interrupt Mask Register Priority Queue (index = 1) 0
    /// Offset: 0x063C
    volatile uint32_t IMRPQ[2];
    uint8_t RESERVED_0640[160]; ///< Reserved

    /// Screening Type 2 Ethertype Register (index = 0) 0
    /// Offset: 0x06E0
    volatile uint32_t ST2ER[4];
    uint8_t RESERVED_06E4[28]; ///< Reserved

    /// Screening Type 2 Compare Word 0 Register (index = 0)
    /// Offset: 0x0700
    volatile uint32_t ST2CW00;

    /// Screening Type 2 Compare Word 1 Register (index = 0)
    /// Offset: 0x0704
    volatile uint32_t ST2CW10;

    /// Screening Type 2 Compare Word 0 Register (index = 1)
    /// Offset: 0x0708
    volatile uint32_t ST2CW01;

    /// Screening Type 2 Compare Word 1 Register (index = 1)
    /// Offset: 0x070C
    volatile uint32_t ST2CW11;

    /// Screening Type 2 Compare Word 0 Register (index = 2)
    /// Offset: 0x0710
    volatile uint32_t ST2CW02;

    /// Screening Type 2 Compare Word 1 Register (index = 2)
    /// Offset: 0x0714
    volatile uint32_t ST2CW12;

    /// Screening Type 2 Compare Word 0 Register (index = 3)
    /// Offset: 0x0718
    volatile uint32_t ST2CW03;

    /// Screening Type 2 Compare Word 1 Register (index = 3)
    /// Offset: 0x071C
    volatile uint32_t ST2CW13;

    /// Screening Type 2 Compare Word 0 Register (index = 4)
    /// Offset: 0x0720
    volatile uint32_t ST2CW04;

    /// Screening Type 2 Compare Word 1 Register (index = 4)
    /// Offset: 0x0724
    volatile uint32_t ST2CW14;

    /// Screening Type 2 Compare Word 0 Register (index = 5)
    /// Offset: 0x0728
    volatile uint32_t ST2CW05;

    /// Screening Type 2 Compare Word 1 Register (index = 5)
    /// Offset: 0x072C
    volatile uint32_t ST2CW15;

    /// Screening Type 2 Compare Word 0 Register (index = 6)
    /// Offset: 0x0730
    volatile uint32_t ST2CW06;

    /// Screening Type 2 Compare Word 1 Register (index = 6)
    /// Offset: 0x0734
    volatile uint32_t ST2CW16;

    /// Screening Type 2 Compare Word 0 Register (index = 7)
    /// Offset: 0x0738
    volatile uint32_t ST2CW07;

    /// Screening Type 2 Compare Word 1 Register (index = 7)
    /// Offset: 0x073C
    volatile uint32_t ST2CW17;

    /// Screening Type 2 Compare Word 0 Register (index = 8)
    /// Offset: 0x0740
    volatile uint32_t ST2CW08;

    /// Screening Type 2 Compare Word 1 Register (index = 8)
    /// Offset: 0x0744
    volatile uint32_t ST2CW18;

    /// Screening Type 2 Compare Word 0 Register (index = 9)
    /// Offset: 0x0748
    volatile uint32_t ST2CW09;

    /// Screening Type 2 Compare Word 1 Register (index = 9)
    /// Offset: 0x074C
    volatile uint32_t ST2CW19;

    /// Screening Type 2 Compare Word 0 Register (index = 10)
    /// Offset: 0x0750
    volatile uint32_t ST2CW010;

    /// Screening Type 2 Compare Word 1 Register (index = 10)
    /// Offset: 0x0754
    volatile uint32_t ST2CW110;

    /// Screening Type 2 Compare Word 0 Register (index = 11)
    /// Offset: 0x0758
    volatile uint32_t ST2CW011;

    /// Screening Type 2 Compare Word 1 Register (index = 11)
    /// Offset: 0x075C
    volatile uint32_t ST2CW111;

    /// Screening Type 2 Compare Word 0 Register (index = 12)
    /// Offset: 0x0760
    volatile uint32_t ST2CW012;

    /// Screening Type 2 Compare Word 1 Register (index = 12)
    /// Offset: 0x0764
    volatile uint32_t ST2CW112;

    /// Screening Type 2 Compare Word 0 Register (index = 13)
    /// Offset: 0x0768
    volatile uint32_t ST2CW013;

    /// Screening Type 2 Compare Word 1 Register (index = 13)
    /// Offset: 0x076C
    volatile uint32_t ST2CW113;

    /// Screening Type 2 Compare Word 0 Register (index = 14)
    /// Offset: 0x0770
    volatile uint32_t ST2CW014;

    /// Screening Type 2 Compare Word 1 Register (index = 14)
    /// Offset: 0x0774
    volatile uint32_t ST2CW114;

    /// Screening Type 2 Compare Word 0 Register (index = 15)
    /// Offset: 0x0778
    volatile uint32_t ST2CW015;

    /// Screening Type 2 Compare Word 1 Register (index = 15)
    /// Offset: 0x077C
    volatile uint32_t ST2CW115;

    /// Screening Type 2 Compare Word 0 Register (index = 16)
    /// Offset: 0x0780
    volatile uint32_t ST2CW016;

    /// Screening Type 2 Compare Word 1 Register (index = 16)
    /// Offset: 0x0784
    volatile uint32_t ST2CW116;

    /// Screening Type 2 Compare Word 0 Register (index = 17)
    /// Offset: 0x0788
    volatile uint32_t ST2CW017;

    /// Screening Type 2 Compare Word 1 Register (index = 17)
    /// Offset: 0x078C
    volatile uint32_t ST2CW117;

    /// Screening Type 2 Compare Word 0 Register (index = 18)
    /// Offset: 0x0790
    volatile uint32_t ST2CW018;

    /// Screening Type 2 Compare Word 1 Register (index = 18)
    /// Offset: 0x0794
    volatile uint32_t ST2CW118;

    /// Screening Type 2 Compare Word 0 Register (index = 19)
    /// Offset: 0x0798
    volatile uint32_t ST2CW019;

    /// Screening Type 2 Compare Word 1 Register (index = 19)
    /// Offset: 0x079C
    volatile uint32_t ST2CW119;

    /// Screening Type 2 Compare Word 0 Register (index = 20)
    /// Offset: 0x07A0
    volatile uint32_t ST2CW020;

    /// Screening Type 2 Compare Word 1 Register (index = 20)
    /// Offset: 0x07A4
    volatile uint32_t ST2CW120;

    /// Screening Type 2 Compare Word 0 Register (index = 21)
    /// Offset: 0x07A8
    volatile uint32_t ST2CW021;

    /// Screening Type 2 Compare Word 1 Register (index = 21)
    /// Offset: 0x07AC
    volatile uint32_t ST2CW121;

    /// Screening Type 2 Compare Word 0 Register (index = 22)
    /// Offset: 0x07B0
    volatile uint32_t ST2CW022;

    /// Screening Type 2 Compare Word 1 Register (index = 22)
    /// Offset: 0x07B4
    volatile uint32_t ST2CW122;

    /// Screening Type 2 Compare Word 0 Register (index = 23)
    /// Offset: 0x07B8
    volatile uint32_t ST2CW023;

    /// Screening Type 2 Compare Word 1 Register (index = 23)
    /// Offset: 0x07BC
    volatile uint32_t ST2CW123;
};

static_assert(sizeof(GMAC_Registers) >= 1984, "GMAC_Registers size mismatch");

/// GMAC peripheral instance
constexpr GMAC_Registers* GMAC = 
    reinterpret_cast<GMAC_Registers*>(0x40050000);

}  // namespace alloy::hal::atmel::same70::atsame70n20::gmac
