`timescale 1ns / 1ps
module RegFile (RsAddr, RtAddr, WrAddr, DataIn, RegWr,Clk, RsData, RtData);
  input [31:0] DataIn;
  input [4:0] RsAddr;
  input [4:0] RtAddr;
  input [4:0] WrAddr;
  input Clk;
  input RegWr;
  output [31:0] RsData;
  output [31:0] RtData;
  
  reg[31:0] regs[31:0];
  // regs[5]==0
  assign RsData = (RsAddr == 5'b0)? 32'b0:regs[RsAddr];
  assign RtData = (RtAddr == 5'b0)? 32'b0:regs[RtAddr];
  
  always @(posedge Clk)
	if(RegWr)
	  regs[WrAddr] = DataIn;
  
endmodule