
ubuntu-preinstalled/gpgtar:     file format elf32-littlearm


Disassembly of section .init:

000020fc <.init>:
    20fc:	push	{r3, lr}
    2100:	bl	2dc0 <__assert_fail@plt+0x3cc>
    2104:	pop	{r3, pc}

Disassembly of section .plt:

00002108 <gcry_xmalloc@plt-0x14>:
    2108:	push	{lr}		; (str lr, [sp, #-4]!)
    210c:	ldr	lr, [pc, #4]	; 2118 <gcry_xmalloc@plt-0x4>
    2110:	add	lr, pc, lr
    2114:	ldr	pc, [lr, #8]!
    2118:	andeq	r3, r2, ip, asr #23

0000211c <gcry_xmalloc@plt>:
    211c:	add	ip, pc, #0, 12
    2120:	add	ip, ip, #143360	; 0x23000
    2124:	ldr	pc, [ip, #3020]!	; 0xbcc

00002128 <calloc@plt>:
    2128:	add	ip, pc, #0, 12
    212c:	add	ip, ip, #143360	; 0x23000
    2130:	ldr	pc, [ip, #3012]!	; 0xbc4

00002134 <strstr@plt>:
    2134:	add	ip, pc, #0, 12
    2138:	add	ip, ip, #143360	; 0x23000
    213c:	ldr	pc, [ip, #3004]!	; 0xbbc

00002140 <raise@plt>:
    2140:			; <UNDEFINED> instruction: 0xe7fd4778
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #143360	; 0x23000
    214c:	ldr	pc, [ip, #2992]!	; 0xbb0

00002150 <gpgrt_funlockfile@plt>:
    2150:			; <UNDEFINED> instruction: 0xe7fd4778
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #143360	; 0x23000
    215c:	ldr	pc, [ip, #2980]!	; 0xba4

00002160 <gcry_malloc@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #143360	; 0x23000
    2168:	ldr	pc, [ip, #2972]!	; 0xb9c

0000216c <gmtime_r@plt>:
    216c:			; <UNDEFINED> instruction: 0xe7fd4778
    2170:	add	ip, pc, #0, 12
    2174:	add	ip, ip, #143360	; 0x23000
    2178:	ldr	pc, [ip, #2960]!	; 0xb90

0000217c <gpgrt_write@plt>:
    217c:	add	ip, pc, #0, 12
    2180:	add	ip, ip, #143360	; 0x23000
    2184:	ldr	pc, [ip, #2952]!	; 0xb88

00002188 <getpwnam@plt>:
    2188:	add	ip, pc, #0, 12
    218c:	add	ip, ip, #143360	; 0x23000
    2190:	ldr	pc, [ip, #2944]!	; 0xb80

00002194 <fsync@plt>:
    2194:	add	ip, pc, #0, 12
    2198:	add	ip, ip, #143360	; 0x23000
    219c:	ldr	pc, [ip, #2936]!	; 0xb78

000021a0 <iconv_close@plt>:
    21a0:			; <UNDEFINED> instruction: 0xe7fd4778
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #143360	; 0x23000
    21ac:	ldr	pc, [ip, #2924]!	; 0xb6c

000021b0 <iconv@plt>:
    21b0:			; <UNDEFINED> instruction: 0xe7fd4778
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #143360	; 0x23000
    21bc:	ldr	pc, [ip, #2912]!	; 0xb60

000021c0 <strcmp@plt>:
    21c0:			; <UNDEFINED> instruction: 0xe7fd4778
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #143360	; 0x23000
    21cc:	ldr	pc, [ip, #2900]!	; 0xb54

000021d0 <__cxa_finalize@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #143360	; 0x23000
    21d8:	ldr	pc, [ip, #2892]!	; 0xb4c

000021dc <gpgrt_vfprintf_unlocked@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #143360	; 0x23000
    21e4:	ldr	pc, [ip, #2884]!	; 0xb44

000021e8 <strtol@plt>:
    21e8:			; <UNDEFINED> instruction: 0xe7fd4778
    21ec:	add	ip, pc, #0, 12
    21f0:	add	ip, ip, #143360	; 0x23000
    21f4:	ldr	pc, [ip, #2872]!	; 0xb38

000021f8 <gpgrt_set_binary@plt>:
    21f8:	add	ip, pc, #0, 12
    21fc:	add	ip, ip, #143360	; 0x23000
    2200:	ldr	pc, [ip, #2864]!	; 0xb30

00002204 <getpwuid@plt>:
    2204:	add	ip, pc, #0, 12
    2208:	add	ip, ip, #143360	; 0x23000
    220c:	ldr	pc, [ip, #2856]!	; 0xb28

00002210 <strcspn@plt>:
    2210:	add	ip, pc, #0, 12
    2214:	add	ip, ip, #143360	; 0x23000
    2218:	ldr	pc, [ip, #2848]!	; 0xb20

0000221c <setrlimit64@plt>:
    221c:	add	ip, pc, #0, 12
    2220:	add	ip, ip, #143360	; 0x23000
    2224:	ldr	pc, [ip, #2840]!	; 0xb18

00002228 <read@plt>:
    2228:	add	ip, pc, #0, 12
    222c:	add	ip, ip, #143360	; 0x23000
    2230:	ldr	pc, [ip, #2832]!	; 0xb10

00002234 <mktime@plt>:
    2234:	add	ip, pc, #0, 12
    2238:	add	ip, ip, #143360	; 0x23000
    223c:	ldr	pc, [ip, #2824]!	; 0xb08

00002240 <fflush@plt>:
    2240:			; <UNDEFINED> instruction: 0xe7fd4778
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #143360	; 0x23000
    224c:	ldr	pc, [ip, #2812]!	; 0xafc

00002250 <getuid@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #143360	; 0x23000
    2258:	ldr	pc, [ip, #2804]!	; 0xaf4

0000225c <sigprocmask@plt>:
    225c:	add	ip, pc, #0, 12
    2260:	add	ip, ip, #143360	; 0x23000
    2264:	ldr	pc, [ip, #2796]!	; 0xaec

00002268 <memmove@plt>:
    2268:			; <UNDEFINED> instruction: 0xe7fd4778
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #143360	; 0x23000
    2274:	ldr	pc, [ip, #2784]!	; 0xae0

00002278 <free@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #143360	; 0x23000
    2280:	ldr	pc, [ip, #2776]!	; 0xad8

00002284 <_gpgrt_putc_overflow@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #143360	; 0x23000
    228c:	ldr	pc, [ip, #2768]!	; 0xad0

00002290 <nanosleep@plt>:
    2290:	add	ip, pc, #0, 12
    2294:	add	ip, ip, #143360	; 0x23000
    2298:	ldr	pc, [ip, #2760]!	; 0xac8

0000229c <gpgrt_fname_get@plt>:
    229c:	add	ip, pc, #0, 12
    22a0:	add	ip, ip, #143360	; 0x23000
    22a4:	ldr	pc, [ip, #2752]!	; 0xac0

000022a8 <ferror@plt>:
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #143360	; 0x23000
    22b0:	ldr	pc, [ip, #2744]!	; 0xab8

000022b4 <inet_pton@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #143360	; 0x23000
    22bc:	ldr	pc, [ip, #2736]!	; 0xab0

000022c0 <_exit@plt>:
    22c0:	add	ip, pc, #0, 12
    22c4:	add	ip, ip, #143360	; 0x23000
    22c8:	ldr	pc, [ip, #2728]!	; 0xaa8

000022cc <memcpy@plt>:
    22cc:	add	ip, pc, #0, 12
    22d0:	add	ip, ip, #143360	; 0x23000
    22d4:	ldr	pc, [ip, #2720]!	; 0xaa0

000022d8 <gpgrt_read@plt>:
    22d8:	add	ip, pc, #0, 12
    22dc:	add	ip, ip, #143360	; 0x23000
    22e0:	ldr	pc, [ip, #2712]!	; 0xa98

000022e4 <time@plt>:
    22e4:	add	ip, pc, #0, 12
    22e8:	add	ip, ip, #143360	; 0x23000
    22ec:	ldr	pc, [ip, #2704]!	; 0xa90

000022f0 <gcry_free@plt>:
    22f0:			; <UNDEFINED> instruction: 0xe7fd4778
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #143360	; 0x23000
    22fc:	ldr	pc, [ip, #2692]!	; 0xa84

00002300 <memcmp@plt>:
    2300:	add	ip, pc, #0, 12
    2304:	add	ip, ip, #143360	; 0x23000
    2308:	ldr	pc, [ip, #2684]!	; 0xa7c

0000230c <sleep@plt>:
    230c:			; <UNDEFINED> instruction: 0xe7fd4778
    2310:	add	ip, pc, #0, 12
    2314:	add	ip, ip, #143360	; 0x23000
    2318:	ldr	pc, [ip, #2672]!	; 0xa70

0000231c <stpcpy@plt>:
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #143360	; 0x23000
    2324:	ldr	pc, [ip, #2664]!	; 0xa68

00002328 <gpgrt_fwrite@plt>:
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #143360	; 0x23000
    2330:	ldr	pc, [ip, #2656]!	; 0xa60

00002334 <dcgettext@plt>:
    2334:			; <UNDEFINED> instruction: 0xe7fd4778
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #143360	; 0x23000
    2340:	ldr	pc, [ip, #2644]!	; 0xa54

00002344 <__stack_chk_fail@plt>:
    2344:	add	ip, pc, #0, 12
    2348:	add	ip, ip, #143360	; 0x23000
    234c:	ldr	pc, [ip, #2636]!	; 0xa4c

00002350 <gpgrt_set_alloc_func@plt>:
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #143360	; 0x23000
    2358:	ldr	pc, [ip, #2628]!	; 0xa44

0000235c <sysconf@plt>:
    235c:	add	ip, pc, #0, 12
    2360:	add	ip, ip, #143360	; 0x23000
    2364:	ldr	pc, [ip, #2620]!	; 0xa3c

00002368 <dup2@plt>:
    2368:	add	ip, pc, #0, 12
    236c:	add	ip, ip, #143360	; 0x23000
    2370:	ldr	pc, [ip, #2612]!	; 0xa34

00002374 <gpgrt_ferror@plt>:
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #143360	; 0x23000
    237c:	ldr	pc, [ip, #2604]!	; 0xa2c

00002380 <getrlimit64@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #143360	; 0x23000
    2388:	ldr	pc, [ip, #2596]!	; 0xa24

0000238c <realloc@plt>:
    238c:	add	ip, pc, #0, 12
    2390:	add	ip, ip, #143360	; 0x23000
    2394:	ldr	pc, [ip, #2588]!	; 0xa1c

00002398 <gpgrt_fflush@plt>:
    2398:			; <UNDEFINED> instruction: 0xe7fd4778
    239c:	add	ip, pc, #0, 12
    23a0:	add	ip, ip, #143360	; 0x23000
    23a4:	ldr	pc, [ip, #2576]!	; 0xa10

000023a8 <gpgrt_ftello@plt>:
    23a8:	add	ip, pc, #0, 12
    23ac:	add	ip, ip, #143360	; 0x23000
    23b0:	ldr	pc, [ip, #2568]!	; 0xa08

000023b4 <dup@plt>:
    23b4:	add	ip, pc, #0, 12
    23b8:	add	ip, ip, #143360	; 0x23000
    23bc:	ldr	pc, [ip, #2560]!	; 0xa00

000023c0 <textdomain@plt>:
    23c0:			; <UNDEFINED> instruction: 0xe7fd4778
    23c4:	add	ip, pc, #0, 12
    23c8:	add	ip, ip, #143360	; 0x23000
    23cc:	ldr	pc, [ip, #2548]!	; 0x9f4

000023d0 <tmpfile64@plt>:
    23d0:			; <UNDEFINED> instruction: 0xe7fd4778
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #143360	; 0x23000
    23dc:	ldr	pc, [ip, #2536]!	; 0x9e8

000023e0 <chdir@plt>:
    23e0:			; <UNDEFINED> instruction: 0xe7fd4778
    23e4:	add	ip, pc, #0, 12
    23e8:	add	ip, ip, #143360	; 0x23000
    23ec:	ldr	pc, [ip, #2524]!	; 0x9dc

000023f0 <geteuid@plt>:
    23f0:	add	ip, pc, #0, 12
    23f4:	add	ip, ip, #143360	; 0x23000
    23f8:	ldr	pc, [ip, #2516]!	; 0x9d4

000023fc <gpgrt_fputs_unlocked@plt>:
    23fc:	add	ip, pc, #0, 12
    2400:	add	ip, ip, #143360	; 0x23000
    2404:	ldr	pc, [ip, #2508]!	; 0x9cc

00002408 <gpgrt_fread@plt>:
    2408:	add	ip, pc, #0, 12
    240c:	add	ip, ip, #143360	; 0x23000
    2410:	ldr	pc, [ip, #2500]!	; 0x9c4

00002414 <__fxstat64@plt>:
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #143360	; 0x23000
    241c:	ldr	pc, [ip, #2492]!	; 0x9bc

00002420 <readlink@plt>:
    2420:	add	ip, pc, #0, 12
    2424:	add	ip, ip, #143360	; 0x23000
    2428:	ldr	pc, [ip, #2484]!	; 0x9b4

0000242c <sigaction@plt>:
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #143360	; 0x23000
    2434:	ldr	pc, [ip, #2476]!	; 0x9ac

00002438 <__memcpy_chk@plt>:
    2438:	add	ip, pc, #0, 12
    243c:	add	ip, ip, #143360	; 0x23000
    2440:	ldr	pc, [ip, #2468]!	; 0x9a4

00002444 <gpgrt_feof@plt>:
    2444:	add	ip, pc, #0, 12
    2448:	add	ip, ip, #143360	; 0x23000
    244c:	ldr	pc, [ip, #2460]!	; 0x99c

00002450 <gpg_err_code_from_errno@plt>:
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #143360	; 0x23000
    2458:	ldr	pc, [ip, #2452]!	; 0x994

0000245c <fwrite@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #143360	; 0x23000
    2464:	ldr	pc, [ip, #2444]!	; 0x98c

00002468 <lseek64@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #143360	; 0x23000
    2470:	ldr	pc, [ip, #2436]!	; 0x984

00002474 <gcry_check_version@plt>:
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #143360	; 0x23000
    247c:	ldr	pc, [ip, #2428]!	; 0x97c

00002480 <waitpid@plt>:
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #143360	; 0x23000
    2488:	ldr	pc, [ip, #2420]!	; 0x974

0000248c <strcpy@plt>:
    248c:	add	ip, pc, #0, 12
    2490:	add	ip, ip, #143360	; 0x23000
    2494:	ldr	pc, [ip, #2412]!	; 0x96c

00002498 <bind_textdomain_codeset@plt>:
    2498:	add	ip, pc, #0, 12
    249c:	add	ip, ip, #143360	; 0x23000
    24a0:	ldr	pc, [ip, #2404]!	; 0x964

000024a4 <gpgrt_flockfile@plt>:
    24a4:	add	ip, pc, #0, 12
    24a8:	add	ip, ip, #143360	; 0x23000
    24ac:	ldr	pc, [ip, #2396]!	; 0x95c

000024b0 <gpgrt_fclose@plt>:
    24b0:	add	ip, pc, #0, 12
    24b4:	add	ip, ip, #143360	; 0x23000
    24b8:	ldr	pc, [ip, #2388]!	; 0x954

000024bc <gpgrt_setvbuf@plt>:
    24bc:	add	ip, pc, #0, 12
    24c0:	add	ip, ip, #143360	; 0x23000
    24c4:	ldr	pc, [ip, #2380]!	; 0x94c

000024c8 <opendir@plt>:
    24c8:	add	ip, pc, #0, 12
    24cc:	add	ip, ip, #143360	; 0x23000
    24d0:	ldr	pc, [ip, #2372]!	; 0x944

000024d4 <open64@plt>:
    24d4:			; <UNDEFINED> instruction: 0xe7fd4778
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #143360	; 0x23000
    24e0:	ldr	pc, [ip, #2360]!	; 0x938

000024e4 <getenv@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #143360	; 0x23000
    24ec:	ldr	pc, [ip, #2352]!	; 0x930

000024f0 <gcry_malloc_secure@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #143360	; 0x23000
    24f8:	ldr	pc, [ip, #2344]!	; 0x928

000024fc <gpgrt_fdopen@plt>:
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #143360	; 0x23000
    2504:	ldr	pc, [ip, #2336]!	; 0x920

00002508 <gcry_xrealloc@plt>:
    2508:	add	ip, pc, #0, 12
    250c:	add	ip, ip, #143360	; 0x23000
    2510:	ldr	pc, [ip, #2328]!	; 0x918

00002514 <malloc@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #143360	; 0x23000
    251c:	ldr	pc, [ip, #2320]!	; 0x910

00002520 <iconv_open@plt>:
    2520:			; <UNDEFINED> instruction: 0xe7fd4778
    2524:	add	ip, pc, #0, 12
    2528:	add	ip, ip, #143360	; 0x23000
    252c:	ldr	pc, [ip, #2308]!	; 0x904

00002530 <__libc_start_main@plt>:
    2530:	add	ip, pc, #0, 12
    2534:	add	ip, ip, #143360	; 0x23000
    2538:	ldr	pc, [ip, #2300]!	; 0x8fc

0000253c <strerror@plt>:
    253c:	add	ip, pc, #0, 12
    2540:	add	ip, ip, #143360	; 0x23000
    2544:	ldr	pc, [ip, #2292]!	; 0x8f4

00002548 <gpgrt_poll@plt>:
    2548:	add	ip, pc, #0, 12
    254c:	add	ip, ip, #143360	; 0x23000
    2550:	ldr	pc, [ip, #2284]!	; 0x8ec

00002554 <strftime@plt>:
    2554:	add	ip, pc, #0, 12
    2558:	add	ip, ip, #143360	; 0x23000
    255c:	ldr	pc, [ip, #2276]!	; 0x8e4

00002560 <localtime@plt>:
    2560:	add	ip, pc, #0, 12
    2564:	add	ip, ip, #143360	; 0x23000
    2568:	ldr	pc, [ip, #2268]!	; 0x8dc

0000256c <__ctype_tolower_loc@plt>:
    256c:	add	ip, pc, #0, 12
    2570:	add	ip, ip, #143360	; 0x23000
    2574:	ldr	pc, [ip, #2260]!	; 0x8d4

00002578 <__ctype_toupper_loc@plt>:
    2578:	add	ip, pc, #0, 12
    257c:	add	ip, ip, #143360	; 0x23000
    2580:	ldr	pc, [ip, #2252]!	; 0x8cc

00002584 <__gmon_start__@plt>:
    2584:	add	ip, pc, #0, 12
    2588:	add	ip, ip, #143360	; 0x23000
    258c:	ldr	pc, [ip, #2244]!	; 0x8c4

00002590 <rename@plt>:
    2590:	add	ip, pc, #0, 12
    2594:	add	ip, ip, #143360	; 0x23000
    2598:	ldr	pc, [ip, #2236]!	; 0x8bc

0000259c <kill@plt>:
    259c:			; <UNDEFINED> instruction: 0xe7fd4778
    25a0:	add	ip, pc, #0, 12
    25a4:	add	ip, ip, #143360	; 0x23000
    25a8:	ldr	pc, [ip, #2224]!	; 0x8b0

000025ac <__ctype_b_loc@plt>:
    25ac:	add	ip, pc, #0, 12
    25b0:	add	ip, ip, #143360	; 0x23000
    25b4:	ldr	pc, [ip, #2216]!	; 0x8a8

000025b8 <_gpgrt_get_std_stream@plt>:
    25b8:	add	ip, pc, #0, 12
    25bc:	add	ip, ip, #143360	; 0x23000
    25c0:	ldr	pc, [ip, #2208]!	; 0x8a0

000025c4 <getcwd@plt>:
    25c4:	add	ip, pc, #0, 12
    25c8:	add	ip, ip, #143360	; 0x23000
    25cc:	ldr	pc, [ip, #2200]!	; 0x898

000025d0 <getpid@plt>:
    25d0:	add	ip, pc, #0, 12
    25d4:	add	ip, ip, #143360	; 0x23000
    25d8:	ldr	pc, [ip, #2192]!	; 0x890

000025dc <exit@plt>:
    25dc:	add	ip, pc, #0, 12
    25e0:	add	ip, ip, #143360	; 0x23000
    25e4:	ldr	pc, [ip, #2184]!	; 0x888

000025e8 <gpgrt_fprintf_unlocked@plt>:
    25e8:	add	ip, pc, #0, 12
    25ec:	add	ip, ip, #143360	; 0x23000
    25f0:	ldr	pc, [ip, #2176]!	; 0x880

000025f4 <strtoul@plt>:
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #143360	; 0x23000
    25fc:	ldr	pc, [ip, #2168]!	; 0x878

00002600 <strlen@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #143360	; 0x23000
    2608:	ldr	pc, [ip, #2160]!	; 0x870

0000260c <inotify_init@plt>:
    260c:	add	ip, pc, #0, 12
    2610:	add	ip, ip, #143360	; 0x23000
    2614:	ldr	pc, [ip, #2152]!	; 0x868

00002618 <setsid@plt>:
    2618:	add	ip, pc, #0, 12
    261c:	add	ip, ip, #143360	; 0x23000
    2620:	ldr	pc, [ip, #2144]!	; 0x860

00002624 <strchr@plt>:
    2624:	add	ip, pc, #0, 12
    2628:	add	ip, ip, #143360	; 0x23000
    262c:	ldr	pc, [ip, #2136]!	; 0x858

00002630 <setenv@plt>:
    2630:			; <UNDEFINED> instruction: 0xe7fd4778
    2634:	add	ip, pc, #0, 12
    2638:	add	ip, ip, #143360	; 0x23000
    263c:	ldr	pc, [ip, #2124]!	; 0x84c

00002640 <gpg_err_code_from_syserror@plt>:
    2640:	add	ip, pc, #0, 12
    2644:	add	ip, ip, #143360	; 0x23000
    2648:	ldr	pc, [ip, #2116]!	; 0x844

0000264c <gpgrt_fopenmem@plt>:
    264c:	add	ip, pc, #0, 12
    2650:	add	ip, ip, #143360	; 0x23000
    2654:	ldr	pc, [ip, #2108]!	; 0x83c

00002658 <execv@plt>:
    2658:	add	ip, pc, #0, 12
    265c:	add	ip, ip, #143360	; 0x23000
    2660:	ldr	pc, [ip, #2100]!	; 0x834

00002664 <__open64_2@plt>:
    2664:	add	ip, pc, #0, 12
    2668:	add	ip, ip, #143360	; 0x23000
    266c:	ldr	pc, [ip, #2092]!	; 0x82c

00002670 <sigfillset@plt>:
    2670:	add	ip, pc, #0, 12
    2674:	add	ip, ip, #143360	; 0x23000
    2678:	ldr	pc, [ip, #2084]!	; 0x824

0000267c <inotify_add_watch@plt>:
    267c:	add	ip, pc, #0, 12
    2680:	add	ip, ip, #143360	; 0x23000
    2684:	ldr	pc, [ip, #2076]!	; 0x81c

00002688 <__errno_location@plt>:
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #143360	; 0x23000
    2690:	ldr	pc, [ip, #2068]!	; 0x814

00002694 <__strcat_chk@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #143360	; 0x23000
    269c:	ldr	pc, [ip, #2060]!	; 0x80c

000026a0 <strncasecmp@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #143360	; 0x23000
    26a8:	ldr	pc, [ip, #2052]!	; 0x804

000026ac <__sprintf_chk@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #143360	; 0x23000
    26b4:	ldr	pc, [ip, #2044]!	; 0x7fc

000026b8 <__cxa_atexit@plt>:
    26b8:			; <UNDEFINED> instruction: 0xe7fd4778
    26bc:	add	ip, pc, #0, 12
    26c0:	add	ip, ip, #143360	; 0x23000
    26c4:	ldr	pc, [ip, #2032]!	; 0x7f0

000026c8 <mkdir@plt>:
    26c8:			; <UNDEFINED> instruction: 0xe7fd4778
    26cc:	add	ip, pc, #0, 12
    26d0:	add	ip, ip, #143360	; 0x23000
    26d4:	ldr	pc, [ip, #2020]!	; 0x7e4

000026d8 <memset@plt>:
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #143360	; 0x23000
    26e0:	ldr	pc, [ip, #2012]!	; 0x7dc

000026e4 <gcry_calloc@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #143360	; 0x23000
    26ec:	ldr	pc, [ip, #2004]!	; 0x7d4

000026f0 <strncpy@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #143360	; 0x23000
    26f8:	ldr	pc, [ip, #1996]!	; 0x7cc

000026fc <gpgrt_vasprintf@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #143360	; 0x23000
    2704:	ldr	pc, [ip, #1988]!	; 0x7c4

00002708 <gcry_cipher_algo_name@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #143360	; 0x23000
    2710:	ldr	pc, [ip, #1980]!	; 0x7bc

00002714 <gmtime@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #143360	; 0x23000
    271c:	ldr	pc, [ip, #1972]!	; 0x7b4

00002720 <gpgrt_write_sanitized@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #143360	; 0x23000
    2728:	ldr	pc, [ip, #1964]!	; 0x7ac

0000272c <gpgrt_fopen@plt>:
    272c:	add	ip, pc, #0, 12
    2730:	add	ip, ip, #143360	; 0x23000
    2734:	ldr	pc, [ip, #1956]!	; 0x7a4

00002738 <write@plt>:
    2738:	add	ip, pc, #0, 12
    273c:	add	ip, ip, #143360	; 0x23000
    2740:	ldr	pc, [ip, #1948]!	; 0x79c

00002744 <gpgrt_fgetc@plt>:
    2744:	add	ip, pc, #0, 12
    2748:	add	ip, ip, #143360	; 0x23000
    274c:	ldr	pc, [ip, #1940]!	; 0x794

00002750 <difftime@plt>:
    2750:	add	ip, pc, #0, 12
    2754:	add	ip, ip, #143360	; 0x23000
    2758:	ldr	pc, [ip, #1932]!	; 0x78c

0000275c <__fprintf_chk@plt>:
    275c:	add	ip, pc, #0, 12
    2760:	add	ip, ip, #143360	; 0x23000
    2764:	ldr	pc, [ip, #1924]!	; 0x784

00002768 <gcry_xstrdup@plt>:
    2768:			; <UNDEFINED> instruction: 0xe7fd4778
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #143360	; 0x23000
    2774:	ldr	pc, [ip, #1912]!	; 0x778

00002778 <access@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #143360	; 0x23000
    2780:	ldr	pc, [ip, #1904]!	; 0x770

00002784 <gcry_realloc@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #143360	; 0x23000
    278c:	ldr	pc, [ip, #1896]!	; 0x768

00002790 <gpgrt_fputs@plt>:
    2790:			; <UNDEFINED> instruction: 0xe7fd4778
    2794:	add	ip, pc, #0, 12
    2798:	add	ip, ip, #143360	; 0x23000
    279c:	ldr	pc, [ip, #1884]!	; 0x75c

000027a0 <pipe@plt>:
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #143360	; 0x23000
    27a8:	ldr	pc, [ip, #1876]!	; 0x754

000027ac <gpgrt_snprintf@plt>:
    27ac:	add	ip, pc, #0, 12
    27b0:	add	ip, ip, #143360	; 0x23000
    27b4:	ldr	pc, [ip, #1868]!	; 0x74c

000027b8 <fcntl64@plt>:
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #143360	; 0x23000
    27c0:	ldr	pc, [ip, #1860]!	; 0x744

000027c4 <gcry_md_hash_buffer@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #143360	; 0x23000
    27cc:	ldr	pc, [ip, #1852]!	; 0x73c

000027d0 <setlocale@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #143360	; 0x23000
    27d8:	ldr	pc, [ip, #1844]!	; 0x734

000027dc <sigemptyset@plt>:
    27dc:	add	ip, pc, #0, 12
    27e0:	add	ip, ip, #143360	; 0x23000
    27e4:	ldr	pc, [ip, #1836]!	; 0x72c

000027e8 <fork@plt>:
    27e8:	add	ip, pc, #0, 12
    27ec:	add	ip, ip, #143360	; 0x23000
    27f0:	ldr	pc, [ip, #1828]!	; 0x724

000027f4 <putenv@plt>:
    27f4:	add	ip, pc, #0, 12
    27f8:	add	ip, ip, #143360	; 0x23000
    27fc:	ldr	pc, [ip, #1820]!	; 0x71c

00002800 <__explicit_bzero_chk@plt>:
    2800:			; <UNDEFINED> instruction: 0xe7fd4778
    2804:	add	ip, pc, #0, 12
    2808:	add	ip, ip, #143360	; 0x23000
    280c:	ldr	pc, [ip, #1808]!	; 0x710

00002810 <strrchr@plt>:
    2810:	add	ip, pc, #0, 12
    2814:	add	ip, ip, #143360	; 0x23000
    2818:	ldr	pc, [ip, #1800]!	; 0x708

0000281c <gcry_set_outofcore_handler@plt>:
    281c:			; <UNDEFINED> instruction: 0xe7fd4778
    2820:	add	ip, pc, #0, 12
    2824:	add	ip, ip, #143360	; 0x23000
    2828:	ldr	pc, [ip, #1788]!	; 0x6fc

0000282c <nl_langinfo@plt>:
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #143360	; 0x23000
    2834:	ldr	pc, [ip, #1780]!	; 0x6f4

00002838 <gpg_err_set_errno@plt>:
    2838:			; <UNDEFINED> instruction: 0xe7fd4778
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #143360	; 0x23000
    2844:	ldr	pc, [ip, #1768]!	; 0x6e8

00002848 <gpgrt_fseek@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #143360	; 0x23000
    2850:	ldr	pc, [ip, #1760]!	; 0x6e0

00002854 <readdir64@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #143360	; 0x23000
    285c:	ldr	pc, [ip, #1752]!	; 0x6d8

00002860 <timegm@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #143360	; 0x23000
    2868:	ldr	pc, [ip, #1744]!	; 0x6d0

0000286c <gpg_strerror@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #143360	; 0x23000
    2874:	ldr	pc, [ip, #1736]!	; 0x6c8

00002878 <gpgrt_fopencookie@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #143360	; 0x23000
    2880:	ldr	pc, [ip, #1728]!	; 0x6c0

00002884 <putc@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #143360	; 0x23000
    288c:	ldr	pc, [ip, #1720]!	; 0x6b8

00002890 <getsockname@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #143360	; 0x23000
    2898:	ldr	pc, [ip, #1712]!	; 0x6b0

0000289c <gpg_err_init@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #143360	; 0x23000
    28a4:	ldr	pc, [ip, #1704]!	; 0x6a8

000028a8 <remove@plt>:
    28a8:			; <UNDEFINED> instruction: 0xe7fd4778
    28ac:	add	ip, pc, #0, 12
    28b0:	add	ip, ip, #143360	; 0x23000
    28b4:	ldr	pc, [ip, #1692]!	; 0x69c

000028b8 <gcry_create_nonce@plt>:
    28b8:	add	ip, pc, #0, 12
    28bc:	add	ip, ip, #143360	; 0x23000
    28c0:	ldr	pc, [ip, #1684]!	; 0x694

000028c4 <gcry_control@plt>:
    28c4:	add	ip, pc, #0, 12
    28c8:	add	ip, ip, #143360	; 0x23000
    28cc:	ldr	pc, [ip, #1676]!	; 0x68c

000028d0 <strpbrk@plt>:
    28d0:	add	ip, pc, #0, 12
    28d4:	add	ip, ip, #143360	; 0x23000
    28d8:	ldr	pc, [ip, #1668]!	; 0x684

000028dc <socket@plt>:
    28dc:	add	ip, pc, #0, 12
    28e0:	add	ip, ip, #143360	; 0x23000
    28e4:	ldr	pc, [ip, #1660]!	; 0x67c

000028e8 <gpgrt_fprintf@plt>:
    28e8:	add	ip, pc, #0, 12
    28ec:	add	ip, ip, #143360	; 0x23000
    28f0:	ldr	pc, [ip, #1652]!	; 0x674

000028f4 <bindtextdomain@plt>:
    28f4:	add	ip, pc, #0, 12
    28f8:	add	ip, ip, #143360	; 0x23000
    28fc:	ldr	pc, [ip, #1644]!	; 0x66c

00002900 <gcry_xcalloc@plt>:
    2900:	add	ip, pc, #0, 12
    2904:	add	ip, ip, #143360	; 0x23000
    2908:	ldr	pc, [ip, #1636]!	; 0x664

0000290c <gcry_set_log_handler@plt>:
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #143360	; 0x23000
    2914:	ldr	pc, [ip, #1628]!	; 0x65c

00002918 <gcry_set_fatalerror_handler@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #143360	; 0x23000
    2920:	ldr	pc, [ip, #1620]!	; 0x654

00002924 <chmod@plt>:
    2924:			; <UNDEFINED> instruction: 0xe7fd4778
    2928:	add	ip, pc, #0, 12
    292c:	add	ip, ip, #143360	; 0x23000
    2930:	ldr	pc, [ip, #1608]!	; 0x648

00002934 <__xstat64@plt>:
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #143360	; 0x23000
    293c:	ldr	pc, [ip, #1600]!	; 0x640

00002940 <isatty@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #143360	; 0x23000
    2948:	ldr	pc, [ip, #1592]!	; 0x638

0000294c <unsetenv@plt>:
    294c:			; <UNDEFINED> instruction: 0xe7fd4778
    2950:	add	ip, pc, #0, 12
    2954:	add	ip, ip, #143360	; 0x23000
    2958:	ldr	pc, [ip, #1580]!	; 0x62c

0000295c <fputs@plt>:
    295c:	add	ip, pc, #0, 12
    2960:	add	ip, ip, #143360	; 0x23000
    2964:	ldr	pc, [ip, #1572]!	; 0x624

00002968 <strncmp@plt>:
    2968:	add	ip, pc, #0, 12
    296c:	add	ip, ip, #143360	; 0x23000
    2970:	ldr	pc, [ip, #1564]!	; 0x61c

00002974 <abort@plt>:
    2974:	add	ip, pc, #0, 12
    2978:	add	ip, ip, #143360	; 0x23000
    297c:	ldr	pc, [ip, #1556]!	; 0x614

00002980 <getc@plt>:
    2980:	add	ip, pc, #0, 12
    2984:	add	ip, ip, #143360	; 0x23000
    2988:	ldr	pc, [ip, #1548]!	; 0x60c

0000298c <gpgrt_fileno@plt>:
    298c:			; <UNDEFINED> instruction: 0xe7fd4778
    2990:	add	ip, pc, #0, 12
    2994:	add	ip, ip, #143360	; 0x23000
    2998:	ldr	pc, [ip, #1536]!	; 0x600

0000299c <close@plt>:
    299c:	add	ip, pc, #0, 12
    29a0:	add	ip, ip, #143360	; 0x23000
    29a4:	ldr	pc, [ip, #1528]!	; 0x5f8

000029a8 <__lxstat64@plt>:
    29a8:	add	ip, pc, #0, 12
    29ac:	add	ip, ip, #143360	; 0x23000
    29b0:	ldr	pc, [ip, #1520]!	; 0x5f0

000029b4 <gcry_strdup@plt>:
    29b4:			; <UNDEFINED> instruction: 0xe7fd4778
    29b8:	add	ip, pc, #0, 12
    29bc:	add	ip, ip, #143360	; 0x23000
    29c0:	ldr	pc, [ip, #1508]!	; 0x5e4

000029c4 <connect@plt>:
    29c4:	add	ip, pc, #0, 12
    29c8:	add	ip, ip, #143360	; 0x23000
    29cc:	ldr	pc, [ip, #1500]!	; 0x5dc

000029d0 <closedir@plt>:
    29d0:	add	ip, pc, #0, 12
    29d4:	add	ip, ip, #143360	; 0x23000
    29d8:	ldr	pc, [ip, #1492]!	; 0x5d4

000029dc <getgrgid@plt>:
    29dc:	add	ip, pc, #0, 12
    29e0:	add	ip, ip, #143360	; 0x23000
    29e4:	ldr	pc, [ip, #1484]!	; 0x5cc

000029e8 <gpgrt_mopen@plt>:
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #143360	; 0x23000
    29f0:	ldr	pc, [ip, #1476]!	; 0x5c4

000029f4 <__assert_fail@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #143360	; 0x23000
    29fc:	ldr	pc, [ip, #1468]!	; 0x5bc

Disassembly of section .text:

00002a00 <.text>:
    2a00:	blmi	ff015504 <__assert_fail@plt+0xff012b10>
    2a04:	mvnsmi	lr, sp, lsr #18
    2a08:	addslt	r4, r2, sl, ror r4
    2a0c:	stcge	12, cr4, [r1, #-760]	; 0xfffffd08
    2a10:			; <UNDEFINED> instruction: 0x91004fbe
    2a14:	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
    2a18:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    2a1c:			; <UNDEFINED> instruction: 0xf04f9311
    2a20:	andls	r0, r1, r0, lsl #6
    2a24:			; <UNDEFINED> instruction: 0xf0074620
    2a28:	ldmmi	r9!, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2a2c:			; <UNDEFINED> instruction: 0xf0064478
    2a30:	strtmi	pc, [r0], -sp, lsr #19
    2a34:	strbtmi	r2, [ip], -r1, lsl #2
    2a38:			; <UNDEFINED> instruction: 0xffe0f006
    2a3c:	stc2	0, cr15, [sl], {2}
    2a40:	strtmi	r4, [r9], -r2, lsr #12
    2a44:			; <UNDEFINED> instruction: 0xf0072000
    2a48:	ldmibmi	r2!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    2a4c:	movwcs	sl, #6147	; 0x1803
    2a50:	movwls	r4, #21625	; 0x5479
    2a54:	strls	r3, [r3, #-384]	; 0xfffffe80
    2a58:			; <UNDEFINED> instruction: 0xf0009404
    2a5c:	bmi	febc1740 <__assert_fail@plt+0xfebbed4c>
    2a60:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a64:			; <UNDEFINED> instruction: 0xf0002b00
    2a68:	ldmvs	r2, {r1, r2, r4, r5, r8, pc}
    2a6c:	stmiami	fp!, {r1, r3, r4, r5, r8, fp, ip, sp, pc}
    2a70:			; <UNDEFINED> instruction: 0xf0074478
    2a74:	blmi	feac0df0 <__assert_fail@plt+0xfeabe3fc>
    2a78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2a7c:	ldmdavc	sl, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    2a80:			; <UNDEFINED> instruction: 0xf0002a2d
    2a84:	stmiami	r7!, {r0, r3, r4, r6, r7, pc}
    2a88:			; <UNDEFINED> instruction: 0xf0074478
    2a8c:	ldrdcs	pc, [r0], -r1
    2a90:			; <UNDEFINED> instruction: 0xff88f006
    2a94:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2a98:	msrhi	CPSR_fsx, r0, asr #32
    2a9c:	blls	15552c <__assert_fail@plt+0x152b38>
    2aa0:	vst2.32	{d5-d6}, [r3 :256]!
    2aa4:	stmiavs	sl!, {r7, r8, r9, ip, sp, lr}
    2aa8:	tstle	pc, r3, lsl r3	; <UNPREDICTABLE>
    2aac:	stmdacs	r0, {r0, fp, ip, pc}
    2ab0:			; <UNDEFINED> instruction: 0xf8dfdd1c
    2ab4:			; <UNDEFINED> instruction: 0x46348278
    2ab8:	strd	r4, [r2], -r8
    2abc:	adcmi	r3, r0, #16777216	; 0x1000000
    2ac0:	blls	39f18 <__assert_fail@plt+0x37524>
    2ac4:			; <UNDEFINED> instruction: 0xf85300a7
    2ac8:	ldmdavc	sl, {r2, r5, ip, sp}
    2acc:	mvnsle	r2, sp, lsr #20
    2ad0:	blcs	b60c44 <__assert_fail@plt+0xb5e250>
    2ad4:	andcs	sp, r5, #-2147483588	; 0x8000003c
    2ad8:	andcs	r4, r0, r1, asr #12
    2adc:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    2ae0:	ldmibpl	r9, {r8, r9, fp, ip, pc}^
    2ae4:			; <UNDEFINED> instruction: 0xf872f007
    2ae8:	strb	r9, [r7, r1, lsl #16]!
    2aec:	blcs	1cfa0 <__assert_fail@plt+0x1a5ac>
    2af0:	rscshi	pc, r6, r0
    2af4:	blcs	5cba8 <__assert_fail@plt+0x5a1b4>
    2af8:			; <UNDEFINED> instruction: 0xf44fbfc4
    2afc:	rsbvs	r6, fp, r0, lsl #7
    2b00:	ldrbtmi	r4, [fp], #-2955	; 0xfffff475
    2b04:	blcs	1d1cb78 <__assert_fail@plt+0x1d1a184>
    2b08:	blcs	18f8b4c <__assert_fail@plt+0x18f6158>
    2b0c:	blcc	1938f58 <__assert_fail@plt+0x1936564>
    2b10:	stmdale	lr, {r4, r8, r9, fp, sp}
    2b14:			; <UNDEFINED> instruction: 0xf003e8df
    2b18:	stceq	6, cr5, [sp, #-392]	; 0xfffffe78
    2b1c:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    2b20:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    2b24:	strpl	r0, [sp], -sp, lsl #26
    2b28:	vhadd.s8	d16, d0, d23
    2b2c:	addsmi	r1, r3, #1342177295	; 0x5000000f
    2b30:	stmibmi	r0, {r3, r6, ip, lr, pc}
    2b34:	andcs	r2, r0, r5, lsl #4
    2b38:			; <UNDEFINED> instruction: 0xf7ff4479
    2b3c:			; <UNDEFINED> instruction: 0xf007ebfe
    2b40:	andcs	pc, r0, r7, ror r8	; <UNPREDICTABLE>
    2b44:			; <UNDEFINED> instruction: 0xff2ef006
    2b48:	blmi	1b9553c <__assert_fail@plt+0x1b92b48>
    2b4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b50:	svclt	0x00183800
    2b54:	ldmdavs	sl, {r0, sp}
    2b58:	subsmi	r9, sl, r1, lsl fp
    2b5c:	sbchi	pc, sl, r0, asr #32
    2b60:	pop	{r1, r4, ip, sp, pc}
    2b64:	stmdals	r1, {r4, r5, r6, r7, r8, pc}
    2b68:	vsub.i8	d2, d0, d1
    2b6c:	stmdacs	r0, {r2, r3, r5, r7, pc}
    2b70:	strmi	sp, [r4], -r7, ror #2
    2b74:	tstlt	fp, fp, lsr #21
    2b78:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    2b7c:			; <UNDEFINED> instruction: 0xf826f007
    2b80:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
    2b84:	tstlt	fp, fp, asr r8
    2b88:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    2b8c:			; <UNDEFINED> instruction: 0xf81ef007
    2b90:	strtmi	r4, [r0], -sp, ror #22
    2b94:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2b98:			; <UNDEFINED> instruction: 0xf181fab1
    2b9c:			; <UNDEFINED> instruction: 0xf0020949
    2ba0:	strmi	pc, [r4], -r3, ror #21
    2ba4:	sbcle	r2, ip, r0, lsl #16
    2ba8:			; <UNDEFINED> instruction: 0xf0062000
    2bac:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2bb0:	strtmi	sp, [r0], -r7, asr #3
    2bb4:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    2bb8:	stmdami	r4!, {r0, r9, sl, lr}^
    2bbc:			; <UNDEFINED> instruction: 0xf0074478
    2bc0:			; <UNDEFINED> instruction: 0xe7bef837
    2bc4:	bls	55954 <__assert_fail@plt+0x52f60>
    2bc8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2bcc:	teqle	fp, r0, lsl #20
    2bd0:	eorsle	r2, fp, r0, lsl #22
    2bd4:	blcs	1d688 <__assert_fail@plt+0x1ac94>
    2bd8:	sub	sp, r5, sp, lsr r1
    2bdc:	blcs	697e8 <__assert_fail@plt+0x66df4>
    2be0:	stmibvs	fp!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}
    2be4:	ldmdami	fp, {r0, r1, r3, r4, r8, ip, sp, pc}^
    2be8:			; <UNDEFINED> instruction: 0xf0064478
    2bec:	blmi	16c2bb0 <__assert_fail@plt+0x16c01bc>
    2bf0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2bf4:	ldmdami	r9, {r0, r1, r3, r4, r8, ip, sp, pc}^
    2bf8:			; <UNDEFINED> instruction: 0xf0064478
    2bfc:	stmdals	r1, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2c00:	blls	2f028 <__assert_fail@plt+0x2c634>
    2c04:	blmi	159cc6c <__assert_fail@plt+0x159a278>
    2c08:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2c0c:			; <UNDEFINED> instruction: 0xf181fab1
    2c10:			; <UNDEFINED> instruction: 0xf0010949
    2c14:			; <UNDEFINED> instruction: 0x4604fdbf
    2c18:	addsle	r2, r2, r0, lsl #16
    2c1c:			; <UNDEFINED> instruction: 0xf0062000
    2c20:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2c24:	strtmi	sp, [r0], -sp, lsl #3
    2c28:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2c2c:	stmdami	sp, {r0, r9, sl, lr}^
    2c30:			; <UNDEFINED> instruction: 0xf0064478
    2c34:			; <UNDEFINED> instruction: 0xe784fffd
    2c38:	blcs	20dac <__assert_fail@plt+0x1e3b8>
    2c3c:	svcge	0x0027f43f
    2c40:	blls	3c8cc <__assert_fail@plt+0x39ed8>
    2c44:			; <UNDEFINED> instruction: 0xe795681c
    2c48:	suble	r2, lr, r0, lsl #22
    2c4c:			; <UNDEFINED> instruction: 0xf0062001
    2c50:	bvs	feb00cfc <__assert_fail@plt+0xfeafe308>
    2c54:	stmdami	r4, {r0, r1, r3, r4, r8, ip, sp, pc}^
    2c58:			; <UNDEFINED> instruction: 0xf0064478
    2c5c:	blmi	1102b40 <__assert_fail@plt+0x110014c>
    2c60:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c64:	suble	r2, r3, r0, lsl #22
    2c68:	blmi	104ac70 <__assert_fail@plt+0x104827c>
    2c6c:	mvnsne	pc, r0, asr #4
    2c70:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c74:	bne	14dcfec <__assert_fail@plt+0x14da5f8>
    2c78:	cmpmi	r9, r9, asr r2
    2c7c:	bcs	1971114 <__assert_fail@plt+0x196e720>
    2c80:			; <UNDEFINED> instruction: 0x460ebf14
    2c84:	streq	pc, [r1], -r1, asr #32
    2c88:	svclt	0x00142a73
    2c8c:			; <UNDEFINED> instruction: 0xf041460a
    2c90:	ldrtmi	r0, [r1], -r1, lsl #4
    2c94:	cdp2	0, 1, cr15, cr10, cr0, {0}
    2c98:	stmdacs	r0, {r2, r9, sl, lr}
    2c9c:	svcge	0x0051f43f
    2ca0:			; <UNDEFINED> instruction: 0xf0062000
    2ca4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2ca8:	svcge	0x004bf47f
    2cac:			; <UNDEFINED> instruction: 0xf7ff4620
    2cb0:			; <UNDEFINED> instruction: 0x4601edde
    2cb4:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    2cb8:			; <UNDEFINED> instruction: 0xffbaf006
    2cbc:	andcs	lr, r1, r1, asr #14
    2cc0:			; <UNDEFINED> instruction: 0xfff0f005
    2cc4:	andcs	lr, r1, sp, lsl #15
    2cc8:			; <UNDEFINED> instruction: 0xffecf005
    2ccc:	stmdacs	r0, {r0, fp, ip, pc}
    2cd0:	svcge	0x004ff43f
    2cd4:	ldmvs	r3, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2cd8:			; <UNDEFINED> instruction: 0xf43f2b00
    2cdc:			; <UNDEFINED> instruction: 0xe6c6aed8
    2ce0:			; <UNDEFINED> instruction: 0xf0082008
    2ce4:	msrvs	R8_fiq, pc
    2ce8:	bvs	feafc900 <__assert_fail@plt+0xfeaf9f0c>
    2cec:			; <UNDEFINED> instruction: 0xd1b22b00
    2cf0:	ldr	r9, [sl, r0, lsl #16]!
    2cf4:	bl	9c0cf8 <__assert_fail@plt+0x9be304>
    2cf8:			; <UNDEFINED> instruction: 0xf7ff2002
    2cfc:	svclt	0x0000ec70
    2d00:	ldrdeq	r3, [r2], -r8
    2d04:	andeq	r0, r0, r4, ror #5
    2d08:	andeq	pc, r0, r0, lsl sl	; <UNPREDICTABLE>
    2d0c:	andeq	r3, r2, r8, asr #5
    2d10:	andeq	r0, r0, r1, asr #11
    2d14:			; <UNDEFINED> instruction: 0x000235b4
    2d18:	andeq	r3, r2, r0, ror #16
    2d1c:			; <UNDEFINED> instruction: 0x0000f9bc
    2d20:	andeq	r3, r2, r8, asr #16
    2d24:	andeq	pc, r0, r0, ror #19
    2d28:	andeq	r0, r0, r4, lsl r3
    2d2c:	ldrdeq	pc, [r0], -ip
    2d30:			; <UNDEFINED> instruction: 0x000237be
    2d34:	andeq	pc, r0, ip, asr #20
    2d38:	muleq	r2, r4, r1
    2d3c:	andeq	pc, r0, r2, asr #18
    2d40:	andeq	r3, r2, lr, lsr r7
    2d44:	andeq	pc, r0, sl, asr r9	; <UNPREDICTABLE>
    2d48:	andeq	r3, r2, ip, lsr #14
    2d4c:	andeq	pc, r0, ip, asr #18
    2d50:	strdeq	r3, [r2], -r8
    2d54:	andeq	pc, r0, ip, asr r9	; <UNPREDICTABLE>
    2d58:	ldrdeq	r3, [r2], -r0
    2d5c:	andeq	pc, r0, ip, ror #17
    2d60:			; <UNDEFINED> instruction: 0x000236b8
    2d64:	andeq	pc, r0, r4, lsr r9	; <UNPREDICTABLE>
    2d68:	andeq	pc, r0, r4, ror #16
    2d6c:	andeq	r3, r2, r0, ror #12
    2d70:	andeq	r3, r2, r0, asr r6
    2d74:	andeq	pc, r0, lr, ror #16
    2d78:	bleq	3eebc <__assert_fail@plt+0x3c4c8>
    2d7c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2d80:	strbtmi	fp, [sl], -r2, lsl #24
    2d84:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2d88:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2d8c:	ldrmi	sl, [sl], #776	; 0x308
    2d90:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2d94:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2d98:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2d9c:			; <UNDEFINED> instruction: 0xf85a4b06
    2da0:	stmdami	r6, {r0, r1, ip, sp}
    2da4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2da8:	bl	ff0c0dac <__assert_fail@plt+0xff0be3b8>
    2dac:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    2db0:	andeq	r2, r2, r4, lsr pc
    2db4:	ldrdeq	r0, [r0], -r8
    2db8:	strdeq	r0, [r0], -r4
    2dbc:	andeq	r0, r0, r4, lsl #6
    2dc0:	ldr	r3, [pc, #20]	; 2ddc <__assert_fail@plt+0x3e8>
    2dc4:	ldr	r2, [pc, #20]	; 2de0 <__assert_fail@plt+0x3ec>
    2dc8:	add	r3, pc, r3
    2dcc:	ldr	r2, [r3, r2]
    2dd0:	cmp	r2, #0
    2dd4:	bxeq	lr
    2dd8:	b	2584 <__gmon_start__@plt>
    2ddc:	andeq	r2, r2, r4, lsl pc
    2de0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2de4:	blmi	1d4e04 <__assert_fail@plt+0x1d2410>
    2de8:	bmi	1d3fd0 <__assert_fail@plt+0x1d15dc>
    2dec:	addmi	r4, r3, #2063597568	; 0x7b000000
    2df0:	andle	r4, r3, sl, ror r4
    2df4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2df8:	ldrmi	fp, [r8, -r3, lsl #2]
    2dfc:	svclt	0x00004770
    2e00:	ldrdeq	r3, [r2], -r4
    2e04:	ldrdeq	r3, [r2], -r0
    2e08:	strdeq	r2, [r2], -r0
    2e0c:	andeq	r0, r0, r0, ror #5
    2e10:	stmdbmi	r9, {r3, fp, lr}
    2e14:	bmi	253ffc <__assert_fail@plt+0x251608>
    2e18:	bne	254004 <__assert_fail@plt+0x251610>
    2e1c:	svceq	0x00cb447a
    2e20:			; <UNDEFINED> instruction: 0x01a1eb03
    2e24:	andle	r1, r3, r9, asr #32
    2e28:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2e2c:	ldrmi	fp, [r8, -r3, lsl #2]
    2e30:	svclt	0x00004770
    2e34:	andeq	r3, r2, r8, lsr #9
    2e38:	andeq	r3, r2, r4, lsr #9
    2e3c:	andeq	r2, r2, r4, asr #29
    2e40:	andeq	r0, r0, ip, lsl #6
    2e44:	blmi	2b026c <__assert_fail@plt+0x2ad878>
    2e48:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2e4c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2e50:	blmi	271404 <__assert_fail@plt+0x26ea10>
    2e54:	ldrdlt	r5, [r3, -r3]!
    2e58:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2e5c:			; <UNDEFINED> instruction: 0xf7ff6818
    2e60:			; <UNDEFINED> instruction: 0xf7ffe9b8
    2e64:	blmi	1c2d68 <__assert_fail@plt+0x1c0374>
    2e68:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2e6c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2e70:	andeq	r3, r2, r2, ror r4
    2e74:	muleq	r2, r4, lr
    2e78:	ldrdeq	r0, [r0], -ip
    2e7c:	andeq	r3, r2, r6, lsr #3
    2e80:	andeq	r3, r2, r2, asr r4
    2e84:	svclt	0x0000e7c4
    2e88:	blmi	15157dc <__assert_fail@plt+0x1512de8>
    2e8c:	push	{r1, r3, r4, r5, r6, sl, lr}
    2e90:			; <UNDEFINED> instruction: 0xf2ad4ff0
    2e94:	stmdavc	r5, {r2, r3, r8, sl, fp, lr}
    2e98:	ldmpl	r3, {r8, r9, sl, sp}^
    2e9c:	strmi	r4, [r8], sl, ror #13
    2ea0:			; <UNDEFINED> instruction: 0xf8cd681b
    2ea4:			; <UNDEFINED> instruction: 0xf04f3404
    2ea8:			; <UNDEFINED> instruction: 0xf8ca0300
    2eac:	cmplt	r5, #0
    2eb0:			; <UNDEFINED> instruction: 0xf7ff4606
    2eb4:			; <UNDEFINED> instruction: 0xf10deb7c
    2eb8:	ldrtmi	r0, [r3], -r4, lsl #22
    2ebc:			; <UNDEFINED> instruction: 0xf8d0465a
    2ec0:	strmi	ip, [r1], r0
    2ec4:			; <UNDEFINED> instruction: 0xf83c461c
    2ec8:	ldreq	r3, [fp], #21
    2ecc:	ldrbmi	sp, [sl, #-1288]	; 0xfffffaf8
    2ed0:	stmdavc	r5!, {r1, r5, r6, fp, ip, lr, pc}^
    2ed4:			; <UNDEFINED> instruction: 0xf83cb1ad
    2ed8:	strcc	r3, [r1], #-21	; 0xffffffeb
    2edc:	ldrbtle	r0, [r6], #1179	; 0x49b
    2ee0:	svclt	0x00182d22
    2ee4:	andsle	r2, lr, r7, lsr #26
    2ee8:	movweq	lr, #48034	; 0xbba2
    2eec:			; <UNDEFINED> instruction: 0xf5b33302
    2ef0:	rsble	r6, r4, #128, 30	; 0x200
    2ef4:	blpl	80f04 <__assert_fail@plt+0x7e510>
    2ef8:	stccs	8, cr7, [r0, #-404]	; 0xfffffe6c
    2efc:	ldrbmi	sp, [sl, #-491]	; 0xfffffe15
    2f00:			; <UNDEFINED> instruction: 0xf8dad856
    2f04:	andcs	r5, r0, r0
    2f08:	andpl	pc, r0, r8, asr #17
    2f0c:	blmi	cd57e4 <__assert_fail@plt+0xcd2df0>
    2f10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f14:			; <UNDEFINED> instruction: 0xf8dd681a
    2f18:	subsmi	r3, sl, r4, lsl #8
    2f1c:	vand	<illegal reg q6.5>, <illegal reg q6.5>, q5
    2f20:	pop	{r2, r3, r8, sl, fp, lr}
    2f24:	stmdavc	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    2f28:	stmdbcs	r0, {r0, r1, r5, r6, sl, fp, ip}
    2f2c:	stccs	0, cr13, [r2, #-924]!	; 0xfffffc64
    2f30:	addsmi	sp, lr, #-2147483644	; 0x80000004
    2f34:	stmdbcs	r2!, {r0, r2, r6, r9, ip, lr, pc}
    2f38:	bl	fe8b6fd4 <__assert_fail@plt+0xfe8b45e0>
    2f3c:	andcc	r0, r2, fp
    2f40:	svcvs	0x0080f5b0
    2f44:			; <UNDEFINED> instruction: 0xf802d23b
    2f48:			; <UNDEFINED> instruction: 0xf8131b01
    2f4c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    2f50:	ldrbmi	sp, [sl, #-495]	; 0xfffffe11
    2f54:	ldrd	sp, [fp], -r5	; <UNPREDICTABLE>
    2f58:	andle	r2, sp, r7, lsr #18
    2f5c:	andeq	lr, fp, r2, lsr #23
    2f60:			; <UNDEFINED> instruction: 0xf5b03002
    2f64:	eorle	r6, sl, #128, 30	; 0x200
    2f68:	blne	80f78 <__assert_fail@plt+0x7e584>
    2f6c:	svcne	0x0001f813
    2f70:	sbcle	r2, r4, r0, lsl #18
    2f74:	mvnsle	r2, r7, lsr #18
    2f78:	movwcc	r7, #6237	; 0x185d
    2f7c:			; <UNDEFINED> instruction: 0xd1a12d00
    2f80:	ldmible	lr!, {r1, r3, r4, r6, r8, sl, lr}
    2f84:			; <UNDEFINED> instruction: 0xf813e014
    2f88:	ldmdacs	ip, {r0, sl, fp}^
    2f8c:	ldmdavc	sp, {r0, r2, r4, r6, r7, ip, lr, pc}^
    2f90:	stccs	3, cr3, [r0, #-4]
    2f94:			; <UNDEFINED> instruction: 0xe7f3d196
    2f98:			; <UNDEFINED> instruction: 0x46504659
    2f9c:			; <UNDEFINED> instruction: 0xf0037017
    2fa0:	stmdavc	r5!, {r0, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    2fa4:	adcle	r2, ip, r0, lsl #26
    2fa8:	ldrdgt	pc, [r0], -r9
    2fac:			; <UNDEFINED> instruction: 0xe792465a
    2fb0:	ldrbmi	r2, [r9], -r0, lsl #6
    2fb4:	andsvc	r4, r3, r0, asr r6
    2fb8:	ldc2	0, cr15, [r0, #-12]
    2fbc:	andcs	lr, r1, r1, lsr #15
    2fc0:	blmi	23ce58 <__assert_fail@plt+0x23a464>
    2fc4:	stmdbmi	r8, {r1, r3, r4, r5, r6, r7, r9, sp}
    2fc8:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    2fcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2fd0:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    2fd4:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fd8:	andeq	r2, r2, r4, asr lr
    2fdc:	andeq	r0, r0, r4, ror #5
    2fe0:	ldrdeq	r2, [r2], -r0
    2fe4:	andeq	pc, r0, r6, asr r9	; <UNPREDICTABLE>
    2fe8:			; <UNDEFINED> instruction: 0x0000f2b0
    2fec:	andeq	pc, r0, r6, asr #5
    2ff0:	stmdacs	r8!, {r0, fp, ip, sp}
    2ff4:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2ff8:	ldrne	pc, [r7, #-0]
    2ffc:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3000:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3004:	strne	r1, [pc, #-1324]!	; 2ae0 <__assert_fail@plt+0xec>
    3008:	strne	r1, [r3, #-1301]!	; 0xfffffaeb
    300c:	ldrne	r1, [r5, #-1318]	; 0xfffffada
    3010:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3014:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3018:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    301c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3020:	andseq	r1, sp, r5, lsl r7
    3024:	ldrbmi	r2, [r0, -r0]!
    3028:	andcs	r4, r5, #212992	; 0x34000
    302c:	ldrbtmi	r2, [r9], #-0
    3030:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3034:	andcs	r4, r5, #180224	; 0x2c000
    3038:	ldrbtmi	r2, [r9], #-0
    303c:	ldmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3040:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    3044:	stmdbmi	r9, {r4, r5, r6, r8, r9, sl, lr}
    3048:	andcs	r2, r0, r5, lsl #4
    304c:			; <UNDEFINED> instruction: 0xf7ff4479
    3050:	stmdami	r7, {r0, r4, r5, r6, r8, fp, ip, sp, pc}
    3054:			; <UNDEFINED> instruction: 0x47704478
    3058:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    305c:	svclt	0x00004770
    3060:	andeq	pc, r0, r2, ror #5
    3064:	andeq	pc, r0, r2, lsl r3	; <UNPREDICTABLE>
    3068:	muleq	r0, r6, r2
    306c:	andeq	pc, r0, r0, lsr #5
    3070:	andeq	pc, r0, r0, ror r2	; <UNPREDICTABLE>
    3074:	andeq	pc, r0, sl, lsl #5
    3078:	blmi	4704a0 <__assert_fail@plt+0x46daac>
    307c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3080:	svclt	0x00184283
    3084:	andle	r2, r5, r0, lsl #22
    3088:	svclt	0x00082b73
    308c:	tstle	r5, r5, ror #16
    3090:	rscsne	pc, r5, r0, asr #4
    3094:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    3098:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
    309c:	svclt	0x00082b65
    30a0:	svclt	0x000c2873
    30a4:	andcs	r2, r0, r1
    30a8:	stmdbmi	r7, {r1, r4, r5, r6, r7, ip, lr, pc}
    30ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    30b0:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30b4:	ldc2	0, cr15, [ip, #24]!
    30b8:			; <UNDEFINED> instruction: 0xf7ff2002
    30bc:	svclt	0x0000ea90
    30c0:	andeq	r3, r2, r4, asr #4
    30c4:	andeq	r3, r2, sl, lsr #4
    30c8:	strdeq	pc, [r0], -r6
    30cc:	blmi	fe755b44 <__assert_fail@plt+0xfe753150>
    30d0:	push	{r1, r3, r4, r5, r6, sl, lr}
    30d4:			; <UNDEFINED> instruction: 0xb09447f0
    30d8:	pkhtbmi	r5, r1, r3, asr #17
    30dc:			; <UNDEFINED> instruction: 0x460c4f9a
    30e0:	ldmdavs	fp, {r1, r3, r4, r7, r9, sl, fp, lr}
    30e4:			; <UNDEFINED> instruction: 0xf04f9313
    30e8:			; <UNDEFINED> instruction: 0xf8df0300
    30ec:	ldrbtmi	r8, [pc], #-612	; 30f4 <__assert_fail@plt+0x700>
    30f0:	ldrbtmi	r4, [lr], #-3480	; 0xfffff268
    30f4:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    30f8:	strbmi	r2, [fp], -r0, lsl #4
    30fc:			; <UNDEFINED> instruction: 0x46104611
    3100:			; <UNDEFINED> instruction: 0xf0059400
    3104:	stmdacs	r0, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    3108:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    310c:			; <UNDEFINED> instruction: 0x0010f8d9
    3110:	svcvc	0x00fff5b0
    3114:	adcshi	pc, pc, r0, lsl #6
    3118:	svcvc	0x00faf5b0
    311c:			; <UNDEFINED> instruction: 0xf1a0da5b
    3120:	bcs	cc3a34 <__assert_fail@plt+0xcc1040>
    3124:	bcs	cf9278 <__assert_fail@plt+0xcf6884>
    3128:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    312c:	subpl	pc, sl, r2
    3130:	subspl	r5, r0, r0, asr r0
    3134:	subspl	r5, r0, r0, asr r0
    3138:	subspl	r5, r0, r0, asr r0
    313c:	ldrbmi	r5, [r0], #-80	; 0xffffffb0
    3140:	subspl	r5, r0, r0, asr r0
    3144:	subspl	r5, r0, r0, asr r0
    3148:	subspl	r5, r0, r0, asr r0
    314c:	ldmdbcc	ip!, {r4, r6, ip, lr}
    3150:	subspl	r5, r0, r9, lsr r0
    3154:	subspl	r5, r0, r0, asr r0
    3158:	eorspl	r5, r3, r0, asr r0
    315c:	ldmdbcc	r9!, {r1, r2, r3, r5, r9, sl, sp}
    3160:	blmi	1f499e8 <__assert_fail@plt+0x1f46ff4>
    3164:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    3168:	andsvs	r3, r3, r1, lsl #6
    316c:	blmi	1ebd084 <__assert_fail@plt+0x1eba690>
    3170:			; <UNDEFINED> instruction: 0x2018f8d9
    3174:	andsvs	r5, sl, #15400960	; 0xeb0000
    3178:	blmi	1dfd078 <__assert_fail@plt+0x1dfa684>
    317c:			; <UNDEFINED> instruction: 0x1018f8d9
    3180:	andscc	r5, ip, r8, ror #17
    3184:	blx	ff13f19a <__assert_fail@plt+0xff13c7a6>
    3188:	blmi	1cfd068 <__assert_fail@plt+0x1cfa674>
    318c:	stmiapl	fp!, {r0, r9, sp}^
    3190:			; <UNDEFINED> instruction: 0xe7b1609a
    3194:			; <UNDEFINED> instruction: 0xf8d94b70
    3198:	stmiapl	fp!, {r3, r4, sp}^
    319c:			; <UNDEFINED> instruction: 0xe7ab619a
    31a0:			; <UNDEFINED> instruction: 0xff6af7ff
    31a4:	rsbcs	lr, r5, r8, lsr #15
    31a8:			; <UNDEFINED> instruction: 0xff66f7ff
    31ac:	andcs	r4, r1, #108544	; 0x1a800
    31b0:	subsvs	r5, sl, #15400960	; 0xeb0000
    31b4:	blmi	1a7d03c <__assert_fail@plt+0x1a7a648>
    31b8:			; <UNDEFINED> instruction: 0x2018f8d9
    31bc:	subsvs	r4, sl, fp, ror r4
    31c0:	blmi	197d030 <__assert_fail@plt+0x197a63c>
    31c4:			; <UNDEFINED> instruction: 0x2018f8d9
    31c8:	sbcsvs	r5, sl, #15400960	; 0xeb0000
    31cc:	movwcs	lr, #10132	; 0x2794
    31d0:	andcc	pc, ip, r9, asr #17
    31d4:			; <UNDEFINED> instruction: 0xf5a0e790
    31d8:	stmdacs	sl, {r1, r3, r4, r5, r6, r7, ip, sp, lr}
    31dc:	movwge	sp, #10487	; 0x28f7
    31e0:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    31e4:			; <UNDEFINED> instruction: 0x47184413
    31e8:	andeq	r0, r0, r5, lsl #1
    31ec:			; <UNDEFINED> instruction: 0xffffffe7
    31f0:	andeq	r0, r0, r9, ror r0
    31f4:	muleq	r0, fp, r0
    31f8:			; <UNDEFINED> instruction: 0xffffff11
    31fc:			; <UNDEFINED> instruction: 0xffffff11
    3200:	andeq	r0, r0, pc, lsl #1
    3204:	andeq	r0, r0, r5, lsr #1
    3208:	andeq	r0, r0, r7, asr r0
    320c:	andeq	r0, r0, r7, lsr r0
    3210:	andeq	r0, r0, sp, lsr #32
    3214:	andcs	r4, r1, #80, 22	; 0x14000
    3218:	sbcsvs	r5, sl, fp, ror #17
    321c:			; <UNDEFINED> instruction: 0xf10de76c
    3220:			; <UNDEFINED> instruction: 0xf8d90a14
    3224:			; <UNDEFINED> instruction: 0x46510018
    3228:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    322c:	suble	r2, r5, r0, lsl #16
    3230:			; <UNDEFINED> instruction: 0xf8d9484b
    3234:	ldrbtmi	r1, [r8], #-24	; 0xffffffe8
    3238:	ldc2l	0, cr15, [sl], #24
    323c:			; <UNDEFINED> instruction: 0xf8d9e75c
    3240:	stmdbge	r5, {r3, r4}
    3244:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3248:	cmnle	ip, r0, lsl #16
    324c:	stmiapl	fp!, {r1, r6, r8, r9, fp, lr}^
    3250:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr}
    3254:			; <UNDEFINED> instruction: 0xf003d06e
    3258:	blls	182354 <__assert_fail@plt+0x17f960>
    325c:	strb	r6, [fp, -r3]
    3260:			; <UNDEFINED> instruction: 0xf8d94b3d
    3264:	stmiapl	fp!, {r3, r4, sp}^
    3268:	smlald	r6, r5, sl, r1
    326c:	andcs	r4, r0, #59392	; 0xe800
    3270:	andsvs	r5, sl, fp, ror #17
    3274:	blmi	e3cf7c <__assert_fail@plt+0xe3a588>
    3278:			; <UNDEFINED> instruction: 0x2018f8d9
    327c:	addsvs	r5, sl, #15400960	; 0xeb0000
    3280:	blmi	e3cf70 <__assert_fail@plt+0xe3a57c>
    3284:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3288:			; <UNDEFINED> instruction: 0xe73560da
    328c:	andcs	r4, r1, #55296	; 0xd800
    3290:	addsvs	r4, sl, fp, ror r4
    3294:			; <UNDEFINED> instruction: 0xf5b0e730
    3298:	andle	r7, r9, r6, lsl pc
    329c:	cmpcs	r9, #64, 4	; <UNPREDICTABLE>
    32a0:			; <UNDEFINED> instruction: 0xd1944298
    32a4:			; <UNDEFINED> instruction: 0xf7ff2064
    32a8:	movwcs	pc, #7911	; 0x1ee7	; <UNPREDICTABLE>
    32ac:			; <UNDEFINED> instruction: 0xe72360f3
    32b0:			; <UNDEFINED> instruction: 0xf7ff2065
    32b4:	movwcs	pc, #7905	; 0x1ee1	; <UNPREDICTABLE>
    32b8:			; <UNDEFINED> instruction: 0xe71d60fb
    32bc:			; <UNDEFINED> instruction: 0xf0039805
    32c0:	tstcs	r4, sp, lsr ip	; <UNPREDICTABLE>
    32c4:			; <UNDEFINED> instruction: 0xf7ff9003
    32c8:	andls	lr, r4, lr, lsl #20
    32cc:	adcle	r2, pc, r0, lsl #16
    32d0:	teqlt	fp, r5, lsl #22
    32d4:			; <UNDEFINED> instruction: 0xf1031f02
    32d8:	ldmdavs	fp, {r3, r8}
    32dc:	svcne	0x0004f842
    32e0:	mvnsle	r2, r0, lsl #22
    32e4:			; <UNDEFINED> instruction: 0x46414650
    32e8:	movwls	sl, #23299	; 0x5b03
    32ec:	movwls	sl, #27396	; 0x6b04
    32f0:	movwls	r2, #29456	; 0x7310
    32f4:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    32f8:	blcs	29f20 <__assert_fail@plt+0x2752c>
    32fc:	svcge	0x0068f43f
    3300:			; <UNDEFINED> instruction: 0xf8d9481a
    3304:	ldrbtmi	r1, [r8], #-24	; 0xffffffe8
    3308:	ldc2	0, cr15, [r2], {6}
    330c:	ldrb	r9, [pc, -r8, lsl #22]
    3310:	blmi	315b74 <__assert_fail@plt+0x313180>
    3314:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3318:	blls	4dd388 <__assert_fail@plt+0x4da994>
    331c:	qaddle	r4, sl, ip
    3320:	pop	{r2, r4, ip, sp, pc}
    3324:	ldmdami	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    3328:			; <UNDEFINED> instruction: 0x1018f8d9
    332c:			; <UNDEFINED> instruction: 0xf0064478
    3330:	uxtab	pc, r1, pc, ror #24	; <UNPREDICTABLE>
    3334:	cmpvs	sl, r5, lsl #20
    3338:			; <UNDEFINED> instruction: 0xf7ffe6de
    333c:	svclt	0x0000e804
    3340:	andeq	r2, r2, r0, lsl ip
    3344:	andeq	r0, r0, r4, ror #5
    3348:	ldrdeq	r3, [r2], -r2
    334c:	andeq	r3, r2, lr, asr #3
    3350:	andeq	r2, r2, r0, lsl pc
    3354:	andeq	r2, r2, sl, ror #23
    3358:	andeq	r0, r0, r4, lsl r3
    335c:	andeq	r3, r2, r4, lsl #2
    3360:	andeq	pc, r0, sl, lsr #3
    3364:	andeq	r3, r2, sl, lsr r0
    3368:	andeq	r3, r2, r0, lsr r0
    336c:	strdeq	pc, [r0], -lr
    3370:	andeq	r2, r2, ip, asr #19
    3374:	muleq	r0, r0, r0
    3378:			; <UNDEFINED> instruction: 0x4604b570
    337c:	strmi	fp, [r8], -r2, lsl #1
    3380:	vst1.8	{d20-d22}, [pc :128], r3
    3384:	mrscs	r7, R9_usr
    3388:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    338c:	svcvc	0x0000f5b0
    3390:	strcs	fp, [r0], -r8, lsl #30
    3394:	ldrtmi	sp, [r0], -r2, lsl #2
    3398:	ldcllt	0, cr11, [r0, #-8]!
    339c:			; <UNDEFINED> instruction: 0xf7ff4605
    33a0:			; <UNDEFINED> instruction: 0x4606e950
    33a4:	adcslt	r4, r6, #32, 12	; 0x2000000
    33a8:	svc	0x00e4f7fe
    33ac:			; <UNDEFINED> instruction: 0x4620b178
    33b0:	svc	0x0074f7fe
    33b4:	ldrtmi	r9, [r0], -r1
    33b8:	b	16413bc <__assert_fail@plt+0x163e9c8>
    33bc:	strmi	r9, [r2], -r1, lsl #18
    33c0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    33c4:	ldc2	0, cr15, [r4], #-24	; 0xffffffe8
    33c8:	andlt	r4, r2, r0, lsr r6
    33cc:			; <UNDEFINED> instruction: 0x4620bd70
    33d0:	svc	0x0064f7fe
    33d4:	strmi	r4, [r1], -sl, lsr #12
    33d8:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    33dc:	stc2	0, cr15, [r8], #-24	; 0xffffffe8
    33e0:	andlt	r4, r2, r0, lsr r6
    33e4:	svclt	0x0000bd70
    33e8:	strdeq	pc, [r0], -r2
    33ec:	strdeq	pc, [r0], -r2
    33f0:			; <UNDEFINED> instruction: 0x4604b530
    33f4:	strmi	fp, [r8], -r3, lsl #1
    33f8:	vst1.8	{d20-d22}, [pc :128], r3
    33fc:	mrscs	r7, R9_usr
    3400:	svc	0x0092f7fe
    3404:	svcvc	0x0000f5b0
    3408:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    340c:			; <UNDEFINED> instruction: 0xf7ffd00f
    3410:	addlt	lr, r5, #24, 18	; 0x60000
    3414:			; <UNDEFINED> instruction: 0xf7fe4620
    3418:	andls	lr, r1, r2, asr #30
    341c:			; <UNDEFINED> instruction: 0xf7ff4628
    3420:	stmdbls	r1, {r1, r2, r5, r9, fp, sp, lr, pc}
    3424:	stmdami	r3, {r1, r9, sl, lr}
    3428:			; <UNDEFINED> instruction: 0xf0064478
    342c:	strtmi	pc, [r8], -r1, lsl #24
    3430:	ldclt	0, cr11, [r0, #-12]!
    3434:	andeq	pc, r0, r4, ror #3
    3438:	push	{r3, sl, lr}
    343c:			; <UNDEFINED> instruction: 0xf1014ff8
    3440:			; <UNDEFINED> instruction: 0xf1003aff
    3444:			; <UNDEFINED> instruction: 0x461438ff
    3448:			; <UNDEFINED> instruction: 0x461e4655
    344c:	strmi	r4, [r9], r6, asr #13
    3450:			; <UNDEFINED> instruction: 0xf8002100
    3454:	cdpcs	12, 0, cr1, cr0, cr1, {0}
    3458:	svclt	0x000846ab
    345c:			; <UNDEFINED> instruction: 0xf0042c08
    3460:	strtmi	r0, [r0], -r7, lsl #24
    3464:	ldrbeq	lr, [r4], #2639	; 0xa4f
    3468:	strcs	fp, [r1, -ip, lsr #30]
    346c:	stccc	7, cr2, [r1, #-0]
    3470:	ldfeqd	f7, [r0], #-48	; 0xffffffd0
    3474:	strbvc	lr, [r6], #-2628	; 0xfffff5bc
    3478:	svclt	0x00084631
    347c:	ldmeq	r6!, {r8, r9, sl, sp}^
    3480:	stcgt	8, cr15, [r1, #-56]	; 0xffffffc8
    3484:	mvnle	r2, r0, lsl #30
    3488:	svclt	0x00082900
    348c:	andle	r2, lr, #8, 16	; 0x80000
    3490:			; <UNDEFINED> instruction: 0xf1cbb13d
    3494:	teqcs	r0, #1024	; 0x400
    3498:			; <UNDEFINED> instruction: 0xf80e44f3
    349c:	ldrbmi	r3, [r3, #3329]!	; 0xd01
    34a0:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    34a4:			; <UNDEFINED> instruction: 0xf1088ff8
    34a8:			; <UNDEFINED> instruction: 0xf10a38ff
    34ac:	blcs	120b0 <__assert_fail@plt+0xf6bc>
    34b0:	ldrcs	lr, [r2, -pc, asr #20]
    34b4:			; <UNDEFINED> instruction: 0xf5b2bf08
    34b8:	sbcslt	r7, r6, #128, 30	; 0x200
    34bc:			; <UNDEFINED> instruction: 0x461d4614
    34c0:	tstcs	r1, ip, lsr #30
    34c4:			; <UNDEFINED> instruction: 0xf1ba2100
    34c8:	svclt	0x00080f00
    34cc:	b	11cb8d4 <__assert_fail@plt+0x11c8ee0>
    34d0:	strbmi	r6, [ip], r3, lsl #4
    34d4:			; <UNDEFINED> instruction: 0x46400a1b
    34d8:			; <UNDEFINED> instruction: 0xf88846d1
    34dc:	stmdbcs	r0, {sp, lr}
    34e0:	stfcsd	f5, [r0, #-900]	; 0xfffffc7c
    34e4:			; <UNDEFINED> instruction: 0xf5b4bf08
    34e8:	andsle	r7, fp, #128, 30	; 0x200
    34ec:	svceq	0x0000f1ba
    34f0:			; <UNDEFINED> instruction: 0xf1ccd00d
    34f4:	strmi	r0, [r0], #2049	; 0x801
    34f8:	stcne	8, cr15, [r1, #-0]
    34fc:	mvnsle	r4, r0, lsl #11
    3500:			; <UNDEFINED> instruction: 0xf0662600
    3504:			; <UNDEFINED> instruction: 0xf888067f
    3508:	pop	{sp, lr}
    350c:	rsblt	r8, r4, #248, 30	; 0x3e0
    3510:	ble	ffd8e518 <__assert_fail@plt+0xffd8bb24>
    3514:	vpmax.s8	d20, d0, d7
    3518:	stmdami	r7, {r0, r1, r2, r3, r5, r6, r7, r8, ip}
    351c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3520:	stc2	0, cr15, [r4, #-24]	; 0xffffffe8
    3524:	vpmax.s8	d20, d0, d5
    3528:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip}
    352c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3530:	ldc2l	0, cr15, [ip], #24
    3534:	andeq	pc, r0, r4, lsl #14
    3538:	andeq	pc, r0, sl, lsl r4	; <UNPREDICTABLE>
    353c:	strdeq	pc, [r0], -r4
    3540:	andeq	pc, r0, sl, lsl #8
    3544:	ldrbmi	lr, [r0, sp, lsr #18]!
    3548:	bmi	fe294dac <__assert_fail@plt+0xfe2923b8>
    354c:	blmi	fe2af7c4 <__assert_fail@plt+0xfe2acdd0>
    3550:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    3554:			; <UNDEFINED> instruction: 0xf8df4682
    3558:	ldmpl	r3, {r2, r5, r9, pc}^
    355c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    3560:			; <UNDEFINED> instruction: 0xf04f931b
    3564:			; <UNDEFINED> instruction: 0xf7ff0300
    3568:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
    356c:	rscshi	pc, r8, r0
    3570:	strbeq	pc, [r2], #-256	; 0xffffff00	; <UNPREDICTABLE>
    3574:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
    3578:	adcshi	pc, r2, r0
    357c:			; <UNDEFINED> instruction: 0xf7ff4630
    3580:	stmdbne	r1, {r6, fp, sp, lr, pc}
    3584:			; <UNDEFINED> instruction: 0xf7ff2001
    3588:	strmi	lr, [r4], -lr, lsr #17
    358c:			; <UNDEFINED> instruction: 0xf0002800
    3590:			; <UNDEFINED> instruction: 0xf10080e1
    3594:			; <UNDEFINED> instruction: 0x46510938
    3598:			; <UNDEFINED> instruction: 0x46484455
    359c:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    35a0:	stccc	8, cr15, [r1], {21}
    35a4:	blcs	bd4e70 <__assert_fail@plt+0xbd247c>
    35a8:			; <UNDEFINED> instruction: 0x232fbf1c
    35ac:	blcc	815b4 <__assert_fail@plt+0x7ebc0>
    35b0:	svc	0x006cf7fe
    35b4:	strbmi	r4, [r9], -sl, ror #12
    35b8:			; <UNDEFINED> instruction: 0xf7ff2003
    35bc:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    35c0:	adchi	pc, fp, r0, asr #32
    35c4:			; <UNDEFINED> instruction: 0xf4039b04
    35c8:			; <UNDEFINED> instruction: 0xf5b24270
    35cc:	andsle	r4, lr, r0, lsl #30
    35d0:	svcmi	0x0080f5b2
    35d4:	andcs	fp, r5, r4, lsl #30
    35d8:	andsle	r6, r9, r0, lsr #5
    35dc:	svcpl	0x0000f5b2
    35e0:	andcs	fp, r3, r4, lsl #30
    35e4:	andsle	r6, r3, r0, lsr #5
    35e8:	svcmi	0x00c0f5b2
    35ec:	andcs	fp, r4, r4, lsl #30
    35f0:	andle	r6, sp, r0, lsr #5
    35f4:	svcpl	0x0080f5b2
    35f8:	andcs	fp, r6, r4, lsl #30
    35fc:	andle	r6, r7, r0, lsr #5
    3600:	svcmi	0x0020f5b2
    3604:	andcs	fp, r2, r4, lsl #30
    3608:	andle	r6, r1, r0, lsr #5
    360c:	adcvs	r2, r0, #9
    3610:	svclt	0x004205da
    3614:	vst2.16	{d22-d23}, [r2 :128], r2
    3618:	rsbvs	r7, r2, r0, lsl #5
    361c:	svclt	0x0042061e
    3620:			; <UNDEFINED> instruction: 0xf0426862
    3624:	rsbvs	r0, r2, r0, lsl #5
    3628:	svclt	0x0042065d
    362c:			; <UNDEFINED> instruction: 0xf0426862
    3630:	rsbvs	r0, r2, r0, asr #4
    3634:	svclt	0x00420699
    3638:			; <UNDEFINED> instruction: 0xf0426862
    363c:	rsbvs	r0, r2, r0, lsr #4
    3640:	svclt	0x004206da
    3644:			; <UNDEFINED> instruction: 0xf0426862
    3648:	rsbvs	r0, r2, r0, lsl r2
    364c:	svclt	0x0042071e
    3650:			; <UNDEFINED> instruction: 0xf0426862
    3654:	rsbvs	r0, r2, r8, lsl #4
    3658:	svclt	0x0042075d
    365c:			; <UNDEFINED> instruction: 0xf0426862
    3660:	rsbvs	r0, r2, r4, lsl #4
    3664:	svclt	0x00420799
    3668:			; <UNDEFINED> instruction: 0xf0426862
    366c:	rsbvs	r0, r2, r2, lsl #4
    3670:	svclt	0x004207da
    3674:			; <UNDEFINED> instruction: 0xf0426862
    3678:	rsbvs	r0, r2, r1, lsl #4
    367c:	ldmib	sp, {r0, r1, r3, r4, r7, r8, sl}^
    3680:	svclt	0x00441205
    3684:	vst2.16	{d22-d23}, [r3 :128], r3
    3688:	stmib	r4, {r8, r9, ip, sp, lr}^
    368c:	svclt	0x00481202
    3690:	blls	1db824 <__assert_fail@plt+0x1d8e30>
    3694:			; <UNDEFINED> instruction: 0xb1b86123
    3698:	bfine	r9, r4, (invalid: 20:19)
    369c:	movwcs	lr, #35268	; 0x89c4
    36a0:			; <UNDEFINED> instruction: 0xf8584b37
    36a4:	ldmdavs	fp, {r0, r1, ip, sp}
    36a8:	ldmdavs	fp!, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}
    36ac:	andsvs	r2, ip, r0
    36b0:	bmi	d1b7a8 <__assert_fail@plt+0xd18db4>
    36b4:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    36b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    36bc:	subsmi	r9, sl, fp, lsl fp
    36c0:	andslt	sp, ip, ip, asr #2
    36c4:			; <UNDEFINED> instruction: 0x87f0e8bd
    36c8:	movwcs	lr, #51677	; 0xc9dd
    36cc:	movwcs	lr, #27076	; 0x69c4
    36d0:			; <UNDEFINED> instruction: 0xf006e7e2
    36d4:	strmi	pc, [r1], -fp, lsl #20
    36d8:			; <UNDEFINED> instruction: 0xf0014620
    36dc:			; <UNDEFINED> instruction: 0xe7e4fe35
    36e0:	andcs	r4, r1, r1, lsr #12
    36e4:	svc	0x00fef7fe
    36e8:	orrslt	r4, r8, #4, 12	; 0x400000
    36ec:	ldmdbeq	r8!, {r2, r8, ip, sp, lr, pc}
    36f0:	strtmi	r3, [r5], #-3329	; 0xfffff2ff
    36f4:			; <UNDEFINED> instruction: 0x46484651
    36f8:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    36fc:	mlascc	r8, r5, r8, pc	; <UNPREDICTABLE>
    3700:			; <UNDEFINED> instruction: 0xf47f2b2f
    3704:	uqsaxmi	sl, sl, r7
    3708:	andcs	r4, r3, r9, asr #12
    370c:	eorsvs	pc, r8, r5, lsl #17
    3710:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3714:			; <UNDEFINED> instruction: 0xf43f2800
    3718:			; <UNDEFINED> instruction: 0xf7feaf55
    371c:	strexlt	lr, r2, [r0]
    3720:	strtmi	fp, [r8], -r5, lsl #5
    3724:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3728:	strmi	r4, [r2], -r9, asr #12
    372c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    3730:	blx	1fbf750 <__assert_fail@plt+0x1fbcd5c>
    3734:	adcsle	r2, r3, r0, lsl #26
    3738:			; <UNDEFINED> instruction: 0xf7fe4620
    373c:	ldrdcs	lr, [r0], -ip
    3740:			; <UNDEFINED> instruction: 0xf7ffe7b7
    3744:			; <UNDEFINED> instruction: 0x4649e894
    3748:	ldmdami	r0, {r1, r9, sl, lr}
    374c:			; <UNDEFINED> instruction: 0xf0064478
    3750:	str	pc, [r5, pc, ror #20]!
    3754:	svc	0x0074f7fe
    3758:	str	fp, [sl, r0, lsl #5]!
    375c:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    3760:	rsccs	r4, r4, #11264	; 0x2c00
    3764:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    3768:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    376c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    3770:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3774:	andeq	r2, r2, lr, lsl #15
    3778:	andeq	r0, r0, r4, ror #5
    377c:	andeq	r2, r2, r4, lsl #15
    3780:	andeq	r0, r0, r4, lsl r3
    3784:	andeq	r2, r2, sl, lsr #12
    3788:	andeq	pc, r0, r2, lsr r2	; <UNPREDICTABLE>
    378c:	andeq	pc, r0, r4, lsl r2	; <UNPREDICTABLE>
    3790:			; <UNDEFINED> instruction: 0x0000f4b8
    3794:	andeq	pc, r0, lr, asr #3
    3798:	andeq	pc, r0, r6, ror #3
    379c:	mvnsmi	lr, #737280	; 0xb4000
    37a0:			; <UNDEFINED> instruction: 0xf8df688b
    37a4:	blcs	ff223bcc <__assert_fail@plt+0xff2211d8>
    37a8:	cfldrdle	mvd4, [r9], {248}	; 0xf8
    37ac:	ldrdls	pc, [r4], -r1
    37b0:	strmi	r3, [sp], -r1, lsl #6
    37b4:			; <UNDEFINED> instruction: 0xf1b9608b
    37b8:	rsble	r0, ip, r0, lsl #30
    37bc:	strmi	r7, [r4], -r3, lsl #16
    37c0:	bllt	8d5100 <__assert_fail@plt+0x8d270c>
    37c4:	ldrdmi	pc, [r0], -r9
    37c8:	svcmi	0x0039b154
    37cc:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    37d0:	andle	r4, r5, r3, lsr #5
    37d4:	blcs	15e268 <__assert_fail@plt+0x15b874>
    37d8:	stmdavs	r4!, {r3, ip, lr, pc}
    37dc:	mvnsle	r2, r0, lsl #24
    37e0:	andcs	r6, r0, fp, lsr #17
    37e4:	adcvs	r3, fp, r1, lsl #22
    37e8:	mvnshi	lr, #12386304	; 0xbd0000
    37ec:			; <UNDEFINED> instruction: 0xf1044b31
    37f0:			; <UNDEFINED> instruction: 0xf8580938
    37f4:	ldmdavs	fp, {r0, r1, ip, sp}
    37f8:	vstrle	d2, [r3, #-4]
    37fc:	ldrtmi	r4, [r8], -r9, asr #12
    3800:			; <UNDEFINED> instruction: 0xf9e4f006
    3804:	strtmi	r4, [r9], -r8, asr #12
    3808:			; <UNDEFINED> instruction: 0xffc8f7ff
    380c:			; <UNDEFINED> instruction: 0xf7fee7e5
    3810:			; <UNDEFINED> instruction: 0x4606ee5c
    3814:	stcne	3, cr11, [pc, #-352]!	; 36bc <__assert_fail@plt+0xcc8>
    3818:			; <UNDEFINED> instruction: 0xf7ff4630
    381c:	cmnlt	r8, ip, lsl r8
    3820:			; <UNDEFINED> instruction: 0xf1007cc3
    3824:	blcs	b83c78 <__assert_fail@plt+0xb81284>
    3828:	stclvc	0, cr13, [r3], {13}
    382c:	andsle	r2, r0, lr, lsr #22
    3830:			; <UNDEFINED> instruction: 0x4620463a
    3834:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3838:	rscle	r2, sp, r0, lsl #16
    383c:			; <UNDEFINED> instruction: 0xf7ff4630
    3840:	stmdavs	lr!, {r3, r6, r7, fp, sp, lr, pc}^
    3844:	stmdavc	fp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3848:	rscle	r2, r5, r0, lsl #22
    384c:	blcs	ba2b60 <__assert_fail@plt+0xba016c>
    3850:	stmdavc	fp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    3854:	mvnle	r2, lr, lsr #22
    3858:	blcs	21a8c <__assert_fail@plt+0x1f098>
    385c:	ubfx	sp, ip, #1, #8
    3860:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    3864:			; <UNDEFINED> instruction: 0xf9e4f006
    3868:	pop	{r0, r5, sp}
    386c:			; <UNDEFINED> instruction: 0xf7fe83f8
    3870:	ldmdbmi	r2, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3874:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3878:	ldrtmi	r4, [r0], -r7, lsl #12
    387c:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    3880:	adcslt	r4, r8, #6291456	; 0x600000
    3884:	svc	0x00f2f7fe
    3888:	strmi	r4, [r2], -r1, lsr #12
    388c:			; <UNDEFINED> instruction: 0xf0064630
    3890:	stmdavs	lr!, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    3894:	blmi	2bd6f4 <__assert_fail@plt+0x2bad00>
    3898:	sbcvc	pc, fp, #1325400064	; 0x4f000000
    389c:	stmdami	sl, {r0, r3, r8, fp, lr}
    38a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    38a4:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    38a8:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38ac:	andeq	r2, r2, r8, lsr r5
    38b0:	andeq	pc, r0, r0, lsl r2	; <UNPREDICTABLE>
    38b4:	andeq	r0, r0, r4, lsl r3
    38b8:	andeq	pc, r0, sl, lsl r1	; <UNPREDICTABLE>
    38bc:	andeq	pc, r0, lr, lsr r1	; <UNPREDICTABLE>
    38c0:	andeq	pc, r0, r0, lsl #7
    38c4:	muleq	r0, r6, r0
    38c8:	strdeq	pc, [r0], -r6
    38cc:	svcmi	0x00f0e92d
    38d0:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    38d4:			; <UNDEFINED> instruction: 0xf8df8b04
    38d8:	ldrbtmi	r4, [ip], #-2508	; 0xfffff634
    38dc:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    38e0:			; <UNDEFINED> instruction: 0xf50db081
    38e4:	smlabbls	r9, r2, r3, r5
    38e8:			; <UNDEFINED> instruction: 0xf8df331c
    38ec:	andls	r1, ip, #188, 18	; 0x2f0000
    38f0:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    38f4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    38f8:	andsvs	r6, sl, r2, lsl r8
    38fc:	andeq	pc, r0, #79	; 0x4f
    3900:			; <UNDEFINED> instruction: 0xf0002800
    3904:			; <UNDEFINED> instruction: 0xf8df83f1
    3908:			; <UNDEFINED> instruction: 0xf10d39a8
    390c:	andcs	r0, r0, #64, 18	; 0x100000
    3910:	stmdbcs	r0, {r0, r3, r6, r7, r8, fp, sp, lr, pc}
    3914:	andcs	pc, r8, r9, asr #17
    3918:	bvs	ff619cac <__assert_fail@plt+0xff6172b8>
    391c:			; <UNDEFINED> instruction: 0xb1209305
    3920:	cdp2	0, 11, cr15, cr6, cr6, {0}
    3924:			; <UNDEFINED> instruction: 0xf0402800
    3928:			; <UNDEFINED> instruction: 0xf8df81a8
    392c:			; <UNDEFINED> instruction: 0xf8df8988
    3930:	ldrbtmi	r3, [r8], #2440	; 0x988
    3934:	movwls	r4, #17531	; 0x447b
    3938:			; <UNDEFINED> instruction: 0xf0002e00
    393c:	ldmdavs	r0!, {r1, r8, pc}
    3940:	eorsle	r2, sl, r0, lsl #16
    3944:	strcc	r7, [r4], -r3, lsl #16
    3948:	rscsle	r2, r5, r0, lsl #22
    394c:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3950:	strmi	r2, [r4], -r0, lsl #10
    3954:			; <UNDEFINED> instruction: 0xf0002c00
    3958:	stmdavc	r3!, {r1, r2, r7, sl, pc}
    395c:			; <UNDEFINED> instruction: 0x212f4622
    3960:			; <UNDEFINED> instruction: 0xf0002b00
    3964:	blcs	1723c80 <__assert_fail@plt+0x172128c>
    3968:	andsvc	fp, r1, r8, lsl #30
    396c:	svccc	0x0001f812
    3970:	mvnsle	r2, r0, lsl #22
    3974:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    3978:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    397c:	stmdavc	r3!, {r0, r3, r4, r6, r8, pc}
    3980:			; <UNDEFINED> instruction: 0xf0002b00
    3984:	blcs	ba3c74 <__assert_fail@plt+0xba1280>
    3988:	cmphi	r9, r0	; <UNPREDICTABLE>
    398c:			; <UNDEFINED> instruction: 0xf0002b2f
    3990:			; <UNDEFINED> instruction: 0x464a80b4
    3994:			; <UNDEFINED> instruction: 0xf8522100
    3998:	strtmi	r7, [r0], -r4, lsl #30
    399c:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
    39a0:	ldmdavs	fp!, {r4, r5, r8, fp, ip, sp, pc}
    39a4:	bvs	fe6efe38 <__assert_fail@plt+0xfe6ed444>
    39a8:	svceq	0x0005f013
    39ac:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    39b0:			; <UNDEFINED> instruction: 0xf7fe4620
    39b4:	stccs	12, cr14, [r0, #-640]	; 0xfffffd80
    39b8:	blls	177cb8 <__assert_fail@plt+0x1752c4>
    39bc:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr}
    39c0:	mvnshi	pc, #0
    39c4:	blcs	b619d8 <__assert_fail@plt+0xb5efe4>
    39c8:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    39cc:	blcs	21ae0 <__assert_fail@plt+0x1f0ec>
    39d0:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    39d4:			; <UNDEFINED> instruction: 0xf7fe2001
    39d8:			; <UNDEFINED> instruction: 0x4606edf0
    39dc:			; <UNDEFINED> instruction: 0xf0002e00
    39e0:	andcs	r8, r1, r6, lsl #8
    39e4:	stcl	7, cr15, [r8, #1016]!	; 0x3f8
    39e8:			; <UNDEFINED> instruction: 0xf0004286
    39ec:	blls	2649b0 <__assert_fail@plt+0x261fbc>
    39f0:	tstmi	r3, #12, 20	; 0xc000
    39f4:	svclt	0x0004930e
    39f8:	movwls	r9, #35598	; 0x8b0e
    39fc:			; <UNDEFINED> instruction: 0x83b6f040
    3a00:	ldrdmi	pc, [r0], -r9
    3a04:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3a08:	stccs	15, cr10, [r0], {23}
    3a0c:	addhi	pc, sl, #0
    3a10:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a14:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3a18:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a1c:	ldrbtmi	sl, [sl], #-3863	; 0xfffff0e9
    3a20:	teqcc	r0, #2063597568	; 0x7b000000
    3a24:	tstcc	r8, r1, lsl r6
    3a28:	bcc	fe43f250 <__assert_fail@plt+0xfe43c85c>
    3a2c:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a30:	bne	43f258 <__assert_fail@plt+0x43c864>
    3a34:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a38:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3a3c:	ldrmi	r9, [r1], r6, lsl #6
    3a40:	tstls	pc, r9, ror r4	; <UNPREDICTABLE>
    3a44:	beq	e3fe5c <__assert_fail@plt+0xe3d468>
    3a48:	andvc	pc, r0, #1325400064	; 0x4f000000
    3a4c:	ldrtmi	r2, [r8], -r0, lsl #2
    3a50:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3a54:			; <UNDEFINED> instruction: 0xf7fe4650
    3a58:	stmdacs	r3!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    3a5c:	tsthi	r3, #64, 4	; <UNPREDICTABLE>
    3a60:	pkhbtmi	r2, r3, fp, lsl #17
    3a64:			; <UNDEFINED> instruction: 0xf04fbf28
    3a68:			; <UNDEFINED> instruction: 0xf10b0b9b
    3a6c:	strtmi	r0, [r3], #-823	; 0xfffffcc9
    3a70:	blcc	fffffea4 <__assert_fail@plt+0xffffd4b0>
    3a74:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    3a78:			; <UNDEFINED> instruction: 0xf0002a2f
    3a7c:			; <UNDEFINED> instruction: 0xf1bb8118
    3a80:	mvnsle	r0, r1, lsl #22
    3a84:			; <UNDEFINED> instruction: 0xf8dd2043
    3a88:			; <UNDEFINED> instruction: 0x46059018
    3a8c:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3a90:			; <UNDEFINED> instruction: 0x46024651
    3a94:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a98:			; <UNDEFINED> instruction: 0xf0064478
    3a9c:	blls	181dc8 <__assert_fail@plt+0x17f3d4>
    3aa0:			; <UNDEFINED> instruction: 0x2c00699c
    3aa4:	msrhi	SPSR_fsc, #0
    3aa8:			; <UNDEFINED> instruction: 0xf7fe4628
    3aac:	strtmi	lr, [r1], -r0, ror #29
    3ab0:			; <UNDEFINED> instruction: 0xf8df4602
    3ab4:	ldrbtmi	r0, [r8], #-2076	; 0xfffff7e4
    3ab8:			; <UNDEFINED> instruction: 0xf8baf006
    3abc:	andcs	fp, r1, lr, lsr r1
    3ac0:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3ac4:	andle	r4, r2, r6, lsl #5
    3ac8:			; <UNDEFINED> instruction: 0xf7fe4630
    3acc:	stcls	12, cr14, [r8], {242}	; 0xf2
    3ad0:	andcs	fp, r1, ip, lsr r1
    3ad4:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3ad8:	andle	r4, r2, r4, lsl #5
    3adc:			; <UNDEFINED> instruction: 0xf7fe4620
    3ae0:	blls	17ee88 <__assert_fail@plt+0x17c494>
    3ae4:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr}
    3ae8:			; <UNDEFINED> instruction: 0xf006d07d
    3aec:	rsbs	pc, sl, r1, ror #26
    3af0:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    3af4:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    3af8:			; <UNDEFINED> instruction: 0x4640809b
    3afc:			; <UNDEFINED> instruction: 0xf0064621
    3b00:			; <UNDEFINED> instruction: 0x4620f897
    3b04:	bl	ffdc1b04 <__assert_fail@plt+0xffdbf110>
    3b08:			; <UNDEFINED> instruction: 0xf43f2d00
    3b0c:	smmla	r4, r5, pc, sl	; <UNPREDICTABLE>
    3b10:			; <UNDEFINED> instruction: 0x17c0f8df
    3b14:			; <UNDEFINED> instruction: 0xf8df2701
    3b18:	bls	105a20 <__assert_fail@plt+0x10302c>
    3b1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3b20:			; <UNDEFINED> instruction: 0xf886f006
    3b24:	ldmdage	r7, {r2, r3, r4, r7, r8, fp, ip, sp, pc}
    3b28:	svceq	0x0001f1bb
    3b2c:			; <UNDEFINED> instruction: 0xf047bf98
    3b30:			; <UNDEFINED> instruction: 0xf8000701
    3b34:	svccs	0x0000400b
    3b38:	adcshi	pc, r5, r0
    3b3c:			; <UNDEFINED> instruction: 0xf47f2d00
    3b40:			; <UNDEFINED> instruction: 0xf04faf3c
    3b44:			; <UNDEFINED> instruction: 0xf10d0b00
    3b48:			; <UNDEFINED> instruction: 0x465f0a5c
    3b4c:	andcs	r4, r0, sp, asr r6
    3b50:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    3b54:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    3b58:	strmi	r1, [r4], -r3, asr #24
    3b5c:			; <UNDEFINED> instruction: 0xf640d00d
    3b60:	ldrmi	r7, [r3, #766]	; 0x2fe
    3b64:			; <UNDEFINED> instruction: 0xf80abf9c
    3b68:			; <UNDEFINED> instruction: 0xf10b400b
    3b6c:	ldmible	r9, {r0, r8, r9, fp}^
    3b70:	sbcle	r2, sp, r0, lsl #30
    3b74:	mvnle	r2, r0, lsl #24
    3b78:	ldrdcs	lr, [r0], -r5
    3b7c:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    3b80:	bl	ffe41b80 <__assert_fail@plt+0xffe3f18c>
    3b84:	stmdacs	r0, {r2, r9, sl, lr}
    3b88:			; <UNDEFINED> instruction: 0xf7fed05e
    3b8c:	addlt	lr, r5, #5760	; 0x1680
    3b90:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3b94:	movwls	r2, #33536	; 0x8300
    3b98:			; <UNDEFINED> instruction: 0xf7fe6800
    3b9c:			; <UNDEFINED> instruction: 0xf8dfecd0
    3ba0:	ldrbtmi	r1, [r9], #-1852	; 0xfffff8c4
    3ba4:			; <UNDEFINED> instruction: 0xf8df4602
    3ba8:	ldrbtmi	r0, [r8], #-1848	; 0xfffff8c8
    3bac:			; <UNDEFINED> instruction: 0xf840f006
    3bb0:			; <UNDEFINED> instruction: 0xf47f2d00
    3bb4:	andcs	sl, r1, r4, ror pc
    3bb8:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    3bbc:			; <UNDEFINED> instruction: 0xf0004286
    3bc0:	ldrtmi	r8, [r0], -r3, ror #5
    3bc4:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    3bc8:	andcs	r4, r1, r5, lsl #12
    3bcc:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    3bd0:	addmi	r9, r3, #8, 22	; 0x2000
    3bd4:	sbcshi	pc, ip, #0
    3bd8:			; <UNDEFINED> instruction: 0xf7fe4618
    3bdc:	bllt	fea3ed8c <__assert_fail@plt+0xfea3c398>
    3be0:			; <UNDEFINED> instruction: 0xf0402d00
    3be4:			; <UNDEFINED> instruction: 0xf8d98333
    3be8:	movwcs	r0, #0
    3bec:	andcc	pc, r4, r9, asr #17
    3bf0:	stmdavs	r3, {r6, r8, ip, sp, pc}
    3bf4:	andcc	pc, r0, r9, asr #17
    3bf8:	bl	1f41bf8 <__assert_fail@plt+0x1f3f204>
    3bfc:	ldrdeq	pc, [r0], -r9
    3c00:	mvnsle	r2, r0, lsl #16
    3c04:			; <UNDEFINED> instruction: 0x16dcf8df
    3c08:	orrpl	pc, r2, #54525952	; 0x3400000
    3c0c:			; <UNDEFINED> instruction: 0x269cf8df
    3c10:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    3c14:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3c18:	subsmi	r6, r1, sl, lsl r8
    3c1c:	teqhi	r4, #64	; 0x40	; <UNPREDICTABLE>
    3c20:			; <UNDEFINED> instruction: 0xf50d4628
    3c24:	andlt	r5, r1, r3, lsl #27
    3c28:	blhi	13ef24 <__assert_fail@plt+0x13c530>
    3c2c:	svchi	0x00f0e8bd
    3c30:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    3c34:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3c38:			; <UNDEFINED> instruction: 0xffc8f005
    3c3c:	stmdavc	r3!, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
    3c40:			; <UNDEFINED> instruction: 0xf47f2b2e
    3c44:	ldrb	sl, [r8, -r6, lsr #29]
    3c48:	str	r2, [r8, r1, lsl #10]
    3c4c:	ldmibvs	ip, {r0, r2, r8, r9, fp, ip, pc}
    3c50:			; <UNDEFINED> instruction: 0xf0002c00
    3c54:	strmi	r8, [r5], -r1, asr #5
    3c58:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3c5c:	strmi	r4, [r2], -r1, lsr #12
    3c60:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3c64:			; <UNDEFINED> instruction: 0xf0054478
    3c68:	ldr	pc, [sl, -r3, ror #31]!
    3c6c:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    3c70:			; <UNDEFINED> instruction: 0xf7fe4479
    3c74:			; <UNDEFINED> instruction: 0x4606ed5c
    3c78:			; <UNDEFINED> instruction: 0xf7fee6b0
    3c7c:	blls	17f00c <__assert_fail@plt+0x17c618>
    3c80:	ldrdls	r6, [r4, -r9]
    3c84:	strtmi	fp, [r8], -r5, lsl #5
    3c88:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    3c8c:	strmi	r9, [r2], -r4, lsl #18
    3c90:			; <UNDEFINED> instruction: 0x0660f8df
    3c94:			; <UNDEFINED> instruction: 0xf0054478
    3c98:	ldr	pc, [r3, fp, asr #31]!
    3c9c:	strtmi	r4, [r0], -r9, asr #12
    3ca0:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    3ca4:			; <UNDEFINED> instruction: 0xf7fee684
    3ca8:	strmi	lr, [r4], -r8, lsl #29
    3cac:	bl	fe83d5fc <__assert_fail@plt+0xfe83ac08>
    3cb0:	cfstr64cs	mvdx0, [r3, #-44]!	; 0xffffffd4
    3cb4:	mcrge	6, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    3cb8:	ldrbmi	r2, [sl], -r7, lsr #7
    3cbc:	vmin.s8	q2, q4, <illegal reg q0.5>
    3cc0:			; <UNDEFINED> instruction: 0xf7fe1055
    3cc4:			; <UNDEFINED> instruction: 0xf10bebba
    3cc8:	ldrbmi	r0, [r1], #-257	; 0xfffffeff
    3ccc:	vst1.8	{d20-d22}, [pc :128], sl
    3cd0:	ldrtmi	r7, [r8], -r0, lsl #6
    3cd4:	bl	fec41cd4 <__assert_fail@plt+0xfec3f2e0>
    3cd8:			; <UNDEFINED> instruction: 0xf1086862
    3cdc:	movwcs	r0, #96	; 0x60
    3ce0:			; <UNDEFINED> instruction: 0xf7ff2108
    3ce4:	stmiavs	r2!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    3ce8:	rsbeq	pc, r8, r8, lsl #2
    3cec:	mrscs	r2, (UNDEF: 56)
    3cf0:	blx	fe8c1cf6 <__assert_fail@plt+0xfe8bf302>
    3cf4:			; <UNDEFINED> instruction: 0xf1086922
    3cf8:	movwcs	r0, #112	; 0x70
    3cfc:			; <UNDEFINED> instruction: 0xf7ff2108
    3d00:	ldmib	r4, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    3d04:			; <UNDEFINED> instruction: 0xf1082306
    3d08:	tstcs	ip, r8, ror r0
    3d0c:	blx	fe541d12 <__assert_fail@plt+0xfe53f31e>
    3d10:	movwcs	lr, #35284	; 0x89d4
    3d14:	addeq	pc, r4, r8, lsl #2
    3d18:			; <UNDEFINED> instruction: 0xf7ff210c
    3d1c:	bvs	fe902b58 <__assert_fail@plt+0xfe900164>
    3d20:	vqdmulh.s<illegal width 8>	d2, d0, d6
    3d24:	ldm	pc, {r0, r3, r4, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    3d28:	orrseq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
    3d2c:			; <UNDEFINED> instruction: 0x01900194
    3d30:	orreq	r0, r4, ip, lsl #3
    3d34:	andeq	r0, r7, r8, lsl #3
    3d38:			; <UNDEFINED> instruction: 0xf8872336
    3d3c:			; <UNDEFINED> instruction: 0xf8df309c
    3d40:	teqcs	r0, r8	; <illegal shifter operand>
    3d44:	ldrbtmi	r9, [sp], #-2823	; 0xfffff4f9
    3d48:	stmdavs	sl!, {r3, r4, fp, sp, lr}
    3d4c:			; <UNDEFINED> instruction: 0xf8c8889b
    3d50:			; <UNDEFINED> instruction: 0xf8a800fd
    3d54:			; <UNDEFINED> instruction: 0xf8873101
    3d58:			; <UNDEFINED> instruction: 0xf8871107
    3d5c:	stmiavs	r1!, {r3, r8, ip}^
    3d60:	stmdavs	fp!, {r1, r4, r8, ip, sp, pc}^
    3d64:	mulsle	r4, r9, r2
    3d68:	tstls	r4, r8, lsl #12
    3d6c:	b	12c1d6c <__assert_fail@plt+0x12bf378>
    3d70:	strlt	pc, [r8, #2271]	; 0x8df
    3d74:	movwcs	r9, #6404	; 0x1904
    3d78:	stmib	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    3d7c:	strmi	r3, [r5], -r0, lsl #2
    3d80:			; <UNDEFINED> instruction: 0xf0002800
    3d84:	stmdavs	r1, {r3, r4, r7, r8, pc}
    3d88:			; <UNDEFINED> instruction: 0xf10b2220
    3d8c:			; <UNDEFINED> instruction: 0xf0010008
    3d90:	mrc	15, 0, APSR_nzcv, cr8, cr11, {6}
    3d94:	vpmin.s8	d1, d8, d0
    3d98:	eorcs	r1, r0, #5
    3d9c:			; <UNDEFINED> instruction: 0xffd4f001
    3da0:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    3da4:	tstlt	fp, r1, lsr #18
    3da8:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
    3dac:	mulsle	r4, r9, r2
    3db0:	tstls	r4, r8, lsl #12
    3db4:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    3db8:	strblt	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3dbc:	movwcs	r9, #6404	; 0x1904
    3dc0:	stmib	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    3dc4:	strmi	r3, [r5], -sl, lsl #2
    3dc8:			; <UNDEFINED> instruction: 0xf0002800
    3dcc:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, r8, pc}
    3dd0:			; <UNDEFINED> instruction: 0xf10b2220
    3dd4:			; <UNDEFINED> instruction: 0xf0010030
    3dd8:	mrc	15, 0, APSR_nzcv, cr8, cr7, {5}
    3ddc:	vpmin.s8	d1, d29, d0
    3de0:	eorcs	r1, r0, #133	; 0x85
    3de4:			; <UNDEFINED> instruction: 0xffb0f001
    3de8:	blcs	9e87c <__assert_fail@plt+0x9be88>
    3dec:			; <UNDEFINED> instruction: 0xf10dd10d
    3df0:	rsbcs	r0, r3, #1073741886	; 0x4000003e
    3df4:			; <UNDEFINED> instruction: 0xf7fe4650
    3df8:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
    3dfc:	stmibne	r0, {r1, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    3e00:			; <UNDEFINED> instruction: 0xf8802300
    3e04:	vshr.s64	d19, d13, #64
    3e08:			; <UNDEFINED> instruction: 0xf5088174
    3e0c:	andcs	r7, r0, #254	; 0xfe
    3e10:			; <UNDEFINED> instruction: 0xf04f463b
    3e14:	stmib	r8, {r5, r8, ip, sp}^
    3e18:			; <UNDEFINED> instruction: 0xf8131124
    3e1c:	addmi	r1, r3, #1024	; 0x400
    3e20:	mvnsle	r4, sl, lsl #8
    3e24:			; <UNDEFINED> instruction: 0xf1082300
    3e28:	swpcs	r0, r0, [r7]
    3e2c:	blx	141e32 <__assert_fail@plt+0x13f43e>
    3e30:			; <UNDEFINED> instruction: 0xf8872320
    3e34:	bvs	fe8d00a8 <__assert_fail@plt+0xfe8cd6b4>
    3e38:			; <UNDEFINED> instruction: 0xf0402b00
    3e3c:			; <UNDEFINED> instruction: 0xf8df812c
    3e40:	ldrbmi	r1, [r0], -r4, asr #9
    3e44:			; <UNDEFINED> instruction: 0xf7fe4479
    3e48:	andls	lr, r4, r2, ror ip
    3e4c:			; <UNDEFINED> instruction: 0xf0002800
    3e50:	ldrtmi	r8, [r9], -r8, lsl #2
    3e54:			; <UNDEFINED> instruction: 0xf7ff4630
    3e58:	strmi	pc, [r5], -fp, asr #21
    3e5c:			; <UNDEFINED> instruction: 0xf0402800
    3e60:	bvs	fe9642f8 <__assert_fail@plt+0xfe961904>
    3e64:	cmple	r0, r0, lsl #26
    3e68:	vmla.i8	d22, d16, d17
    3e6c:	stmibvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip}^
    3e70:	stceq	0, cr15, [r0], {79}	; 0x4f
    3e74:			; <UNDEFINED> instruction: 0xf8cd18c9
    3e78:	bl	1027f50 <__assert_fail@plt+0x102555c>
    3e7c:	strbmi	r0, [r1], ip
    3e80:	vmls.f32	s0, s18, s20
    3e84:	b	10ae6cc <__assert_fail@plt+0x10abcd8>
    3e88:	beq	10d8990 <__assert_fail@plt+0x10d5f9c>
    3e8c:	strtmi	r4, [r3], r8, lsr #13
    3e90:	b	153bf20 <__assert_fail@plt+0x153952c>
    3e94:	svclt	0x00180305
    3e98:	bvc	40fdc <__assert_fail@plt+0x3e5e8>
    3e9c:			; <UNDEFINED> instruction: 0xf8dbd108
    3ea0:	vmov.i32	d18, #168	; 0x000000a8
    3ea4:			; <UNDEFINED> instruction: 0xf1ba0a08
    3ea8:	svclt	0x00080f00
    3eac:	bvc	40ff0 <__assert_fail@plt+0x3e5fc>
    3eb0:	ldrbmi	r9, [r2], -r4, lsl #22
    3eb4:	ldrtmi	r2, [r8], -r1, lsl #2
    3eb8:	b	fe9c1eb8 <__assert_fail@plt+0xfe9bf4c4>
    3ebc:			; <UNDEFINED> instruction: 0xf0404582
    3ec0:			; <UNDEFINED> instruction: 0x46398130
    3ec4:			; <UNDEFINED> instruction: 0xf7ff4630
    3ec8:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    3ecc:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    3ed0:	movwcs	lr, #51675	; 0xc9db
    3ed4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ed8:	ldrbtcc	pc, [pc], #274	; 3ee0 <__assert_fail@plt+0x14ec>	; <UNPREDICTABLE>
    3edc:	ldrbcc	pc, [pc, #323]!	; 4027 <__assert_fail@plt+0x1633>	; <UNPREDICTABLE>
    3ee0:	stmib	fp, {r0, r1, r4, r8, r9, lr}^
    3ee4:	bicsle	r4, r4, ip, lsl #10
    3ee8:	blls	10c6f4 <__assert_fail@plt+0x109d00>
    3eec:			; <UNDEFINED> instruction: 0x46384611
    3ef0:	stmib	sp, {r3, r6, r7, r9, sl, lr}^
    3ef4:	cfmul32	mvfx4, mvfx9, mvfx10
    3ef8:			; <UNDEFINED> instruction: 0x465caa10
    3efc:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    3f00:	b	fe0c1f00 <__assert_fail@plt+0xfe0bf50c>
    3f04:			; <UNDEFINED> instruction: 0xf0402800
    3f08:	stmdals	r4, {r0, r2, r4, r6, r8, pc}
    3f0c:	b	ff441f0c <__assert_fail@plt+0xff43f518>
    3f10:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3f14:	sbcshi	pc, sp, r0, asr #32
    3f18:	stccs	8, cr6, [r0], {36}	; 0x24
    3f1c:	cfldrsge	mvf15, [r2, #508]	; 0x1fc
    3f20:			; <UNDEFINED> instruction: 0x9018f8dd
    3f24:	andvc	pc, r0, #1325400064	; 0x4f000000
    3f28:	ldrtmi	r2, [r8], -r0, lsl #2
    3f2c:	bl	ff541f2c <__assert_fail@plt+0xff53f538>
    3f30:			; <UNDEFINED> instruction: 0x46304639
    3f34:	blx	1741f38 <__assert_fail@plt+0x173f544>
    3f38:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3f3c:	cfstrsge	mvf15, [pc, #508]!	; 4140 <__assert_fail@plt+0x174c>
    3f40:			; <UNDEFINED> instruction: 0x46304639
    3f44:	blx	1541f48 <__assert_fail@plt+0x153f554>
    3f48:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3f4c:	cfstrsge	mvf15, [r7, #508]!	; 0x1fc
    3f50:	blcs	2ab90 <__assert_fail@plt+0x2819c>
    3f54:	mcrge	4, 1, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3f58:	strmi	r4, [r1], -r2, lsl #12
    3f5c:			; <UNDEFINED> instruction: 0xf7fe4630
    3f60:			; <UNDEFINED> instruction: 0x4605ec74
    3f64:			; <UNDEFINED> instruction: 0xf47f2800
    3f68:	bls	16f5d8 <__assert_fail@plt+0x16cbe4>
    3f6c:	ldmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    3f70:	tstlt	fp, r3, asr sl
    3f74:	stmdbcs	r0, {r0, r4, r6, r7, r8, fp, sp, lr}
    3f78:	msrhi	SPSR_s, r0
    3f7c:	strbmi	r2, [r0], -r0, lsl #2
    3f80:	blx	1abffac <__assert_fail@plt+0x1abd5b8>
    3f84:			; <UNDEFINED> instruction: 0xb1239b09
    3f88:			; <UNDEFINED> instruction: 0x464049df
    3f8c:			; <UNDEFINED> instruction: 0xf0094479
    3f90:	blls	342994 <__assert_fail@plt+0x33ffa0>
    3f94:			; <UNDEFINED> instruction: 0xf0402b00
    3f98:	stflsd	f0, [r5], {69}	; 0x45
    3f9c:	cmplt	r3, r3, lsr #20
    3fa0:			; <UNDEFINED> instruction: 0x464049da
    3fa4:			; <UNDEFINED> instruction: 0xf0094479
    3fa8:	bvs	88297c <__assert_fail@plt+0x87ff88>
    3fac:			; <UNDEFINED> instruction: 0xf0094640
    3fb0:	blls	182974 <__assert_fail@plt+0x17ff80>
    3fb4:	blcs	1e928 <__assert_fail@plt+0x1bf34>
    3fb8:	msrhi	CPSR_fsx, r0, asr #32
    3fbc:	ldmibvs	ip, {r0, r2, r8, r9, fp, ip, pc}^
    3fc0:	ldfmip	f3, [r3, #432]	; 0x1b0
    3fc4:			; <UNDEFINED> instruction: 0x4629447d
    3fc8:			; <UNDEFINED> instruction: 0xf0094640
    3fcc:			; <UNDEFINED> instruction: 0xf104fa61
    3fd0:	strbmi	r0, [r0], -r8, lsl #2
    3fd4:	blx	1740000 <__assert_fail@plt+0x173d60c>
    3fd8:	stccs	8, cr6, [r0], {36}	; 0x24
    3fdc:	blls	1787b0 <__assert_fail@plt+0x175dbc>
    3fe0:	teqlt	ip, ip, asr r9
    3fe4:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    3fe8:			; <UNDEFINED> instruction: 0xf0094640
    3fec:	stmdavs	r4!, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    3ff0:	mvnsle	r2, r0, lsl #24
    3ff4:	strbmi	r2, [r0], -r0, lsl #2
    3ff8:	blx	12c0024 <__assert_fail@plt+0x12bd630>
    3ffc:	tstcs	r0, r0, asr #12
    4000:	blx	fe44002c <__assert_fail@plt+0xfe43d638>
    4004:	stmdacs	r0, {r2, r9, sl, lr}
    4008:	tsthi	r2, r0	; <UNPREDICTABLE>
    400c:	strtmi	r9, [r1], -r5, lsl #22
    4010:	ldmdbvs	r8, {r3, r9, fp, ip, pc}
    4014:	andls	r2, r0, #0, 6
    4018:	movwls	r4, #9778	; 0x2632
    401c:			; <UNDEFINED> instruction: 0xf00c9301
    4020:			; <UNDEFINED> instruction: 0x4605fa3f
    4024:			; <UNDEFINED> instruction: 0xf7fe4620
    4028:	vstrcs.16	s28, [r0, #-204]	; 0xffffff34	; <UNPREDICTABLE>
    402c:	cfstrdge	mvd15, [r3, #252]	; 0xfc
    4030:	teqcs	r4, #222298112	; 0xd400000
    4034:	addscc	pc, ip, r7, lsl #17
    4038:	teqcs	r5, #135266304	; 0x8100000
    403c:	addscc	pc, ip, r7, lsl #17
    4040:	teqcs	r3, #131072000	; 0x7d00000
    4044:	addscc	pc, ip, r7, lsl #17
    4048:	teqcs	r2, #126877696	; 0x7900000
    404c:	addscc	pc, ip, r7, lsl #17
    4050:	teqcs	r1, #122683392	; 0x7500000
    4054:	addscc	pc, ip, r7, lsl #17
    4058:	teqcs	r0, #118489088	; 0x7100000
    405c:	addscc	pc, ip, r7, lsl #17
    4060:			; <UNDEFINED> instruction: 0xf7fee66d
    4064:	addlt	lr, r5, #974848	; 0xee000
    4068:			; <UNDEFINED> instruction: 0xf7fe4628
    406c:	ldrbmi	lr, [r1], -r0, lsl #24
    4070:	stmiami	r8!, {r1, r9, sl, lr}
    4074:			; <UNDEFINED> instruction: 0xf0054478
    4078:	stccs	13, cr15, [r0, #-876]	; 0xfffffc94
    407c:	svcge	0x004cf43f
    4080:			; <UNDEFINED> instruction: 0x9018f8dd
    4084:	strmi	lr, [r2], -fp, lsl #10
    4088:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    408c:			; <UNDEFINED> instruction: 0x46384651
    4090:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4094:	ldrtmi	lr, [r9], -r0, lsr #12
    4098:	movwcs	r4, #1584	; 0x630
    409c:			; <UNDEFINED> instruction: 0xf7ff9304
    40a0:	strmi	pc, [r5], -r7, lsr #19
    40a4:			; <UNDEFINED> instruction: 0xf43f2800
    40a8:	stmdals	r4, {r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    40ac:			; <UNDEFINED> instruction: 0x9018f8dd
    40b0:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40b4:	ldmmi	r8, {r0, r1, r4, r5, r6, r7, sl, sp, lr, pc}
    40b8:			; <UNDEFINED> instruction: 0xf0054478
    40bc:			; <UNDEFINED> instruction: 0xf88bfd87
    40c0:	strbt	r5, [r6], -r8
    40c4:	ldrbtmi	r4, [r8], #-2197	; 0xfffff76b
    40c8:	stc2	0, cr15, [r0, #20]
    40cc:	eorspl	pc, r0, fp, lsl #17
    40d0:			; <UNDEFINED> instruction: 0xf8dde683
    40d4:			; <UNDEFINED> instruction: 0xf7fe9018
    40d8:	ldrbmi	lr, [r1], -sl, asr #23
    40dc:	ldmmi	r0, {r1, r9, sl, lr}
    40e0:			; <UNDEFINED> instruction: 0xf0054478
    40e4:	ldrb	pc, [sl], #3493	; 0xda5	; <UNPREDICTABLE>
    40e8:	b	19c20e8 <__assert_fail@plt+0x19bf6f4>
    40ec:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40f0:			; <UNDEFINED> instruction: 0xf7fee409
    40f4:	stmdacs	r0, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    40f8:	addlt	sp, r5, #83	; 0x53
    40fc:			; <UNDEFINED> instruction: 0xf7fe4628
    4100:			; <UNDEFINED> instruction: 0x4651ebb6
    4104:	stmmi	r7, {r1, r9, sl, lr}
    4108:			; <UNDEFINED> instruction: 0xf0054478
    410c:	stccs	13, cr15, [r0, #-580]	; 0xfffffdbc
    4110:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {1}
    4114:			; <UNDEFINED> instruction: 0xd1b32d3c
    4118:	ldrbmi	r9, [r1], -pc, lsl #16
    411c:	ldc2l	0, cr15, [r6, #-20]	; 0xffffffec
    4120:	stmib	sp, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4124:	ldrbmi	r4, [ip], -sl, lsl #10
    4128:	strbmi	r4, [r8], r3, asr #13
    412c:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    4130:	b	fe1c2130 <__assert_fail@plt+0xfe1bf73c>
    4134:	bge	43f9a0 <__assert_fail@plt+0x43cfac>
    4138:	strtmi	fp, [r8], -r5, lsl #5
    413c:	bl	fe5c213c <__assert_fail@plt+0xfe5bf748>
    4140:			; <UNDEFINED> instruction: 0xf1bb4602
    4144:			; <UNDEFINED> instruction: 0xd1290f00
    4148:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    414c:			; <UNDEFINED> instruction: 0x46514877
    4150:			; <UNDEFINED> instruction: 0xf0054478
    4154:	stccs	13, cr15, [r0, #-436]	; 0xfffffe4c
    4158:	mrcge	4, 6, APSR_nzcv, cr7, cr15, {1}
    415c:	strmi	lr, [r5], -r5, lsr #15
    4160:			; <UNDEFINED> instruction: 0xf8dd9804
    4164:			; <UNDEFINED> instruction: 0xf7fe9018
    4168:	ldr	lr, [r8], #2468	; 0x9a4
    416c:	andcs	r4, r0, r0, ror r9
    4170:			; <UNDEFINED> instruction: 0xf7fe4479
    4174:	strmi	lr, [r4], -ip, ror #20
    4178:	suble	r2, r3, r0, lsl #16
    417c:	strmi	r9, [r6], -r8, lsl #12
    4180:	cfstrdmi	mvd14, [ip], #-248	; 0xffffff08
    4184:	str	r4, [pc], #1148	; 418c <__assert_fail@plt+0x1798>
    4188:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    418c:	ldr	r4, [ip, #-1541]	; 0xfffff9fb
    4190:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4194:			; <UNDEFINED> instruction: 0xf47f2800
    4198:	str	sl, [r1, #-3417]!	; 0xfffff2a7
    419c:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
    41a0:			; <UNDEFINED> instruction: 0xf7fee7d4
    41a4:	ldrbmi	lr, [r1], -r4, ror #22
    41a8:	stmdami	r4!, {r1, r9, sl, lr}^
    41ac:			; <UNDEFINED> instruction: 0xf0054478
    41b0:			; <UNDEFINED> instruction: 0xe640fd3f
    41b4:	cdp	8, 1, cr4, cr9, cr2, {3}
    41b8:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
    41bc:	stc2	0, cr15, [r6, #-20]	; 0xffffffec
    41c0:	andcs	lr, r1, r3, lsr #13
    41c4:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41c8:	str	r4, [sl], #-1542	; 0xfffff9fa
    41cc:			; <UNDEFINED> instruction: 0xf7fe2001
    41d0:			; <UNDEFINED> instruction: 0xf7fee9f4
    41d4:	str	lr, [sl], #-2066	; 0xfffff7ee
    41d8:			; <UNDEFINED> instruction: 0xf7fe4605
    41dc:	ldmdbmi	r9, {r3, r6, r8, r9, fp, sp, lr, pc}^
    41e0:			; <UNDEFINED> instruction: 0x46024479
    41e4:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    41e8:	stc2	0, cr15, [r2, #-20]!	; 0xffffffec
    41ec:			; <UNDEFINED> instruction: 0xf7fee479
    41f0:			; <UNDEFINED> instruction: 0xb128ea28
    41f4:	strls	fp, [r8], -r5, lsl #5
    41f8:			; <UNDEFINED> instruction: 0xf47f2d00
    41fc:	ldrb	sl, [sl], #3152	; 0xc50
    4200:	ldrb	r9, [r8], #1544	; 0x608
    4204:	b	742204 <__assert_fail@plt+0x73f810>
    4208:	strtmi	r9, [r6], -r8, lsl #12
    420c:	stmdacs	r0, {r0, r2, r7, r9, ip, sp, pc}
    4210:	cfstrdge	mvd15, [lr], {127}	; 0x7f
    4214:	strb	r4, [lr], #1542	; 0x606
    4218:	strbmi	r4, [r0], -ip, asr #18
    421c:			; <UNDEFINED> instruction: 0xf0094479
    4220:			; <UNDEFINED> instruction: 0xe6cbf937
    4224:	strbmi	r4, [r0], -sl, asr #18
    4228:			; <UNDEFINED> instruction: 0xf0094479
    422c:			; <UNDEFINED> instruction: 0xe6b4f931
    4230:	b	1c2230 <__assert_fail@plt+0x1bf83c>
    4234:	stmdacs	r0, {r0, r2, r7, r9, ip, sp, pc}
    4238:	cfldrsge	mvf15, [sp], #252	; 0xfc
    423c:			; <UNDEFINED> instruction: 0xf47f2d00
    4240:	ldrt	sl, [r8], #3118	; 0xc2e
    4244:			; <UNDEFINED> instruction: 0xf0094640
    4248:	strt	pc, [r2], r7, lsl #18
    424c:	ldmibvs	ip, {r0, r2, r8, r9, fp, ip, pc}
    4250:	strtmi	fp, [r8], -r4, ror #3
    4254:	bl	2c2254 <__assert_fail@plt+0x2bf860>
    4258:	strmi	r4, [r2], -r1, lsr #12
    425c:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    4260:	stc2l	0, cr15, [r6], #20
    4264:	strls	lr, [r8], #-1085	; 0xfffffbc3
    4268:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    426c:	addlt	r4, r5, #39845888	; 0x2600000
    4270:			; <UNDEFINED> instruction: 0xf7fe4628
    4274:			; <UNDEFINED> instruction: 0x4601eafc
    4278:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    427c:	ldc2l	0, cr15, [r8], {5}
    4280:			; <UNDEFINED> instruction: 0xf47f2d00
    4284:	ldr	sl, [r6], #3084	; 0xc0c
    4288:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    428c:			; <UNDEFINED> instruction: 0xf7fe4628
    4290:	ldmdbmi	r2!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    4294:			; <UNDEFINED> instruction: 0x46024479
    4298:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    429c:	stc2l	0, cr15, [r8], {5}
    42a0:	svclt	0x0000e41f
    42a4:	andeq	r2, r2, r6, lsl #8
    42a8:	andeq	r2, r2, ip, ror #7
    42ac:	andeq	r0, r0, r4, ror #5
    42b0:	andeq	r0, r0, r4, lsl r3
    42b4:	andeq	pc, r0, r2, asr #2
    42b8:	strdeq	pc, [r0], -ip
    42bc:			; <UNDEFINED> instruction: 0x000228b2
    42c0:			; <UNDEFINED> instruction: 0x000228b0
    42c4:	andeq	pc, r0, r0, ror #3
    42c8:	ldrdeq	pc, [r0], -r8
    42cc:	andeq	pc, r0, r0
    42d0:	andeq	pc, r0, lr, lsr r1	; <UNPREDICTABLE>
    42d4:	andeq	lr, r0, ip, lsl #30
    42d8:	muleq	r0, r6, sl
    42dc:	andeq	lr, r0, r6, lsl #29
    42e0:	andeq	lr, r0, sl, lsl #20
    42e4:	andeq	r2, r2, lr, asr #1
    42e8:	andeq	lr, r0, lr, lsr #28
    42ec:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    42f0:	andeq	lr, r0, r0, lsr #28
    42f4:	andeq	lr, r0, r8, ror sp
    42f8:	andeq	r2, r2, sl, lsl #11
    42fc:	andeq	r2, r2, r8, asr r5
    4300:	andeq	r2, r2, r0, lsl r5
    4304:	strdeq	lr, [r0], -r4
    4308:	andeq	lr, r0, ip, lsr #24
    430c:	andeq	lr, r0, r8, lsr #24
    4310:	andeq	lr, r0, r4, lsr #24
    4314:	andeq	lr, r0, r8, asr #21
    4318:	andeq	lr, r0, r0, lsl #20
    431c:	andeq	lr, r0, r2, lsl sl
    4320:			; <UNDEFINED> instruction: 0x0000eab8
    4324:	strdeq	lr, [r0], -r0
    4328:	ldrdeq	lr, [r0], -r6
    432c:	andeq	lr, r0, ip, lsl #20
    4330:	andeq	lr, r0, r4, lsr #18
    4334:	andeq	lr, r0, r4, lsl #17
    4338:	andeq	lr, r0, sl, asr r8
    433c:	andeq	lr, r0, ip, asr #18
    4340:	andeq	lr, r0, r2, asr #19
    4344:	andeq	lr, r0, r8, lsr #16
    4348:	andeq	lr, r0, lr, lsl #20
    434c:	andeq	lr, r0, r0, asr #19
    4350:	muleq	r0, ip, r9
    4354:	muleq	r0, r6, r9
    4358:	andeq	lr, r0, sl, asr #15
    435c:	andeq	lr, r0, r4, ror r7
    4360:	andeq	lr, r0, sl, asr r9
    4364:	svcmi	0x00f0e92d
    4368:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    436c:			; <UNDEFINED> instruction: 0xf1038b02
    4370:	bmi	ffb86c58 <__assert_fail@plt+0xffb84264>
    4374:	blmi	ffb95bec <__assert_fail@plt+0xffb931f8>
    4378:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    437c:			; <UNDEFINED> instruction: 0xf5ad4650
    4380:	strmi	r7, [r8], r9, lsl #26
    4384:	svcmi	0x00eb58d3
    4388:	orrls	r6, r7, #1769472	; 0x1b0000
    438c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4390:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4394:	biclt	r4, r0, pc, ror r4
    4398:	strmi	r4, [r1], r7, ror #19
    439c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    43a0:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    43a4:	stmibmi	r5!, {r3, r7, r8, fp, ip, sp, pc}^
    43a8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    43ac:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    43b0:			; <UNDEFINED> instruction: 0xf894b958
    43b4:	blcs	b9049c <__assert_fail@plt+0xb8daa8>
    43b8:			; <UNDEFINED> instruction: 0xf89ad11e
    43bc:	blcs	b903c8 <__assert_fail@plt+0xb8d9d4>
    43c0:			; <UNDEFINED> instruction: 0xf89ad11a
    43c4:	blcs	bd03d4 <__assert_fail@plt+0xbcd9e0>
    43c8:	ldmmi	sp, {r1, r2, r4, r8, ip, lr, pc}^
    43cc:			; <UNDEFINED> instruction: 0xf04f4651
    43d0:	ldrbtmi	r0, [r8], #-2392	; 0xfffff6a8
    43d4:	stc2	0, cr15, [ip], #-20	; 0xffffffec
    43d8:	blmi	ff556f48 <__assert_fail@plt+0xff554554>
    43dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43e0:	blls	fe1de450 <__assert_fail@plt+0xfe1dba5c>
    43e4:			; <UNDEFINED> instruction: 0xf040405a
    43e8:			; <UNDEFINED> instruction: 0x4648819e
    43ec:	cfstr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
    43f0:	blhi	bf6ec <__assert_fail@plt+0xbccf8>
    43f4:	svchi	0x00f0e8bd
    43f8:	svceq	0x0002f1b9
    43fc:	ldmibmi	r2, {r3, r8, fp, ip, lr, pc}^
    4400:	andeq	pc, r3, r9, lsr #3
    4404:	ldrbtmi	r4, [r9], #-1104	; 0xfffffbb0
    4408:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    440c:	sbcsle	r2, ip, r0, lsl #16
    4410:			; <UNDEFINED> instruction: 0xf0316aa1
    4414:	eorle	r0, r9, r8, lsl #18
    4418:			; <UNDEFINED> instruction: 0xf0002905
    441c:	stmiami	fp, {r3, r7, pc}^
    4420:	smlsdcs	r0, r2, r6, r4
    4424:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    4428:			; <UNDEFINED> instruction: 0xf0054478
    442c:	ldmib	r4, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    4430:	tstcs	r0, ip, lsl #6
    4434:	svclt	0x00084299
    4438:	andsle	r4, r4, #1879048201	; 0x70000009
    443c:	ldrtmi	r4, [r0], -r1, asr #12
    4440:			; <UNDEFINED> instruction: 0xff9af7fe
    4444:	cmnle	r0, r0, lsl #16
    4448:	strcc	r6, [r1, -fp, lsr #16]
    444c:	tstcs	r0, sl, ror #16
    4450:	eorvs	r3, fp, r1, lsl #6
    4454:	andeq	pc, r0, #-2147483632	; 0x80000010
    4458:	ldmib	r4, {r1, r3, r5, r6, sp, lr}^
    445c:	addsmi	r2, r9, #12, 6	; 0x30000000
    4460:	addsmi	fp, r7, #8, 30
    4464:			; <UNDEFINED> instruction: 0xf04fd3ea
    4468:	ldr	r0, [r5, r0, lsl #18]!
    446c:			; <UNDEFINED> instruction: 0x465249b8
    4470:	strbmi	r4, [fp], -r0, asr #12
    4474:			; <UNDEFINED> instruction: 0xf0014479
    4478:	andls	pc, r3, r7, lsr #31
    447c:			; <UNDEFINED> instruction: 0xf0002800
    4480:	blmi	fed248e8 <__assert_fail@plt+0xfed21ef4>
    4484:	movwls	r5, #18683	; 0x48fb
    4488:	blcs	1e7fc <__assert_fail@plt+0x1be08>
    448c:	ldmibmi	r2!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}
    4490:			; <UNDEFINED> instruction: 0xf7fe4479
    4494:	vmls.f16	s28, s16, s24
    4498:	vmov	r0, s16
    449c:	blcs	12ce4 <__assert_fail@plt+0x102f0>
    44a0:	tsthi	lr, r0	; <UNPREDICTABLE>
    44a4:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    44a8:	beq	405ec <__assert_fail@plt+0x3dbf8>
    44ac:	bleq	405f0 <__assert_fail@plt+0x3dbfc>
    44b0:			; <UNDEFINED> instruction: 0xf8cd2700
    44b4:	ands	r9, r8, r4, lsl r0
    44b8:	movwcs	lr, #27092	; 0x69d4
    44bc:	tsteq	r3, r2, asr sl
    44c0:	vaddl.u8	<illegal reg q14.5>, d2, d7
    44c4:	stmib	sp, {r3, r8}^
    44c8:	ldmib	sp, {ip}^
    44cc:	movwmi	r0, #4352	; 0x1100
    44d0:	vaddl.u8	<illegal reg q14.5>, d2, d24
    44d4:	vnmls.f16	s0, s16, s16
    44d8:			; <UNDEFINED> instruction: 0x464a3a10
    44dc:	strbmi	r2, [r0], -r1, lsl #2
    44e0:	svc	0x0022f7fd
    44e4:			; <UNDEFINED> instruction: 0xf0404581
    44e8:	ldmib	r4, {r0, r1, r7, pc}^
    44ec:	ldrmi	r2, [fp, #780]	; 0x30c
    44f0:	ldrmi	fp, [r2, #3848]	; 0xf08
    44f4:			; <UNDEFINED> instruction: 0x4641d257
    44f8:			; <UNDEFINED> instruction: 0xf7fe4630
    44fc:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4500:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    4504:	stmdavs	sl!, {r0, r8, r9, sl, ip, sp}^
    4508:	bleq	4064c <__assert_fail@plt+0x3dc58>
    450c:	eorvs	r3, fp, r1, lsl #6
    4510:	andeq	pc, r0, #-2147483632	; 0x80000010
    4514:	ldmib	r4, {r1, r3, r5, r6, sp, lr}^
    4518:	ldrtmi	r2, [sl], ip, lsl #6
    451c:	svclt	0x0008459b
    4520:	sbcle	r4, r9, #1879048201	; 0x70000009
    4524:	stmdbvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    4528:	pkhtbmi	lr, r1, r5, asr #15
    452c:			; <UNDEFINED> instruction: 0x4640e754
    4530:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4534:	ldrbmi	r4, [r2], -r9, lsl #19
    4538:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    453c:	strbmi	r4, [r0], -r5, lsl #12
    4540:			; <UNDEFINED> instruction: 0xff42f001
    4544:	mvnslt	r4, r4, lsl #12
    4548:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    454c:	stclpl	14, cr1, [r2], #268	; 0x10c
    4550:	svclt	0x00042a2f
    4554:	strbtpl	r2, [r2], #512	; 0x200
    4558:	ldmpl	fp!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    455c:	movwls	r6, #18654	; 0x48de
    4560:	rsble	r2, r3, r0, lsl #28
    4564:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
    4568:	stmdacs	r0, {r0, r7, r9, sl, lr}
    456c:			; <UNDEFINED> instruction: 0x4620d156
    4570:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4574:	ldmdbmi	sl!, {r4, r5, r8, r9, sl, sp, lr, pc}^
    4578:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    457c:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4580:	beq	43fda8 <__assert_fail@plt+0x43d3b4>
    4584:			; <UNDEFINED> instruction: 0xf7fee789
    4588:	stmdacs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
    458c:	adcshi	pc, r5, r0, asr #32
    4590:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4594:	ldmdami	r3!, {r0, r9, sl, lr}^
    4598:			; <UNDEFINED> instruction: 0xf0054478
    459c:	blmi	1b832c8 <__assert_fail@plt+0x1b808d4>
    45a0:	movwls	r5, #18683	; 0x48fb
    45a4:			; <UNDEFINED> instruction: 0xf8dde7de
    45a8:	blls	128600 <__assert_fail@plt+0x125c0c>
    45ac:	blcs	1e620 <__assert_fail@plt+0x1bc2c>
    45b0:	mrc	1, 0, sp, cr8, cr9, {3}
    45b4:			; <UNDEFINED> instruction: 0xf7fd0a10
    45b8:	stmdals	r3, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    45bc:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    45c0:	strmi	lr, [r1], -sl, lsl #14
    45c4:	beq	43fe2c <__assert_fail@plt+0x43d438>
    45c8:			; <UNDEFINED> instruction: 0xf7fd4689
    45cc:	stmdals	r3, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    45d0:			; <UNDEFINED> instruction: 0xffeef005
    45d4:	rscsle	r2, r0, r0, lsl #16
    45d8:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45dc:			; <UNDEFINED> instruction: 0xf7feb280
    45e0:	stmdbls	r3, {r1, r2, r6, r8, fp, sp, lr, pc}
    45e4:	stmdami	r0!, {r1, r9, sl, lr}^
    45e8:			; <UNDEFINED> instruction: 0xf0054478
    45ec:	strb	pc, [r4, r1, lsr #22]!	; <UNPREDICTABLE>
    45f0:			; <UNDEFINED> instruction: 0x9014f8dd
    45f4:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45f8:	strtmi	fp, [r0], -r4, lsl #5
    45fc:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4600:	strmi	r9, [r2], -r3, lsl #18
    4604:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
    4608:	blx	4c0626 <__assert_fail@plt+0x4bdc32>
    460c:	sbcle	r2, ip, r0, lsl #24
    4610:	beq	43fe78 <__assert_fail@plt+0x43d484>
    4614:			; <UNDEFINED> instruction: 0xf7fd46a1
    4618:	ldrb	lr, [r8, ip, asr #30]
    461c:			; <UNDEFINED> instruction: 0x46214854
    4620:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4624:			; <UNDEFINED> instruction: 0xf0054478
    4628:	sbfx	pc, r1, #21, #1
    462c:			; <UNDEFINED> instruction: 0x46204951
    4630:			; <UNDEFINED> instruction: 0xf0064479
    4634:	stmdacs	r0, {r0, r3, r4, fp, ip, sp, lr, pc}
    4638:			; <UNDEFINED> instruction: 0xf7fed094
    463c:	stmdacs	r0, {r1, fp, sp, lr, pc}
    4640:	blx	7f8888 <__assert_fail@plt+0x7f5e94>
    4644:	vmla.i8	d31, d24, d0
    4648:	ldrmi	r0, [r9, #803]	; 0x323
    464c:	vhadd.s8	d29, d24, d10
    4650:	ldrmi	r0, [r9, #849]	; 0x351
    4654:	svcmi	0x0048d163
    4658:	strtmi	r1, [r0], #-3176	; 0xfffff398
    465c:	stmdaeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4660:	and	r4, r8, pc, ror r4
    4664:			; <UNDEFINED> instruction: 0x46204639
    4668:			; <UNDEFINED> instruction: 0xf005702e
    466c:			; <UNDEFINED> instruction: 0xf885fffd
    4670:	ldmdblt	r0!, {pc}^
    4674:			; <UNDEFINED> instruction: 0x212f1c68
    4678:	svc	0x00d4f7fd
    467c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4680:	ldmdbmi	lr!, {r4, r5, r6, r7, r8, ip, lr, pc}
    4684:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4688:			; <UNDEFINED> instruction: 0xffeef005
    468c:			; <UNDEFINED> instruction: 0xf43f2800
    4690:	strbmi	sl, [r8], -r9, ror #30
    4694:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4698:	strmi	r4, [r2], -r1, lsr #12
    469c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    46a0:	blx	ff1c06bc <__assert_fail@plt+0xff1bdcc8>
    46a4:	ldmdami	r7!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    46a8:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
    46ac:	blx	fe3c06c8 <__assert_fail@plt+0xfe3bdcd4>
    46b0:			; <UNDEFINED> instruction: 0xf7fde77f
    46b4:	addlt	lr, r4, #792	; 0x318
    46b8:			; <UNDEFINED> instruction: 0xf7fe4620
    46bc:			; <UNDEFINED> instruction: 0x4601e8d8
    46c0:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    46c4:	blx	fed406e0 <__assert_fail@plt+0xfed3dcec>
    46c8:	blmi	8b2b80 <__assert_fail@plt+0x8b018c>
    46cc:	bmi	43fef4 <__assert_fail@plt+0x43d500>
    46d0:	movwls	r5, #18683	; 0x48fb
    46d4:	andcs	lr, r0, r9, ror #14
    46d8:			; <UNDEFINED> instruction: 0xf7fd46a1
    46dc:	strb	lr, [ip, -sl, ror #29]!
    46e0:	svc	0x00aef7fd
    46e4:	strtmi	fp, [r0], -r4, lsl #5
    46e8:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46ec:	strmi	r9, [r2], -r3, lsl #18
    46f0:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    46f4:	blx	fe740710 <__assert_fail@plt+0xfe73dd1c>
    46f8:	blx	7fe698 <__assert_fail@plt+0x7fbca4>
    46fc:	strbmi	pc, [r8], -r0, lsl #19	; <UNPREDICTABLE>
    4700:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4704:	stmdami	r2!, {r0, r9, sl, lr}
    4708:			; <UNDEFINED> instruction: 0xf0054478
    470c:			; <UNDEFINED> instruction: 0xf1b9fa91
    4710:			; <UNDEFINED> instruction: 0xf47f0f00
    4714:	blmi	3f03cc <__assert_fail@plt+0x3ed9d8>
    4718:	movwls	r5, #18683	; 0x48fb
    471c:			; <UNDEFINED> instruction: 0xf1b9e722
    4720:			; <UNDEFINED> instruction: 0xd1b60f00
    4724:			; <UNDEFINED> instruction: 0xf7fde71e
    4728:	svclt	0x0000ee0e
    472c:	andeq	r1, r2, r6, ror #18
    4730:	andeq	r0, r0, r4, ror #5
    4734:	andeq	r1, r2, ip, asr #18
    4738:	ldrdeq	pc, [r0], -sl
    473c:	andeq	lr, r0, r2, lsr #17
    4740:	andeq	lr, r0, r6, lsl #17
    4744:	andeq	r1, r2, r4, lsl #18
    4748:	andeq	lr, r0, lr, asr #16
    474c:	andeq	lr, r0, r0, lsr #18
    4750:	andeq	pc, r0, r4, lsl r3	; <UNPREDICTABLE>
    4754:	andeq	r0, r0, r4, lsl r3
    4758:	andeq	lr, r0, r0, lsl #12
    475c:	andeq	pc, r0, lr, asr #4
    4760:	andeq	lr, r0, r6, lsl r5
    4764:	strdeq	lr, [r0], -r4
    4768:	strdeq	lr, [r0], -r0
    476c:	andeq	lr, r0, r6
    4770:	andeq	lr, r0, r0, lsl r7
    4774:	ldrdeq	lr, [r0], -r4
    4778:	andeq	lr, r0, r4, lsr #13
    477c:	andeq	lr, r0, lr, ror r6
    4780:	andeq	lr, r0, r2, ror r6
    4784:	andeq	lr, r0, lr, lsl r6
    4788:	andeq	lr, r0, sl, asr #11
    478c:			; <UNDEFINED> instruction: 0x0000e5ba
    4790:	andeq	lr, r0, r4, lsl #11
    4794:	blmi	ff8d7324 <__assert_fail@plt+0xff8d4930>
    4798:	push	{r1, r3, r4, r5, r6, sl, lr}
    479c:			; <UNDEFINED> instruction: 0xb0954ff0
    47a0:	mcrge	8, 0, r5, cr10, cr3, {6}
    47a4:	orrge	pc, r0, #14614528	; 0xdf0000
    47a8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    47ac:			; <UNDEFINED> instruction: 0xf04f9313
    47b0:	strmi	r0, [r4], -r0, lsl #6
    47b4:	ldrbtmi	r2, [sl], #768	; 0x300
    47b8:	stmib	sp, {r0, r1, r4, r5, r6, sp, lr}^
    47bc:	stmib	r6, {r0, r3, r8, r9, ip, sp}^
    47c0:	stmdacs	r0, {r1, r8, r9, ip, sp}
    47c4:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    47c8:	blcs	b627dc <__assert_fail@plt+0xb5fde8>
    47cc:	stmdavc	r0, {r2, r3, r4, r6, r8, ip, lr, pc}^
    47d0:	cmple	r9, r0, lsl #16
    47d4:	mrc	7, 7, APSR_nzcv, cr0, cr13, {7}
    47d8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    47dc:	cmphi	r6, r0	; <UNPREDICTABLE>
    47e0:			; <UNDEFINED> instruction: 0xf7fd2000
    47e4:	addmi	lr, r5, #3744	; 0xea0
    47e8:	rscshi	pc, lr, r0
    47ec:			; <UNDEFINED> instruction: 0xf0402f00
    47f0:	blmi	ff3a4abc <__assert_fail@plt+0xff3a20c8>
    47f4:			; <UNDEFINED> instruction: 0xf85a9706
    47f8:	movwls	r3, #20483	; 0x5003
    47fc:	bvs	ff62b418 <__assert_fail@plt+0xff628a24>
    4800:	suble	r2, r8, r0, lsl #16
    4804:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4808:	blls	156020 <__assert_fail@plt+0x15362c>
    480c:	blcs	1e880 <__assert_fail@plt+0x1be8c>
    4810:	rschi	pc, r2, r0, asr #32
    4814:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4818:			; <UNDEFINED> instruction: 0xb1abe00d
    481c:			; <UNDEFINED> instruction: 0x46214632
    4820:			; <UNDEFINED> instruction: 0xf7ff4628
    4824:			; <UNDEFINED> instruction: 0x4607fd9f
    4828:			; <UNDEFINED> instruction: 0xf0402800
    482c:	stmdals	r9, {r0, r1, r3, r4, r6, r7, pc}
    4830:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4834:	strbmi	r9, [r2], -r9, lsl #14
    4838:			; <UNDEFINED> instruction: 0x46284631
    483c:	stc2	0, cr15, [r2]
    4840:	strmi	r9, [r7], -r9, lsl #22
    4844:	rscle	r2, r8, r0, lsl #16
    4848:			; <UNDEFINED> instruction: 0xf7fd4618
    484c:			; <UNDEFINED> instruction: 0x4620ed54
    4850:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    4854:			; <UNDEFINED> instruction: 0xf7fd2000
    4858:	addmi	lr, r5, #176, 28	; 0xb00
    485c:	strtmi	sp, [r8], -r2
    4860:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4864:	addmi	r9, r5, #393216	; 0x60000
    4868:			; <UNDEFINED> instruction: 0xf7fdd001
    486c:	bmi	fec400fc <__assert_fail@plt+0xfec3d708>
    4870:	ldrbtmi	r4, [sl], #-2988	; 0xfffff454
    4874:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4878:	subsmi	r9, sl, r3, lsl fp
    487c:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    4880:	andslt	r4, r5, r8, lsr r6
    4884:	svchi	0x00f0e8bd
    4888:	strtmi	r4, [r0], -sl, lsr #19
    488c:			; <UNDEFINED> instruction: 0xf7fd4479
    4890:	strmi	lr, [r5], -lr, asr #30
    4894:	blls	17e720 <__assert_fail@plt+0x17bd2c>
    4898:	ldrdhi	pc, [r8], -r3	; <UNPREDICTABLE>
    489c:	svceq	0x0000f1b8
    48a0:	rschi	pc, r9, r0
    48a4:	strbmi	r2, [r0], -pc, lsr #2
    48a8:	svc	0x00b2f7fd
    48ac:			; <UNDEFINED> instruction: 0xf100b108
    48b0:			; <UNDEFINED> instruction: 0xf8980801
    48b4:	blcs	108bc <__assert_fail@plt+0xdec8>
    48b8:	addshi	pc, ip, r0
    48bc:			; <UNDEFINED> instruction: 0xf7fd4640
    48c0:	stmdacs	r4, {r5, r7, r9, sl, fp, sp, lr, pc}
    48c4:	svcne	0x0004bf88
    48c8:	addshi	pc, r8, r0, lsl #4
    48cc:	movwls	r2, #29440	; 0x7300
    48d0:	rsbls	pc, r4, #14614528	; 0xdf0000
    48d4:			; <UNDEFINED> instruction: 0xf8df2400
    48d8:	strcs	sl, [r1, -r4, ror #4]
    48dc:	vqshl.s8	q10, <illegal reg q12.5>, <illegal reg q8.5>
    48e0:	ldrbtmi	r3, [sl], #2952	; 0xb88
    48e4:			; <UNDEFINED> instruction: 0x4651e011
    48e8:	cdp2	0, 11, cr15, cr14, cr5, {0}
    48ec:			; <UNDEFINED> instruction: 0xf0002800
    48f0:			; <UNDEFINED> instruction: 0xf7fd80b6
    48f4:	stmdavs	r3, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    48f8:	svclt	0x00182b11
    48fc:			; <UNDEFINED> instruction: 0xf0402b14
    4900:	strcc	r8, [r1, -r7, lsr #1]
    4904:			; <UNDEFINED> instruction: 0xf000455f
    4908:	strtmi	r8, [r0], -fp, ror #1
    490c:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    4910:			; <UNDEFINED> instruction: 0x4641463a
    4914:			; <UNDEFINED> instruction: 0xf0084648
    4918:			; <UNDEFINED> instruction: 0x4604fd71
    491c:	mvnle	r2, r0, lsl #16
    4920:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4924:			; <UNDEFINED> instruction: 0xf0002800
    4928:	addlt	r8, r0, #141	; 0x8d
    492c:			; <UNDEFINED> instruction: 0xf0002800
    4930:			; <UNDEFINED> instruction: 0xf7fd8089
    4934:			; <UNDEFINED> instruction: 0x2701ef9c
    4938:	stmmi	r1, {r0, r9, sl, lr}
    493c:			; <UNDEFINED> instruction: 0xf0054478
    4940:			; <UNDEFINED> instruction: 0x4620f977
    4944:	ldcl	7, cr15, [r6], {253}	; 0xfd
    4948:			; <UNDEFINED> instruction: 0xf7fd9807
    494c:	strcs	lr, [r0], #-3284	; 0xfffff32c
    4950:	ldrb	r9, [r9, -r9, lsl #22]!
    4954:	andcs	r4, r0, fp, ror r9
    4958:			; <UNDEFINED> instruction: 0xf7fd4479
    495c:			; <UNDEFINED> instruction: 0x4680ee78
    4960:			; <UNDEFINED> instruction: 0xf0002800
    4964:			; <UNDEFINED> instruction: 0xf10d8084
    4968:	tstcs	r0, ip, lsr r9
    496c:			; <UNDEFINED> instruction: 0xf0084648
    4970:	ldmdbmi	r5!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    4974:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4978:	stc2	0, cr15, [sl, #32]
    497c:			; <UNDEFINED> instruction: 0xf85a4b6b
    4980:	ldmdbvs	pc, {r0, r1, ip, sp}^	; <UNPREDICTABLE>
    4984:	teqlt	pc, r5, lsl #6
    4988:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    498c:			; <UNDEFINED> instruction: 0xf0084648
    4990:	ldmdavs	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4994:	mvnsle	r2, r0, lsl #30
    4998:	tstcs	r0, r8, asr #12
    499c:	ldc2l	0, cr15, [r8, #-32]!	; 0xffffffe0
    49a0:	tstcs	r0, r8, asr #12
    49a4:	ldc2	0, cr15, [lr, #32]!
    49a8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    49ac:	blls	178b30 <__assert_fail@plt+0x17613c>
    49b0:	strbmi	r4, [r9], -sl, lsr #12
    49b4:	movwcs	r6, #2328	; 0x918
    49b8:	andhi	pc, r0, sp, asr #17
    49bc:	movwls	r9, #4866	; 0x1302
    49c0:	stc2l	0, cr15, [lr, #-44]!	; 0xffffffd4
    49c4:	strbmi	r4, [r8], -r7, lsl #12
    49c8:	ldc	7, cr15, [r4], {253}	; 0xfd
    49cc:	strls	fp, [r6, #-895]	; 0xfffffc81
    49d0:	blls	24d9d8 <__assert_fail@plt+0x24afe4>
    49d4:	ldr	r4, [r7, -r5, asr #12]!
    49d8:			; <UNDEFINED> instruction: 0x4621485c
    49dc:			; <UNDEFINED> instruction: 0xf0054478
    49e0:			; <UNDEFINED> instruction: 0xe717f8f5
    49e4:	str	r9, [pc, -r9, lsl #22]!
    49e8:			; <UNDEFINED> instruction: 0xf7fd2000
    49ec:			; <UNDEFINED> instruction: 0xf7fdede6
    49f0:	ldrbt	lr, [fp], r4, lsl #24
    49f4:	ldrsbhi	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    49f8:	ldrbtmi	r2, [r8], #1027	; 0x403
    49fc:	bl	216f58 <__assert_fail@plt+0x214564>
    4a00:	ldrbtmi	r0, [r9], #-1796	; 0xfffff8fc
    4a04:			; <UNDEFINED> instruction: 0xf0014638
    4a08:	teqlt	r0, r5, lsr fp	; <UNPREDICTABLE>
    4a0c:			; <UNDEFINED> instruction: 0x46384952
    4a10:			; <UNDEFINED> instruction: 0xf0014479
    4a14:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    4a18:	strbmi	sp, [r0], -r5, asr #2
    4a1c:	svc	0x00ccf7fd
    4a20:	stmdacs	r0, {r7, r9, sl, lr}
    4a24:	movwcs	sp, #101	; 0x65
    4a28:	strpl	r9, [r3, #-7]
    4a2c:			; <UNDEFINED> instruction: 0x463ae750
    4a30:			; <UNDEFINED> instruction: 0x46404639
    4a34:	svc	0x0008f7fd
    4a38:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4a3c:	strls	sp, [r6, #-455]	; 0xfffffe39
    4a40:	ldrb	r4, [fp], r5, asr #12
    4a44:	strcs	r9, [r1, -r7, lsl #16]
    4a48:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    4a4c:	ldrbt	r9, [fp], r9, lsl #22
    4a50:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    4a54:	addlt	fp, r0, #24, 2
    4a58:			; <UNDEFINED> instruction: 0xf47f2800
    4a5c:	stmdals	r7, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    4a60:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    4a64:			; <UNDEFINED> instruction: 0xf7fde6d1
    4a68:	strmi	lr, [r5], -r8, lsr #27
    4a6c:			; <UNDEFINED> instruction: 0xf7fde6b8
    4a70:	addlt	lr, r7, #232, 26	; 0x3a00
    4a74:	stccs	7, cr14, [r0], {171}	; 0xab
    4a78:			; <UNDEFINED> instruction: 0x212fd034
    4a7c:			; <UNDEFINED> instruction: 0xf7fd4620
    4a80:	strtmi	lr, [r0], r8, asr #29
    4a84:			; <UNDEFINED> instruction: 0xf47f2800
    4a88:			; <UNDEFINED> instruction: 0xe712af12
    4a8c:	ldcl	7, cr15, [r8, #1012]	; 0x3f4
    4a90:	ldrtmi	fp, [r8], -r7, lsl #5
    4a94:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4a98:	strmi	r4, [r2], -r1, lsr #12
    4a9c:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    4aa0:			; <UNDEFINED> instruction: 0xf8c6f005
    4aa4:	stmdbmi	lr!, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}
    4aa8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4aac:	blx	ff8c0ab8 <__assert_fail@plt+0xff8be0c4>
    4ab0:	adcsle	r2, r2, r0, lsl #16
    4ab4:	ldrtmi	r4, [r8], -fp, lsr #18
    4ab8:			; <UNDEFINED> instruction: 0xf0014479
    4abc:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    4ac0:	stmdbmi	r9!, {r0, r1, r3, r5, r7, ip, lr, pc}
    4ac4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4ac8:	blx	ff540ad4 <__assert_fail@plt+0xff53e0e0>
    4acc:	adcle	r2, r4, r0, lsl #16
    4ad0:	ldrtmi	r4, [r8], -r6, lsr #18
    4ad4:			; <UNDEFINED> instruction: 0xf0014479
    4ad8:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    4adc:	usat	sp, #21, sp, lsl #1
    4ae0:			; <UNDEFINED> instruction: 0xe72620b7
    4ae4:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    4ae8:	ldrbtmi	r2, [r8], #1027	; 0x403
    4aec:			; <UNDEFINED> instruction: 0xf7fde786
    4af0:			; <UNDEFINED> instruction: 0xf7fdec2a
    4af4:	stmdblt	r8!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    4af8:	bl	fff42af4 <__assert_fail@plt+0xfff40100>
    4afc:	blls	256414 <__assert_fail@plt+0x253a20>
    4b00:	strt	r2, [r1], r1, lsl #14
    4b04:	ldmdblt	r0!, {r7, r9, ip, sp, pc}
    4b08:	strbmi	r4, [r4], -r0, asr #12
    4b0c:	bl	ffcc2b08 <__assert_fail@plt+0xffcc0114>
    4b10:	blls	24e71c <__assert_fail@plt+0x24bd28>
    4b14:			; <UNDEFINED> instruction: 0x4644e698
    4b18:	andshi	pc, ip, sp, asr #17
    4b1c:	svclt	0x0000e709
    4b20:	andeq	r1, r2, r8, asr #10
    4b24:	andeq	r0, r0, r4, ror #5
    4b28:	andeq	r1, r2, sl, lsr #10
    4b2c:	andeq	r0, r0, r4, lsl r3
    4b30:	andeq	r1, r2, lr, ror #8
    4b34:	andeq	lr, r0, ip, lsr #5
    4b38:	strdeq	lr, [r0], -r8
    4b3c:	andeq	lr, r0, r2, lsr #8
    4b40:	andeq	lr, r0, r0, lsr #9
    4b44:	andeq	lr, r0, ip, lsr r1
    4b48:	andeq	lr, r0, r2, lsr #8
    4b4c:	andeq	lr, r0, ip, lsr #8
    4b50:	andeq	lr, r0, lr, ror r3
    4b54:	andeq	lr, r0, r2, lsr #7
    4b58:	muleq	r0, ip, r3
    4b5c:	andeq	lr, r0, r2, ror #5
    4b60:	andeq	lr, r0, sl, lsl #6
    4b64:	andeq	lr, r0, r4, lsl #6
    4b68:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    4b6c:	strdeq	lr, [r0], -r8
    4b70:	andeq	lr, r0, lr, lsl #5
    4b74:	blmi	12d74a4 <__assert_fail@plt+0x12d4ab0>
    4b78:	push	{r1, r3, r4, r5, r6, sl, lr}
    4b7c:			; <UNDEFINED> instruction: 0x468843f0
    4b80:	ldrdlt	r5, [sp], r3
    4b84:	strmi	r6, [r6], -r1, lsl #21
    4b88:	movwls	r6, #47131	; 0xb81b
    4b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b90:			; <UNDEFINED> instruction: 0xf88d233f
    4b94:	stmdbcs	r7, {r5, ip, sp}
    4b98:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4b9c:	bvs	19c0ba8 <__assert_fail@plt+0x19be1b4>
    4ba0:	bvc	1da1560 <__assert_fail@plt+0x1d9eb6c>
    4ba4:	cmncs	r6, #4, 4	; 0x40000000
    4ba8:	eorcc	pc, r0, sp, lsl #17
    4bac:			; <UNDEFINED> instruction: 0xf10d4c3e
    4bb0:	ldmdavs	r7!, {r0, r5, r9}^
    4bb4:	eoreq	pc, sl, sp, lsl #2
    4bb8:	vst3.16	{d20-d22}, [pc :256], ip
    4bbc:	andsmi	r7, pc, #128, 6
    4bc0:	streq	pc, [r1], #-260	; 0xfffffefc
    4bc4:	cmpeq	r3, #323584	; 0x4f000
    4bc8:			; <UNDEFINED> instruction: 0xf814bf14
    4bcc:	strcs	r5, [sp, #-3073]!	; 0xfffff3ff
    4bd0:	blpl	82be0 <__assert_fail@plt+0x801ec>
    4bd4:	mvnsle	r4, r2, lsl #5
    4bd8:	strle	r0, [r7, #-1288]	; 0xfffffaf8
    4bdc:	mlacc	r3, sp, r8, pc	; <UNPREDICTABLE>
    4be0:	svclt	0x000c2b78
    4be4:	cmpcs	r3, #-872415231	; 0xcc000001
    4be8:	eorcc	pc, r3, sp, lsl #17
    4bec:	strle	r0, [r7, #-1354]	; 0xfffffab6
    4bf0:	mlacc	r6, sp, r8, pc	; <UNPREDICTABLE>
    4bf4:	svclt	0x000c2b78
    4bf8:	cmpcs	r3, #-872415231	; 0xcc000001
    4bfc:	eorcc	pc, r6, sp, lsl #17
    4c00:	strtle	r0, [r5], #-1419	; 0xfffffa75
    4c04:	andcs	r6, r0, #11730944	; 0xb30000
    4c08:	ldmib	r6, {r4, r5, r9, fp, sp, lr}^
    4c0c:	ldrtcc	r9, [r8], -r3, lsl #14
    4c10:	strmi	lr, [r8, #-2390]	; 0xfffff6aa
    4c14:			; <UNDEFINED> instruction: 0xf88d9307
    4c18:			; <UNDEFINED> instruction: 0xf007202a
    4c1c:	stmdbmi	r3!, {r0, r1, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    4c20:	blls	1ef448 <__assert_fail@plt+0x1eca54>
    4c24:			; <UNDEFINED> instruction: 0xf8cd4479
    4c28:	stmib	sp, {ip, pc}^
    4c2c:	strls	r4, [r1, -r2, lsl #10]
    4c30:	andls	r9, r4, r5, lsl #12
    4c34:			; <UNDEFINED> instruction: 0xf7fd4640
    4c38:	bmi	7805a0 <__assert_fail@plt+0x77dbac>
    4c3c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    4c40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c44:	subsmi	r9, sl, fp, lsl #22
    4c48:	andlt	sp, sp, r7, lsr #2
    4c4c:	mvnshi	lr, #12386304	; 0xbd0000
    4c50:	mlacc	r9, sp, r8, pc	; <UNPREDICTABLE>
    4c54:	svclt	0x000c2b78
    4c58:	cmpcs	r4, #116, 6	; 0xd0000001
    4c5c:	eorcc	pc, r9, sp, lsl #17
    4c60:	teqcs	sp, #208, 14	; 0x3400000
    4c64:	eorcc	pc, r0, sp, lsl #17
    4c68:			; <UNDEFINED> instruction: 0x232de7a0
    4c6c:	eorcc	pc, r0, sp, lsl #17
    4c70:	cmncs	r8, #156, 14	; 0x2700000
    4c74:	eorcc	pc, r0, sp, lsl #17
    4c78:	cmncs	ip, #152, 14	; 0x2600000
    4c7c:	eorcc	pc, r0, sp, lsl #17
    4c80:	cmncs	r3, #148, 14	; 0x2500000
    4c84:	eorcc	pc, r0, sp, lsl #17
    4c88:	cmncs	r2, #144, 14	; 0x2400000
    4c8c:	eorcc	pc, r0, sp, lsl #17
    4c90:	cmncs	r4, #140, 14	; 0x2300000
    4c94:	eorcc	pc, r0, sp, lsl #17
    4c98:			; <UNDEFINED> instruction: 0xf7fde788
    4c9c:	svclt	0x0000eb54
    4ca0:	andeq	r1, r2, r8, ror #2
    4ca4:	andeq	r0, r0, r4, ror #5
    4ca8:	andeq	lr, r0, r8, ror #4
    4cac:	andeq	lr, r0, r8, lsl #4
    4cb0:	andeq	r1, r2, r2, lsr #1
    4cb4:	stmdavc	r7, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    4cb8:	svclt	0x0058063b
    4cbc:	strle	r4, [r2, #-1539]	; 0xfffff9fd
    4cc0:			; <UNDEFINED> instruction: 0xf813e00a
    4cc4:			; <UNDEFINED> instruction: 0xf0077f01
    4cc8:	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r7}
    4ccc:	stmdbcc	r1, {r0, r2, r4, r8, ip, lr, pc}
    4cd0:	strdcs	sp, [r0], -r7
    4cd4:	ldflte	f2, [r8]
    4cd8:	ldrbeq	pc, [pc, -r7]!	; <UNPREDICTABLE>
    4cdc:	mcrrne	8, 4, r1, r3, cr2
    4ce0:	rscslt	r2, r8, #0, 2
    4ce4:	blvs	82d38 <__assert_fail@plt+0x80344>
    4ce8:	b	1105520 <__assert_fail@plt+0x1102b2c>
    4cec:	addsmi	r6, r3, #16, 8	; 0x10000000
    4cf0:	andcs	lr, r0, r6, asr #20
    4cf4:	mvnsle	r4, r1, lsr #12
    4cf8:	mcrne	13, 2, fp, cr14, cr8, {7}
    4cfc:	ldrmi	r2, [lr], #-0
    4d00:	and	r2, pc, r0, lsl #2
    4d04:			; <UNDEFINED> instruction: 0xf78cfa5f
    4d08:	ldrbvc	lr, [r0, #-2629]	; 0xfffff5bb
    4d0c:	b	13d0930 <__assert_fail@plt+0x13cdf3c>
    4d10:	stmdale	sp, {r6, r7, sl}
    4d14:	andeq	lr, ip, r4, lsl fp
    4d18:	mvnvc	lr, r5, asr #22
    4d1c:	smullsle	r4, sl, lr, r2
    4d20:	svcvc	0x0001f813
    4d24:	ldfeqd	f7, [r0], #-668	; 0xfffffd64
    4d28:	svccs	0x000000cd
    4d2c:	ldfltp	f5, [r8, #936]!	; 0x3a8
    4d30:	ldrmi	r4, [r1], -r3, lsl #16
    4d34:			; <UNDEFINED> instruction: 0xf0044478
    4d38:	andcs	pc, r0, fp, ror pc	; <UNPREDICTABLE>
    4d3c:	ldflte	f2, [r8]
    4d40:	andeq	lr, r0, r8, lsl r1
    4d44:	svcmi	0x00f0e92d
    4d48:	bmi	ff61679c <__assert_fail@plt+0xff613da8>
    4d4c:	cfstr32vc	mvfx15, [sp, #-692]	; 0xfffffd4c
    4d50:			; <UNDEFINED> instruction: 0xf10d4bd7
    4d54:	ldrbtmi	r0, [sl], #-2348	; 0xfffff6d4
    4d58:	strbmi	r4, [r9], -pc, lsl #12
    4d5c:	ldmpl	r3, {r2, r9, sl, lr}^
    4d60:	orrls	r6, fp, #1769472	; 0x1b0000
    4d64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d68:	blx	1c2d6a <__assert_fail@plt+0x1c0376>
    4d6c:	stmdacs	r0, {r7, r9, sl, lr}
    4d70:	adchi	pc, sp, r0, asr #32
    4d74:			; <UNDEFINED> instruction: 0xf10d683b
    4d78:	ldmdavs	sl!, {r0, r1, r3, r5, r8, sl}^
    4d7c:	strtcs	pc, [fp], -sp, lsl #4
    4d80:	eorsvs	r3, fp, r1, lsl #6
    4d84:	andeq	pc, r0, #-2147483632	; 0x80000010
    4d88:	rsbsvs	r4, sl, fp, lsr #12
    4d8c:	addsmi	lr, lr, #2
    4d90:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    4d94:	svccs	0x0001f813
    4d98:	rscsle	r2, r8, r0, lsl #20
    4d9c:			; <UNDEFINED> instruction: 0xf7fd4620
    4da0:	ldmdavs	fp!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    4da4:	andcs	r6, r5, #7929856	; 0x790000
    4da8:	mvnscc	pc, #-1073741820	; 0xc0000004
    4dac:			; <UNDEFINED> instruction: 0xf14160bb
    4db0:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    4db4:	ldrbtmi	r6, [r9], #-251	; 0xffffff05
    4db8:	vmax.s8	d4, d29, d2
    4dbc:			; <UNDEFINED> instruction: 0xf7fd102d
    4dc0:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
    4dc4:	addshi	pc, r1, r0
    4dc8:	movwcs	r2, #512	; 0x200
    4dcc:	blcs	193cddc <__assert_fail@plt+0x193a3e8>
    4dd0:	teqhi	r6, r0	; <UNPREDICTABLE>
    4dd4:	svcne	0x0001f815
    4dd8:	movwcc	r4, #5660	; 0x161c
    4ddc:	mvnsle	r2, r0, lsl #18
    4de0:			; <UNDEFINED> instruction: 0xf1042b64
    4de4:			; <UNDEFINED> instruction: 0xf0000641
    4de8:	strbmi	r8, [fp], #-213	; 0xffffff2b
    4dec:	rsbeq	pc, r4, r9, lsl #2
    4df0:	addmi	lr, r3, #2
    4df4:	sbchi	pc, lr, r0
    4df8:	blne	82e4c <__assert_fail@plt+0x80458>
    4dfc:	rscsle	r2, r8, r0, lsl #18
    4e00:	ldrbmi	r4, [r1], -sp, lsr #17
    4e04:	ldrbtmi	r9, [r8], #-520	; 0xfffffdf8
    4e08:	cdp2	0, 14, cr15, cr0, cr4, {0}
    4e0c:	movwcs	r9, #6664	; 0x1a08
    4e10:	bcs	29a34 <__assert_fail@plt+0x27040>
    4e14:			; <UNDEFINED> instruction: 0xf899d071
    4e18:	blcs	11384 <__assert_fail@plt+0xe990>
    4e1c:			; <UNDEFINED> instruction: 0xf50dd06d
    4e20:	strcs	r7, [r0, #-451]	; 0xfffffe3d
    4e24:	strcc	r4, [r1, #-1579]	; 0xfffff9d5
    4e28:			; <UNDEFINED> instruction: 0xf0002d9b
    4e2c:			; <UNDEFINED> instruction: 0xf811812e
    4e30:	stmdacs	r0, {r0, r8, r9, fp}
    4e34:	blcs	fe679614 <__assert_fail@plt+0xfe676c20>
    4e38:	tsteq	r2, r3, lsl #2	; <UNPREDICTABLE>
    4e3c:	tstls	r9, r8, lsl #10
    4e40:			; <UNDEFINED> instruction: 0xf503d013
    4e44:	vcgt.s8	d7, d25, d29
    4e48:	strbmi	r1, [fp], #-243	; 0xffffff0d
    4e4c:	addmi	lr, r3, #2
    4e50:	tsthi	r5, r0	; <UNPREDICTABLE>
    4e54:	svcne	0x0001f813
    4e58:	rscsle	r2, r8, r0, lsl #18
    4e5c:			; <UNDEFINED> instruction: 0x46514897
    4e60:	ldrbtmi	r9, [r8], #-1288	; 0xfffffaf8
    4e64:			; <UNDEFINED> instruction: 0xf0049207
    4e68:	blls	244934 <__assert_fail@plt+0x241f40>
    4e6c:	ldmibne	r9, {r0, sp}
    4e70:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    4e74:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4e78:	rschi	pc, lr, r0
    4e7c:			; <UNDEFINED> instruction: 0xf1009d08
    4e80:	vcge.s8	d0, d13, d24
    4e84:	ldrmi	r1, [r8], -r5, lsl #3
    4e88:			; <UNDEFINED> instruction: 0xf7fd462a
    4e8c:	bl	27f714 <__assert_fail@plt+0x27cd20>
    4e90:			; <UNDEFINED> instruction: 0xf8920205
    4e94:	bcs	bcd3fc <__assert_fail@plt+0xbcaa08>
    4e98:	strmi	r9, [r3], -r8, lsl #20
    4e9c:	stmne	r0, {r1, r8, r9, sl, fp, ip, sp, pc}
    4ea0:			; <UNDEFINED> instruction: 0x46151912
    4ea4:	stmdbls	r9, {r0, r1, r4, r5, ip, lr, pc}
    4ea8:	ldmdane	r8, {r1, r4, r5, sl, lr}^
    4eac:			; <UNDEFINED> instruction: 0x232f1865
    4eb0:	eorscc	pc, r8, r2, lsl #17
    4eb4:	andcs	lr, r7, fp, lsr #32
    4eb8:	stmdbls	r7, {r4, r5, r7, r9, sp, lr}
    4ebc:	ldrmi	r2, [sl], -r0, lsl #6
    4ec0:	andcc	lr, ip, #3244032	; 0x318000
    4ec4:			; <UNDEFINED> instruction: 0xf0402900
    4ec8:			; <UNDEFINED> instruction: 0xf8cb80ac
    4ecc:	bmi	1f1ced4 <__assert_fail@plt+0x1f1a4e0>
    4ed0:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
    4ed4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ed8:	subsmi	r9, sl, fp, lsl #23
    4edc:	rschi	pc, r0, r0, asr #32
    4ee0:			; <UNDEFINED> instruction: 0xf50d4640
    4ee4:	pop	{r0, r2, r3, r8, sl, fp, ip, sp, lr}
    4ee8:			; <UNDEFINED> instruction: 0xf8998ff0
    4eec:			; <UNDEFINED> instruction: 0xf0133106
    4ef0:	svclt	0x000c0fdf
    4ef4:	andcs	r2, r0, #268435456	; 0x10000000
    4ef8:	ldrtmi	lr, [r1], -r7, ror #14
    4efc:			; <UNDEFINED> instruction: 0xf7fd2001
    4f00:			; <UNDEFINED> instruction: 0x4606ebf2
    4f04:			; <UNDEFINED> instruction: 0xf0002800
    4f08:	eorscc	r8, r8, r7, lsr #1
    4f0c:	ldrtmi	r4, [r5], #-1573	; 0xfffff9db
    4f10:	strbmi	r4, [r9], -r2, lsr #12
    4f14:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f18:	ldrbmi	r2, [r2], -r0, lsl #6
    4f1c:	eorscc	pc, r8, r5, lsl #17
    4f20:	tstcs	r8, r4, lsr #16
    4f24:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    4f28:	tstcs	r8, r2, asr r6
    4f2c:	stmdage	r6!, {r4, r5, r6, sp, lr}
    4f30:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4f34:	tstcs	r8, r2, asr r6
    4f38:	stmdage	r8!, {r4, r5, r6, r7, sp, lr}
    4f3c:	mrc2	7, 5, pc, cr10, cr15, {7}
    4f40:	tstcs	ip, r2, asr r6
    4f44:	stmdage	sl!, {r4, r5, r8, sp, lr}
    4f48:	mrc2	7, 5, pc, cr4, cr15, {7}
    4f4c:	stmib	r6, {r1, r4, r6, r9, sl, lr}^
    4f50:	stmdage	sp!, {r1, r2, r8}
    4f54:			; <UNDEFINED> instruction: 0xf7ff210c
    4f58:			; <UNDEFINED> instruction: 0xf899fead
    4f5c:	blcc	c111d4 <__assert_fail@plt+0xc0e7e0>
    4f60:	smlabteq	r8, r6, r9, lr
    4f64:	vqdmulh.s<illegal width 8>	d2, d0, d7
    4f68:	andge	r8, r2, #157	; 0x9d
    4f6c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4f70:			; <UNDEFINED> instruction: 0x4710441a
    4f74:	andeq	r0, r0, r7, lsl #1
    4f78:	andeq	r0, r0, r1, lsl #1
    4f7c:	andeq	r0, r0, fp, ror r0
    4f80:	andeq	r0, r0, pc, rrx
    4f84:	andeq	r0, r0, r9, rrx
    4f88:	andeq	r0, r0, r5, ror r0
    4f8c:	andeq	r0, r0, r3, rrx
    4f90:			; <UNDEFINED> instruction: 0xffffff43
    4f94:	ldr	r9, [ip, -r7, lsl #2]!
    4f98:	strtmi	r4, [r0], -r9, asr #12
    4f9c:			; <UNDEFINED> instruction: 0xf9ecf7fe
    4fa0:	ldmdavs	fp!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    4fa4:	ldmdavs	sl!, {r0, r3, r5, r9, sl, lr}^
    4fa8:	eorsvs	r3, fp, r1, lsl #6
    4fac:	andeq	pc, r0, #-2147483632	; 0x80000010
    4fb0:	and	r6, r1, sl, ror r0
    4fb4:	strhtle	r4, [r4], #-33	; 0xffffffdf
    4fb8:	svccc	0x0001f811
    4fbc:	rscsle	r2, r9, r0, lsl #22
    4fc0:			; <UNDEFINED> instruction: 0xf7fd4620
    4fc4:	strmi	lr, [r1], -ip, ror #18
    4fc8:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    4fcc:	ldc2l	0, cr15, [lr, #16]!
    4fd0:	strmi	lr, [r0], r4, ror #13
    4fd4:	andcs	lr, r6, fp, ror r7
    4fd8:			; <UNDEFINED> instruction: 0xe76e62b0
    4fdc:	adcsvs	r2, r0, #4
    4fe0:	andcs	lr, r3, fp, ror #14
    4fe4:			; <UNDEFINED> instruction: 0xe76862b0
    4fe8:	adcsvs	r2, r0, #5
    4fec:	andcs	lr, r2, r5, ror #14
    4ff0:			; <UNDEFINED> instruction: 0xe76262b0
    4ff4:	adcsvs	r2, r0, #1
    4ff8:	andcs	lr, r0, pc, asr r7
    4ffc:	ldmibvs	r3!, {r4, r5, r7, r9, sp, lr}
    5000:	mvnsne	pc, r0, asr #4
    5004:	strcs	r6, [r0], #-2546	; 0xfffff60e
    5008:	stmdbls	r7, {r0, r1, r3, r4, r6, fp, ip}
    500c:	andeq	lr, r2, #68, 22	; 0x11000
    5010:	b	10c7984 <__assert_fail@plt+0x10c4f90>
    5014:	beq	1499f24 <__assert_fail@plt+0x1497530>
    5018:	andcc	lr, ip, #3244032	; 0x318000
    501c:			; <UNDEFINED> instruction: 0xf43f2900
    5020:	andls	sl, r2, r4, asr pc
    5024:	movwls	r4, #18001	; 0x4651
    5028:	ldmib	r6, {r0, r2, r9, ip, pc}^
    502c:	stmdami	r6!, {r1, r2, r8, sl, lr}
    5030:	movwcs	lr, #10711	; 0x29d7
    5034:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    5038:			; <UNDEFINED> instruction: 0xf0044500
    503c:	strb	pc, [r4, -r7, asr #27]	; <UNPREDICTABLE>
    5040:	ldrbmi	r4, [r1], -r2, lsr #16
    5044:	andls	r4, r8, #28, 12	; 0x1c00000
    5048:	sxtabcs	r4, r5, r8, ror #8
    504c:	ldc2	0, cr15, [lr, #16]!
    5050:	bls	20dc5c <__assert_fail@plt+0x20b268>
    5054:	ldrb	r9, [ip], r7, lsl #6
    5058:	b	ffcc3054 <__assert_fail@plt+0xffcc0660>
    505c:			; <UNDEFINED> instruction: 0xf7fdb280
    5060:	ldrbmi	lr, [r1], -r6, lsl #24
    5064:	ldmdami	sl, {r1, r9, sl, lr}
    5068:			; <UNDEFINED> instruction: 0xf0044478
    506c:	movwcs	pc, #3553	; 0xde1	; <UNPREDICTABLE>
    5070:	andcc	pc, r0, fp, asr #17
    5074:	b	ff943070 <__assert_fail@plt+0xff94067c>
    5078:			; <UNDEFINED> instruction: 0xf880fa1f
    507c:	strls	lr, [r8, #-1831]	; 0xfffff8d9
    5080:			; <UNDEFINED> instruction: 0x4698e6f3
    5084:	andcc	pc, r0, fp, asr #17
    5088:	ldmdami	r2, {r0, r5, r8, r9, sl, sp, lr, pc}
    508c:	ldmib	r7, {r0, r4, r6, r9, sl, lr}^
    5090:	ldrbtmi	r2, [r8], #-770	; 0xfffffcfe
    5094:	ldrcs	r9, [ip, #1288]	; 0x508
    5098:			; <UNDEFINED> instruction: 0xf0049509
    509c:	usat	pc, #4, r7, lsl #27	; <UNPREDICTABLE>
    50a0:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50a4:	adcsvs	r2, r0, #8
    50a8:	svclt	0x0000e7a9
    50ac:	andeq	r0, r2, sl, lsl #31
    50b0:	andeq	r0, r0, r4, ror #5
    50b4:	andeq	sp, r0, r2, ror #28
    50b8:	andeq	lr, r0, sl, ror r0
    50bc:	andeq	lr, r0, r2, asr #32
    50c0:	andeq	r0, r2, lr, lsl #28
    50c4:	andeq	sp, r0, sl, asr #31
    50c8:			; <UNDEFINED> instruction: 0x0000deb8
    50cc:	andeq	sp, r0, r0, lsr #30
    50d0:	andeq	sp, r0, r0, ror #28
    50d4:	muleq	r0, sl, lr
    50d8:			; <UNDEFINED> instruction: 0x4df0e92d
    50dc:	ldmib	r2, {r4, r7, r9, sl, lr}^
    50e0:			; <UNDEFINED> instruction: 0xf5ad4500
    50e4:	bmi	7644f4 <__assert_fail@plt+0x761b00>
    50e8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    50ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    50f0:			; <UNDEFINED> instruction: 0xf04f9381
    50f4:	b	1505cfc <__assert_fail@plt+0x1503308>
    50f8:	andsle	r0, pc, r5, lsl #6
    50fc:	bleq	141538 <__assert_fail@plt+0x13eb44>
    5100:	strmi	r4, [lr], -r2, lsl #13
    5104:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    5108:	ldmib	r6, {r0, r1, r2, r3, sp, lr, pc}^
    510c:	movwcc	r3, #5888	; 0x1700
    5110:			; <UNDEFINED> instruction: 0xf1476033
    5114:	strcc	r0, [r1], #-1792	; 0xfffff900
    5118:			; <UNDEFINED> instruction: 0xf1456077
    511c:	ldmib	r8, {r8, sl}^
    5120:	addsmi	r2, sp, #0, 6
    5124:	addsmi	fp, r4, #8, 30
    5128:	ldrbmi	sp, [r9], -r8, lsl #4
    512c:			; <UNDEFINED> instruction: 0xf7fe4650
    5130:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
    5134:			; <UNDEFINED> instruction: 0xf04fd0e9
    5138:	strd	r3, [r0], -pc	; <UNPREDICTABLE>
    513c:	bmi	24d144 <__assert_fail@plt+0x24a750>
    5140:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5144:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5148:	subsmi	r9, sl, r1, lsl #23
    514c:			; <UNDEFINED> instruction: 0xf50dd103
    5150:	pop	{r1, r8, sl, fp, ip, sp, lr}
    5154:			; <UNDEFINED> instruction: 0xf7fd8df0
    5158:	svclt	0x0000e8f6
    515c:	strdeq	r0, [r2], -r6
    5160:	andeq	r0, r0, r4, ror #5
    5164:	muleq	r2, lr, fp
    5168:	blmi	1b97b24 <__assert_fail@plt+0x1b95130>
    516c:	push	{r1, r3, r4, r5, r6, sl, lr}
    5170:			; <UNDEFINED> instruction: 0xb09143f0
    5174:	svcge	0x000658d3
    5178:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    517c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    5180:			; <UNDEFINED> instruction: 0xf04f930f
    5184:	movwcs	r0, #768	; 0x300
    5188:	ldrshtvs	r4, [fp], #-73	; 0xffffffb7
    518c:	movwcc	lr, #22989	; 0x59cd
    5190:	movwcc	lr, #10695	; 0x29c7
    5194:			; <UNDEFINED> instruction: 0xf0002800
    5198:	stmdavc	r3, {r0, r1, r3, r5, r7, pc}
    519c:	blcs	b569b4 <__assert_fail@plt+0xb53fc0>
    51a0:	stmdavc	r0, {r1, r2, r3, r6, r8, ip, lr, pc}^
    51a4:	cmple	fp, r0, lsl #16
    51a8:	b	1c31a4 <__assert_fail@plt+0x1c07b0>
    51ac:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    51b0:	adchi	pc, r6, r0
    51b4:			; <UNDEFINED> instruction: 0xf7fd2000
    51b8:	addmi	lr, r6, #0, 20
    51bc:	addhi	pc, r7, r0
    51c0:	cmple	r4, r0, lsl #26
    51c4:			; <UNDEFINED> instruction: 0xf10d46a9
    51c8:	ands	r0, r4, r4, lsl r8
    51cc:	andcs	fp, r1, r4, ror #3
    51d0:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51d4:	strtmi	r4, [r0], -r1, lsl #12
    51d8:	stc2l	7, cr15, [ip], {255}	; 0xff
    51dc:	ldrtmi	r9, [r9], -r5, lsl #20
    51e0:	eorscc	r4, r0, #48, 12	; 0x3000000
    51e4:			; <UNDEFINED> instruction: 0xff78f7ff
    51e8:	stmdacs	r0, {r2, r9, sl, lr}
    51ec:	stmdals	r5, {r0, r2, r3, r5, r6, r8, ip, lr, pc}
    51f0:	stm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51f4:	strbmi	r9, [r2], -r5, lsl #8
    51f8:			; <UNDEFINED> instruction: 0x46304639
    51fc:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    5200:	strmi	r9, [r5], -r5, lsl #24
    5204:	rscle	r2, r1, r0, lsl #16
    5208:			; <UNDEFINED> instruction: 0xf7fd4620
    520c:	andcs	lr, r0, r4, ror r8
    5210:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5214:	andle	r4, r2, r6, lsl #5
    5218:			; <UNDEFINED> instruction: 0xf7fd4630
    521c:	strbmi	lr, [lr, #-2378]	; 0xfffff6b6
    5220:	strbmi	sp, [r8], -r2
    5224:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5228:	blmi	f97b30 <__assert_fail@plt+0xf9513c>
    522c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5230:	blls	3df2a0 <__assert_fail@plt+0x3dc8ac>
    5234:	cmnle	r0, sl, asr r0
    5238:	andslt	r4, r1, r8, lsr #12
    523c:	mvnshi	lr, #12386304	; 0xbd0000
    5240:			; <UNDEFINED> instruction: 0x4620493b
    5244:			; <UNDEFINED> instruction: 0xf7fd4479
    5248:			; <UNDEFINED> instruction: 0x4606ea72
    524c:	ldmdbmi	r9!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5250:	ldrbtmi	r2, [r9], #-0
    5254:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5258:	stmdacs	r0, {r7, r9, sl, lr}
    525c:	stcge	0, cr13, [fp, #-304]	; 0xfffffed0
    5260:	strtmi	r2, [r8], -r0, lsl #2
    5264:			; <UNDEFINED> instruction: 0xf8f8f008
    5268:			; <UNDEFINED> instruction: 0x46284933
    526c:			; <UNDEFINED> instruction: 0xf0084479
    5270:	blmi	cc36b4 <__assert_fail@plt+0xcc0cc0>
    5274:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5278:			; <UNDEFINED> instruction: 0x4014f8d9
    527c:			; <UNDEFINED> instruction: 0xf104b13c
    5280:	strtmi	r0, [r8], -r8, lsl #2
    5284:			; <UNDEFINED> instruction: 0xf904f008
    5288:	stccs	8, cr6, [r0], {36}	; 0x24
    528c:	strdcs	sp, [r0, -r7]
    5290:			; <UNDEFINED> instruction: 0xf0084628
    5294:			; <UNDEFINED> instruction: 0x4628f8fd
    5298:			; <UNDEFINED> instruction: 0xf0082100
    529c:	strmi	pc, [r4], -r3, asr #18
    52a0:			; <UNDEFINED> instruction: 0xf8d9b350
    52a4:	movwcs	r0, #16
    52a8:			; <UNDEFINED> instruction: 0x46214632
    52ac:	andhi	pc, r0, sp, asr #17
    52b0:	movwls	r9, #4866	; 0x1302
    52b4:			; <UNDEFINED> instruction: 0xf8f4f00b
    52b8:	strtmi	r4, [r0], -r5, lsl #12
    52bc:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52c0:	ssatmi	fp, #18, sp, asr #2
    52c4:	strbmi	r9, [r6], -r5, lsl #24
    52c8:	stcls	7, cr14, [r5], {158}	; 0x9e
    52cc:	mulcs	r0, ip, r7
    52d0:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52d4:	svc	0x0090f7fc
    52d8:			; <UNDEFINED> instruction: 0x462ae772
    52dc:	strbmi	r4, [r0], -r9, lsr #12
    52e0:	b	fecc32dc <__assert_fail@plt+0xfecc08e8>
    52e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    52e8:	ldrtmi	sp, [r1], fp, ror #3
    52ec:	strb	r4, [sl, -r6, asr #12]!
    52f0:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52f4:	ldrb	r4, [sp, -r6, lsl #12]
    52f8:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52fc:	strb	fp, [r0, r5, lsl #5]!
    5300:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5304:	strtmi	fp, [r8], -r5, lsl #5
    5308:	b	fec43304 <__assert_fail@plt+0xfec40910>
    530c:	strmi	r4, [r2], -r1, lsr #12
    5310:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    5314:	stc2	0, cr15, [ip], {4}
    5318:			; <UNDEFINED> instruction: 0xf7fde786
    531c:	svclt	0x0000e814
    5320:	andeq	r0, r2, r4, ror fp
    5324:	andeq	r0, r0, r4, ror #5
    5328:	andeq	r0, r2, r8, asr fp
    532c:			; <UNDEFINED> instruction: 0x00020ab4
    5330:	strdeq	sp, [r0], -r4
    5334:	andeq	sp, r0, r2, asr #16
    5338:	andeq	sp, r0, ip, lsr #22
    533c:	andeq	r0, r0, r4, lsl r3
    5340:	andeq	sp, r0, lr, ror #20
    5344:	svclt	0x0000e4fe
    5348:	svclt	0x00182800
    534c:	tstle	r0, r0, lsl #18
    5350:	str	r4, [pc], #-1904	; 5358 <__assert_fail@plt+0x2964>
    5354:	andcs	r4, r6, r8, lsl #18
    5358:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    535c:			; <UNDEFINED> instruction: 0xf7fd4c07
    5360:	stmdbmi	r7, {r3, r4, r5, r9, fp, sp, lr, pc}
    5364:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    5368:			; <UNDEFINED> instruction: 0xf7fd4620
    536c:	strtmi	lr, [r0], -r4, asr #21
    5370:			; <UNDEFINED> instruction: 0x4010e8bd
    5374:	stmdalt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5378:	andeq	sp, r0, r6, asr #25
    537c:	andeq	sp, r0, r8, ror #24
    5380:	andeq	sp, r0, r2, asr ip
    5384:	tstcs	r0, r1, lsl r8
    5388:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    538c:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5390:	cmnlt	r8, r4, lsl #12
    5394:			; <UNDEFINED> instruction: 0xf7fd4620
    5398:	stmdbmi	sp, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    539c:			; <UNDEFINED> instruction: 0x46044479
    53a0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    53a4:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53a8:	cmplt	r8, r3, lsl #12
    53ac:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    53b0:			; <UNDEFINED> instruction: 0xf7fd200e
    53b4:			; <UNDEFINED> instruction: 0x4604ea3c
    53b8:	mvnle	r2, r0, lsl #16
    53bc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    53c0:	ldrmi	r4, [ip], -r0, lsr #12
    53c4:	svc	0x0096f7fc
    53c8:	svclt	0x0000e7f0
    53cc:	andeq	sp, r0, r2, asr #24
    53d0:	andeq	sp, r0, r8, lsr ip
    53d4:	andeq	sp, r0, sl, lsr #24
    53d8:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    53dc:	strmi	r4, [r4], -r1, lsl #12
    53e0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    53e4:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53e8:	pop	{r5, r9, sl, lr}
    53ec:			; <UNDEFINED> instruction: 0xf7fc4010
    53f0:			; <UNDEFINED> instruction: 0x4770bf7f
    53f4:	andeq	sp, r0, sl, ror #23
    53f8:	addlt	fp, r3, r0, lsr r5
    53fc:			; <UNDEFINED> instruction: 0xf7ff9001
    5400:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5404:	strmi	r2, [r4], -r5, lsl #4
    5408:			; <UNDEFINED> instruction: 0xf7fc2000
    540c:			; <UNDEFINED> instruction: 0x4605ef96
    5410:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
    5414:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5418:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    541c:			; <UNDEFINED> instruction: 0xf7fc4620
    5420:	strtmi	lr, [r8], -sl, ror #30
    5424:	ldclt	0, cr11, [r0, #-12]!
    5428:			; <UNDEFINED> instruction: 0x0000dbb6
    542c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5430:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
    5434:	blmi	ef9588 <__assert_fail@plt+0xef6b94>
    5438:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    543c:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    5440:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    5444:			; <UNDEFINED> instruction: 0xf104b1c4
    5448:	strtmi	r0, [r9], -r8
    544c:	mrc	7, 5, APSR_nzcv, cr10, cr12, {7}
    5450:	mvnsle	r2, r0, lsl #16
    5454:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    5458:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
    545c:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    5460:	ldrhle	r4, [sl, #34]!	; 0x22
    5464:			; <UNDEFINED> instruction: 0xf04f689f
    5468:	strbmi	r0, [r0], -r0, lsl #16
    546c:	svc	0x0042f7fc
    5470:	ldrtmi	fp, [r8], -r7, asr #7
    5474:			; <UNDEFINED> instruction: 0x87f0e8bd
    5478:	andcs	r2, r5, r0, lsl #2
    547c:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5480:			; <UNDEFINED> instruction: 0xf7fdb368
    5484:	pkhbtmi	lr, r0, sl, lsl #21
    5488:	strtmi	fp, [r9], -r8, asr #6
    548c:			; <UNDEFINED> instruction: 0xf7fd2005
    5490:	stmdacs	r0, {r5, r7, r8, fp, sp, lr, pc}
    5494:			; <UNDEFINED> instruction: 0xf8dfd042
    5498:			; <UNDEFINED> instruction: 0xf8dfa090
    549c:	ldrbtmi	r9, [sl], #144	; 0x90
    54a0:			; <UNDEFINED> instruction: 0x465144f9
    54a4:			; <UNDEFINED> instruction: 0xf7fd4648
    54a8:	andcs	lr, r5, #155648	; 0x26000
    54ac:	andcs	r4, r0, r1, lsr r6
    54b0:	svc	0x0042f7fc
    54b4:	strmi	r4, [r7], -r1, asr #12
    54b8:			; <UNDEFINED> instruction: 0xf7fd2005
    54bc:	ldrbmi	lr, [r1], -sl, lsl #19
    54c0:			; <UNDEFINED> instruction: 0xf7fd4648
    54c4:			; <UNDEFINED> instruction: 0xb1a4ea18
    54c8:			; <UNDEFINED> instruction: 0xf7fc200c
    54cc:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    54d0:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    54d4:	strvs	lr, [r1, -r0, asr #19]
    54d8:	rsbvs	r6, r0, r3
    54dc:	andcs	lr, r0, r5, asr #15
    54e0:	svc	0x0008f7fc
    54e4:	andcs	r4, r5, #51380224	; 0x3100000
    54e8:			; <UNDEFINED> instruction: 0x47f0e8bd
    54ec:			; <UNDEFINED> instruction: 0xf7fc2000
    54f0:	strtmi	fp, [r8], -r1, lsr #30
    54f4:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54f8:			; <UNDEFINED> instruction: 0xf7fc300c
    54fc:			; <UNDEFINED> instruction: 0x4604ee32
    5500:	adcsle	r2, r2, r0, lsl #16
    5504:	strtmi	r3, [r9], -r8
    5508:	svc	0x00c0f7fc
    550c:	andcs	r4, r0, #8, 22	; 0x2000
    5510:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
    5514:	andsvs	r6, ip, sl, lsl r8
    5518:	ldrb	r6, [r5, r2, lsr #32]
    551c:			; <UNDEFINED> instruction: 0xf7fc4640
    5520:	ldrb	lr, [pc, sl, ror #29]
    5524:	andeq	r0, r2, r6, ror #29
    5528:	andeq	sp, r0, sl, lsl fp
    552c:	andeq	sp, r0, ip, lsr #22
    5530:	andeq	r0, r2, lr, lsl #28
    5534:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    5538:	eorsle	r2, lr, r0, lsr ip
    553c:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    5540:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    5544:	svclt	0x00882c09
    5548:	ldmdale	r3, {r8, r9, sl, sp}
    554c:			; <UNDEFINED> instruction: 0xf1a47844
    5550:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    5554:			; <UNDEFINED> instruction: 0xf04f2700
    5558:	and	r0, r3, sl, lsl #28
    555c:	svcmi	0x0001f816
    5560:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    5564:	ldrtmi	fp, [r0], -sp, ror #5
    5568:	blx	390996 <__assert_fail@plt+0x38dfa2>
    556c:			; <UNDEFINED> instruction: 0xf1a4c707
    5570:	ldmible	r3!, {r4, r5, sl, fp}^
    5574:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    5578:			; <UNDEFINED> instruction: 0xd127292e
    557c:	mcrrne	8, 4, r7, r4, cr5
    5580:	eorle	r2, r6, r0, lsr sp
    5584:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    5588:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    558c:	andcs	fp, r0, r8, lsl #31
    5590:	andcs	sp, r0, sl, lsl #16
    5594:			; <UNDEFINED> instruction: 0xf814260a
    5598:	blx	19d1a6 <__assert_fail@plt+0x19a7b2>
    559c:			; <UNDEFINED> instruction: 0xf1a51000
    55a0:	sbclt	r0, sp, #48, 2
    55a4:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    55a8:	stmdavc	r2!, {r4, sp, lr}
    55ac:	svclt	0x001c2a2e
    55b0:	andsvs	r2, sl, r0, lsl #4
    55b4:			; <UNDEFINED> instruction: 0x4620d013
    55b8:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    55bc:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    55c0:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    55c4:			; <UNDEFINED> instruction: 0xf04fbf88
    55c8:	stmiale	r2, {sl, fp}^
    55cc:	strtmi	r2, [r0], -r0, lsl #8
    55d0:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    55d4:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    55d8:	strdcs	sp, [r0, -r8]
    55dc:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    55e0:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    55e4:			; <UNDEFINED> instruction: 0xf1a1d016
    55e8:	sbcslt	r0, r1, #48, 4
    55ec:	svclt	0x00842909
    55f0:	andcs	r4, r0, r4, lsl #12
    55f4:	strmi	sp, [r4], -fp, lsl #16
    55f8:	andcs	r2, r0, sl, lsl #10
    55fc:	svcne	0x0001f814
    5600:	andcs	pc, r0, r5, lsl #22
    5604:	eorseq	pc, r0, #1073741864	; 0x40000028
    5608:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    560c:			; <UNDEFINED> instruction: 0x6018d9f6
    5610:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    5614:	bcc	c238a4 <__assert_fail@plt+0xc20eb0>
    5618:	ldmible	r7, {r0, r3, r9, fp, sp}^
    561c:	strb	r2, [sl, r0, lsl #4]!
    5620:			; <UNDEFINED> instruction: 0x4604b510
    5624:	strmi	fp, [r8], -r9, ror #2
    5628:	stc	7, cr15, [lr, #1008]!	; 0x3f0
    562c:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    5630:	pop	{r2, r3, r4, r8, ip, sp, pc}
    5634:			; <UNDEFINED> instruction: 0xf7fd4010
    5638:	pop	{r0, r1, r2, r4, r7, fp, ip, sp, pc}
    563c:			; <UNDEFINED> instruction: 0xf7fd4010
    5640:			; <UNDEFINED> instruction: 0xf7fcb9b9
    5644:			; <UNDEFINED> instruction: 0xf7fcee06
    5648:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    564c:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    5650:	blmi	917ee4 <__assert_fail@plt+0x9154f0>
    5654:	push	{r1, r3, r4, r5, r6, sl, lr}
    5658:	ldrshtlt	r4, [r2], r0
    565c:			; <UNDEFINED> instruction: 0x460d58d3
    5660:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    5664:			; <UNDEFINED> instruction: 0xf04f9331
    5668:			; <UNDEFINED> instruction: 0xf7fc0300
    566c:			; <UNDEFINED> instruction: 0xf855efca
    5670:	movwls	r3, #11012	; 0x2b04
    5674:	orrslt	r4, r3, r6, lsl #12
    5678:	stcge	6, cr4, [r3], {24}
    567c:	svc	0x00c0f7fc
    5680:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5684:	and	r4, r4, r6, lsl #8
    5688:	svc	0x00baf7fc
    568c:	strmi	r4, [r6], #-1440	; 0xfffffa60
    5690:			; <UNDEFINED> instruction: 0xf855d01e
    5694:			; <UNDEFINED> instruction: 0xf8440b04
    5698:	stmdacs	r0, {r2, r8, r9, fp}
    569c:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    56a0:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    56a4:	teqlt	r8, r5, lsl #12
    56a8:	ldrtmi	sl, [r9], -r2, lsl #24
    56ac:	mrc	7, 1, APSR_nzcv, cr6, cr12, {7}
    56b0:	blvc	143808 <__assert_fail@plt+0x140e14>
    56b4:	mvnsle	r2, r0, lsl #30
    56b8:	blmi	297eec <__assert_fail@plt+0x2954f8>
    56bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    56c0:	blls	c5f730 <__assert_fail@plt+0xc5cd3c>
    56c4:	qaddle	r4, sl, r8
    56c8:	eorslt	r4, r2, r8, lsr #12
    56cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    56d0:	strcs	r2, [r0, #-22]	; 0xffffffea
    56d4:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56d8:			; <UNDEFINED> instruction: 0xf7fce7ee
    56dc:	svclt	0x0000ee34
    56e0:	andeq	r0, r2, ip, lsl #13
    56e4:	andeq	r0, r0, r4, ror #5
    56e8:	andeq	r0, r2, r4, lsr #12
    56ec:	svcmi	0x00f0e92d
    56f0:	bmi	fef5713c <__assert_fail@plt+0xfef54748>
    56f4:	blmi	fef71990 <__assert_fail@plt+0xfef6ef9c>
    56f8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    56fc:	strmi	r4, [lr], -r8, lsl #12
    5700:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    5704:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5708:			; <UNDEFINED> instruction: 0xf04f9323
    570c:			; <UNDEFINED> instruction: 0xf7fc0300
    5710:			; <UNDEFINED> instruction: 0xf859ef78
    5714:	blmi	fed9832c <__assert_fail@plt+0xfed95938>
    5718:	movwls	r4, #1147	; 0x47b
    571c:	stccs	6, cr4, [r0], {131}	; 0x83
    5720:	tsthi	sp, r0	; <UNPREDICTABLE>
    5724:			; <UNDEFINED> instruction: 0xf10b4620
    5728:			; <UNDEFINED> instruction: 0xf7fc0b02
    572c:			; <UNDEFINED> instruction: 0xf10def6a
    5730:	vstmdbge	r3!, {s0-s15}
    5734:	and	r4, r7, r3, lsl #9
    5738:	svc	0x0062f7fc
    573c:			; <UNDEFINED> instruction: 0xf10045aa
    5740:	strmi	r0, [r3], #1
    5744:	addshi	pc, ip, r0
    5748:	bleq	1438b4 <__assert_fail@plt+0x140ec0>
    574c:	bleq	14387c <__assert_fail@plt+0x140e88>
    5750:	mvnsle	r2, r0, lsl #16
    5754:			; <UNDEFINED> instruction: 0xf10b7832
    5758:	bcs	1f86364 <__assert_fail@plt+0x1f83970>
    575c:			; <UNDEFINED> instruction: 0xf04fbf1e
    5760:	strcs	r0, [r1, #-2304]	; 0xfffff700
    5764:	suble	r4, fp, fp, asr #13
    5768:			; <UNDEFINED> instruction: 0xf1b84618
    576c:	eorsle	r0, lr, r0, lsl #30
    5770:	ldcl	7, cr15, [r4], {252}	; 0xfc
    5774:			; <UNDEFINED> instruction: 0xf1b94682
    5778:			; <UNDEFINED> instruction: 0xf0000f00
    577c:			; <UNDEFINED> instruction: 0x464980d5
    5780:			; <UNDEFINED> instruction: 0xf7fc4650
    5784:	ldmdbne	r1!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}^
    5788:	stcl	7, cr15, [r8, #1008]	; 0x3f0
    578c:	ldrbmi	r4, [r8], -r5, lsl #12
    5790:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    5794:	stc	7, cr15, [lr, #1008]!	; 0x3f0
    5798:	bleq	418dc <__assert_fail@plt+0x3eee8>
    579c:	orrslt	r2, ip, pc, lsr #12
    57a0:	svceq	0x0000f1bb
    57a4:			; <UNDEFINED> instruction: 0xf89ad103
    57a8:	bcs	bcd7b0 <__assert_fail@plt+0xbcadbc>
    57ac:			; <UNDEFINED> instruction: 0x4628d05e
    57b0:			; <UNDEFINED> instruction: 0xf8004621
    57b4:			; <UNDEFINED> instruction: 0xf7fc6b01
    57b8:			; <UNDEFINED> instruction: 0x4605edb2
    57bc:	blmi	143928 <__assert_fail@plt+0x140f34>
    57c0:	bleq	81bf4 <__assert_fail@plt+0x7f200>
    57c4:	mvnle	r2, r0, lsl #24
    57c8:	strle	r0, [r3, #-1979]	; 0xfffff845
    57cc:	mulcc	r0, sl, r8
    57d0:	cmple	lr, pc, lsr #22
    57d4:	blmi	fe1581f8 <__assert_fail@plt+0xfe155804>
    57d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    57dc:	blls	8df84c <__assert_fail@plt+0x8dce58>
    57e0:			; <UNDEFINED> instruction: 0xf040405a
    57e4:	ldrbmi	r8, [r0], -ip, ror #1
    57e8:	pop	{r0, r2, r5, ip, sp, pc}
    57ec:			; <UNDEFINED> instruction: 0xf7fc8ff0
    57f0:			; <UNDEFINED> instruction: 0x4682ecb8
    57f4:			; <UNDEFINED> instruction: 0xd1be2800
    57f8:			; <UNDEFINED> instruction: 0xf7fc4658
    57fc:			; <UNDEFINED> instruction: 0xe7e9ed7c
    5800:	bcs	239d0 <__assert_fail@plt+0x20fdc>
    5804:	bcs	bf546c <__assert_fail@plt+0xbf2a78>
    5808:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    580c:			; <UNDEFINED> instruction: 0xf1b89301
    5810:			; <UNDEFINED> instruction: 0xf0000f00
    5814:			; <UNDEFINED> instruction: 0xf7fc808f
    5818:	blls	816c8 <__assert_fail@plt+0x7ecd4>
    581c:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    5820:	movwls	r4, #5712	; 0x1650
    5824:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    5828:	tstlt	r8, r1, lsl #22
    582c:	andvc	r2, r2, r0, lsl #4
    5830:	movwls	r4, #5712	; 0x1650
    5834:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5838:			; <UNDEFINED> instruction: 0x46054651
    583c:			; <UNDEFINED> instruction: 0xf7ff4640
    5840:	strcc	pc, [r1, #-3823]	; 0xfffff111
    5844:	ldrbmi	r4, [r0], -r3, lsl #13
    5848:	ldcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    584c:			; <UNDEFINED> instruction: 0xf1bb9b01
    5850:			; <UNDEFINED> instruction: 0xf0000f00
    5854:	ldrbmi	r8, [r8], -r7, lsl #1
    5858:			; <UNDEFINED> instruction: 0xf7fc46d9
    585c:	blls	813ac <__assert_fail@plt+0x7e9b8>
    5860:	ldrmi	r4, [r8], -r3, lsl #8
    5864:	svceq	0x0000f1b8
    5868:	str	sp, [r1, r1, asr #1]
    586c:	mulcs	r1, sl, r8
    5870:	orrsle	r2, ip, r0, lsl #20
    5874:	strtmi	r4, [r1], -r8, lsr #12
    5878:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    587c:	ldr	r4, [sp, r5, lsl #12]
    5880:	svceq	0x0000f1b8
    5884:	addshi	pc, r3, r0, asr #32
    5888:			; <UNDEFINED> instruction: 0x46c22016
    588c:	svc	0x00d6f7fc
    5890:			; <UNDEFINED> instruction: 0xf004e7a0
    5894:			; <UNDEFINED> instruction: 0x4604ffdb
    5898:	rsbsle	r2, r6, r0, lsl #16
    589c:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    58a0:	ldrbmi	r4, [r0], -r5, lsl #12
    58a4:	mcr	7, 5, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    58a8:	andcc	r4, r2, r8, lsr #8
    58ac:	svceq	0x0000f1b8
    58b0:			; <UNDEFINED> instruction: 0xf7fcd048
    58b4:			; <UNDEFINED> instruction: 0x4605ec34
    58b8:	blcs	be394c <__assert_fail@plt+0xbe0f58>
    58bc:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    58c0:	subsle	r2, r2, r0, lsl #20
    58c4:	strtmi	r4, [r8], -r1, lsr #12
    58c8:	stc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    58cc:	ldrbmi	r2, [r1], -pc, lsr #6
    58d0:	blcc	838d8 <__assert_fail@plt+0x80ee4>
    58d4:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    58d8:			; <UNDEFINED> instruction: 0xf7fc4620
    58dc:	ldrbmi	lr, [r0], -ip, lsl #26
    58e0:	stc	7, cr15, [r8, #-1008]	; 0xfffffc10
    58e4:			; <UNDEFINED> instruction: 0xf7fc4628
    58e8:	stmdacs	r2, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    58ec:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    58f0:	stclpl	8, cr1, [fp], #936	; 0x3a8
    58f4:	eorsle	r2, pc, pc, lsr #22
    58f8:	strb	r4, [fp, -sl, lsr #13]!
    58fc:			; <UNDEFINED> instruction: 0xf04f483e
    5900:	movwls	r0, #6912	; 0x1b00
    5904:			; <UNDEFINED> instruction: 0xf7fc4478
    5908:	blls	810c8 <__assert_fail@plt+0x7e6d4>
    590c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5910:			; <UNDEFINED> instruction: 0xf899d043
    5914:	teqlt	r2, #0
    5918:	movwls	r4, #5704	; 0x1648
    591c:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    5920:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    5924:	ldr	r4, [pc, -r3, lsl #8]
    5928:			; <UNDEFINED> instruction: 0x46504631
    592c:	ldcl	7, cr15, [r6], #1008	; 0x3f0
    5930:	str	r4, [ip, -r5, lsl #12]!
    5934:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5938:	strmi	r9, [r2], r1, lsl #22
    593c:			; <UNDEFINED> instruction: 0xf47f2800
    5940:	strb	sl, [r7, -lr, ror #30]
    5944:	stc	7, cr15, [ip], {252}	; 0xfc
    5948:	stmdacs	r0, {r0, r2, r9, sl, lr}
    594c:			; <UNDEFINED> instruction: 0x4620d1b4
    5950:	ldcl	7, cr15, [r0], {252}	; 0xfc
    5954:			; <UNDEFINED> instruction: 0xf7fc4650
    5958:	strbmi	lr, [r2], lr, asr #25
    595c:			; <UNDEFINED> instruction: 0xf100e73a
    5960:	ldrbt	r0, [r7], r1, lsl #22
    5964:	strcs	r4, [r1, #-1753]	; 0xfffff927
    5968:			; <UNDEFINED> instruction: 0x4628e6fe
    596c:			; <UNDEFINED> instruction: 0xf8004651
    5970:			; <UNDEFINED> instruction: 0xf7fc3b01
    5974:	str	lr, [pc, ip, lsl #27]!
    5978:	strtmi	r4, [sl], r8, lsr #8
    597c:	stccc	8, cr15, [r1], {16}
    5980:	svclt	0x00042b2e
    5984:	andsvc	r2, r3, r0, lsl #6
    5988:			; <UNDEFINED> instruction: 0xf1b8e724
    598c:	tstle	r8, r0, lsl #30
    5990:			; <UNDEFINED> instruction: 0x46c24650
    5994:	stc	7, cr15, [lr], #1008	; 0x3f0
    5998:			; <UNDEFINED> instruction: 0x4601e71c
    599c:			; <UNDEFINED> instruction: 0xf7ff4640
    59a0:	blls	852a4 <__assert_fail@plt+0x828b0>
    59a4:	strmi	r4, [r1], r3, lsl #13
    59a8:	sbcsle	r2, ip, r0, lsl #16
    59ac:	bmi	4ff878 <__assert_fail@plt+0x4fce84>
    59b0:	bicsvc	pc, r8, pc, asr #8
    59b4:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    59b8:			; <UNDEFINED> instruction: 0xf0044478
    59bc:			; <UNDEFINED> instruction: 0xf7fcfab7
    59c0:	bls	40cd0 <__assert_fail@plt+0x3e2dc>
    59c4:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    59c8:			; <UNDEFINED> instruction: 0xf7fc681c
    59cc:	stmdavs	r0, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    59d0:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    59d4:	tstcs	r1, ip, lsl #20
    59d8:			; <UNDEFINED> instruction: 0x4603447a
    59dc:			; <UNDEFINED> instruction: 0xf7fc4620
    59e0:			; <UNDEFINED> instruction: 0x2002eebe
    59e4:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    59e8:	andeq	r0, r2, r6, ror #11
    59ec:	andeq	r0, r0, r4, ror #5
    59f0:	andeq	r0, r2, r8, asr #11
    59f4:	andeq	r0, r2, r8, lsl #10
    59f8:	strdeq	sp, [r0], -r4
    59fc:	ldrdeq	sp, [r0], -r6
    5a00:	andeq	sp, r0, r4, lsr #12
    5a04:	andeq	r0, r0, r8, ror #5
    5a08:	andeq	sp, r0, r8, lsr #12
    5a0c:	svcmi	0x00f0e92d
    5a10:	stmdavc	r3, {r1, r2, r9, sl, lr}
    5a14:	strmi	fp, [sl], r3, lsl #1
    5a18:	blcs	1727c <__assert_fail@plt+0x14888>
    5a1c:	addshi	pc, fp, r0
    5a20:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    5a24:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    5a28:	and	r4, r5, r9, lsl r6
    5a2c:	bl	212e38 <__assert_fail@plt+0x210444>
    5a30:			; <UNDEFINED> instruction: 0xf8140004
    5a34:	biclt	r1, r9, r1, lsl #30
    5a38:	svclt	0x00182925
    5a3c:	svclt	0x000c293a
    5a40:	movwcs	r2, #769	; 0x301
    5a44:	svclt	0x0008290a
    5a48:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5a4c:	mvnle	r2, r0, lsl #22
    5a50:			; <UNDEFINED> instruction: 0xf1ba4650
    5a54:	rscle	r0, sl, r0, lsl #30
    5a58:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    5a5c:	mvnle	r2, r0, lsl #16
    5a60:	andeq	lr, r4, r8, lsl #22
    5a64:	svcne	0x0001f814
    5a68:	mvnle	r2, r0, lsl #18
    5a6c:	subeq	lr, r5, r0, lsl #22
    5a70:	svccs	0x00003001
    5a74:			; <UNDEFINED> instruction: 0xf7fcd065
    5a78:	ldmdavc	r1!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    5a7c:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    5a80:	strcs	sp, [r0], #-103	; 0xffffff99
    5a84:	bleq	981bc8 <__assert_fail@plt+0x97f1d4>
    5a88:	eorscs	r2, r3, #-2080374783	; 0x84000001
    5a8c:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    5a90:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    5a94:			; <UNDEFINED> instruction: 0xf1bad047
    5a98:	suble	r0, lr, r0, lsl #30
    5a9c:	tstls	r1, r0, asr r6
    5aa0:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    5aa4:	cmncs	r1, #16384	; 0x4000
    5aa8:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    5aac:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    5ab0:	svclt	0x0094299f
    5ab4:	subscc	r3, r7, r0, lsr r0
    5ab8:	andlt	pc, r0, r9, lsl #17
    5abc:	tsteq	pc, r1	; <UNPREDICTABLE>
    5ac0:	stcne	0, cr7, [r0], #224	; 0xe0
    5ac4:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    5ac8:	streq	lr, [r4, -r5, lsl #22]
    5acc:	teqcc	r0, r4	; <illegal shifter operand>
    5ad0:	strtpl	r3, [r9], #-343	; 0xfffffea9
    5ad4:	svcne	0x0001f816
    5ad8:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    5adc:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    5ae0:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    5ae4:	streq	lr, [r8, -r5, lsl #22]
    5ae8:	stfned	f5, [r1], #836	; 0x344
    5aec:	andlt	pc, r4, r5, lsl #16
    5af0:	andcs	pc, r8, r5, lsl #16
    5af4:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    5af8:			; <UNDEFINED> instruction: 0xf816192f
    5afc:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    5b00:	movwcs	sp, #491	; 0x1eb
    5b04:			; <UNDEFINED> instruction: 0x4628703b
    5b08:	pop	{r0, r1, ip, sp, pc}
    5b0c:	stcne	15, cr8, [r0], #960	; 0x3c0
    5b10:			; <UNDEFINED> instruction: 0xf8893403
    5b14:			; <UNDEFINED> instruction: 0xf04f1000
    5b18:	eorsvc	r0, r9, r2, lsr r1
    5b1c:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    5b20:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    5b24:	stcne	7, cr14, [r1], #856	; 0x358
    5b28:			; <UNDEFINED> instruction: 0xf8893403
    5b2c:			; <UNDEFINED> instruction: 0xf04fb000
    5b30:	eorsvc	r0, r8, r0, lsr r0
    5b34:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    5b38:	strbmi	lr, [r4], -ip, asr #15
    5b3c:	andne	pc, r0, r9, lsl #17
    5b40:			; <UNDEFINED> instruction: 0xf7fce7c8
    5b44:	strmi	lr, [r5], -lr, lsl #22
    5b48:	sbcsle	r2, ip, r0, lsl #16
    5b4c:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    5b50:			; <UNDEFINED> instruction: 0x462fd197
    5b54:	ldrdcs	lr, [r1], -r5
    5b58:	svclt	0x0000e78b
    5b5c:	cmnlt	fp, r3, lsl #16
    5b60:			; <UNDEFINED> instruction: 0xf0032200
    5b64:	blcs	fe006a6c <__assert_fail@plt+0xfe004078>
    5b68:	andcc	fp, r1, #24, 30	; 0x60
    5b6c:	andle	r1, r1, fp, asr #24
    5b70:	andle	r3, r3, r1, lsl #18
    5b74:	svccc	0x0001f810
    5b78:	mvnsle	r2, r0, lsl #22
    5b7c:			; <UNDEFINED> instruction: 0x47704610
    5b80:			; <UNDEFINED> instruction: 0xe7fb461a
    5b84:	strmi	fp, [r2], #-794	; 0xfffffce6
    5b88:	ldrbtlt	r1, [r0], #3651	; 0xe43
    5b8c:	mcrne	14, 2, r1, cr13, cr6, {2}
    5b90:	svcmi	0x0001f813
    5b94:	svcne	0x0001f815
    5b98:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    5b9c:			; <UNDEFINED> instruction: 0xf1a1428c
    5ba0:	strtmi	r0, [r2], -r1, ror #14
    5ba4:	andle	r4, sl, r8, lsl #12
    5ba8:	svceq	0x0019f1bc
    5bac:			; <UNDEFINED> instruction: 0xf024bf98
    5bb0:	svccs	0x00190220
    5bb4:			; <UNDEFINED> instruction: 0xf021bf98
    5bb8:	addsmi	r0, r0, #32
    5bbc:	adcsmi	sp, r3, #4, 2
    5bc0:	andcs	sp, r0, r6, ror #3
    5bc4:			; <UNDEFINED> instruction: 0x4770bcf0
    5bc8:	vldmialt	r0!, {s3-s18}
    5bcc:			; <UNDEFINED> instruction: 0x46104770
    5bd0:	svclt	0x00004770
    5bd4:	addlt	fp, r3, r0, lsr r5
    5bd8:	strmi	r4, [r8], -r4, lsl #12
    5bdc:			; <UNDEFINED> instruction: 0xf7fc9101
    5be0:	stmdbls	r1, {r4, r8, sl, fp, sp, lr, pc}
    5be4:	strmi	r4, [r2], -r5, lsl #12
    5be8:			; <UNDEFINED> instruction: 0xf7fc4620
    5bec:	ldmiblt	r0!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    5bf0:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    5bf4:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    5bf8:	svceq	0x00dff012
    5bfc:			; <UNDEFINED> instruction: 0xf383fab3
    5c00:	tstcs	r1, r8, lsl #30
    5c04:	cmpne	r3, #323584	; 0x4f000
    5c08:	sadd16mi	fp, r9, r8
    5c0c:	bcs	832198 <__assert_fail@plt+0x82f7a4>
    5c10:			; <UNDEFINED> instruction: 0xf043bf08
    5c14:			; <UNDEFINED> instruction: 0xb12b0301
    5c18:	svccc	0x0001f810
    5c1c:	svclt	0x00182b09
    5c20:	rscsle	r2, r9, r0, lsr #22
    5c24:	ldclt	0, cr11, [r0, #-12]!
    5c28:	andlt	r4, r3, r8, lsl #12
    5c2c:	andcs	fp, r0, r0, lsr sp
    5c30:	ldclt	0, cr11, [r0, #-12]!
    5c34:	svcmi	0x00f8e92d
    5c38:			; <UNDEFINED> instruction: 0xb1a1460e
    5c3c:	pkhbtmi	r4, r0, r1, lsl #13
    5c40:	ldc	7, cr15, [sl], {252}	; 0xfc
    5c44:			; <UNDEFINED> instruction: 0xf81e46ce
    5c48:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    5c4c:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    5c50:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    5c54:	blcc	83cb0 <__assert_fail@plt+0x812bc>
    5c58:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    5c5c:	mulle	r5, fp, r5
    5c60:	strtmi	fp, [r8], lr, lsl #2
    5c64:			; <UNDEFINED> instruction: 0x4630e7f4
    5c68:	svchi	0x00f8e8bd
    5c6c:	mulne	r1, r9, r8
    5c70:			; <UNDEFINED> instruction: 0xb1a64673
    5c74:	beq	1c08b4 <__assert_fail@plt+0x1bdec0>
    5c78:	and	r4, r3, r7, asr #12
    5c7c:	svcne	0x0001f813
    5c80:	andle	r4, r7, r3, asr r5
    5c84:	svcgt	0x0001f817
    5c88:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    5c8c:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    5c90:	rscsle	r4, r3, r2, lsl #5
    5c94:	mvnle	r2, r0, lsl #18
    5c98:	pop	{r6, r9, sl, lr}
    5c9c:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5ca0:	strbmi	fp, [r0], -ip, lsl #30
    5ca4:	ldmfd	sp!, {sp}
    5ca8:	svclt	0x00008ff8
    5cac:	suble	r2, r8, r0, lsl #18
    5cb0:	svcmi	0x00f0e92d
    5cb4:			; <UNDEFINED> instruction: 0xf81b4693
    5cb8:	addlt	sl, r3, r1, lsl #22
    5cbc:			; <UNDEFINED> instruction: 0xf1aa1843
    5cc0:	movwls	r0, #5217	; 0x1461
    5cc4:	nopeq	{42}	; 0x2a
    5cc8:	svclt	0x00982c19
    5ccc:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    5cd0:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    5cd4:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    5cd8:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    5cdc:			; <UNDEFINED> instruction: 0xf024bf98
    5ce0:	strmi	r0, [r2, #1056]!	; 0x420
    5ce4:	tstlt	r9, #2
    5ce8:	ldrb	r4, [r0, r0, asr #12]!
    5cec:	ldrbmi	r9, [lr], -r1, lsl #24
    5cf0:	addsmi	r7, ip, #5570560	; 0x550000
    5cf4:	bl	2f9d7c <__assert_fail@plt+0x2f7388>
    5cf8:	and	r0, r3, r1, lsl #18
    5cfc:	svcpl	0x0001f816
    5d00:	andsle	r4, r2, lr, asr #10
    5d04:			; <UNDEFINED> instruction: 0xf1a5781c
    5d08:	strtmi	r0, [pc], -r1, ror #24
    5d0c:			; <UNDEFINED> instruction: 0xf1a43301
    5d10:			; <UNDEFINED> instruction: 0xf1be0e61
    5d14:	svclt	0x00980f19
    5d18:	strteq	pc, [r0], #-36	; 0xffffffdc
    5d1c:	svceq	0x0019f1bc
    5d20:			; <UNDEFINED> instruction: 0xf025bf98
    5d24:	adcmi	r0, r7, #32, 14	; 0x800000
    5d28:	tstlt	r5, r8, ror #1
    5d2c:	strb	r4, [lr, r0, asr #12]
    5d30:	andlt	r2, r3, r0
    5d34:	svchi	0x00f0e8bd
    5d38:	rscsle	r2, sl, r0, lsl #26
    5d3c:	bicsle	r2, r3, r0, lsl #18
    5d40:	strdcs	lr, [r0], -r6
    5d44:	svclt	0x00004770
    5d48:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    5d4c:	orrslt	fp, r0, r2, lsl #1
    5d50:	andsle	r3, r8, r1, lsl #20
    5d54:	stmne	r4, {r0, r8, fp, ip, sp}
    5d58:	and	r4, r3, r3, lsl #12
    5d5c:	blcs	83d70 <__assert_fail@plt+0x8137c>
    5d60:	andle	r4, r3, r3, lsr #5
    5d64:	svccs	0x0001f811
    5d68:	mvnsle	r2, r0, lsl #20
    5d6c:	andsvc	r2, sl, r0, lsl #4
    5d70:	ldclt	0, cr11, [r0, #-8]
    5d74:			; <UNDEFINED> instruction: 0x46104770
    5d78:	andls	r9, r0, #1073741824	; 0x40000000
    5d7c:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d80:	ldrdcs	lr, [r0, -sp]
    5d84:	strmi	lr, [r3], -r4, ror #15
    5d88:	svclt	0x0000e7f0
    5d8c:			; <UNDEFINED> instruction: 0x4605b570
    5d90:			; <UNDEFINED> instruction: 0xb3247804
    5d94:	stc	7, cr15, [sl], {252}	; 0xfc
    5d98:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    5d9c:			; <UNDEFINED> instruction: 0xf812e002
    5da0:	mvnslt	r4, r1, lsl #30
    5da4:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    5da8:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    5dac:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5db0:	eorvc	r4, r9, ip, lsr #12
    5db4:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    5db8:			; <UNDEFINED> instruction: 0xf8316801
    5dbc:			; <UNDEFINED> instruction: 0xf4111016
    5dc0:	svclt	0x00085100
    5dc4:	andle	r4, r2, fp, lsl #12
    5dc8:	svclt	0x00082b00
    5dcc:			; <UNDEFINED> instruction: 0xf8124623
    5dd0:			; <UNDEFINED> instruction: 0xf8041f01
    5dd4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    5dd8:	smlattlt	r3, sp, r1, sp
    5ddc:			; <UNDEFINED> instruction: 0x46287019
    5de0:			; <UNDEFINED> instruction: 0x4628bd70
    5de4:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    5de8:			; <UNDEFINED> instruction: 0x4606b570
    5dec:			; <UNDEFINED> instruction: 0xb1a47804
    5df0:	bl	ff743de8 <__assert_fail@plt+0xff7413f4>
    5df4:	tstcs	r0, r2, lsr r6
    5df8:			; <UNDEFINED> instruction: 0xf8356805
    5dfc:			; <UNDEFINED> instruction: 0xf4133014
    5e00:	svclt	0x00085300
    5e04:	andle	r4, r2, r9, lsl r6
    5e08:	svclt	0x00082900
    5e0c:			; <UNDEFINED> instruction: 0xf8124611
    5e10:	stccs	15, cr4, [r0], {1}
    5e14:	strdlt	sp, [r1, -r1]
    5e18:	ldrtmi	r7, [r0], -ip
    5e1c:	svclt	0x0000bd70
    5e20:	ldrbmi	lr, [r0, sp, lsr #18]!
    5e24:	mvnlt	r4, r8, lsl #13
    5e28:	strmi	r1, [r1], r7, asr #16
    5e2c:			; <UNDEFINED> instruction: 0x46044616
    5e30:	and	r2, r4, r0, lsl #10
    5e34:	svclt	0x00082d00
    5e38:	adcsmi	r4, ip, #89128960	; 0x5500000
    5e3c:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    5e40:			; <UNDEFINED> instruction: 0x46a24630
    5e44:			; <UNDEFINED> instruction: 0xf7fc3401
    5e48:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5e4c:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    5e50:	mvnsle	r4, r5, lsl #12
    5e54:	movwcs	fp, #301	; 0x12d
    5e58:	andeq	lr, r9, r5, lsr #23
    5e5c:	pop	{r0, r1, r3, r5, ip, sp, lr}
    5e60:			; <UNDEFINED> instruction: 0x464087f0
    5e64:			; <UNDEFINED> instruction: 0x87f0e8bd
    5e68:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    5e6c:	svclt	0x00d8f7ff
    5e70:			; <UNDEFINED> instruction: 0x0000d1b2
    5e74:	ldrbmi	lr, [r0, sp, lsr #18]!
    5e78:	mvnslt	r4, r8, lsl #13
    5e7c:	strmi	r1, [r1], r7, asr #16
    5e80:			; <UNDEFINED> instruction: 0x46044616
    5e84:	beq	41fc8 <__assert_fail@plt+0x3f5d4>
    5e88:			; <UNDEFINED> instruction: 0xf1bae005
    5e8c:	svclt	0x00080f00
    5e90:	adcsmi	r4, ip, #178257920	; 0xaa00000
    5e94:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    5e98:			; <UNDEFINED> instruction: 0x46254630
    5e9c:			; <UNDEFINED> instruction: 0xf7fc3401
    5ea0:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    5ea4:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    5ea8:	mvnsle	r4, r2, lsl #13
    5eac:	andeq	lr, r9, sl, lsr #23
    5eb0:	svceq	0x0000f1ba
    5eb4:	pop	{r0, ip, lr, pc}
    5eb8:			; <UNDEFINED> instruction: 0x464087f0
    5ebc:			; <UNDEFINED> instruction: 0x87f0e8bd
    5ec0:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    5ec4:	svclt	0x00d6f7ff
    5ec8:	andeq	sp, r0, sl, asr r1
    5ecc:			; <UNDEFINED> instruction: 0x212fb510
    5ed0:			; <UNDEFINED> instruction: 0xf7fc4604
    5ed4:			; <UNDEFINED> instruction: 0xb120ec9e
    5ed8:			; <UNDEFINED> instruction: 0x4010e8bd
    5edc:			; <UNDEFINED> instruction: 0xf7fc3001
    5ee0:	strtmi	fp, [r0], -r3, asr #24
    5ee4:			; <UNDEFINED> instruction: 0x4010e8bd
    5ee8:	ldclt	7, cr15, [lr], #-1008	; 0xfffffc10
    5eec:			; <UNDEFINED> instruction: 0x212fb538
    5ef0:			; <UNDEFINED> instruction: 0xf7fc4605
    5ef4:	cmnlt	r0, lr, lsl #25
    5ef8:			; <UNDEFINED> instruction: 0x1c601b44
    5efc:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f00:	strtmi	r4, [r2], -r9, lsr #12
    5f04:			; <UNDEFINED> instruction: 0xf7fc4605
    5f08:	movwcs	lr, #3060	; 0xbf4
    5f0c:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    5f10:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5f14:	ldrhtmi	lr, [r8], -sp
    5f18:			; <UNDEFINED> instruction: 0xf7fc4478
    5f1c:	svclt	0x0000bc25
    5f20:	andeq	sp, r0, r0, lsl #15
    5f24:	andcs	fp, r1, pc, lsl #8
    5f28:	addlt	fp, r3, r0, lsl #10
    5f2c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    5f30:	blmi	3f0748 <__assert_fail@plt+0x3edd54>
    5f34:			; <UNDEFINED> instruction: 0xf85244fc
    5f38:			; <UNDEFINED> instruction: 0xf85c1b04
    5f3c:	ldmdavs	fp, {r0, r1, ip, sp}
    5f40:			; <UNDEFINED> instruction: 0xf04f9301
    5f44:	andls	r0, r0, #0, 6
    5f48:	blx	ff443f4e <__assert_fail@plt+0xff44155a>
    5f4c:	blmi	218778 <__assert_fail@plt+0x215d84>
    5f50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f54:	blls	5ffc4 <__assert_fail@plt+0x5d5d0>
    5f58:	qaddle	r4, sl, r4
    5f5c:			; <UNDEFINED> instruction: 0xf85db003
    5f60:	andlt	lr, r4, r4, lsl #22
    5f64:			; <UNDEFINED> instruction: 0xf7fc4770
    5f68:	svclt	0x0000e9ee
    5f6c:	andeq	pc, r1, ip, lsr #27
    5f70:	andeq	r0, r0, r4, ror #5
    5f74:	muleq	r1, r0, sp
    5f78:	andcs	fp, r0, pc, lsl #8
    5f7c:	addlt	fp, r3, r0, lsl #10
    5f80:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    5f84:	blmi	3f079c <__assert_fail@plt+0x3edda8>
    5f88:			; <UNDEFINED> instruction: 0xf85244fc
    5f8c:			; <UNDEFINED> instruction: 0xf85c1b04
    5f90:	ldmdavs	fp, {r0, r1, ip, sp}
    5f94:			; <UNDEFINED> instruction: 0xf04f9301
    5f98:	andls	r0, r0, #0, 6
    5f9c:	blx	fe9c3fa2 <__assert_fail@plt+0xfe9c15ae>
    5fa0:	blmi	2187cc <__assert_fail@plt+0x215dd8>
    5fa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5fa8:	blls	60018 <__assert_fail@plt+0x5d624>
    5fac:	qaddle	r4, sl, r4
    5fb0:			; <UNDEFINED> instruction: 0xf85db003
    5fb4:	andlt	lr, r4, r4, lsl #22
    5fb8:			; <UNDEFINED> instruction: 0xf7fc4770
    5fbc:	svclt	0x0000e9c4
    5fc0:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
    5fc4:	andeq	r0, r0, r4, ror #5
    5fc8:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
    5fcc:	andcs	fp, r3, pc, lsl #8
    5fd0:	addlt	fp, r3, r0, lsl #10
    5fd4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    5fd8:	blmi	3f07f0 <__assert_fail@plt+0x3eddfc>
    5fdc:			; <UNDEFINED> instruction: 0xf85244fc
    5fe0:			; <UNDEFINED> instruction: 0xf85c1b04
    5fe4:	ldmdavs	fp, {r0, r1, ip, sp}
    5fe8:			; <UNDEFINED> instruction: 0xf04f9301
    5fec:	andls	r0, r0, #0, 6
    5ff0:	blx	1f43ff6 <__assert_fail@plt+0x1f41602>
    5ff4:	blmi	218820 <__assert_fail@plt+0x215e2c>
    5ff8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ffc:	blls	6006c <__assert_fail@plt+0x5d678>
    6000:	qaddle	r4, sl, r4
    6004:			; <UNDEFINED> instruction: 0xf85db003
    6008:	andlt	lr, r4, r4, lsl #22
    600c:			; <UNDEFINED> instruction: 0xf7fc4770
    6010:	svclt	0x0000e99a
    6014:	andeq	pc, r1, r4, lsl #26
    6018:	andeq	r0, r0, r4, ror #5
    601c:	andeq	pc, r1, r8, ror #25
    6020:	andcs	fp, r2, pc, lsl #8
    6024:	addlt	fp, r3, r0, lsl #10
    6028:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    602c:	blmi	3f0844 <__assert_fail@plt+0x3ede50>
    6030:			; <UNDEFINED> instruction: 0xf85244fc
    6034:			; <UNDEFINED> instruction: 0xf85c1b04
    6038:	ldmdavs	fp, {r0, r1, ip, sp}
    603c:			; <UNDEFINED> instruction: 0xf04f9301
    6040:	andls	r0, r0, #0, 6
    6044:	blx	14c404a <__assert_fail@plt+0x14c1656>
    6048:	blmi	218874 <__assert_fail@plt+0x215e80>
    604c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6050:	blls	600c0 <__assert_fail@plt+0x5d6cc>
    6054:	qaddle	r4, sl, r4
    6058:			; <UNDEFINED> instruction: 0xf85db003
    605c:	andlt	lr, r4, r4, lsl #22
    6060:			; <UNDEFINED> instruction: 0xf7fc4770
    6064:	svclt	0x0000e970
    6068:			; <UNDEFINED> instruction: 0x0001fcb0
    606c:	andeq	r0, r0, r4, ror #5
    6070:	muleq	r1, r4, ip
    6074:	stmialt	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6078:			; <UNDEFINED> instruction: 0x4607b4f0
    607c:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    6080:	mcrcs	15, 1, fp, cr0, cr8, {0}
    6084:			; <UNDEFINED> instruction: 0xf817d105
    6088:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    608c:	mcrcs	15, 1, fp, cr0, cr8, {0}
    6090:			; <UNDEFINED> instruction: 0xf1a6d0f9
    6094:	andcs	r0, r0, r0, lsr ip
    6098:	blx	17ce4a0 <__assert_fail@plt+0x17cbaac>
    609c:	blcs	282ed4 <__assert_fail@plt+0x2804e0>
    60a0:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    60a4:	svcvs	0x0001f817
    60a8:	andeq	lr, r1, #66560	; 0x10400
    60ac:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    60b0:	bl	104c124 <__assert_fail@plt+0x1049730>
    60b4:	ldmne	ip, {r1, r9}^
    60b8:	streq	lr, [r2, #-2882]	; 0xfffff4be
    60bc:	andeq	lr, ip, r4, lsl fp
    60c0:	mvnvc	lr, r5, asr #22
    60c4:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    60c8:			; <UNDEFINED> instruction: 0xf38cfa5f
    60cc:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    60d0:			; <UNDEFINED> instruction: 0x4770bcf0
    60d4:			; <UNDEFINED> instruction: 0xf1a27802
    60d8:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    60dc:	stmdble	sp, {r0, r3, r8, fp, sp}
    60e0:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    60e4:	svclt	0x009c2b05
    60e8:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    60ec:	stmdble	r6, {r0, r1, r3, r4, r8}
    60f0:	msreq	SPSR_c, #-2147483608	; 0x80000028
    60f4:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    60f8:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    60fc:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    6100:	eorseq	pc, r0, r2, lsr #3
    6104:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    6108:			; <UNDEFINED> instruction: 0xf1a2d905
    610c:	stmdbcs	r5, {r0, r6, r8}
    6110:			; <UNDEFINED> instruction: 0xf1a2d803
    6114:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    6118:			; <UNDEFINED> instruction: 0xf1a24770
    611c:	stmdbcs	r5, {r0, r5, r6, r8}
    6120:			; <UNDEFINED> instruction: 0xf1a2d803
    6124:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    6128:			; <UNDEFINED> instruction: 0xf04f4770
    612c:			; <UNDEFINED> instruction: 0x477030ff
    6130:	ldr	fp, [r3, #-257]	; 0xfffffeff
    6134:	ldrbmi	r4, [r0, -r8, lsl #12]!
    6138:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    613c:	andcs	fp, r0, ip, lsl #31
    6140:	ldrbmi	r2, [r0, -r1]!
    6144:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    6148:	andcs	fp, r0, ip, lsl #31
    614c:	ldrbmi	r2, [r0, -r1]!
    6150:	msreq	SPSR_c, #160, 2	; 0x28
    6154:	svclt	0x00982b19
    6158:	eoreq	pc, r0, r0, lsr #32
    615c:	svclt	0x00004770
    6160:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    6164:	svclt	0x00982b19
    6168:	eoreq	pc, r0, r0, asr #32
    616c:	svclt	0x00004770
    6170:	mvnlt	r7, r3, lsl #16
    6174:			; <UNDEFINED> instruction: 0x4604b410
    6178:			; <UNDEFINED> instruction: 0xf814e002
    617c:			; <UNDEFINED> instruction: 0xb1a33f01
    6180:	svceq	0x0080f013
    6184:	subeq	pc, r1, #-1073741784	; 0xc0000028
    6188:	tstcs	r1, ip, lsl #30
    618c:	bcs	64e594 <__assert_fail@plt+0x64bba0>
    6190:	andcs	fp, r0, #140, 30	; 0x230
    6194:	andeq	pc, r1, #1
    6198:	rscle	r2, lr, r0, lsl #20
    619c:	nopeq	{67}	; 0x43
    61a0:			; <UNDEFINED> instruction: 0xf8147023
    61a4:	blcs	15db0 <__assert_fail@plt+0x133bc>
    61a8:			; <UNDEFINED> instruction: 0xf85dd1ea
    61ac:	ldrbmi	r4, [r0, -r4, lsl #22]!
    61b0:	svclt	0x00004770
    61b4:	mvnlt	r7, r3, lsl #16
    61b8:			; <UNDEFINED> instruction: 0x4604b410
    61bc:			; <UNDEFINED> instruction: 0xf814e002
    61c0:			; <UNDEFINED> instruction: 0xb1a33f01
    61c4:	svceq	0x0080f013
    61c8:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    61cc:	tstcs	r1, ip, lsl #30
    61d0:	bcs	64e5d8 <__assert_fail@plt+0x64bbe4>
    61d4:	andcs	fp, r0, #140, 30	; 0x230
    61d8:	andeq	pc, r1, #1
    61dc:	rscle	r2, lr, r0, lsl #20
    61e0:	nopeq	{35}	; 0x23
    61e4:			; <UNDEFINED> instruction: 0xf8147023
    61e8:	blcs	15df4 <__assert_fail@plt+0x13400>
    61ec:			; <UNDEFINED> instruction: 0xf85dd1ea
    61f0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    61f4:	svclt	0x00004770
    61f8:	eorsle	r4, r9, r8, lsl #5
    61fc:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    6200:	strmi	fp, [sl], -fp, lsr #6
    6204:	ands	r4, r3, r4, lsl #12
    6208:	mulle	sp, r8, r2
    620c:			; <UNDEFINED> instruction: 0xf1a02919
    6210:	ldrmi	r0, [sp], -r1, ror #14
    6214:			; <UNDEFINED> instruction: 0xf023bf98
    6218:	svccs	0x00190520
    621c:	svclt	0x00984606
    6220:	strteq	pc, [r0], -r0, lsr #32
    6224:	tstle	lr, lr, lsr #5
    6228:	svccc	0x0001f814
    622c:	cmnlt	r3, r1, lsl r6
    6230:	bleq	84280 <__assert_fail@plt+0x8188c>
    6234:	msreq	SPSR_c, r3, lsr #3
    6238:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    623c:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    6240:			; <UNDEFINED> instruction: 0xf02cbf98
    6244:	bl	feb092cc <__assert_fail@plt+0xfeb068d8>
    6248:	ldcllt	0, cr0, [r0]
    624c:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    6250:	stceq	0, cr15, [r0], {79}	; 0x4f
    6254:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    6258:	rscsle	r2, r6, r0, lsl #16
    625c:	svclt	0x00982f19
    6260:	eoreq	pc, r0, r0, lsr #32
    6264:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6268:			; <UNDEFINED> instruction: 0xf023bf98
    626c:	ldrb	r0, [r5, r0, lsr #24]!
    6270:	ldrbmi	r2, [r0, -r0]!
    6274:	svclt	0x00182a00
    6278:	andsle	r4, sp, r8, lsl #5
    627c:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    6280:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    6284:			; <UNDEFINED> instruction: 0xb1a3e002
    6288:			; <UNDEFINED> instruction: 0xd1124293
    628c:			; <UNDEFINED> instruction: 0xf1a37803
    6290:	bcs	646b9c <__assert_fail@plt+0x6441a8>
    6294:	svccs	0x0001f811
    6298:			; <UNDEFINED> instruction: 0xf043bf98
    629c:			; <UNDEFINED> instruction: 0xf1a20320
    62a0:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    62a4:			; <UNDEFINED> instruction: 0xf042bf98
    62a8:	adcmi	r0, r0, #32, 4
    62ac:	andeq	pc, r1, r0, lsl #2
    62b0:	bne	fe63aa5c <__assert_fail@plt+0xfe638068>
    62b4:			; <UNDEFINED> instruction: 0x4770bc30
    62b8:	ldrbmi	r2, [r0, -r0]!
    62bc:	andle	r4, r0, r1, lsl #5
    62c0:	andcs	lr, r0, r0, ror #8
    62c4:	svclt	0x00004770
    62c8:	andsle	r4, ip, r8, lsl #5
    62cc:	stmdavc	r2, {r4, sl, ip, sp, pc}
    62d0:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    62d4:			; <UNDEFINED> instruction: 0xf810e00d
    62d8:			; <UNDEFINED> instruction: 0xf8112f01
    62dc:	cmplt	r2, r1, lsl #30
    62e0:			; <UNDEFINED> instruction: 0xf384fab4
    62e4:	adcmi	r0, r2, #1490944	; 0x16c000
    62e8:			; <UNDEFINED> instruction: 0xf043bf18
    62ec:	blcs	6ef8 <__assert_fail@plt+0x4504>
    62f0:	adcmi	sp, r2, #241	; 0xf1
    62f4:	andcs	fp, r0, r8, lsl #30
    62f8:	subslt	sp, r2, #2
    62fc:	bne	432c84 <__assert_fail@plt+0x430290>
    6300:	blmi	14447c <__assert_fail@plt+0x141a88>
    6304:	andcs	r4, r0, r0, ror r7
    6308:	svclt	0x00004770
    630c:			; <UNDEFINED> instruction: 0x4604b5f8
    6310:	addmi	fp, fp, #-1073741778	; 0xc000002e
    6314:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    6318:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    631c:	addsmi	sp, r0, #-268435456	; 0xf0000000
    6320:	andle	r4, lr, r6, lsl r6
    6324:			; <UNDEFINED> instruction: 0x4631463a
    6328:			; <UNDEFINED> instruction: 0xf7ff4620
    632c:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    6330:	adcmi	r3, r5, #16777216	; 0x1000000
    6334:	adcmi	sp, r6, #201326592	; 0xc000000
    6338:			; <UNDEFINED> instruction: 0x4630d1f4
    633c:	strdcs	fp, [r0], -r8
    6340:			; <UNDEFINED> instruction: 0x4620bdf8
    6344:	svclt	0x0000bdf8
    6348:			; <UNDEFINED> instruction: 0x4605b538
    634c:	cmplt	ip, r4, lsl #16
    6350:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6354:	strmi	r4, [r1], -fp, lsr #12
    6358:			; <UNDEFINED> instruction: 0xf852680a
    635c:	andsvc	r2, sl, r4, lsr #32
    6360:	svcmi	0x0001f813
    6364:	mvnsle	r2, r0, lsl #24
    6368:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    636c:	bcc	72b1c <__assert_fail@plt+0x70128>
    6370:	mvnsmi	lr, sp, lsr #18
    6374:	bl	dc90 <__assert_fail@plt+0xb29c>
    6378:	cdpne	8, 4, cr0, cr15, cr2, {0}
    637c:	svcmi	0x0001f815
    6380:	svcvs	0x0001f817
    6384:			; <UNDEFINED> instruction: 0xd00842b4
    6388:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    638c:			; <UNDEFINED> instruction: 0xf8536803
    6390:			; <UNDEFINED> instruction: 0xf8532026
    6394:	addsmi	r3, sl, #36	; 0x24
    6398:	strmi	sp, [r8, #260]!	; 0x104
    639c:	andcs	sp, r0, lr, ror #3
    63a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    63a4:	pop	{r5, r7, r8, r9, fp, ip}
    63a8:			; <UNDEFINED> instruction: 0x461081f0
    63ac:	svclt	0x00004770
    63b0:	andcs	fp, r1, #16, 2
    63b4:	bllt	ac43b8 <__assert_fail@plt+0xac19c4>
    63b8:	svclt	0x00004770
    63bc:	andcs	fp, r0, #16, 2
    63c0:	bllt	9443c4 <__assert_fail@plt+0x9419d0>
    63c4:	svclt	0x00004770
    63c8:	bmi	4b340c <__assert_fail@plt+0x4b0a18>
    63cc:	addlt	fp, r3, r0, lsl #10
    63d0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    63d4:	ldmpl	r3, {r2, fp, ip, pc}^
    63d8:	movwls	r6, #6171	; 0x181b
    63dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    63e0:	stmdbge	r5, {r7, r8, ip, sp, pc}
    63e4:			; <UNDEFINED> instruction: 0xf7ff9100
    63e8:	bmi	3448bc <__assert_fail@plt+0x341ec8>
    63ec:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    63f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63f4:	subsmi	r9, sl, r1, lsl #22
    63f8:	andlt	sp, r3, r9, lsl #2
    63fc:	bl	144578 <__assert_fail@plt+0x141b84>
    6400:	ldrbmi	fp, [r0, -r4]!
    6404:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    6408:	b	ff5c4400 <__assert_fail@plt+0xff5c1a0c>
    640c:			; <UNDEFINED> instruction: 0xf7fbe7ed
    6410:	svclt	0x0000ef9a
    6414:	andeq	pc, r1, lr, lsl #18
    6418:	andeq	r0, r0, r4, ror #5
    641c:	strdeq	pc, [r1], -r2
    6420:	andeq	ip, r0, sl, lsl ip
    6424:	bmi	7f3468 <__assert_fail@plt+0x7f0a74>
    6428:	addlt	fp, r2, r0, lsl r5
    642c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    6430:	ldcmi	8, cr9, [lr], {4}
    6434:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    6438:	movwls	r6, #6171	; 0x181b
    643c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6440:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    6444:			; <UNDEFINED> instruction: 0xf7ff9100
    6448:	orrslt	pc, r8, r3, lsl #18
    644c:	blmi	598cb4 <__assert_fail@plt+0x5962c0>
    6450:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6454:	blls	604c4 <__assert_fail@plt+0x5dad0>
    6458:	qaddle	r4, sl, r9
    645c:	pop	{r1, ip, sp, pc}
    6460:	andlt	r4, r4, r0, lsl r0
    6464:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    6468:			; <UNDEFINED> instruction: 0xf7fc4478
    646c:	strb	lr, [ip, r0, lsl #19]!
    6470:	svc	0x0068f7fb
    6474:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6478:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    647c:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    6480:	andle	r2, r8, r6, lsl sl
    6484:	andscs	r4, r6, #851968	; 0xd0000
    6488:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    648c:	svc	0x00e6f7fb
    6490:			; <UNDEFINED> instruction: 0xf7fc2002
    6494:	stmdami	sl, {r2, r5, r7, fp, sp, lr, pc}
    6498:	tstcs	r1, r5, lsr #4
    649c:			; <UNDEFINED> instruction: 0xf7fb4478
    64a0:	ubfx	lr, lr, #31, #22
    64a4:			; <UNDEFINED> instruction: 0x0001f8b2
    64a8:	andeq	r0, r0, r4, ror #5
    64ac:	andeq	pc, r1, sl, lsr #17
    64b0:	muleq	r1, r0, r8
    64b4:			; <UNDEFINED> instruction: 0x0000cbb8
    64b8:	andeq	r0, r0, r8, ror #5
    64bc:	andeq	ip, r0, r2, asr #23
    64c0:	andeq	ip, r0, r8, lsl #23
    64c4:	mvnsmi	lr, #737280	; 0xb4000
    64c8:	ldrmi	fp, [lr], -r3, lsl #1
    64cc:	pkhbtmi	r4, r0, r5, lsl #12
    64d0:	andls	r4, r1, #12, 12	; 0xc00000
    64d4:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64d8:	smlsdcs	r1, r8, r3, fp
    64dc:	strtmi	r3, [r1], -r1
    64e0:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64e4:	smladxcc	r1, fp, r6, r4
    64e8:	mvnsle	r2, r0, lsl #16
    64ec:			; <UNDEFINED> instruction: 0x21041c98
    64f0:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64f4:	biclt	r4, r0, r7, lsl #12
    64f8:	andhi	pc, r0, r0, asr #17
    64fc:	strbmi	r4, [r0], -r1, lsr #12
    6500:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6504:			; <UNDEFINED> instruction: 0x46b9b1b8
    6508:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    650c:	andvc	r1, r5, r3, asr #24
    6510:			; <UNDEFINED> instruction: 0xf8494621
    6514:	ldrmi	r3, [r8], -r4, lsl #30
    6518:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    651c:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6520:	mvnsle	r2, r0, lsl #16
    6524:			; <UNDEFINED> instruction: 0xf8c6b10e
    6528:	ldrtmi	r8, [r8], -r0
    652c:	pop	{r0, r1, ip, sp, pc}
    6530:	strdcs	r8, [r2], -r0
    6534:			; <UNDEFINED> instruction: 0xf04fe7db
    6538:	ldrb	r0, [r3, r1, lsl #16]!
    653c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6540:	strmi	r4, [sp], -r4, lsl #12
    6544:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6548:			; <UNDEFINED> instruction: 0xf0002800
    654c:	strcs	r8, [r1], -r3, lsl #1
    6550:	strtmi	r3, [r9], -r1
    6554:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6558:			; <UNDEFINED> instruction: 0x36014633
    655c:	mvnsle	r2, r0, lsl #16
    6560:			; <UNDEFINED> instruction: 0xf0133302
    6564:	b	13da26c <__assert_fail@plt+0x13d7878>
    6568:	smulbble	fp, r3, r9
    656c:			; <UNDEFINED> instruction: 0xf7fc4620
    6570:	andcc	lr, r1, r8, asr #16
    6574:	andeq	lr, r0, r9, lsl fp
    6578:	strcs	fp, [r1], -ip, lsr #30
    657c:	rsble	r2, r1, #0, 12
    6580:	stcl	7, cr15, [lr, #1004]!	; 0x3ec
    6584:	stmdacs	r0, {r7, r9, sl, lr}
    6588:	strmi	sp, [r1], #89	; 0x59
    658c:	svcne	0x00074621
    6590:			; <UNDEFINED> instruction: 0x464846b2
    6594:			; <UNDEFINED> instruction: 0xf7fb464c
    6598:	qsub16mi	lr, r9, sl
    659c:			; <UNDEFINED> instruction: 0xf7fc4620
    65a0:			; <UNDEFINED> instruction: 0xb328e998
    65a4:	andge	pc, r0, r0, lsl #17
    65a8:	blcs	26463c <__assert_fail@plt+0x261c48>
    65ac:	blcs	836214 <__assert_fail@plt+0x833820>
    65b0:			; <UNDEFINED> instruction: 0xf814d105
    65b4:	blcs	2561c0 <__assert_fail@plt+0x2537cc>
    65b8:	blcs	836220 <__assert_fail@plt+0x83382c>
    65bc:	mcrne	0, 2, sp, cr3, cr9, {7}
    65c0:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    65c4:	and	r4, r3, r3, lsl #12
    65c8:			; <UNDEFINED> instruction: 0xf883429c
    65cc:	andle	sl, r5, r0
    65d0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    65d4:	svclt	0x00182a09
    65d8:	rscsle	r2, r5, r0, lsr #20
    65dc:	svcmi	0x0004f847
    65e0:	strtmi	r1, [r9], -r4, asr #24
    65e4:	strtmi	r3, [r0], -r1, lsl #12
    65e8:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65ec:	bicsle	r2, r9, r0, lsl #16
    65f0:	blcs	264684 <__assert_fail@plt+0x261c90>
    65f4:	blcs	83625c <__assert_fail@plt+0x833868>
    65f8:			; <UNDEFINED> instruction: 0xf814d105
    65fc:	blcs	256208 <__assert_fail@plt+0x253814>
    6600:	blcs	836268 <__assert_fail@plt+0x833874>
    6604:			; <UNDEFINED> instruction: 0x4620d0f9
    6608:	svc	0x00faf7fb
    660c:	stmdane	r3!, {r0, fp, ip, sp}
    6610:	tstcs	r0, sl, lsl #4
    6614:	addsmi	lr, ip, #2
    6618:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    661c:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    6620:	svclt	0x00182a09
    6624:	rscsle	r2, r6, r0, lsr #20
    6628:	strhcs	r0, [r0, -r3]
    662c:	andeq	lr, r3, #8, 22	; 0x2000
    6630:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    6634:	eormi	pc, r6, r8, asr #16
    6638:			; <UNDEFINED> instruction: 0x60514599
    663c:	strbmi	sp, [r0], -sp, lsl #2
    6640:			; <UNDEFINED> instruction: 0x87f0e8bd
    6644:			; <UNDEFINED> instruction: 0xf04f200c
    6648:			; <UNDEFINED> instruction: 0xf7fc0800
    664c:			; <UNDEFINED> instruction: 0x4640e8f8
    6650:			; <UNDEFINED> instruction: 0x87f0e8bd
    6654:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6658:	blmi	180480 <__assert_fail@plt+0x17da8c>
    665c:	andspl	pc, pc, #64, 4
    6660:	stmdami	r5, {r2, r8, fp, lr}
    6664:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6668:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    666c:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6670:	andeq	ip, r0, r8, lsr #20
    6674:	andeq	ip, r0, r6, ror r9
    6678:	strdeq	ip, [r0], -sl
    667c:			; <UNDEFINED> instruction: 0x4616b5f8
    6680:	blcs	824694 <__assert_fail@plt+0x821ca0>
    6684:			; <UNDEFINED> instruction: 0xf810d103
    6688:	blcs	816294 <__assert_fail@plt+0x8138a0>
    668c:	strcs	sp, [r0], #-251	; 0xffffff05
    6690:	strtmi	r1, [r7], -sp, lsl #30
    6694:			; <UNDEFINED> instruction: 0xd01242b4
    6698:			; <UNDEFINED> instruction: 0xf8452120
    669c:			; <UNDEFINED> instruction: 0xf7fb0f04
    66a0:	strcc	lr, [r1], #-4034	; 0xfffff03e
    66a4:	cmplt	r0, r3, lsl #12
    66a8:	blvc	846b0 <__assert_fail@plt+0x81cbc>
    66ac:	blcs	824820 <__assert_fail@plt+0x821e2c>
    66b0:			; <UNDEFINED> instruction: 0xf810d103
    66b4:	blcs	8162c0 <__assert_fail@plt+0x8138cc>
    66b8:	blcs	3aaac <__assert_fail@plt+0x380b8>
    66bc:	strtmi	sp, [r0], -sl, ror #3
    66c0:	svclt	0x0000bdf8
    66c4:	strcs	fp, [r0], #-1528	; 0xfffffa08
    66c8:	strmi	r1, [r3], -sp, lsl #30
    66cc:			; <UNDEFINED> instruction: 0x46274616
    66d0:			; <UNDEFINED> instruction: 0xf845e00a
    66d4:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    66d8:	svc	0x00a4f7fb
    66dc:	strmi	fp, [r3], -r8, asr #2
    66e0:	blvc	846f4 <__assert_fail@plt+0x81d00>
    66e4:			; <UNDEFINED> instruction: 0xb1217841
    66e8:			; <UNDEFINED> instruction: 0x461842b4
    66ec:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    66f0:	strtmi	sp, [r0], -pc, ror #3
    66f4:	svclt	0x0000bdf8
    66f8:	blmi	8d8f88 <__assert_fail@plt+0x8d6594>
    66fc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    6700:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    6704:	movwls	r6, #30747	; 0x781b
    6708:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    670c:	eorsle	r2, r3, r0, lsl #16
    6710:	bge	b1324 <__assert_fail@plt+0xae930>
    6714:	stmdbge	r1, {r2, r3, r9, sl, lr}
    6718:			; <UNDEFINED> instruction: 0xff0cf7fe
    671c:	cmplt	r8, #5242880	; 0x500000
    6720:	blge	1b3438 <__assert_fail@plt+0x1b0a44>
    6724:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    6728:			; <UNDEFINED> instruction: 0xf7fe4620
    672c:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    6730:	bls	12d33c <__assert_fail@plt+0x12a948>
    6734:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    6738:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    673c:			; <UNDEFINED> instruction: 0xf04fbfb4
    6740:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    6744:	blmi	418f90 <__assert_fail@plt+0x41659c>
    6748:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    674c:	blls	1e07bc <__assert_fail@plt+0x1dddc8>
    6750:	tstle	r4, sl, asr r0
    6754:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    6758:	bls	16d368 <__assert_fail@plt+0x16a974>
    675c:			; <UNDEFINED> instruction: 0xd1eb4293
    6760:	bls	1ad374 <__assert_fail@plt+0x1aa980>
    6764:			; <UNDEFINED> instruction: 0xd1e74293
    6768:	strtmi	r4, [r8], -r1, lsl #12
    676c:	stc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    6770:	mvnle	r2, r0, lsl #16
    6774:	strb	r2, [r5, r0]!
    6778:	andmi	pc, r0, pc, asr #32
    677c:			; <UNDEFINED> instruction: 0xf7fbe7e2
    6780:	svclt	0x0000ede2
    6784:	andeq	pc, r1, r4, ror #11
    6788:	andeq	r0, r0, r4, ror #5
    678c:	muleq	r1, r8, r5
    6790:	svcmi	0x00f0e92d
    6794:	strmi	fp, [lr], -r3, lsl #1
    6798:			; <UNDEFINED> instruction: 0xf7fc9200
    679c:	andls	lr, r1, lr, lsl #18
    67a0:			; <UNDEFINED> instruction: 0xf0002800
    67a4:			; <UNDEFINED> instruction: 0xf8df8088
    67a8:	smladcs	r0, ip, r1, r9
    67ac:	ldrtmi	r4, [sp], -r4, lsl #12
    67b0:			; <UNDEFINED> instruction: 0x46b844f9
    67b4:	ldrbmi	r4, [r8], -r3, lsl #13
    67b8:			; <UNDEFINED> instruction: 0xf7fb4649
    67bc:	bl	301c6c <__assert_fail@plt+0x2ff278>
    67c0:	rfeda	fp
    67c4:			; <UNDEFINED> instruction: 0xf1bbb000
    67c8:	eorsle	r0, pc, sl, lsl #30
    67cc:			; <UNDEFINED> instruction: 0x0004ebba
    67d0:	strmi	sp, [r1], -r3
    67d4:			; <UNDEFINED> instruction: 0xf7ff4620
    67d8:	addmi	pc, r6, #3162112	; 0x304000
    67dc:	blls	3d87c <__assert_fail@plt+0x3ae88>
    67e0:	bl	fe98d5f8 <__assert_fail@plt+0xfe98ac04>
    67e4:	addmi	r0, r3, #1280	; 0x500
    67e8:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    67ec:	bne	ff0366e4 <__assert_fail@plt+0xff033cf0>
    67f0:	streq	lr, [r0], #2820	; 0xb04
    67f4:	svclt	0x00b44564
    67f8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    67fc:	svclt	0x00142d00
    6800:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    6804:			; <UNDEFINED> instruction: 0xf898b115
    6808:	strbmi	fp, [r2], r0
    680c:	svceq	0x0000f1bb
    6810:			; <UNDEFINED> instruction: 0x46d3d03b
    6814:			; <UNDEFINED> instruction: 0xf80b210a
    6818:			; <UNDEFINED> instruction: 0xf89a1b01
    681c:	stmdbcs	r0!, {r0, ip}
    6820:	smladcs	r0, fp, r0, sp
    6824:			; <UNDEFINED> instruction: 0x463d465c
    6828:			; <UNDEFINED> instruction: 0xe7c446b8
    682c:	svceq	0x0000f1bb
    6830:			; <UNDEFINED> instruction: 0xf89ad02b
    6834:			; <UNDEFINED> instruction: 0xf10a1001
    6838:	stmdbcs	r0!, {r0, r8, r9, fp}
    683c:			; <UNDEFINED> instruction: 0xf81bd103
    6840:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    6844:			; <UNDEFINED> instruction: 0x4605d0fb
    6848:	sbfx	r4, r0, #13, #21
    684c:	bleq	82c7c <__assert_fail@plt+0x80288>
    6850:	strtmi	r2, [r8], r0, lsl #10
    6854:	ldrbmi	r2, [ip], -r1, lsl #14
    6858:			; <UNDEFINED> instruction: 0xf89ae7ad
    685c:	stmdbcs	r0!, {r1, ip}
    6860:			; <UNDEFINED> instruction: 0xf10ad12d
    6864:	ldrmi	r0, [r4], -r3, lsl #4
    6868:	stmdavc	r1!, {r0, r9, ip, sp}
    686c:	rscsle	r2, sl, r0, lsr #18
    6870:	strcs	r4, [r0, -r0, lsr #12]
    6874:	mcr	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6878:	ldrtmi	r4, [sp], -r1, lsr #12
    687c:			; <UNDEFINED> instruction: 0x465c46b8
    6880:	ldrbmi	r1, [r8], -r2, asr #24
    6884:	ldcl	7, cr15, [r2], #1004	; 0x3ec
    6888:	stcls	7, cr14, [r1], {149}	; 0x95
    688c:			; <UNDEFINED> instruction: 0xf7fb4620
    6890:	bmi	382378 <__assert_fail@plt+0x37f984>
    6894:			; <UNDEFINED> instruction: 0x4601447a
    6898:			; <UNDEFINED> instruction: 0xf7ff4620
    689c:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    68a0:	cmplt	r3, r3, lsr #16
    68a4:			; <UNDEFINED> instruction: 0xf7fb4620
    68a8:	stmdacc	r1, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    68ac:	blcs	29d940 <__assert_fail@plt+0x29af4c>
    68b0:	blls	764c8 <__assert_fail@plt+0x73ad4>
    68b4:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    68b8:	pop	{r0, r1, ip, sp, pc}
    68bc:			; <UNDEFINED> instruction: 0xf10a8ff0
    68c0:	ldrb	r0, [r5, r2, lsl #8]
    68c4:	ldrdeq	ip, [r0], -r8
    68c8:	andeq	ip, r0, r4, asr pc
    68cc:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    68d0:	strtmi	r4, [r0], -r4, lsl #12
    68d4:			; <UNDEFINED> instruction: 0xf7fb6824
    68d8:	stccs	13, cr14, [r0], {14}
    68dc:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    68e0:	svclt	0x00004770
    68e4:	ldrlt	fp, [r8, #-400]!	; 0xfffffe70
    68e8:	strtmi	r4, [r5], -r4, lsl #12
    68ec:	andeq	pc, r8, r5, lsl #2
    68f0:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    68f4:	strmi	r6, [r1], -r4, lsr #16
    68f8:	tstcc	ip, r8, lsr #12
    68fc:	blx	d42912 <__assert_fail@plt+0xd3ff1e>
    6900:			; <UNDEFINED> instruction: 0xf7fb4628
    6904:	stccs	12, cr14, [r0], {248}	; 0xf8
    6908:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
    690c:	svclt	0x00004770
    6910:	addlt	fp, r3, r0, lsr r5
    6914:	strmi	r4, [r8], -r5, lsl #12
    6918:			; <UNDEFINED> instruction: 0xf7fb9101
    691c:	andcc	lr, ip, r2, ror lr
    6920:	bl	fff44914 <__assert_fail@plt+0xfff41f20>
    6924:	movwcs	r9, #2305	; 0x901
    6928:	andcc	r4, r8, r4, lsl #12
    692c:			; <UNDEFINED> instruction: 0xf7fb6063
    6930:	stmdavs	fp!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    6934:	eorvs	r4, ip, r0, lsr #12
    6938:	andlt	r6, r3, r3, lsr #32
    693c:	svclt	0x0000bd30
    6940:	addlt	fp, r3, r0, lsr r5
    6944:	strmi	r4, [r8], -r5, lsl #12
    6948:			; <UNDEFINED> instruction: 0xf7fb9101
    694c:	andcc	lr, ip, sl, asr lr
    6950:	stc	7, cr15, [r6], {251}	; 0xfb
    6954:	cmplt	r0, r4, lsl #12
    6958:	stmdbls	r1, {r8, r9, sp}
    695c:	andcc	r6, r8, r3, rrx
    6960:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    6964:	eorvs	r6, ip, fp, lsr #16
    6968:	strtmi	r6, [r0], -r3, lsr #32
    696c:	ldclt	0, cr11, [r0, #-12]!
    6970:			; <UNDEFINED> instruction: 0xf7ffb10a
    6974:	ldrlt	fp, [r8, #-4045]!	; 0xfffff033
    6978:	strmi	r4, [r8], -r4, lsl #12
    697c:	ldc2	0, cr15, [r4]
    6980:	strtmi	r4, [r0], -r5, lsl #12
    6984:			; <UNDEFINED> instruction: 0xf7ff4629
    6988:	strmi	pc, [r4], -r3, asr #31
    698c:			; <UNDEFINED> instruction: 0xf7fb4628
    6990:			; <UNDEFINED> instruction: 0x4620ecb2
    6994:	svclt	0x0000bd38
    6998:	addlt	fp, r2, r0, ror r5
    699c:	strmi	r4, [r8], -r5, lsl #12
    69a0:			; <UNDEFINED> instruction: 0xf7fb9101
    69a4:	andcc	lr, ip, lr, lsr #28
    69a8:	bl	ff6c499c <__assert_fail@plt+0xff6c1fa8>
    69ac:	cmnlt	r8, r4, lsl #12
    69b0:	stmdbls	r1, {r9, sl, sp}
    69b4:	rsbvs	r3, r6, r8
    69b8:	stcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    69bc:	eorvs	r6, r6, fp, lsr #16
    69c0:			; <UNDEFINED> instruction: 0x461ab13b
    69c4:	blcs	20a38 <__assert_fail@plt+0x1e044>
    69c8:			; <UNDEFINED> instruction: 0x6014d1fb
    69cc:	andlt	r4, r2, r0, lsr #12
    69d0:			; <UNDEFINED> instruction: 0x4620bd70
    69d4:	andlt	r6, r2, ip, lsr #32
    69d8:	svclt	0x0000bd70
    69dc:	addlt	fp, r3, r0, lsl #10
    69e0:			; <UNDEFINED> instruction: 0xffdaf7ff
    69e4:	andlt	fp, r3, r0, lsl r1
    69e8:	blx	144b66 <__assert_fail@plt+0x142172>
    69ec:			; <UNDEFINED> instruction: 0xf0069001
    69f0:	stmdals	r1, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}
    69f4:			; <UNDEFINED> instruction: 0xf85db003
    69f8:	svclt	0x0000fb04
    69fc:			; <UNDEFINED> instruction: 0xb12ab538
    6a00:			; <UNDEFINED> instruction: 0xffcaf7ff
    6a04:	lsllt	r4, r4, #12
    6a08:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    6a0c:	strmi	r4, [r8], -r4, lsl #12
    6a10:	stc2l	0, cr15, [sl], #-0
    6a14:	strtmi	r4, [r0], -r5, lsl #12
    6a18:			; <UNDEFINED> instruction: 0xf7ff4629
    6a1c:			; <UNDEFINED> instruction: 0x4604ffbd
    6a20:	strtmi	fp, [r8], -r0, lsr #2
    6a24:	stcl	7, cr15, [r6], #-1004	; 0xfffffc14
    6a28:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    6a2c:			; <UNDEFINED> instruction: 0xf944f006
    6a30:			; <UNDEFINED> instruction: 0xf006e7f7
    6a34:	strb	pc, [r7, r1, asr #18]!	; <UNPREDICTABLE>
    6a38:	blmi	7192ac <__assert_fail@plt+0x7168b8>
    6a3c:	push	{r1, r3, r4, r5, r6, sl, lr}
    6a40:	strdlt	r4, [r6], r0
    6a44:			; <UNDEFINED> instruction: 0x270058d3
    6a48:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    6a4c:			; <UNDEFINED> instruction: 0xf04f9305
    6a50:	strls	r0, [r3, -r0, lsl #6]
    6a54:	fltgedm	f3, fp
    6a58:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    6a5c:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    6a60:	strmi	r9, [r8], -r1, lsl #2
    6a64:	stcl	7, cr15, [ip, #1004]	; 0x3ec
    6a68:			; <UNDEFINED> instruction: 0xf7fb300c
    6a6c:	stmdavs	fp!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    6a70:	strmi	r9, [r4], -r1, lsl #18
    6a74:	strls	r3, [r4], #-8
    6a78:			; <UNDEFINED> instruction: 0xf7fb6063
    6a7c:	eorvs	lr, r7, r8, lsl #26
    6a80:	eorsvs	r6, r4, sp, lsr #16
    6a84:	stccs	6, cr4, [r0, #-280]	; 0xfffffee8
    6a88:	stmdals	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
    6a8c:	blmi	1d92b4 <__assert_fail@plt+0x1d68c0>
    6a90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a94:	blls	160b04 <__assert_fail@plt+0x15e110>
    6a98:	qaddle	r4, sl, r2
    6a9c:	pop	{r1, r2, ip, sp, pc}
    6aa0:			; <UNDEFINED> instruction: 0xf7fb81f0
    6aa4:	svclt	0x0000ec50
    6aa8:	andeq	pc, r1, r4, lsr #5
    6aac:	andeq	r0, r0, r4, ror #5
    6ab0:	andeq	pc, r1, r0, asr r2	; <UNPREDICTABLE>
    6ab4:	svclt	0x00181a43
    6ab8:	stmdacs	r0, {r0, r8, r9, sp}
    6abc:	movwcs	fp, #3848	; 0xf08
    6ac0:	strmi	fp, [r3], -fp, lsr #2
    6ac4:	stmdacs	r0, {fp, sp, lr}
    6ac8:	addmi	fp, r1, #24, 30	; 0x60
    6acc:			; <UNDEFINED> instruction: 0x4618d1f9
    6ad0:	svclt	0x00004770
    6ad4:	tstlt	r8, r3, lsl #12
    6ad8:	stmdavs	r0, {r0, r1, r9, sl, lr}
    6adc:	mvnsle	r2, r0, lsl #16
    6ae0:			; <UNDEFINED> instruction: 0x47704618
    6ae4:	addlt	fp, r2, r0, ror r5
    6ae8:	strtmi	r6, [lr], -r5, lsl #16
    6aec:			; <UNDEFINED> instruction: 0xf105b195
    6af0:	strmi	r0, [r4], -r8, lsl #2
    6af4:	strmi	r9, [r8], -r1, lsl #2
    6af8:	stc	7, cr15, [r2, #1004]	; 0x3ec
    6afc:			; <UNDEFINED> instruction: 0xf7fb3001
    6b00:	stmdbls	r1, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    6b04:			; <UNDEFINED> instruction: 0xf7fb4606
    6b08:	stmdavs	fp!, {r1, r6, r7, sl, fp, sp, lr, pc}
    6b0c:	eorvs	r4, r3, r8, lsr #12
    6b10:	bl	ffc44b04 <__assert_fail@plt+0xffc42110>
    6b14:	andlt	r4, r2, r0, lsr r6
    6b18:	svclt	0x0000bd70
    6b1c:			; <UNDEFINED> instruction: 0x4604b538
    6b20:			; <UNDEFINED> instruction: 0x460db150
    6b24:	stmdavs	r4!, {r0, sp, lr, pc}
    6b28:			; <UNDEFINED> instruction: 0xf104b134
    6b2c:	strtmi	r0, [r9], -r8
    6b30:	bl	1244b24 <__assert_fail@plt+0x1242130>
    6b34:	mvnsle	r2, r0, lsl #16
    6b38:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    6b3c:	movwcs	fp, #304	; 0x130
    6b40:	movwcc	r6, #6144	; 0x1800
    6b44:	mvnsle	r2, r0, lsl #16
    6b48:			; <UNDEFINED> instruction: 0x47704618
    6b4c:	ldrmi	r4, [r8], -r3, lsl #12
    6b50:	svclt	0x00004770
    6b54:	stmdavs	r0, {r0, r9, sl, lr}
    6b58:	andcs	fp, r0, #56, 2
    6b5c:	ldrmi	lr, [r8], -r0
    6b60:	andvs	r6, r2, r3, lsl #16
    6b64:	blcs	18374 <__assert_fail@plt+0x15980>
    6b68:	strdvs	sp, [r8], -r9
    6b6c:	svclt	0x00004770
    6b70:			; <UNDEFINED> instruction: 0x4607b5f8
    6b74:	ldrmi	r4, [r5], -lr, lsl #12
    6b78:	stc	7, cr15, [r6, #1004]	; 0x3ec
    6b7c:	blcs	5a0b90 <__assert_fail@plt+0x59e19c>
    6b80:	blmi	87ac10 <__assert_fail@plt+0x87821c>
    6b84:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    6b88:			; <UNDEFINED> instruction: 0xb1786898
    6b8c:	andcs	r4, r1, #31744	; 0x7c00
    6b90:	addsvs	r4, sl, fp, ror r4
    6b94:	bmi	7b30d0 <__assert_fail@plt+0x7b06dc>
    6b98:	blmi	78eba0 <__assert_fail@plt+0x78c1ac>
    6b9c:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    6ba0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6ba4:	stmib	r3, {r0, r4, sp, lr}^
    6ba8:	ldcllt	0, cr0, [r8, #12]!
    6bac:	andcs	r4, r5, #442368	; 0x6c000
    6bb0:			; <UNDEFINED> instruction: 0xf7fb4479
    6bb4:	strmi	lr, [r6], -r2, asr #23
    6bb8:			; <UNDEFINED> instruction: 0xf7fb6820
    6bbc:	strmi	lr, [r1], -r0, asr #25
    6bc0:			; <UNDEFINED> instruction: 0xf0034630
    6bc4:	strb	pc, [r1, r3, lsl #16]!	; <UNPREDICTABLE>
    6bc8:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
    6bcc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6bd0:	b	ffe44bc4 <__assert_fail@plt+0xffe421d0>
    6bd4:	blmi	4f51dc <__assert_fail@plt+0x4f27e8>
    6bd8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6bdc:	andsvs	r6, sl, r8, lsl r8
    6be0:	bicsle	r2, r7, r0, lsl #16
    6be4:	andcs	r4, r5, #16, 18	; 0x40000
    6be8:			; <UNDEFINED> instruction: 0xf7fb4479
    6bec:	ldrtmi	lr, [sl], -r6, lsr #23
    6bf0:			; <UNDEFINED> instruction: 0xf0024631
    6bf4:	strb	pc, [sp, fp, ror #31]	; <UNPREDICTABLE>
    6bf8:	andcs	r4, r1, #12, 22	; 0x3000
    6bfc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6c00:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
    6c04:	strb	sp, [sp, r6, asr #3]!
    6c08:	muleq	r1, lr, r7
    6c0c:	muleq	r1, r4, r7
    6c10:	ldrdeq	pc, [r1], -r6
    6c14:	andeq	pc, r1, r4, lsl #15
    6c18:	andeq	ip, r0, r2, lsr r4
    6c1c:	andeq	ip, r0, r8, lsr #10
    6c20:	andeq	ip, r0, r6, lsl #8
    6c24:	andeq	pc, r1, sl, asr #14
    6c28:	andeq	ip, r0, r4, asr #9
    6c2c:	andeq	pc, r1, r8, lsr #14
    6c30:	svcmi	0x00f0e92d
    6c34:	stc	7, cr2, [sp, #-0]
    6c38:	ldrtmi	r8, [r8], r2, lsl #22
    6c3c:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6c40:	addslt	r4, r3, ip, ror r4
    6c44:			; <UNDEFINED> instruction: 0xf8df9204
    6c48:	movwls	r2, #38116	; 0x94e4
    6c4c:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6c50:	strls	r4, [r8], #-1146	; 0xfffffb86
    6c54:	andne	lr, r6, sp, asr #19
    6c58:	strvc	lr, [r2, -sp, asr #19]
    6c5c:			; <UNDEFINED> instruction: 0xf8df58d3
    6c60:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
    6c64:			; <UNDEFINED> instruction: 0xf04f9311
    6c68:	blls	187870 <__assert_fail@plt+0x184e7c>
    6c6c:	mcr	4, 0, r4, cr8, cr12, {3}
    6c70:	blcs	194b8 <__assert_fail@plt+0x16ac4>
    6c74:	bls	1fada4 <__assert_fail@plt+0x1f83b0>
    6c78:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c7c:	strbmi	r9, [lr], -r3, lsl #24
    6c80:	beq	101890 <__assert_fail@plt+0xfee9c>
    6c84:			; <UNDEFINED> instruction: 0x46431e55
    6c88:	bcc	30b8 <__assert_fail@plt+0x6c4>
    6c8c:	ldrmi	r4, [pc], -r8, asr #13
    6c90:	svccc	0x0001f815
    6c94:			; <UNDEFINED> instruction: 0xf103b157
    6c98:	ldmibeq	sl, {r6, r8}^
    6c9c:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
    6ca0:	andcs	fp, r0, #148, 30	; 0x250
    6ca4:	andeq	pc, r1, #2
    6ca8:	cmple	ip, r0, lsl #20
    6cac:	svceq	0x0000f1b8
    6cb0:	ldreq	sp, [pc], -r1, ror #2
    6cb4:	addhi	pc, fp, r0, lsl #2
    6cb8:	mrrcne	10, 0, r9, r0, cr4
    6cbc:	andsle	r4, r1, r1, lsl r6
    6cc0:	svclt	0x00182b7f
    6cc4:	vpadd.i8	d18, d0, d15
    6cc8:	addsmi	r8, r3, #170	; 0xaa
    6ccc:	adchi	pc, r7, r0
    6cd0:	subseq	pc, ip, #-1073741784	; 0xc0000028
    6cd4:			; <UNDEFINED> instruction: 0xf282fab2
    6cd8:	stmdbcs	r0, {r1, r4, r6, r8, fp}
    6cdc:	andcs	fp, r0, #8, 30
    6ce0:	cmple	r0, r0, lsl #20
    6ce4:			; <UNDEFINED> instruction: 0xf804b10c
    6ce8:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
    6cec:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    6cf0:	streq	pc, [r0, -pc, asr #32]
    6cf4:	blls	fb42c <__assert_fail@plt+0xf8a38>
    6cf8:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
    6cfc:	andeq	pc, r1, r9, lsl #2
    6d00:	b	344cf4 <__assert_fail@plt+0x342300>
    6d04:	andls	r9, r3, r6, lsl #22
    6d08:			; <UNDEFINED> instruction: 0xd1b42b00
    6d0c:			; <UNDEFINED> instruction: 0x9c039b03
    6d10:			; <UNDEFINED> instruction: 0x9018f8dd
    6d14:	rscsle	r2, r1, r0, lsl #22
    6d18:	blcs	2d944 <__assert_fail@plt+0x2af50>
    6d1c:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    6d20:	eorvc	r9, r3, r9, lsl #22
    6d24:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    6d28:	strcc	pc, [r4], #-2271	; 0xfffff721
    6d2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d30:	blls	460da0 <__assert_fail@plt+0x45e3ac>
    6d34:			; <UNDEFINED> instruction: 0xf040405a
    6d38:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
    6d3c:	ldc	0, cr11, [sp], #76	; 0x4c
    6d40:	pop	{r1, r8, r9, fp, pc}
    6d44:	strdlt	r8, [ip, #-240]	; 0xffffff10
    6d48:	strtmi	r9, [r0], -r0, lsl #6
    6d4c:			; <UNDEFINED> instruction: 0xf04f4bfb
    6d50:	strdcs	r3, [r1, -pc]
    6d54:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    6d58:	stc	7, cr15, [r8], #1004	; 0x3ec
    6d5c:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    6d60:	orrsle	r4, r5, r5, asr r5
    6d64:	stccs	7, cr14, [r0], {199}	; 0xc7
    6d68:	teqhi	r7, r0	; <UNPREDICTABLE>
    6d6c:	cmpcs	ip, #32, 12	; 0x2000000
    6d70:	blcc	84d78 <__assert_fail@plt+0x82384>
    6d74:			; <UNDEFINED> instruction: 0xf083e137
    6d78:			; <UNDEFINED> instruction: 0xf1060280
    6d7c:	bcs	fc9988 <__assert_fail@plt+0xfc6f94>
    6d80:			; <UNDEFINED> instruction: 0x2c00d908
    6d84:	addshi	pc, r4, r0, asr #32
    6d88:	bl	250590 <__assert_fail@plt+0x24db9c>
    6d8c:	ldrtmi	r0, [r0], fp, lsl #19
    6d90:	strb	r2, [r5, r1, lsl #14]!
    6d94:			; <UNDEFINED> instruction: 0xf0039902
    6d98:			; <UNDEFINED> instruction: 0xf1b8023f
    6d9c:	b	1088da8 <__assert_fail@plt+0x10863b4>
    6da0:	andls	r1, r2, #268435464	; 0x10000008
    6da4:	svclt	0x0018aa12
    6da8:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
    6dac:	uadd16mi	fp, lr, r8
    6db0:	stccc	8, cr15, [ip], {2}
    6db4:	blls	23b50c <__assert_fail@plt+0x238b18>
    6db8:	svccs	0x000068df
    6dbc:	adchi	pc, fp, r0
    6dc0:			; <UNDEFINED> instruction: 0xf0402c00
    6dc4:			; <UNDEFINED> instruction: 0x270080d5
    6dc8:			; <UNDEFINED> instruction: 0x463e44d9
    6dcc:			; <UNDEFINED> instruction: 0xf003e7c8
    6dd0:	bcs	ff007958 <__assert_fail@plt+0xff004f64>
    6dd4:	addshi	pc, r6, r0
    6dd8:	rscseq	pc, r0, #3
    6ddc:			; <UNDEFINED> instruction: 0xf0002ae0
    6de0:			; <UNDEFINED> instruction: 0xf00380a2
    6de4:	bcs	ffc079cc <__assert_fail@plt+0xffc04fd8>
    6de8:	adcshi	pc, r8, r0
    6dec:	rscseq	pc, ip, #3
    6df0:			; <UNDEFINED> instruction: 0xf0002af8
    6df4:			; <UNDEFINED> instruction: 0xf00380c8
    6df8:	bcs	fff079f8 <__assert_fail@plt+0xfff05004>
    6dfc:	rschi	pc, r1, r0
    6e00:	movwls	fp, #332	; 0x14c
    6e04:	blmi	ff39868c <__assert_fail@plt+0xff395c98>
    6e08:	rscscc	pc, pc, #79	; 0x4f
    6e0c:	strcc	r2, [r4], #-257	; 0xfffffeff
    6e10:			; <UNDEFINED> instruction: 0xf7fb447b
    6e14:			; <UNDEFINED> instruction: 0xf109ec4c
    6e18:	strcs	r0, [r1, -r4, lsl #18]
    6e1c:			; <UNDEFINED> instruction: 0xb3bce7a0
    6e20:	eorvc	r2, r2, ip, asr r2
    6e24:	vqdmulh.s<illegal width 8>	d2, d0, d13
    6e28:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    6e2c:	blle	ac2e40 <__assert_fail@plt+0xac044c>
    6e30:	blle	ff6fdda4 <__assert_fail@plt+0xff6fb3b0>
    6e34:	blle	8fdda8 <__assert_fail@plt+0x8fb3b4>
    6e38:	smladeq	lr, ip, r5, r1
    6e3c:			; <UNDEFINED> instruction: 0xf1092372
    6e40:	rsbvc	r0, r3, r2, lsl #18
    6e44:	strcc	r2, [r2], #-1792	; 0xfffff900
    6e48:	cmncs	r6, #36175872	; 0x2280000
    6e4c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    6e50:	strcs	r7, [r0, -r3, rrx]
    6e54:	str	r3, [r3, r2, lsl #8]
    6e58:			; <UNDEFINED> instruction: 0xf1092376
    6e5c:	rsbvc	r0, r3, r2, lsl #18
    6e60:	strcc	r2, [r2], #-1792	; 0xfffff900
    6e64:	cmncs	lr, #124, 14	; 0x1f00000
    6e68:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    6e6c:	strcs	r7, [r0, -r3, rrx]
    6e70:	ldrb	r3, [r5, -r2, lsl #8]!
    6e74:			; <UNDEFINED> instruction: 0xf1092362
    6e78:	rsbvc	r0, r3, r2, lsl #18
    6e7c:	strcc	r2, [r2], #-1792	; 0xfffff900
    6e80:	teqcs	r0, #28835840	; 0x1b80000
    6e84:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    6e88:	strcs	r7, [r0, -r3, rrx]
    6e8c:	strb	r3, [r7, -r2, lsl #8]!
    6e90:	vqdmulh.s<illegal width 8>	d2, d0, d13
    6e94:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    6e98:	andge	pc, r7, r3
    6e9c:	adcge	sl, r0, r0, lsr #1
    6ea0:	andge	sl, r7, r0, lsr #1
    6ea4:	streq	r0, [r7, -r7, lsl #14]
    6ea8:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    6eac:	ldrb	r2, [r7, -r0, lsl #14]
    6eb0:			; <UNDEFINED> instruction: 0xf0002e00
    6eb4:			; <UNDEFINED> instruction: 0xf8df8090
    6eb8:	bl	1278f0 <__assert_fail@plt+0x124efc>
    6ebc:	svcge	0x000f0686
    6ec0:	andslt	pc, r4, sp, asr #17
    6ec4:			; <UNDEFINED> instruction: 0x46d344f8
    6ec8:			; <UNDEFINED> instruction: 0xf81746aa
    6ecc:	strtmi	r5, [r0], -r1, lsl #22
    6ed0:	strcc	r4, [r4], #-1603	; 0xfffff9bd
    6ed4:	rscscc	pc, pc, #79	; 0x4f
    6ed8:	strls	r2, [r0, #-257]	; 0xfffffeff
    6edc:	bl	ff9c4ed0 <__assert_fail@plt+0xff9c24dc>
    6ee0:	ldrhle	r4, [r2, #36]!	; 0x24
    6ee4:			; <UNDEFINED> instruction: 0x46da4655
    6ee8:			; <UNDEFINED> instruction: 0xf8dd782b
    6eec:	movwls	fp, #20
    6ef0:	blmi	fe5587b8 <__assert_fail@plt+0xfe555dc4>
    6ef4:	rscscc	pc, pc, #79	; 0x4f
    6ef8:	ldfnes	f2, [r4, #-4]!
    6efc:			; <UNDEFINED> instruction: 0xf7fb447b
    6f00:			; <UNDEFINED> instruction: 0xe741ebd6
    6f04:	strbmi	r2, [r7], -r1, lsl #12
    6f08:	eorscc	pc, ip, sp, lsl #17
    6f0c:			; <UNDEFINED> instruction: 0xf00346b0
    6f10:	movwls	r0, #8991	; 0x231f
    6f14:	blls	280bac <__assert_fail@plt+0x27e1b8>
    6f18:	stfcsd	f3, [r0], {123}	; 0x7b
    6f1c:	strcs	sp, [r0], -r6, asr #2
    6f20:	ssatmi	r4, #17, r9, asr #9
    6f24:			; <UNDEFINED> instruction: 0x4647e71c
    6f28:	eorscc	pc, ip, sp, lsl #17
    6f2c:			; <UNDEFINED> instruction: 0xf0032601
    6f30:			; <UNDEFINED> instruction: 0xf04f030f
    6f34:	movwls	r0, #10242	; 0x2802
    6f38:	bls	c0b88 <__assert_fail@plt+0xbe194>
    6f3c:	orreq	pc, r0, #-2147483608	; 0x80000028
    6f40:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    6f44:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    6f48:	stccs	6, cr4, [r0], {94}	; 0x5e
    6f4c:	adchi	pc, pc, r0
    6f50:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    6f54:	blcs	84f6c <__assert_fail@plt+0x82578>
    6f58:	str	r4, [r1, -r7, asr #12]
    6f5c:			; <UNDEFINED> instruction: 0xf88d4647
    6f60:			; <UNDEFINED> instruction: 0x2601303c
    6f64:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    6f68:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6f6c:	ldrbt	r9, [r7], r2, lsl #6
    6f70:	bge	3d8010 <__assert_fail@plt+0x3d561c>
    6f74:			; <UNDEFINED> instruction: 0xf8121e63
    6f78:			; <UNDEFINED> instruction: 0xf8031b01
    6f7c:	addsmi	r1, lr, #1, 30
    6f80:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    6f84:			; <UNDEFINED> instruction: 0x4647e71f
    6f88:	eorscc	pc, ip, sp, lsl #17
    6f8c:			; <UNDEFINED> instruction: 0xf0032601
    6f90:			; <UNDEFINED> instruction: 0xf04f0303
    6f94:	movwls	r0, #10244	; 0x2804
    6f98:	b	1400b28 <__assert_fail@plt+0x13fe134>
    6f9c:			; <UNDEFINED> instruction: 0x2c000b8b
    6fa0:	strcs	sp, [r0, -pc, ror #2]
    6fa4:			; <UNDEFINED> instruction: 0x463e44d9
    6fa8:			; <UNDEFINED> instruction: 0xe6d946b8
    6fac:	bge	3d804c <__assert_fail@plt+0x3d5658>
    6fb0:			; <UNDEFINED> instruction: 0xf8121e63
    6fb4:			; <UNDEFINED> instruction: 0xf8031b01
    6fb8:	adcsmi	r1, r3, #1, 30
    6fbc:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    6fc0:	strbmi	lr, [r7], -sp, lsr #15
    6fc4:	eorscc	pc, ip, sp, lsl #17
    6fc8:			; <UNDEFINED> instruction: 0xf0032601
    6fcc:			; <UNDEFINED> instruction: 0xf04f0301
    6fd0:	movwls	r0, #10245	; 0x2805
    6fd4:	strtmi	lr, [r6], -r4, asr #13
    6fd8:	strcs	lr, [r0, -r9, lsl #15]
    6fdc:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    6fe0:			; <UNDEFINED> instruction: 0xe6bd463c
    6fe4:	movwls	r1, #3168	; 0xc60
    6fe8:	rscscc	pc, pc, #79	; 0x4f
    6fec:	tstcs	r1, r7, asr fp
    6ff0:			; <UNDEFINED> instruction: 0xf1091cc4
    6ff4:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    6ff8:			; <UNDEFINED> instruction: 0xf7fb2700
    6ffc:	ssat	lr, #16, r8, asr #22
    7000:			; <UNDEFINED> instruction: 0x26004f53
    7004:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    7008:	eorvc	r4, r6, pc, ror r4
    700c:			; <UNDEFINED> instruction: 0x463944f8
    7010:	ldrdeq	pc, [r0], -r8
    7014:	b	fe1c5008 <__assert_fail@plt+0xfe1c2614>
    7018:	strmi	r1, [r5], -r3, asr #24
    701c:	blls	fb1bc <__assert_fail@plt+0xf87c8>
    7020:	strls	r1, [sp], #-2788	; 0xfffff51c
    7024:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    7028:	andls	r0, lr, r8, lsl r1
    702c:	svcne	0x0010ebb3
    7030:			; <UNDEFINED> instruction: 0xf7fbd171
    7034:	bge	3c120c <__assert_fail@plt+0x3be818>
    7038:	andls	sl, r0, #12, 22	; 0x3000
    703c:	bge	371470 <__assert_fail@plt+0x36ea7c>
    7040:	strtmi	r4, [r8], -r4, lsl #12
    7044:			; <UNDEFINED> instruction: 0xf7fb940c
    7048:			; <UNDEFINED> instruction: 0x3001e8b6
    704c:	blmi	10bb51c <__assert_fail@plt+0x10b8b28>
    7050:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7054:	eorsle	r2, r4, r0, lsl #16
    7058:	andcs	r4, r1, #64, 22	; 0x10000
    705c:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    7060:			; <UNDEFINED> instruction: 0xf7fb615a
    7064:	strtmi	lr, [r0], -r8, asr #18
    7068:	stmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    706c:	ldmib	sp, {r2, r9, fp, ip, pc}^
    7070:	movwcs	r1, #6
    7074:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    7078:	strtmi	r9, [r8], -r3
    707c:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7080:	strls	lr, [r5, #-1616]	; 0xfffff9b0
    7084:	streq	lr, [fp, -r4, lsl #22]
    7088:	bpl	4428f0 <__assert_fail@plt+0x43fefc>
    708c:	ldrtmi	sl, [r8], pc, lsl #28
    7090:	blvc	850f0 <__assert_fail@plt+0x826fc>
    7094:	strtmi	r4, [fp], -r0, lsr #12
    7098:			; <UNDEFINED> instruction: 0xf04f3404
    709c:	strdcs	r3, [r1, -pc]
    70a0:			; <UNDEFINED> instruction: 0xf7fb9700
    70a4:	strbmi	lr, [r4, #-2820]	; 0xfffff4fc
    70a8:	stflsd	f5, [r5, #-968]	; 0xfffffc38
    70ac:			; <UNDEFINED> instruction: 0x4627e779
    70b0:	ldrb	r4, [r5], -r0, lsr #13
    70b4:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
    70b8:	andsvc	r9, lr, r3, lsl #8
    70bc:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70c0:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    70c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    70c8:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70cc:			; <UNDEFINED> instruction: 0xf7fb4606
    70d0:			; <UNDEFINED> instruction: 0xf8d8eadc
    70d4:	andls	r2, r2, #0
    70d8:			; <UNDEFINED> instruction: 0xf7fb6800
    70dc:	bls	c19a4 <__assert_fail@plt+0xbefb0>
    70e0:			; <UNDEFINED> instruction: 0x46034639
    70e4:			; <UNDEFINED> instruction: 0xf0024630
    70e8:			; <UNDEFINED> instruction: 0xe7b5fd71
    70ec:	andcs	r4, r1, #59768832	; 0x3900000
    70f0:	ldrdeq	pc, [r0], -r8
    70f4:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    70f8:			; <UNDEFINED> instruction: 0xf7fb9803
    70fc:	blmi	6814f4 <__assert_fail@plt+0x67eb00>
    7100:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    7104:	ldrdne	lr, [r6], -sp
    7108:			; <UNDEFINED> instruction: 0xf7ff691b
    710c:	mulls	r3, r1, sp
    7110:			; <UNDEFINED> instruction: 0xf7fbe608
    7114:	bmi	54157c <__assert_fail@plt+0x53eb88>
    7118:	orrcs	pc, r3, r0, asr #4
    711c:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
    7120:			; <UNDEFINED> instruction: 0xf0024478
    7124:	svclt	0x0000ff03
    7128:	andeq	pc, r1, r4, ror #13
    712c:	muleq	r1, r0, r0
    7130:	andeq	r0, r0, r4, ror #5
    7134:	andeq	ip, r0, r4, lsl #9
    7138:			; <UNDEFINED> instruction: 0x0001efb4
    713c:	muleq	r0, sl, r3
    7140:	andeq	ip, r0, r0, ror #5
    7144:	andeq	ip, r0, ip, lsr #4
    7148:	strdeq	ip, [r0], -r4
    714c:	andeq	ip, r0, r2, lsl #2
    7150:	andeq	fp, r0, ip, asr #31
    7154:	andeq	pc, r1, r8, ror #4
    7158:	ldrdeq	pc, [r1], -r4
    715c:	andeq	pc, r1, r6, asr #5
    7160:	andeq	ip, r0, r2, asr r0
    7164:	andeq	pc, r1, r2, lsr #4
    7168:	andeq	ip, r0, sl, asr r0
    716c:	andeq	fp, r0, r0, ror #31
    7170:			; <UNDEFINED> instruction: 0x4604b570
    7174:	subsle	r2, r4, r0, lsl #16
    7178:			; <UNDEFINED> instruction: 0xf7fb4620
    717c:	stmdacs	r3, {r1, r6, r9, fp, sp, lr, pc}
    7180:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
    7184:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
    7188:	andcs	r4, r0, #1081344	; 0x108000
    718c:	ldrmi	r4, [r0], -r2, asr #22
    7190:	cfstrdmi	mvd4, [r2], {121}	; 0x79
    7194:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    7198:	stmib	r3, {r2, r3, sp, lr}^
    719c:	lfmlt	f2, 2, [r0, #-12]!
    71a0:	andcs	r4, r3, #1032192	; 0xfc000
    71a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    71a8:			; <UNDEFINED> instruction: 0xf888f7ff
    71ac:	mvnle	r2, r0, lsl #16
    71b0:	blcs	17e5544 <__assert_fail@plt+0x17e2b50>
    71b4:	blcs	b76e1c <__assert_fail@plt+0xb74428>
    71b8:	stclne	15, cr11, [r5], #72	; 0x48
    71bc:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
    71c0:	rscle	r2, r1, r0, lsl #22
    71c4:			; <UNDEFINED> instruction: 0x46284937
    71c8:			; <UNDEFINED> instruction: 0xf7ff4479
    71cc:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
    71d0:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
    71d4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    71d8:			; <UNDEFINED> instruction: 0xf80ef7ff
    71dc:	sbcsle	r2, r3, r0, lsl #16
    71e0:			; <UNDEFINED> instruction: 0x46284932
    71e4:			; <UNDEFINED> instruction: 0xf7ff4479
    71e8:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
    71ec:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
    71f0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    71f4:			; <UNDEFINED> instruction: 0xf800f7ff
    71f8:	sbcle	r2, r5, r0, lsl #16
    71fc:	strtmi	r4, [r8], -sp, lsr #18
    7200:			; <UNDEFINED> instruction: 0xf7fe4479
    7204:	stmiblt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7208:	strcs	r4, [r0], #-2603	; 0xfffff5d5
    720c:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
    7210:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    7214:			; <UNDEFINED> instruction: 0x4620447b
    7218:	andsvs	r4, r1, r9, ror r4
    721c:	strpl	lr, [r3], #-2499	; 0xfffff63d
    7220:	andcs	fp, lr, r0, ror sp
    7224:	bl	c5218 <__assert_fail@plt+0xc2824>
    7228:	str	r4, [r5, r4, lsl #12]!
    722c:	strtmi	r4, [r8], -r5, lsr #28
    7230:			; <UNDEFINED> instruction: 0x4631447e
    7234:			; <UNDEFINED> instruction: 0xffe0f7fe
    7238:	rscle	r2, r5, r0, lsl #16
    723c:			; <UNDEFINED> instruction: 0x46204631
    7240:	ldmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7244:	strmi	r1, [r5], -r2, asr #24
    7248:			; <UNDEFINED> instruction: 0xf7fad015
    724c:	strtmi	lr, [r1], -ip, lsr #31
    7250:			; <UNDEFINED> instruction: 0xf7fb4630
    7254:	mcrrne	9, 6, lr, r3, cr8	; <UNPREDICTABLE>
    7258:	andsle	r4, r3, r5, lsl #12
    725c:	svc	0x00a2f7fa
    7260:	blmi	699acc <__assert_fail@plt+0x6970d8>
    7264:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    7268:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    726c:	andsvs	r4, r4, r8, lsl #12
    7270:	strne	lr, [r3, #-2499]	; 0xfffff63d
    7274:			; <UNDEFINED> instruction: 0x4620bd70
    7278:	andcs	r4, r0, #51380224	; 0x3100000
    727c:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    7280:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    7284:			; <UNDEFINED> instruction: 0x46214630
    7288:			; <UNDEFINED> instruction: 0xf7ff2200
    728c:			; <UNDEFINED> instruction: 0x4628fc71
    7290:	svclt	0x0000bd70
    7294:	andeq	pc, r1, r4, ror #1
    7298:	muleq	r1, r0, r1
    729c:			; <UNDEFINED> instruction: 0x0000bfb2
    72a0:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    72a4:	andeq	fp, r0, r4, lsl #31
    72a8:	andeq	fp, r0, lr, ror pc
    72ac:	andeq	fp, r0, r4, ror pc
    72b0:	andeq	fp, r0, lr, ror #30
    72b4:	andeq	fp, r0, r0, ror pc
    72b8:	andeq	pc, r1, r4, rrx
    72bc:	andeq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
    72c0:			; <UNDEFINED> instruction: 0x0000bdbc
    72c4:	andeq	fp, r0, r4, lsr #27
    72c8:	andeq	pc, r1, lr
    72cc:	strheq	pc, [r1], -sl	; <UNPREDICTABLE>
    72d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    72d4:			; <UNDEFINED> instruction: 0x47706818
    72d8:	andeq	lr, r1, r2, lsr #31
    72dc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    72e0:			; <UNDEFINED> instruction: 0x477068d8
    72e4:	andeq	pc, r1, r6, asr #32
    72e8:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    72ec:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
    72f0:	push	{r0, r3, r4, r5, r6, sl, lr}
    72f4:	strdlt	r4, [sl], r0
    72f8:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    72fc:	andls	r6, r9, #1179648	; 0x120000
    7300:	andeq	pc, r0, #79	; 0x4f
    7304:	cmnle	r1, r0, lsl #28
    7308:	ldmdbvs	r8, {r2, r9, sl, lr}
    730c:	teqle	r7, r0, lsl #16
    7310:	blcs	253a4 <__assert_fail@plt+0x229b0>
    7314:	addshi	pc, sp, r0
    7318:	ldreq	r4, [r9], -r2, lsr #12
    731c:	svccc	0x0001f812
    7320:	andcc	fp, r1, r4, asr pc
    7324:	blcs	13334 <__assert_fail@plt+0x10940>
    7328:	strdcc	sp, [r1], -r7
    732c:	mrc	7, 7, APSR_nzcv, cr6, cr10, {7}
    7330:	strmi	r7, [r5], -r3, lsr #16
    7334:			; <UNDEFINED> instruction: 0xb1ab4602
    7338:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
    733c:			; <UNDEFINED> instruction: 0xf802bfa8
    7340:	ble	2d5f4c <__assert_fail@plt+0x2d3558>
    7344:	ldmibeq	fp, {r4, r9, sl, lr}
    7348:	teqeq	pc, r1	; <UNPREDICTABLE>
    734c:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    7350:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    7354:	blcc	c535c <__assert_fail@plt+0xc2968>
    7358:			; <UNDEFINED> instruction: 0x46027051
    735c:	svccc	0x0001f814
    7360:	mvnle	r2, r0, lsl #22
    7364:	andsvc	r2, r3, r0, lsl #6
    7368:	blmi	fd9c70 <__assert_fail@plt+0xfd727c>
    736c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7370:	blls	2613e0 <__assert_fail@plt+0x25e9ec>
    7374:	cmnle	r1, sl, asr r0
    7378:	andlt	r4, sl, r8, lsr #12
    737c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7380:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    7384:	ldrbtmi	r4, [r8], #3387	; 0xd3b
    7388:			; <UNDEFINED> instruction: 0xf8d8447d
    738c:	strtmi	r1, [r8], -r0
    7390:	stmia	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7394:	strmi	r1, [r7], -r2, asr #24
    7398:	stmdavc	r3!, {r4, r6, ip, lr, pc}
    739c:	blcs	18c2c <__assert_fail@plt+0x16238>
    73a0:			; <UNDEFINED> instruction: 0x061bd059
    73a4:	svccc	0x0001f812
    73a8:			; <UNDEFINED> instruction: 0x3601bf54
    73ac:	blcs	14bcc <__assert_fail@plt+0x121d8>
    73b0:	ldfnep	f5, [r0], #-988	; 0xfffffc24
    73b4:	mrc	7, 5, APSR_nzcv, cr2, cr10, {7}
    73b8:	strmi	r9, [r5], -r5, lsl #8
    73bc:			; <UNDEFINED> instruction: 0xf7fb4620
    73c0:	bge	241848 <__assert_fail@plt+0x23ee54>
    73c4:	andls	sl, r0, #6144	; 0x1800
    73c8:	bge	1f17e4 <__assert_fail@plt+0x1eedf0>
    73cc:	strmi	r9, [r4], r6, lsl #10
    73d0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    73d4:			; <UNDEFINED> instruction: 0xf7fac607
    73d8:	andcc	lr, r1, lr, ror #29
    73dc:	blls	1bb40c <__assert_fail@plt+0x1b8a18>
    73e0:	andsvc	r2, sl, r0, lsl #4
    73e4:			; <UNDEFINED> instruction: 0xf7fa4638
    73e8:	sbfx	lr, lr, #29, #30
    73ec:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    73f0:	ldr	r4, [r9, r5, lsl #12]!
    73f4:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    73f8:			; <UNDEFINED> instruction: 0xb1406998
    73fc:			; <UNDEFINED> instruction: 0x46214b1f
    7400:	andcs	r4, r1, #40, 12	; 0x2800000
    7404:	orrsvs	r4, sl, fp, ror r4
    7408:	stmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    740c:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7410:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7414:	svc	0x0090f7fa
    7418:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    741c:	tstls	r3, r9, lsl r8
    7420:			; <UNDEFINED> instruction: 0xf7fb4606
    7424:	stmdavs	r0, {r1, r4, r5, r8, fp, sp, lr, pc}
    7428:	stm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    742c:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
    7430:			; <UNDEFINED> instruction: 0x4603447a
    7434:			; <UNDEFINED> instruction: 0xf0024630
    7438:	ldrb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
    743c:			; <UNDEFINED> instruction: 0xf8d84628
    7440:	andcs	r1, r1, #0
    7444:	blx	fe54544a <__assert_fail@plt+0xfe542a56>
    7448:			; <UNDEFINED> instruction: 0xf7ff4620
    744c:	strmi	pc, [r5], -sp, asr #30
    7450:	andcs	lr, r1, sl, lsl #15
    7454:	ldrmi	lr, [lr], -sl, ror #14
    7458:	str	r2, [fp, r1]!
    745c:	svc	0x0072f7fa
    7460:	andeq	pc, r1, r6, lsr r0	; <UNPREDICTABLE>
    7464:	strdeq	lr, [r1], -r0
    7468:	andeq	r0, r0, r4, ror #5
    746c:	andeq	lr, r1, r4, ror r9
    7470:	andeq	lr, r1, lr, ror #29
    7474:	andeq	fp, r0, ip, asr #24
    7478:	andeq	lr, r1, lr, lsr #30
    747c:	andeq	lr, r1, r0, lsr #30
    7480:	andeq	fp, r0, r6, lsl #26
    7484:	andeq	lr, r1, sl, asr lr
    7488:	andeq	fp, r0, r4, lsr #23
    748c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    7490:			; <UNDEFINED> instruction: 0xf7ff691b
    7494:	svclt	0x0000bbcd
    7498:	muleq	r1, r6, lr
    749c:	stmdalt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74a0:	mcrlt	7, 4, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    74a4:	mrclt	7, 3, APSR_nzcv, cr12, cr10, {7}
    74a8:			; <UNDEFINED> instruction: 0x4604b570
    74ac:			; <UNDEFINED> instruction: 0xf4106880
    74b0:	tstle	r1, r0, lsl #6
    74b4:	vst2.8	{d22-d23}, [r0 :128], r2
    74b8:	mvnvs	r4, r0
    74bc:	stmib	r4, {r5, r7, sp, lr}^
    74c0:	rscvs	r3, r3, r8, lsl #6
    74c4:	stmib	r4, {r1, r4, fp, sp, lr}^
    74c8:	bcs	140f8 <__assert_fail@plt+0x11704>
    74cc:	movwcc	lr, #51652	; 0xc9c4
    74d0:	movwcs	sp, #2939	; 0xb7b
    74d4:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    74d8:	blcs	2186c <__assert_fail@plt+0x1ee78>
    74dc:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    74e0:	mvnlt	r4, lr, lsl #12
    74e4:			; <UNDEFINED> instruction: 0x46151d99
    74e8:	andeq	pc, r5, #79	; 0x4f
    74ec:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    74f0:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    74f4:	ldclne	0, cr13, [r8], {82}	; 0x52
    74f8:			; <UNDEFINED> instruction: 0xf113d06e
    74fc:	rsbsle	r0, fp, ip, lsl #30
    7500:			; <UNDEFINED> instruction: 0xf0001dd9
    7504:			; <UNDEFINED> instruction: 0xf1138089
    7508:			; <UNDEFINED> instruction: 0xf0000f0a
    750c:	movwcc	r8, #45205	; 0xb095
    7510:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    7514:	ldrbtmi	r2, [r9], #-0
    7518:	svc	0x000ef7fa
    751c:	eor	r4, r7, r3, lsl #12
    7520:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    7524:	ldclne	0, cr13, [lr], {85}	; 0x55
    7528:	andeq	pc, r5, #79	; 0x4f
    752c:			; <UNDEFINED> instruction: 0xf113d05b
    7530:	rsble	r0, r8, ip, lsl #30
    7534:			; <UNDEFINED> instruction: 0xd0761d98
    7538:			; <UNDEFINED> instruction: 0xf0001dd9
    753c:			; <UNDEFINED> instruction: 0xf1138084
    7540:	eorsle	r0, r9, r8, lsl #30
    7544:	svceq	0x0009f113
    7548:	addshi	pc, r1, r0
    754c:			; <UNDEFINED> instruction: 0xf000330b
    7550:	stmdbmi	ip, {r0, r1, r7, pc}^
    7554:	ldrbtmi	r2, [r9], #-0
    7558:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    755c:			; <UNDEFINED> instruction: 0xf0024629
    7560:	and	pc, fp, r7, ror #22
    7564:	andcs	r4, r0, r8, asr #18
    7568:			; <UNDEFINED> instruction: 0xf7fa4479
    756c:	strmi	lr, [r3], -r6, ror #29
    7570:	ldrtmi	r4, [r1], -r6, asr #16
    7574:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    7578:	blx	16c358a <__assert_fail@plt+0x16c0b96>
    757c:	blcs	61910 <__assert_fail@plt+0x5ef1c>
    7580:	movwcs	fp, #3844	; 0xf04
    7584:	adcle	r6, r4, r3, ror #1
    7588:			; <UNDEFINED> instruction: 0xf7fb2002
    758c:	stmdbmi	r0, {r3, r5, fp, sp, lr, pc}^
    7590:	ldrbtmi	r2, [r9], #-0
    7594:	mrc	7, 6, APSR_nzcv, cr0, cr10, {7}
    7598:	strb	r4, [r9, r3, lsl #12]!
    759c:	andcs	r4, r0, sp, lsr r9
    75a0:			; <UNDEFINED> instruction: 0xf7fa4479
    75a4:	strmi	lr, [r3], -sl, asr #29
    75a8:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    75ac:	ldrbtmi	r2, [r9], #-0
    75b0:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    75b4:	ldrb	r4, [fp, r3, lsl #12]
    75b8:	andcs	r4, r0, r8, lsr r9
    75bc:			; <UNDEFINED> instruction: 0xf7fa4479
    75c0:			; <UNDEFINED> instruction: 0x4629eebc
    75c4:	blx	d435d6 <__assert_fail@plt+0xd40be2>
    75c8:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    75cc:			; <UNDEFINED> instruction: 0xf0024478
    75d0:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    75d4:			; <UNDEFINED> instruction: 0xe7a6447d
    75d8:	andcs	r4, r0, r3, lsr r9
    75dc:			; <UNDEFINED> instruction: 0xf7fa4479
    75e0:	strmi	lr, [r3], -ip, lsr #29
    75e4:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    75e8:	ldrbtmi	r2, [r9], #-0
    75ec:	mcr	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    75f0:			; <UNDEFINED> instruction: 0xf0024629
    75f4:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    75f8:	andcs	r4, r0, sp, lsr #18
    75fc:			; <UNDEFINED> instruction: 0xf7fa4479
    7600:			; <UNDEFINED> instruction: 0x4603ee9c
    7604:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7608:	ldrbtmi	r2, [r9], #-0
    760c:	mrc	7, 4, APSR_nzcv, cr4, cr10, {7}
    7610:			; <UNDEFINED> instruction: 0xf0024629
    7614:	ldr	pc, [r1, sp, lsl #22]!
    7618:	andcs	r4, r0, r7, lsr #18
    761c:			; <UNDEFINED> instruction: 0xf7fa4479
    7620:	strmi	lr, [r3], -ip, lsl #29
    7624:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    7628:	ldrbtmi	r2, [r9], #-0
    762c:	mcr	7, 4, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    7630:			; <UNDEFINED> instruction: 0xf0024629
    7634:			; <UNDEFINED> instruction: 0xe7a1fafd
    7638:	andcs	r4, r0, r1, lsr #18
    763c:			; <UNDEFINED> instruction: 0xf7fa4479
    7640:			; <UNDEFINED> instruction: 0x4603ee7c
    7644:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7648:	ldrbtmi	r2, [r9], #-0
    764c:	mrc	7, 3, APSR_nzcv, cr4, cr10, {7}
    7650:			; <UNDEFINED> instruction: 0xf0024629
    7654:	ldr	pc, [r1, sp, ror #21]
    7658:	andcs	r4, r0, fp, lsl r9
    765c:			; <UNDEFINED> instruction: 0xf7fa4479
    7660:	strmi	lr, [r1], -ip, ror #28
    7664:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    7668:	blx	ff8c3678 <__assert_fail@plt+0xff8c0c84>
    766c:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    7670:	ldrbtmi	r2, [r9], #-0
    7674:	mcr	7, 3, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7678:			; <UNDEFINED> instruction: 0xf0024629
    767c:			; <UNDEFINED> instruction: 0xe77dfad9
    7680:	andeq	fp, r0, r2, ror #26
    7684:	andeq	fp, r0, r6, lsr #28
    7688:	andeq	fp, r0, r8, ror ip
    768c:	andeq	fp, r0, r2, lsl sp
    7690:	andeq	fp, r0, r6, ror #24
    7694:	andeq	fp, r0, r4, ror #24
    7698:			; <UNDEFINED> instruction: 0x0000bcbe
    769c:	andeq	fp, r0, r0, ror sp
    76a0:	strdeq	fp, [r0], -r4
    76a4:	andeq	fp, r0, r4, ror #23
    76a8:	andeq	fp, r0, ip, lsr ip
    76ac:	andeq	fp, r0, sl, lsr #25
    76b0:	andeq	fp, r0, r0, lsr ip
    76b4:			; <UNDEFINED> instruction: 0x0000bcb2
    76b8:	andeq	fp, r0, r4, lsr #24
    76bc:			; <UNDEFINED> instruction: 0x0000bcba
    76c0:	andeq	fp, r0, r4, lsl ip
    76c4:	andeq	fp, r0, r6, asr #25
    76c8:	andeq	fp, r0, r0, lsl sp
    76cc:	andeq	sl, r0, r2, ror #30
    76d0:	ldrdeq	fp, [r0], -sl
    76d4:	svceq	0x0010f011
    76d8:	tsteq	r7, r1	; <UNPREDICTABLE>
    76dc:	mvnsmi	lr, sp, lsr #18
    76e0:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    76e4:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    76e8:	ldrmi	r4, [r4], -r6, lsl #12
    76ec:	andle	r6, r8, r1, asr #2
    76f0:	andsle	r2, fp, r4, lsl #18
    76f4:	svclt	0x001c2901
    76f8:	andcs	r6, r1, r2, lsl #3
    76fc:	pop	{r0, ip, lr, pc}
    7700:			; <UNDEFINED> instruction: 0xf7fa81f0
    7704:	smlabtcs	r0, r2, pc, lr	; <UNPREDICTABLE>
    7708:			; <UNDEFINED> instruction: 0x4605463a
    770c:	eorvs	r4, r9, r0, lsr #12
    7710:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    7714:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    7718:	movwcc	r3, #15105	; 0x3b01
    771c:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    7720:	eorle	r2, r9, r2, lsr #22
    7724:			; <UNDEFINED> instruction: 0x200061b0
    7728:	ldrhhi	lr, [r0, #141]!	; 0x8d
    772c:			; <UNDEFINED> instruction: 0x06297815
    7730:			; <UNDEFINED> instruction: 0xf7fad40b
    7734:	stmdavs	r1, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    7738:			; <UNDEFINED> instruction: 0xf814e003
    773c:	strteq	r5, [sl], -r1, lsl #30
    7740:			; <UNDEFINED> instruction: 0xf831d403
    7744:	ldreq	r3, [fp], #21
    7748:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    774c:			; <UNDEFINED> instruction: 0xf7fad01a
    7750:	strcs	lr, [r0, #-3996]	; 0xfffff064
    7754:			; <UNDEFINED> instruction: 0x4629463a
    7758:	strtmi	r4, [r0], -r0, lsl #13
    775c:	andpl	pc, r0, r8, asr #17
    7760:	svc	0x0048f7fa
    7764:			; <UNDEFINED> instruction: 0x300161b0
    7768:	strtmi	sp, [r8], -r2
    776c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7770:	ldrdcc	pc, [r0], -r8
    7774:	mvnsle	r2, r2, lsr #22
    7778:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    777c:	rscscc	pc, pc, pc, asr #32
    7780:			; <UNDEFINED> instruction: 0xe7bc6133
    7784:			; <UNDEFINED> instruction: 0xf06f2200
    7788:			; <UNDEFINED> instruction: 0xf04f030b
    778c:	ldrshvs	r3, [r2, pc]!
    7790:	pop	{r0, r1, r4, r5, r8, sp, lr}
    7794:	svclt	0x000081f0
    7798:	bmi	9747d8 <__assert_fail@plt+0x971de4>
    779c:	ldrbmi	lr, [r0, sp, lsr #18]!
    77a0:	blmi	9339b4 <__assert_fail@plt+0x930fc0>
    77a4:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    77a8:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    77ac:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    77b0:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    77b4:			; <UNDEFINED> instruction: 0xf04f9301
    77b8:	tstlt	ip, #0, 6
    77bc:	svcmi	0x001fab0c
    77c0:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    77c4:	ldrbtmi	r4, [pc], #-1664	; 77cc <__assert_fail@plt+0x4dd8>
    77c8:	ldrmi	r2, [sp], -r0, lsl #12
    77cc:	and	r9, fp, r0, lsl #6
    77d0:	strbmi	r4, [r8], -r1, lsr #12
    77d4:			; <UNDEFINED> instruction: 0x46204798
    77d8:			; <UNDEFINED> instruction: 0xf7fa3504
    77dc:	strls	lr, [r0, #-3858]	; 0xfffff0ee
    77e0:	stcmi	8, cr15, [r4], {85}	; 0x55
    77e4:	cmnlt	ip, r6, lsl #8
    77e8:	blcs	218dc <__assert_fail@plt+0x1eee8>
    77ec:			; <UNDEFINED> instruction: 0xf1b8d1f0
    77f0:	andsle	r0, r5, r0, lsl #30
    77f4:			; <UNDEFINED> instruction: 0xf85a4b12
    77f8:	ldmdavs	r9, {r0, r1, ip, sp}
    77fc:			; <UNDEFINED> instruction: 0xf7fb4620
    7800:	strb	lr, [r8, lr, lsr #17]!
    7804:	blmi	2da048 <__assert_fail@plt+0x2d7654>
    7808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    780c:	blls	6187c <__assert_fail@plt+0x5ee88>
    7810:	qaddle	r4, sl, sl
    7814:	andlt	r4, r3, r0, lsr r6
    7818:			; <UNDEFINED> instruction: 0x47f0e8bd
    781c:	ldrbmi	fp, [r0, -r3]!
    7820:			; <UNDEFINED> instruction: 0xf85a4b09
    7824:	ldmdavs	r9, {r0, r1, ip, sp}
    7828:			; <UNDEFINED> instruction: 0xf7fae7e8
    782c:	svclt	0x0000ed8c
    7830:	andeq	lr, r1, ip, lsr r5
    7834:	andeq	r0, r0, r4, ror #5
    7838:	andeq	lr, r1, r2, lsr r5
    783c:	andeq	lr, r1, sl, ror fp
    7840:	andeq	r0, r0, r8, ror #5
    7844:	ldrdeq	lr, [r1], -r8
    7848:	strdeq	r0, [r0], -r8
    784c:	bmi	29a478 <__assert_fail@plt+0x297a84>
    7850:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7854:	tstlt	r3, fp, lsl r8
    7858:	tstcs	r0, r1
    785c:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    7860:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    7864:			; <UNDEFINED> instruction: 0xf7fa6818
    7868:	blmi	176c1c <__assert_fail@plt+0x174228>
    786c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    7870:	stcllt	7, cr15, [r6], #1000	; 0x3e8
    7874:	strdeq	lr, [r1], -r0
    7878:	andeq	lr, r1, lr, lsl #9
    787c:	strdeq	r0, [r0], -r8
    7880:	andeq	r0, r0, r8, ror #5
    7884:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7888:			; <UNDEFINED> instruction: 0x47706018
    788c:			; <UNDEFINED> instruction: 0x0001eaba
    7890:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    7894:			; <UNDEFINED> instruction: 0x4604447b
    7898:	tstlt	fp, fp, asr r8
    789c:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    78a0:	andeq	pc, sl, r4, lsr #3
    78a4:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    78a8:			; <UNDEFINED> instruction: 0xf000e8df
    78ac:			; <UNDEFINED> instruction: 0x1c101928
    78b0:	eorne	r2, r5, pc, lsl r2
    78b4:	andsne	r1, r0, r0, lsl r0
    78b8:	andsne	r1, r0, r0, lsl r0
    78bc:	andsne	r1, r0, r0, lsl r0
    78c0:	andsne	r1, r0, r0, lsl r0
    78c4:	andsne	r1, r0, r0, lsl r0
    78c8:			; <UNDEFINED> instruction: 0x16161010
    78cc:	ldclt	0, cr2, [r0, #-0]
    78d0:			; <UNDEFINED> instruction: 0x4010e8bd
    78d4:	stmialt	r4!, {r1, r3, ip, sp, lr, pc}
    78d8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    78dc:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    78e0:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    78e4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    78e8:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    78ec:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    78f0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    78f4:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    78f8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    78fc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    7900:	svclt	0x0000bd10
    7904:	andeq	lr, r1, ip, lsr #21
    7908:	andeq	fp, r0, r6, asr #14
    790c:			; <UNDEFINED> instruction: 0x0000bab4
    7910:			; <UNDEFINED> instruction: 0x0000bdb6
    7914:	andeq	fp, r0, ip, ror sp
    7918:	strdeq	fp, [r0], -sl
    791c:	andeq	fp, r0, r0, lsr #21
    7920:	andeq	fp, r0, r2, lsr #27
    7924:	andcs	fp, fp, r0, lsr r5
    7928:			; <UNDEFINED> instruction: 0xf7ffb083
    792c:	andcs	pc, r0, #708	; 0x2c4
    7930:	ldrmi	r4, [r0], -r1, lsl #12
    7934:			; <UNDEFINED> instruction: 0xff30f7ff
    7938:			; <UNDEFINED> instruction: 0xf7ff200c
    793c:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    7940:	strmi	r4, [r2], -lr, lsr #22
    7944:	andcs	r4, r0, lr, lsr #18
    7948:	andls	r4, r0, fp, ror r4
    794c:			; <UNDEFINED> instruction: 0xf7ff4479
    7950:	andcs	pc, sp, r3, lsr #30
    7954:			; <UNDEFINED> instruction: 0xf7ff4d2b
    7958:	blmi	b077cc <__assert_fail@plt+0xb04dd8>
    795c:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    7960:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    7964:			; <UNDEFINED> instruction: 0x46024479
    7968:	andls	r2, r0, r0
    796c:			; <UNDEFINED> instruction: 0xff14f7ff
    7970:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    7974:			; <UNDEFINED> instruction: 0xff8cf7ff
    7978:	strtmi	r2, [sl], -r0, lsl #6
    797c:	ldrmi	r4, [r8], -r1, lsl #12
    7980:			; <UNDEFINED> instruction: 0xf7ffb109
    7984:	ldccs	15, cr15, [lr], {9}
    7988:	strdcs	sp, [lr], -r2
    798c:			; <UNDEFINED> instruction: 0xff80f7ff
    7990:			; <UNDEFINED> instruction: 0xb1284601
    7994:	movwcs	r4, #2590	; 0xa1e
    7998:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    799c:	mrc2	7, 7, pc, cr12, cr15, {7}
    79a0:			; <UNDEFINED> instruction: 0xf7ff200a
    79a4:			; <UNDEFINED> instruction: 0x4601ff75
    79a8:	bmi	6b3e50 <__assert_fail@plt+0x6b145c>
    79ac:	ldrmi	r2, [r8], -r0, lsl #6
    79b0:			; <UNDEFINED> instruction: 0xf7ff447a
    79b4:	strdcs	pc, [pc], -r1
    79b8:			; <UNDEFINED> instruction: 0xff6af7ff
    79bc:	tstlt	r8, r1, lsl #12
    79c0:	ldrmi	r2, [r0], -r0, lsl #4
    79c4:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    79c8:			; <UNDEFINED> instruction: 0xf7ff2012
    79cc:	strmi	pc, [r1], -r1, ror #30
    79d0:	andcs	fp, r0, #24, 2
    79d4:			; <UNDEFINED> instruction: 0xf7ff4610
    79d8:			; <UNDEFINED> instruction: 0x4620fedf
    79dc:			; <UNDEFINED> instruction: 0xf7ff3401
    79e0:	andcs	pc, r0, #348	; 0x15c
    79e4:	ldrmi	r4, [r0], -r1, lsl #12
    79e8:			; <UNDEFINED> instruction: 0xf7ffb109
    79ec:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    79f0:	strdcs	sp, [r0], -r3
    79f4:	pop	{r0, r1, ip, sp, pc}
    79f8:			; <UNDEFINED> instruction: 0xe7274030
    79fc:	andeq	fp, r0, r8, lsr #27
    7a00:	andeq	fp, r0, r8, lsr #27
    7a04:	andeq	ip, r0, lr, lsl #28
    7a08:	andeq	ip, r0, ip, lsl #28
    7a0c:	andeq	fp, r0, r4, lsl #29
    7a10:	ldrdeq	ip, [r0], -r2
    7a14:			; <UNDEFINED> instruction: 0x0000cdbc
    7a18:	svcmi	0x00f0e92d
    7a1c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    7a20:			; <UNDEFINED> instruction: 0xf8df8b02
    7a24:			; <UNDEFINED> instruction: 0xf8df2420
    7a28:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    7a2c:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    7a30:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    7a34:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    7a38:	movwls	r6, #30747	; 0x781b
    7a3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a40:			; <UNDEFINED> instruction: 0xff70f7ff
    7a44:	strtmi	r2, [r1], -r0, lsl #4
    7a48:			; <UNDEFINED> instruction: 0xf7ff4610
    7a4c:	eorcs	pc, sl, r5, lsr #29
    7a50:			; <UNDEFINED> instruction: 0xff1ef7ff
    7a54:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    7a58:			; <UNDEFINED> instruction: 0xf0002b31
    7a5c:	strhtcs	r8, [r9], -r4
    7a60:			; <UNDEFINED> instruction: 0xff16f7ff
    7a64:	movwcs	r4, #2810	; 0xafa
    7a68:			; <UNDEFINED> instruction: 0x4601447a
    7a6c:			; <UNDEFINED> instruction: 0xf7ff4618
    7a70:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    7a74:	eorsle	r2, r4, r0, lsl #22
    7a78:			; <UNDEFINED> instruction: 0xb32a683a
    7a7c:			; <UNDEFINED> instruction: 0x2600463c
    7a80:			; <UNDEFINED> instruction: 0xf893e018
    7a84:			; <UNDEFINED> instruction: 0xf1b88000
    7a88:	andsle	r0, r0, r0, asr #30
    7a8c:	ldc	7, cr15, [r8, #1000]!	; 0x3e8
    7a90:	svceq	0x007cf1b8
    7a94:			; <UNDEFINED> instruction: 0xf0004605
    7a98:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    7a9c:	movwcs	fp, #8148	; 0x1fd4
    7aa0:	adcsmi	r2, r5, #0, 6
    7aa4:	movwcs	fp, #4056	; 0xfd8
    7aa8:	svclt	0x00182b00
    7aac:			; <UNDEFINED> instruction: 0xf854462e
    7ab0:	cmnlt	r3, #16, 30	; 0x40
    7ab4:	stmdacs	r0, {r5, r6, fp, sp, lr}
    7ab8:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    7abc:	mvnle	r2, r0, lsl #22
    7ac0:	ldc	7, cr15, [lr, #1000]	; 0x3e8
    7ac4:	strb	r4, [r8, r5, lsl #12]!
    7ac8:	blcs	1025b3c <__assert_fail@plt+0x1023148>
    7acc:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    7ad0:	ldreq	r9, [fp], r3, lsl #22
    7ad4:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    7ad8:	ldrmi	r2, [r0], -r0, lsl #4
    7adc:			; <UNDEFINED> instruction: 0xf7ff4479
    7ae0:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    7ae4:	mrc2	7, 6, pc, cr4, cr15, {7}
    7ae8:	cmplt	r0, r4, lsl #12
    7aec:	andcs	r4, r0, #3571712	; 0x368000
    7af0:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    7af4:	mrc2	7, 2, pc, cr0, cr15, {7}
    7af8:	strtmi	r2, [r1], -r0, lsl #4
    7afc:			; <UNDEFINED> instruction: 0xf7ff4610
    7b00:	andcs	pc, r0, fp, asr #28
    7b04:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    7b08:			; <UNDEFINED> instruction: 0xf7fa2000
    7b0c:	ldmvs	fp!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    7b10:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    7b14:			; <UNDEFINED> instruction: 0xf0402b40
    7b18:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    7b1c:	sbcsle	r2, r7, r0, lsl #22
    7b20:	ldrcc	r4, [r0, -lr, asr #23]
    7b24:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7b28:	movwls	r4, #17531	; 0x447b
    7b2c:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    7b30:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7b34:	ldrbtmi	r4, [sl], #1147	; 0x47b
    7b38:	bcc	443360 <__assert_fail@plt+0x44096c>
    7b3c:	stcne	8, cr15, [r4], {87}	; 0x57
    7b40:	andcs	r2, r0, r5, lsl #4
    7b44:	bl	ffe45b34 <__assert_fail@plt+0xffe43140>
    7b48:			; <UNDEFINED> instruction: 0xff6af009
    7b4c:	tstlt	r8, r4, lsl #12
    7b50:	blcs	1025b64 <__assert_fail@plt+0x1023170>
    7b54:	addshi	pc, r4, r0
    7b58:	ldcne	8, cr15, [r0], {87}	; 0x57
    7b5c:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    7b60:	andsne	pc, r8, sp, lsl #17
    7b64:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    7b68:	movwcs	r4, #2496	; 0x9c0
    7b6c:			; <UNDEFINED> instruction: 0x464a4618
    7b70:			; <UNDEFINED> instruction: 0xf88d4479
    7b74:			; <UNDEFINED> instruction: 0xf7ff3019
    7b78:			; <UNDEFINED> instruction: 0xf857fe0f
    7b7c:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    7b80:			; <UNDEFINED> instruction: 0xf0002b00
    7b84:			; <UNDEFINED> instruction: 0xf85780a3
    7b88:			; <UNDEFINED> instruction: 0xf04f2c10
    7b8c:	strbmi	r0, [r0], -r0, lsl #16
    7b90:			; <UNDEFINED> instruction: 0xf5b24649
    7b94:	bmi	feda799c <__assert_fail@plt+0xfeda4fa8>
    7b98:	andhi	pc, r0, sp, asr #17
    7b9c:	svclt	0x00b4447a
    7ba0:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    7ba4:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    7ba8:	andshi	pc, r9, sp, lsl #17
    7bac:	andsgt	pc, r8, sp, lsl #17
    7bb0:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    7bb4:	tstlt	ip, r5, lsl #8
    7bb8:	blcs	1f25c4c <__assert_fail@plt+0x1f23258>
    7bbc:	adcshi	pc, r3, r0
    7bc0:	andcs	r4, r0, #172, 18	; 0x2b0000
    7bc4:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    7bc8:			; <UNDEFINED> instruction: 0xf7ff4479
    7bcc:	adcsmi	pc, r5, #14656	; 0x3940
    7bd0:			; <UNDEFINED> instruction: 0xf8dfda0a
    7bd4:	ldrbtmi	r8, [r8], #676	; 0x2a4
    7bd8:	strcc	r2, [r1, #-512]	; 0xfffffe00
    7bdc:			; <UNDEFINED> instruction: 0x46414610
    7be0:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    7be4:	ldrhle	r4, [r7, #37]!	; 0x25
    7be8:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    7bec:	ldrmi	r2, [r0], -r0, lsl #4
    7bf0:			; <UNDEFINED> instruction: 0xf7ff4479
    7bf4:			; <UNDEFINED> instruction: 0xf857fdd1
    7bf8:	blcs	16840 <__assert_fail@plt+0x13e4c>
    7bfc:			; <UNDEFINED> instruction: 0xe767d19e
    7c00:	andcs	r4, r0, #2605056	; 0x27c000
    7c04:			; <UNDEFINED> instruction: 0xf10d4610
    7c08:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    7c0c:			; <UNDEFINED> instruction: 0xf7ff2503
    7c10:			; <UNDEFINED> instruction: 0xf857fdc3
    7c14:	blcs	16c4c <__assert_fail@plt+0x14258>
    7c18:			; <UNDEFINED> instruction: 0xe7dad1b5
    7c1c:	blcs	25cb0 <__assert_fail@plt+0x232bc>
    7c20:	adcsmi	fp, r5, #24, 30	; 0x60
    7c24:	adcshi	pc, sp, r0, lsl #6
    7c28:	sbcsle	r2, lr, r0, lsl #22
    7c2c:			; <UNDEFINED> instruction: 0xf04f2b0a
    7c30:	tstle	r7, r0, lsl #10
    7c34:	blcs	25dc8 <__assert_fail@plt+0x233d4>
    7c38:	andcs	sp, r0, #215	; 0xd7
    7c3c:			; <UNDEFINED> instruction: 0x46104659
    7c40:			; <UNDEFINED> instruction: 0xf7ff4690
    7c44:	andcs	pc, r0, #10816	; 0x2a40
    7c48:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7c4c:			; <UNDEFINED> instruction: 0x46514610
    7c50:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    7c54:	ldrhle	r4, [r6, #80]!	; 0x50
    7c58:	strcc	r7, [r1], #-2147	; 0xfffff79d
    7c5c:	sbcle	r2, r4, r0, lsl #22
    7c60:	rscle	r2, r7, sl, lsl #22
    7c64:	stmdbge	r6, {r9, sp}
    7c68:			; <UNDEFINED> instruction: 0xf88d4610
    7c6c:			; <UNDEFINED> instruction: 0xf88d3018
    7c70:			; <UNDEFINED> instruction: 0xf7ff5019
    7c74:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    7c78:	blcs	14c84 <__assert_fail@plt+0x12290>
    7c7c:			; <UNDEFINED> instruction: 0xe7b4d1f0
    7c80:	blcs	25d94 <__assert_fail@plt+0x233a0>
    7c84:			; <UNDEFINED> instruction: 0xf8dfd0b7
    7c88:	blcs	2ac480 <__assert_fail@plt+0x2a9a8c>
    7c8c:	streq	pc, [r1], #-260	; 0xfffffefc
    7c90:	ldrbtmi	sl, [r9], #3334	; 0xd06
    7c94:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7c98:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    7c9c:	adcle	r2, r4, r0, lsl #22
    7ca0:	strbmi	r2, [r9], -r0, lsl #4
    7ca4:			; <UNDEFINED> instruction: 0xf7ff4610
    7ca8:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    7cac:	blcs	14cb8 <__assert_fail@plt+0x122c4>
    7cb0:	blcs	2bbf24 <__assert_fail@plt+0x2b9530>
    7cb4:	andcs	sp, r0, #241	; 0xf1
    7cb8:	ldrmi	r4, [r0], -r9, lsr #12
    7cbc:	andscc	pc, r8, sp, lsl #17
    7cc0:	andshi	pc, r9, sp, lsl #17
    7cc4:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    7cc8:	strb	r7, [pc, r3, ror #16]!
    7ccc:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    7cd0:			; <UNDEFINED> instruction: 0xf0002a7c
    7cd4:	strcs	r8, [r3, #-139]	; 0xffffff75
    7cd8:			; <UNDEFINED> instruction: 0x260ae77b
    7cdc:	movwcs	r4, #2666	; 0xa6a
    7ce0:	ldrmi	r4, [r8], -sl, ror #18
    7ce4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7ce8:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    7cec:			; <UNDEFINED> instruction: 0xf7ffe715
    7cf0:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    7cf4:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    7cf8:	andle	r2, r7, sp, lsr fp
    7cfc:			; <UNDEFINED> instruction: 0xf1052b7c
    7d00:			; <UNDEFINED> instruction: 0xf43f0501
    7d04:	blcs	33834 <__assert_fail@plt+0x30e40>
    7d08:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    7d0c:			; <UNDEFINED> instruction: 0xf003b120
    7d10:	blcs	fe008c18 <__assert_fail@plt+0xfe006224>
    7d14:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    7d18:	svccc	0x0001f812
    7d1c:	svclt	0x00182b00
    7d20:	mvnsle	r2, ip, ror fp
    7d24:			; <UNDEFINED> instruction: 0xf894e6b9
    7d28:	stclne	0, cr12, [r3], #-4
    7d2c:			; <UNDEFINED> instruction: 0xf1bc9305
    7d30:			; <UNDEFINED> instruction: 0xd1200f3d
    7d34:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    7d38:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    7d3c:	andcs	r2, r0, #0, 10
    7d40:	ldrmi	r4, [r0], -r9, asr #12
    7d44:	andsgt	pc, r8, sp, lsl #17
    7d48:	andspl	pc, r9, sp, lsl #17
    7d4c:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    7d50:	andeq	lr, r8, r4, lsl #22
    7d54:			; <UNDEFINED> instruction: 0xf8184643
    7d58:			; <UNDEFINED> instruction: 0xf1bccb01
    7d5c:	svclt	0x00180f00
    7d60:	svceq	0x007cf1bc
    7d64:	strmi	sp, [r5], -fp, ror #3
    7d68:			; <UNDEFINED> instruction: 0xf1bc461c
    7d6c:			; <UNDEFINED> instruction: 0xf43f0f00
    7d70:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    7d74:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    7d78:	strbmi	r4, [r0], -r2, asr #12
    7d7c:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    7d80:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    7d84:	mulgt	r1, r4, r8
    7d88:			; <UNDEFINED> instruction: 0xf1bc9b05
    7d8c:	andle	r0, r2, ip, ror pc
    7d90:	svceq	0x0000f1bc
    7d94:	ldrmi	sp, [ip], -lr, asr #3
    7d98:	svceq	0x0000f1bc
    7d9c:	svcge	0x0010f43f
    7da0:	andcs	lr, r0, #60555264	; 0x39c0000
    7da4:	ldrmi	r9, [r0], -r4, lsl #18
    7da8:			; <UNDEFINED> instruction: 0xf7ff4615
    7dac:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    7db0:	andcs	r8, r0, #16, 20	; 0x10000
    7db4:	ldrmi	r3, [r0], -r1, lsl #10
    7db8:			; <UNDEFINED> instruction: 0xf7ff4641
    7dbc:	adcsmi	pc, r5, #60672	; 0xed00
    7dc0:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7dc4:	eorcs	lr, r8, r0, lsr r7
    7dc8:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    7dcc:	strmi	r2, [r5], -r0, lsl #4
    7dd0:	andcs	r4, r1, r1, lsl #12
    7dd4:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    7dd8:	blcs	25e8c <__assert_fail@plt+0x23498>
    7ddc:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    7de0:	andcs	r4, r0, #34603008	; 0x2100000
    7de4:			; <UNDEFINED> instruction: 0xf7ff2001
    7de8:			; <UNDEFINED> instruction: 0xe638fcd7
    7dec:	ldrmi	r4, [sl], -r9, lsr #18
    7df0:			; <UNDEFINED> instruction: 0xf1044618
    7df4:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    7df8:	streq	pc, [r3], #-452	; 0xfffffe3c
    7dfc:	stc2l	7, cr15, [ip], {255}	; 0xff
    7e00:	blcs	1f3fe38 <__assert_fail@plt+0x1f3d444>
    7e04:	andcs	sp, r0, #24
    7e08:	ldrmi	r4, [r0], -r9, asr #12
    7e0c:	andscc	pc, r8, sp, lsl #17
    7e10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e14:	andscc	pc, r9, sp, lsl #17
    7e18:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    7e1c:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    7e20:			; <UNDEFINED> instruction: 0xf8184642
    7e24:	blcs	16a30 <__assert_fail@plt+0x1403c>
    7e28:	ldrmi	sp, [r4], -fp, ror #3
    7e2c:	stccc	8, cr15, [ip], {87}	; 0x57
    7e30:			; <UNDEFINED> instruction: 0xf47f2b00
    7e34:	strb	sl, [sl], r8, lsr #29
    7e38:	blcs	198b0 <__assert_fail@plt+0x16ebc>
    7e3c:			; <UNDEFINED> instruction: 0x4644d0f5
    7e40:	svclt	0x0000e7f4
    7e44:			; <UNDEFINED> instruction: 0x0001e2b6
    7e48:	andeq	r0, r0, r4, ror #5
    7e4c:	andeq	ip, r0, sl, lsr sp
    7e50:	andeq	ip, r0, r4, lsl #26
    7e54:	andeq	fp, r0, r4, lsr ip
    7e58:	andeq	ip, r0, sl, ror ip
    7e5c:	andeq	ip, r0, r4, asr #24
    7e60:	andeq	ip, r0, lr, lsr ip
    7e64:			; <UNDEFINED> instruction: 0x0000bcb4
    7e68:			; <UNDEFINED> instruction: 0x0000bcb2
    7e6c:	muleq	r0, r4, fp
    7e70:	andeq	fp, r0, r0, ror fp
    7e74:	andeq	fp, r0, r0, asr #22
    7e78:	andeq	fp, r0, r2, lsl ip
    7e7c:	andeq	ip, r0, ip, ror fp
    7e80:	strdeq	fp, [r0], -lr
    7e84:	ldrdeq	ip, [r0], -sl
    7e88:	andeq	ip, r0, r8, lsl #21
    7e8c:	andeq	fp, r0, r2, lsl sl
    7e90:	andeq	fp, r0, sl, ror #20
    7e94:	strdeq	fp, [r0], -r2
    7e98:	svcmi	0x00f0e92d
    7e9c:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    7ea0:	strmi	r8, [r4], -r2, lsl #22
    7ea4:			; <UNDEFINED> instruction: 0x56c8f8df
    7ea8:	addslt	r4, sp, sp, ror r4
    7eac:	ldreq	pc, [r0, -r5, lsl #2]
    7eb0:	bge	432ae8 <__assert_fail@plt+0x4300f4>
    7eb4:			; <UNDEFINED> instruction: 0xf1059307
    7eb8:	andls	r0, r8, #32, 16	; 0x200000
    7ebc:	logeqs	f7, #5.0
    7ec0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    7ec4:	cfmv64hrls	mvdx7, r3
    7ec8:	eor	pc, r4, sp, asr #17
    7ecc:	andsgt	pc, r0, sp, asr #17
    7ed0:	andeq	lr, pc, r6, lsl #17
    7ed4:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    7ed8:	mcrls	15, 0, sl, cr8, cr8, {0}
    7edc:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    7ee0:	ldm	r8, {r0, r1, r2, r3}
    7ee4:	cdpls	0, 0, cr0, cr9, cr15, {0}
    7ee8:	andeq	lr, pc, r6, lsl #17
    7eec:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    7ef0:	ldrdls	pc, [r0], -ip
    7ef4:	andeq	lr, pc, r7, lsl #17
    7ef8:	svceq	0x0000f1b9
    7efc:	cmnhi	ip, r0	; <UNPREDICTABLE>
    7f00:	movwls	r2, #21248	; 0x5300
    7f04:			; <UNDEFINED> instruction: 0x4699461d
    7f08:			; <UNDEFINED> instruction: 0xf10c9306
    7f0c:	movwls	r0, #14864	; 0x3a10
    7f10:			; <UNDEFINED> instruction: 0x3660f8df
    7f14:			; <UNDEFINED> instruction: 0x8660f8df
    7f18:			; <UNDEFINED> instruction: 0xf8df447b
    7f1c:	ldrbtmi	fp, [r8], #1632	; 0x660
    7f20:	bcc	443748 <__assert_fail@plt+0x440d54>
    7f24:			; <UNDEFINED> instruction: 0x3658f8df
    7f28:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    7f2c:	ands	r9, sp, sl, lsl #6
    7f30:			; <UNDEFINED> instruction: 0x46384659
    7f34:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f38:			; <UNDEFINED> instruction: 0xf0002800
    7f3c:	mrc	0, 0, r8, cr8, cr7, {4}
    7f40:			; <UNDEFINED> instruction: 0x46381a10
    7f44:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f48:			; <UNDEFINED> instruction: 0xf0002800
    7f4c:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    7f50:			; <UNDEFINED> instruction: 0xf7fa4638
    7f54:	blls	18243c <__assert_fail@plt+0x17fa48>
    7f58:	svclt	0x00082800
    7f5c:	movwls	r2, #21249	; 0x5301
    7f60:	blcs	4460d0 <__assert_fail@plt+0x4436dc>
    7f64:	stfeqd	f7, [r1], {5}
    7f68:			; <UNDEFINED> instruction: 0x4665b19a
    7f6c:	stcvc	8, cr15, [ip], {90}	; 0x5a
    7f70:	svccs	0x00004656
    7f74:			; <UNDEFINED> instruction: 0x4641d0f4
    7f78:			; <UNDEFINED> instruction: 0xf7fa4638
    7f7c:	stmdacs	r0, {r2, r5, r8, fp, sp, lr, pc}
    7f80:			; <UNDEFINED> instruction: 0xf85ad1d6
    7f84:	movwcs	r2, #6928	; 0x1b10
    7f88:	stfeqd	f7, [r1], {5}
    7f8c:	bcs	2cba0 <__assert_fail@plt+0x2a1ac>
    7f90:	blls	fc744 <__assert_fail@plt+0xf9d50>
    7f94:			; <UNDEFINED> instruction: 0xf0002b00
    7f98:			; <UNDEFINED> instruction: 0xf1b980cb
    7f9c:	tstle	ip, r0, lsl #30
    7fa0:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7fa4:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    7fa8:	blls	22cbf4 <__assert_fail@plt+0x22a200>
    7fac:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    7fb0:	stfeqd	f7, [r1], {12}
    7fb4:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    7fb8:	blls	187ffc <__assert_fail@plt+0x185608>
    7fbc:			; <UNDEFINED> instruction: 0xf8dfb963
    7fc0:	bls	1156e8 <__assert_fail@plt+0x112cf4>
    7fc4:	tstls	r5, #2063597568	; 0x7b000000
    7fc8:	bl	aebf4 <__assert_fail@plt+0xac200>
    7fcc:			; <UNDEFINED> instruction: 0xf10c150c
    7fd0:	blgt	3cafdc <__assert_fail@plt+0x3c85e8>
    7fd4:	andeq	lr, pc, r5, lsl #17
    7fd8:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    7fdc:	strcc	pc, [ip, #2271]!	; 0x8df
    7fe0:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    7fe4:	blls	2ecc50 <__assert_fail@plt+0x2ea25c>
    7fe8:			; <UNDEFINED> instruction: 0x1c0ceb02
    7fec:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    7ff0:	andcs	r0, r0, #15
    7ff4:			; <UNDEFINED> instruction: 0x46204611
    7ff8:	blx	15c5ffc <__assert_fail@plt+0x15c3608>
    7ffc:	ldrdlt	pc, [r0], -r4
    8000:			; <UNDEFINED> instruction: 0x901cf8d4
    8004:			; <UNDEFINED> instruction: 0xf8db6863
    8008:			; <UNDEFINED> instruction: 0xf8cd8000
    800c:			; <UNDEFINED> instruction: 0xf1b8b00c
    8010:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    8014:	svclt	0x00189305
    8018:			; <UNDEFINED> instruction: 0xf1b92201
    801c:	svclt	0x00180f00
    8020:	mrslt	r2, (UNDEF: 98)
    8024:	ldrbeq	r6, [r2], r2, lsr #17
    8028:	addhi	pc, sp, r0, lsl #2
    802c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8030:			; <UNDEFINED> instruction: 0xf04f3704
    8034:			; <UNDEFINED> instruction: 0xf1b80901
    8038:	rsbsle	r0, r2, r0, lsl #30
    803c:	ldmdavs	sp!, {r0, r8, sp}
    8040:	adcvs	r6, r5, #417792	; 0x66000
    8044:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    8048:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    804c:			; <UNDEFINED> instruction: 0x6123bf08
    8050:	blls	fc648 <__assert_fail@plt+0xf9c54>
    8054:	andhi	pc, r0, r3, asr #17
    8058:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    805c:			; <UNDEFINED> instruction: 0xf8c4601f
    8060:	andslt	r9, sp, ip, lsl r0
    8064:	blhi	c3360 <__assert_fail@plt+0xc096c>
    8068:	svchi	0x00f0e8bd
    806c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8070:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    8074:	andle	r2, r7, sp, lsr #20
    8078:	bcs	22908 <__assert_fail@plt+0x1ff14>
    807c:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    8080:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    8084:	ldrb	r6, [sl, r1, ror #4]
    8088:	bcs	b66238 <__assert_fail@plt+0xb63844>
    808c:	bcs	3c168 <__assert_fail@plt+0x39774>
    8090:	bls	13c460 <__assert_fail@plt+0x139a6c>
    8094:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    8098:	tstls	r7, r1, lsl r8
    809c:	svceq	0x0000f1ba
    80a0:	subshi	pc, lr, #64	; 0x40
    80a4:			; <UNDEFINED> instruction: 0xf04f68a2
    80a8:	bl	14b0b4 <__assert_fail@plt+0x1486c0>
    80ac:			; <UNDEFINED> instruction: 0xf8c4000c
    80b0:	ldreq	ip, [r2], r0, lsr #32
    80b4:			; <UNDEFINED> instruction: 0xf1409006
    80b8:	stmdbls	r7, {r0, r2, r5, r7, pc}
    80bc:			; <UNDEFINED> instruction: 0xf0002900
    80c0:	bls	128820 <__assert_fail@plt+0x125e2c>
    80c4:	strmi	r9, [r6], -r9, lsl #12
    80c8:	ldrbmi	r9, [r5], -sl, lsl #10
    80cc:	ldrmi	r9, [sl], r8, lsl #8
    80d0:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    80d4:	ldrtmi	fp, [r1], -r8, lsr #2
    80d8:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80dc:			; <UNDEFINED> instruction: 0xf0002800
    80e0:			; <UNDEFINED> instruction: 0xf85480c9
    80e4:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    80e8:	mvnsle	r2, r0, lsl #18
    80ec:	strvs	lr, [r9, #-2525]	; 0xfffff623
    80f0:	stcls	6, cr4, [r8], {83}	; 0x53
    80f4:	stmdavc	r8!, {r0, r9, sp}^
    80f8:	eorvs	lr, r6, #62	; 0x3e
    80fc:	bcs	263ac <__assert_fail@plt+0x239b8>
    8100:	orrhi	pc, r5, r0, asr #32
    8104:	ldreq	r6, [r6, -r2, lsr #17]
    8108:	adcshi	pc, sl, r0, lsl #2
    810c:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    8110:	addvc	pc, r0, #1107296256	; 0x42000000
    8114:	streq	pc, [r4, -r7, lsl #2]
    8118:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    811c:	adcvs	r6, r2, r1, ror #4
    8120:	movwcs	sp, #397	; 0x18d
    8124:	ldrmi	r6, [r8], r3, lsr #2
    8128:	movwcs	lr, #6035	; 0x1793
    812c:	ldr	r9, [r7, -r6, lsl #6]
    8130:	stfeqd	f7, [r2], {5}
    8134:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8138:	movwls	r4, #54395	; 0xd47b
    813c:	blgt	3eed60 <__assert_fail@plt+0x3ec36c>
    8140:	andeq	lr, pc, r6, lsl #17
    8144:			; <UNDEFINED> instruction: 0xf04fe729
    8148:	ldrb	r0, [r7, -r0, lsl #18]!
    814c:	rscscc	pc, pc, #79	; 0x4f
    8150:			; <UNDEFINED> instruction: 0xf1082302
    8154:			; <UNDEFINED> instruction: 0x370438ff
    8158:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    815c:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    8160:	ldrb	r2, [r6, -r4, lsl #6]!
    8164:	stmdavs	r9, {r2, r8, fp, ip, pc}
    8168:	stmib	sp, {r3, r5, r7, fp, ip}^
    816c:	stmdals	r6, {r1, r2, r8}
    8170:	stmdbcs	r0, {fp, ip, sp, lr}
    8174:	cmnhi	sp, r0	; <UNPREDICTABLE>
    8178:			; <UNDEFINED> instruction: 0xf04f9904
    817c:	vstrls	s0, [r7, #-0]
    8180:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    8184:			; <UNDEFINED> instruction: 0xf10a3110
    8188:	vstrcs	s0, [r0, #-4]
    818c:	adcmi	sp, r8, #105	; 0x69
    8190:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8194:	bne	2c2ad8 <__assert_fail@plt+0x2c00e4>
    8198:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    819c:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    81a0:	suble	r2, r6, r0, lsl #16
    81a4:			; <UNDEFINED> instruction: 0x612068a9
    81a8:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    81ac:	bls	1bc264 <__assert_fail@plt+0x1b9870>
    81b0:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    81b4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    81b8:	bcs	26308 <__assert_fail@plt+0x23914>
    81bc:	movwcs	fp, #3848	; 0xf08
    81c0:			; <UNDEFINED> instruction: 0xf0402b00
    81c4:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    81c8:	suble	r2, ip, r0, lsl #20
    81cc:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    81d0:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    81d4:	smladeq	sp, r8, r1, fp
    81d8:	cmnvs	r3, r8, asr #30
    81dc:			; <UNDEFINED> instruction: 0xf108d421
    81e0:			; <UNDEFINED> instruction: 0x370438ff
    81e4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    81e8:			; <UNDEFINED> instruction: 0xf7ff4620
    81ec:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    81f0:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    81f4:	ands	r9, r4, r5, lsl #6
    81f8:			; <UNDEFINED> instruction: 0xf04f9e04
    81fc:	stmib	sp, {r0, sl, fp}^
    8200:	ldr	r9, [r7, r5, lsl #18]
    8204:	ldr	r4, [r2, r2, ror #12]!
    8208:	cmnvs	r3, r1, lsl #4
    820c:	blls	1a0a9c <__assert_fail@plt+0x19e0a8>
    8210:	streq	pc, [r1], -r6
    8214:	blcs	26388 <__assert_fail@plt+0x23994>
    8218:	strcs	fp, [r1], -r8, lsl #30
    821c:			; <UNDEFINED> instruction: 0xf43f2e00
    8220:	movwcs	sl, #3864	; 0xf18
    8224:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8228:			; <UNDEFINED> instruction: 0xf1093704
    822c:	eorvs	r0, r3, #16384	; 0x4000
    8230:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    8234:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    8238:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    823c:	orrshi	pc, r2, r0
    8240:	andcc	r6, r1, #11075584	; 0xa90000
    8244:			; <UNDEFINED> instruction: 0xf0119806
    8248:	movwls	r0, #24448	; 0x5f80
    824c:	andlt	pc, ip, sp, asr #17
    8250:			; <UNDEFINED> instruction: 0xf06fbf14
    8254:			; <UNDEFINED> instruction: 0xf06f0306
    8258:	lslvs	r0, r1, #6
    825c:			; <UNDEFINED> instruction: 0x61236222
    8260:			; <UNDEFINED> instruction: 0x460de7d5
    8264:	streq	lr, [lr, -r7, ror #15]
    8268:	cmnvs	r2, lr, asr #30
    826c:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    8270:	ldrb	r6, [r6, r3, lsr #2]
    8274:	ldrbmi	r2, [r3], -r1, lsl #12
    8278:	strtmi	r9, [sl], r8, lsl #24
    827c:			; <UNDEFINED> instruction: 0xe7884632
    8280:	teqcs	sp, lr, lsr #25
    8284:	ldrtmi	r9, [r0], -r5, lsl #6
    8288:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    828c:	andls	r9, r3, r5, lsl #22
    8290:	eorsle	r2, lr, r0, lsl #16
    8294:	movwcs	r9, #2563	; 0xa03
    8298:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    829c:			; <UNDEFINED> instruction: 0xf0002b00
    82a0:	blls	128810 <__assert_fail@plt+0x125e1c>
    82a4:	movwls	r6, #22555	; 0x581b
    82a8:	blls	13507c <__assert_fail@plt+0x132688>
    82ac:	bleq	443f0 <__assert_fail@plt+0x419fc>
    82b0:	movwls	r4, #26266	; 0x669a
    82b4:	ldrdeq	pc, [r4], -sl
    82b8:	ldrtmi	fp, [r1], -r0, lsr #2
    82bc:	svc	0x0082f7f9
    82c0:	rsble	r2, sp, r0, lsl #16
    82c4:	svcpl	0x0010f85a
    82c8:	bleq	846fc <__assert_fail@plt+0x81d08>
    82cc:	mvnsle	r2, r0, lsl #26
    82d0:			; <UNDEFINED> instruction: 0x46a34630
    82d4:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82d8:			; <UNDEFINED> instruction: 0xa010f8dd
    82dc:	strls	r9, [r7, -r5, lsl #24]
    82e0:			; <UNDEFINED> instruction: 0xf8da4607
    82e4:			; <UNDEFINED> instruction: 0xb1200004
    82e8:			; <UNDEFINED> instruction: 0x4631463a
    82ec:	bl	f462dc <__assert_fail@plt+0xf438e8>
    82f0:			; <UNDEFINED> instruction: 0xf85ab1e0
    82f4:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    82f8:	mvnsle	r2, r0, lsl #24
    82fc:	ldrbmi	r9, [ip], -r3, lsl #22
    8300:	blcs	2ff24 <__assert_fail@plt+0x2d530>
    8304:	rschi	pc, r0, r0
    8308:	teqcs	sp, #12288	; 0x3000
    830c:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    8310:			; <UNDEFINED> instruction: 0xf06fb300
    8314:			; <UNDEFINED> instruction: 0x61a60201
    8318:			; <UNDEFINED> instruction: 0xf1086122
    831c:			; <UNDEFINED> instruction: 0x370438ff
    8320:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8324:	andlt	pc, ip, sp, asr #17
    8328:	ldr	r9, [r2], r5, lsl #6
    832c:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    8330:			; <UNDEFINED> instruction: 0x46a4463a
    8334:			; <UNDEFINED> instruction: 0x465c011b
    8338:	bl	6ff5c <__assert_fail@plt+0x6d568>
    833c:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    8340:			; <UNDEFINED> instruction: 0xf0002800
    8344:	blcc	428798 <__assert_fail@plt+0x425da4>
    8348:	andshi	pc, r4, sp, asr #17
    834c:			; <UNDEFINED> instruction: 0xf8cd440b
    8350:	strls	r9, [r9, #-28]	; 0xffffffe4
    8354:	strls	r4, [r8], #-1721	; 0xfffff947
    8358:			; <UNDEFINED> instruction: 0x461f4690
    835c:	strmi	r4, [r4], -r5, ror #12
    8360:	ldrdeq	pc, [r4], -fp
    8364:			; <UNDEFINED> instruction: 0x4642b170
    8368:			; <UNDEFINED> instruction: 0xf7fa4631
    836c:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    8370:			; <UNDEFINED> instruction: 0xf04042ac
    8374:			; <UNDEFINED> instruction: 0xf8db80c7
    8378:			; <UNDEFINED> instruction: 0xf8da2008
    837c:	addsmi	r3, sl, #8
    8380:	sbchi	pc, r0, r0, asr #32
    8384:			; <UNDEFINED> instruction: 0xf10b6a3c
    8388:			; <UNDEFINED> instruction: 0x37100b10
    838c:	mvnle	r2, r0, lsl #24
    8390:	strmi	lr, [r8, #-2525]	; 0xfffff623
    8394:			; <UNDEFINED> instruction: 0xf8dd464f
    8398:			; <UNDEFINED> instruction: 0xf8dd8014
    839c:	ssatmi	r9, #12, ip
    83a0:	bcs	2ebb4 <__assert_fail@plt+0x2c1c0>
    83a4:			; <UNDEFINED> instruction: 0xf1bbd05d
    83a8:			; <UNDEFINED> instruction: 0xf04f0f00
    83ac:	andsvc	r0, r3, sp, lsr r3
    83b0:	blls	13f93c <__assert_fail@plt+0x13cf48>
    83b4:	blne	302cf8 <__assert_fail@plt+0x300304>
    83b8:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    83bc:	svcmi	0x0000f5b3
    83c0:	sbcshi	pc, r0, r0
    83c4:	andeq	pc, r1, #72, 4	; 0x80000004
    83c8:	mlasle	ip, r3, r2, r4
    83cc:	andeq	pc, r2, #72, 4	; 0x80000004
    83d0:			; <UNDEFINED> instruction: 0xf0004293
    83d4:	vhadd.s8	d24, d24, d10
    83d8:	addsmi	r0, r3, #805306368	; 0x30000000
    83dc:	blls	13c538 <__assert_fail@plt+0x139b44>
    83e0:	andeq	lr, fp, #3072	; 0xc00
    83e4:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    83e8:			; <UNDEFINED> instruction: 0x61236891
    83ec:	eorle	r0, r0, fp, asr #14
    83f0:	blcs	2f004 <__assert_fail@plt+0x2c610>
    83f4:	addshi	pc, r7, r0
    83f8:	blcs	2656c <__assert_fail@plt+0x23b78>
    83fc:	bls	fc5a0 <__assert_fail@plt+0xf9bac>
    8400:	andcc	r4, r1, #32, 12	; 0x2000000
    8404:			; <UNDEFINED> instruction: 0xf966f7ff
    8408:	movwlt	lr, #2516	; 0x9d4
    840c:	stcne	7, cr14, [lr], #532	; 0x214
    8410:	movwls	r2, #20797	; 0x513d
    8414:			; <UNDEFINED> instruction: 0xf7fa4630
    8418:	blls	182838 <__assert_fail@plt+0x17fe44>
    841c:	stmdacs	r0, {r0, r1, ip, pc}
    8420:	svcge	0x0038f47f
    8424:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    8428:	bcs	2cc44 <__assert_fail@plt+0x2a250>
    842c:	svcge	0x003df47f
    8430:	blls	1021f4 <__assert_fail@plt+0xff800>
    8434:	rsbsle	r2, r1, r0, lsl #22
    8438:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    843c:	ldrdlt	pc, [r0], -r4
    8440:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    8444:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    8448:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    844c:	andls	sp, r3, r7, asr #3
    8450:	blx	1a46454 <__assert_fail@plt+0x1a43a60>
    8454:			; <UNDEFINED> instruction: 0xf7fa9803
    8458:	bls	1c2768 <__assert_fail@plt+0x1bfd74>
    845c:	andcc	r4, r1, #32, 12	; 0x2000000
    8460:			; <UNDEFINED> instruction: 0xf1bbe6c3
    8464:			; <UNDEFINED> instruction: 0xd1a40f00
    8468:	bleq	445ac <__assert_fail@plt+0x41bb8>
    846c:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8470:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    8474:			; <UNDEFINED> instruction: 0xf11be6df
    8478:			; <UNDEFINED> instruction: 0xd1220f02
    847c:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    8480:	ldrdlt	pc, [r0], -r4
    8484:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    8488:	blls	1421ac <__assert_fail@plt+0x13f7b8>
    848c:			; <UNDEFINED> instruction: 0xb1ab681b
    8490:	mcrrmi	13, 4, r4, r1, cr0
    8494:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    8498:	and	r4, r2, ip, ror r4
    849c:	svccs	0x0010f856
    84a0:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    84a4:	rscsle	r2, r9, r0, lsl #20
    84a8:			; <UNDEFINED> instruction: 0xf01068b0
    84ac:	mvnsle	r0, r0, asr #32
    84b0:	strtmi	r4, [r1], -fp, lsr #12
    84b4:			; <UNDEFINED> instruction: 0xf7ff9000
    84b8:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    84bc:			; <UNDEFINED> instruction: 0xf7fa2000
    84c0:			; <UNDEFINED> instruction: 0xf1bbe88e
    84c4:	strdle	r3, [pc, #255]	; 85cb <__assert_fail@plt+0x5bd7>
    84c8:	movwlt	lr, #2516	; 0x9d4
    84cc:	streq	lr, [sp, -r1, lsr #14]
    84d0:	movwcs	fp, #3915	; 0xf4b
    84d4:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    84d8:			; <UNDEFINED> instruction: 0x61236163
    84dc:			; <UNDEFINED> instruction: 0xf8d4bf4c
    84e0:			; <UNDEFINED> instruction: 0xf8d4b000
    84e4:	stmdavs	r3!, {ip, sp, pc}^
    84e8:	andscs	lr, r0, r7, lsl r7
    84ec:			; <UNDEFINED> instruction: 0xf9d0f7ff
    84f0:	movwcs	r4, #2602	; 0xa2a
    84f4:			; <UNDEFINED> instruction: 0x4601447a
    84f8:			; <UNDEFINED> instruction: 0xf7ff4618
    84fc:	andcs	pc, r0, sp, asr #18
    8500:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8504:	strbmi	r9, [pc], -r3, lsl #22
    8508:			; <UNDEFINED> instruction: 0x8014f8dd
    850c:	strls	lr, [r7], #-2525	; 0xfffff623
    8510:	adcsle	r2, r3, r0, lsl #22
    8514:	teqcs	sp, #12288	; 0x3000
    8518:			; <UNDEFINED> instruction: 0xe7af7013
    851c:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    8520:	cmnvs	r2, r0, lsl #6
    8524:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    8528:	sbcsle	r2, r0, r0, lsl #20
    852c:	blcs	b66580 <__assert_fail@plt+0xb63b8c>
    8530:	strtmi	sp, [r0], -sl
    8534:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8538:			; <UNDEFINED> instruction: 0xf8ccf7ff
    853c:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    8540:			; <UNDEFINED> instruction: 0xf109b300
    8544:	strbt	r0, [r8], r1, lsl #18
    8548:	ldrble	r0, [r2, #1800]!	; 0x708
    854c:	cmnvs	r3, r3, lsl #22
    8550:	movwlt	lr, #2516	; 0x9d4
    8554:	teqcs	sp, #235929600	; 0xe100000
    8558:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    855c:	ldrb	fp, [r8], r0, lsl #6
    8560:			; <UNDEFINED> instruction: 0xe6014652
    8564:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    8568:	blx	15c656c <__assert_fail@plt+0x15c3b78>
    856c:	ldr	r4, [r7, -fp, lsr #13]
    8570:	ldrdeq	lr, [r1], -r0
    8574:	andeq	fp, r0, r4, lsl #5
    8578:	andeq	fp, r0, lr, ror #4
    857c:	andeq	fp, r0, ip, ror #4
    8580:	andeq	fp, r0, lr, ror r2
    8584:	andeq	fp, r0, lr, ror #3
    8588:	ldrdeq	fp, [r0], -r8
    858c:	andeq	fp, r0, r6, asr #3
    8590:	andeq	fp, r0, r4, asr r0
    8594:	ldrdeq	ip, [r0], -r6
    8598:	andeq	sl, r0, r4, ror r8
    859c:	andeq	ip, r0, r8, ror r2
    85a0:	svcmi	0x00f0e92d
    85a4:	blhi	c3a60 <__assert_fail@plt+0xc106c>
    85a8:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    85ac:	sbclt	r4, r1, ip, ror r4
    85b0:			; <UNDEFINED> instruction: 0xf8df9300
    85b4:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    85b8:	teqls	pc, #1769472	; 0x1b0000
    85bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    85c0:	movwls	r9, #6988	; 0x1b4c
    85c4:			; <UNDEFINED> instruction: 0xf0002800
    85c8:			; <UNDEFINED> instruction: 0x46928174
    85cc:	beq	443df4 <__assert_fail@plt+0x441400>
    85d0:			; <UNDEFINED> instruction: 0xf7fe9800
    85d4:			; <UNDEFINED> instruction: 0xf8daff69
    85d8:	blcs	145e0 <__assert_fail@plt+0x11bec>
    85dc:	tsthi	sp, r0	; <UNPREDICTABLE>
    85e0:	bleq	44724 <__assert_fail@plt+0x41d30>
    85e4:	movwls	r2, #17152	; 0x4300
    85e8:			; <UNDEFINED> instruction: 0x4698461c
    85ec:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    85f0:			; <UNDEFINED> instruction: 0xf8df3302
    85f4:			; <UNDEFINED> instruction: 0xf64636a0
    85f8:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    85fc:	andls	r1, r5, #-1879048186	; 0x90000006
    8600:	movwls	r4, #25723	; 0x647b
    8604:			; <UNDEFINED> instruction: 0x3690f8df
    8608:	mcr	4, 0, r4, cr8, cr11, {3}
    860c:			; <UNDEFINED> instruction: 0xf1bb3a90
    8610:	eorle	r0, r8, r0, lsl #30
    8614:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    8618:			; <UNDEFINED> instruction: 0xf10baa40
    861c:	bl	97620 <__assert_fail@plt+0x94c2c>
    8620:			; <UNDEFINED> instruction: 0xf8530383
    8624:			; <UNDEFINED> instruction: 0xf1b77cd8
    8628:	svclt	0x00183fff
    862c:			; <UNDEFINED> instruction: 0xd1242f0a
    8630:	svclt	0x001e1c7a
    8634:	ldrdcc	pc, [r0], -sl
    8638:			; <UNDEFINED> instruction: 0xf8ca3301
    863c:	stclne	0, cr3, [r3], #-0
    8640:	teqhi	r4, r0	; <UNPREDICTABLE>
    8644:	suble	r2, r6, r2, lsl #24
    8648:			; <UNDEFINED> instruction: 0xf0002c03
    864c:	stfcsd	f0, [r4], {56}	; 0x38
    8650:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    8654:			; <UNDEFINED> instruction: 0xf0003701
    8658:			; <UNDEFINED> instruction: 0xf04f816b
    865c:	strbmi	r0, [ip], -r0, lsl #18
    8660:	svceq	0x0000f1bb
    8664:	mrc	1, 0, sp, cr8, cr6, {6}
    8668:			; <UNDEFINED> instruction: 0xf7fa0a10
    866c:	strmi	lr, [r7], -sl, lsl #19
    8670:	svccc	0x00fff1b7
    8674:	svccs	0x000abf18
    8678:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    867c:	orrlt	sp, r4, r7, asr #1
    8680:	sbcle	r2, r4, r1, lsl #24
    8684:	suble	r2, pc, r2, lsl #24
    8688:			; <UNDEFINED> instruction: 0xf0402c03
    868c:			; <UNDEFINED> instruction: 0xf03780b6
    8690:			; <UNDEFINED> instruction: 0xf000037f
    8694:			; <UNDEFINED> instruction: 0xf04f80a4
    8698:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    869c:	eorsvc	pc, r4, sp, lsl #17
    86a0:			; <UNDEFINED> instruction: 0xf037e7b5
    86a4:	andle	r0, fp, pc, ror r4
    86a8:	svceq	0x0062f1b9
    86ac:	addshi	pc, r0, r0, lsl #6
    86b0:	blge	10116c0 <__assert_fail@plt+0x100eccc>
    86b4:			; <UNDEFINED> instruction: 0xf109444b
    86b8:			; <UNDEFINED> instruction: 0xf8030901
    86bc:	str	r7, [r6, ip, asr #25]!
    86c0:	svc	0x0074f7f9
    86c4:			; <UNDEFINED> instruction: 0xf8336803
    86c8:	ldreq	r3, [sp], #23
    86cc:	svccs	0x0023d49f
    86d0:	strcs	sp, [r1], #-490	; 0xfffffe16
    86d4:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    86d8:	ldrmi	sl, [r9], #2880	; 0xb40
    86dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    86e0:			; <UNDEFINED> instruction: 0xf809682c
    86e4:	stccs	12, cr8, [r0], {204}	; 0xcc
    86e8:	cmphi	r7, r0	; <UNPREDICTABLE>
    86ec:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    86f0:	ldrtmi	fp, [r1], -r0, lsr #2
    86f4:	stcl	7, cr15, [r6, #-996]!	; 0xfffffc1c
    86f8:	suble	r2, sl, r0, lsl #16
    86fc:	svcmi	0x0010f855
    8700:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    8704:	mvnsle	r2, r0, lsl #24
    8708:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    870c:			; <UNDEFINED> instruction: 0x066b611c
    8710:	svcge	0x000dd408
    8714:	bne	fe443f7c <__assert_fail@plt+0xfe441588>
    8718:			; <UNDEFINED> instruction: 0xf7f94638
    871c:			; <UNDEFINED> instruction: 0x4604ed54
    8720:	cmple	r5, r0, lsl #16
    8724:	ldrb	r4, [r2, -r1, lsr #13]!
    8728:	ldrbeq	pc, [pc, #-55]!	; 86f9 <__assert_fail@plt+0x5d05>	; <UNPREDICTABLE>
    872c:			; <UNDEFINED> instruction: 0xf7f9d1bc
    8730:	stmdavs	r3, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    8734:			; <UNDEFINED> instruction: 0xf8334606
    8738:	ldreq	r3, [r8], #23
    873c:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    8740:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    8744:	ldrdls	pc, [r0], -r4
    8748:	stclpl	8, cr15, [ip], {3}
    874c:	svceq	0x0000f1b9
    8750:	subhi	pc, r0, #0
    8754:	ldrtmi	sl, [r0], sp, lsl #30
    8758:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    875c:	ldrtmi	fp, [r9], -r8, lsr #2
    8760:	ldc	7, cr15, [r0, #-996]!	; 0xfffffc1c
    8764:			; <UNDEFINED> instruction: 0xf0002800
    8768:			; <UNDEFINED> instruction: 0xf854813f
    876c:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    8770:	mvnsle	r2, r0, lsl #28
    8774:			; <UNDEFINED> instruction: 0x464646b1
    8778:	ldrdhi	pc, [r8], -r4
    877c:			; <UNDEFINED> instruction: 0xf0189b00
    8780:			; <UNDEFINED> instruction: 0xf8c30f40
    8784:			; <UNDEFINED> instruction: 0xf0009010
    8788:			; <UNDEFINED> instruction: 0x46a8813c
    878c:	strtmi	r2, [r9], r1, lsl #8
    8790:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    8794:	blls	1a1a0 <__assert_fail@plt+0x177ac>
    8798:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    879c:			; <UNDEFINED> instruction: 0xf47f611c
    87a0:			; <UNDEFINED> instruction: 0xf012af5e
    87a4:			; <UNDEFINED> instruction: 0xf0400307
    87a8:	bls	28f1c <__assert_fail@plt+0x26528>
    87ac:	rsb	r6, sp, r3, asr r1
    87b0:	blvs	17af3b8 <__assert_fail@plt+0x17ac9c4>
    87b4:	rsb	fp, r0, lr, lsl r9
    87b8:	mcrcs	8, 0, r6, cr0, cr6, {1}
    87bc:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    87c0:			; <UNDEFINED> instruction: 0xf7f94639
    87c4:	stmdacs	r0, {r8, sl, fp, sp, lr, pc}
    87c8:			; <UNDEFINED> instruction: 0x4604d1f6
    87cc:	ldr	r4, [lr, -r1, lsr #13]
    87d0:			; <UNDEFINED> instruction: 0xf06f9a00
    87d4:			; <UNDEFINED> instruction: 0xf04f0303
    87d8:			; <UNDEFINED> instruction: 0x611334ff
    87dc:			; <UNDEFINED> instruction: 0xf7f9e717
    87e0:	stmdavs	r3, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    87e4:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    87e8:			; <UNDEFINED> instruction: 0xf53f049a
    87ec:			; <UNDEFINED> instruction: 0xf04faf10
    87f0:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    87f4:	eorsvc	pc, r4, sp, lsl #17
    87f8:	stccs	7, cr14, [r4], {9}
    87fc:	svcge	0x0054f47f
    8800:	strbmi	r9, [sp], -r2, lsl #20
    8804:			; <UNDEFINED> instruction: 0xf0002a00
    8808:	blls	e8abc <__assert_fail@plt+0xe60c8>
    880c:	ldrmi	r3, [r9, #2817]	; 0xb01
    8810:			; <UNDEFINED> instruction: 0xf109d224
    8814:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    8818:	mrc	6, 0, lr, cr8, cr9, {7}
    881c:			; <UNDEFINED> instruction: 0xf04f0a10
    8820:			; <UNDEFINED> instruction: 0xf7fa0b03
    8824:	strmi	lr, [r4], -lr, lsr #17
    8828:	beq	444090 <__assert_fail@plt+0x44169c>
    882c:			; <UNDEFINED> instruction: 0xf7fa940a
    8830:	strmi	lr, [r5], -r8, lsr #17
    8834:	beq	44409c <__assert_fail@plt+0x4416a8>
    8838:			; <UNDEFINED> instruction: 0xf7fa950b
    883c:	ldccs	8, cr14, [fp, #648]!	; 0x288
    8840:	stclcs	15, cr11, [pc], #32	; 8868 <__assert_fail@plt+0x5e74>
    8844:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    8848:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    884c:			; <UNDEFINED> instruction: 0xf044bf18
    8850:	andls	r0, ip, r1, lsl #8
    8854:			; <UNDEFINED> instruction: 0xf47f2c00
    8858:	strb	sl, [r1], r5, asr #29
    885c:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    8860:	movwls	r3, #13106	; 0x3332
    8864:			; <UNDEFINED> instruction: 0xf7f94619
    8868:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    886c:	bicshi	pc, r9, r0
    8870:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8874:	andls	r5, r2, r7, asr #10
    8878:			; <UNDEFINED> instruction: 0xf015e6c9
    887c:	svclt	0x00140f80
    8880:	streq	pc, [r6], #-111	; 0xffffff91
    8884:	streq	pc, [r1], #-111	; 0xffffff91
    8888:	tstvs	ip, r0, lsl #22
    888c:	strcs	pc, [ip], #-2271	; 0xfffff721
    8890:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    8894:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8898:	subsmi	r9, sl, pc, lsr fp
    889c:	bicshi	pc, fp, r0, asr #32
    88a0:	sublt	r4, r1, r0, lsr #12
    88a4:	blhi	c3ba0 <__assert_fail@plt+0xc11ac>
    88a8:	svchi	0x00f0e8bd
    88ac:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    88b0:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    88b4:			; <UNDEFINED> instruction: 0xf7ff0100
    88b8:	strmi	pc, [r4], -pc, ror #21
    88bc:	blls	14285c <__assert_fail@plt+0x13fe68>
    88c0:	cmnle	r5, r0, lsl #22
    88c4:	bl	ef4d0 <__assert_fail@plt+0xecadc>
    88c8:			; <UNDEFINED> instruction: 0xf8d81808
    88cc:	ldrbeq	r3, [sl, -r8]
    88d0:	bls	3ce48 <__assert_fail@plt+0x3a454>
    88d4:	ldmdbvs	r4, {r8, r9, sp}
    88d8:			; <UNDEFINED> instruction: 0xe7d76153
    88dc:	bicslt	r9, fp, r4, lsl #22
    88e0:	movwlt	r9, #15106	; 0x3b02
    88e4:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    88e8:			; <UNDEFINED> instruction: 0xf80049ed
    88ec:	ldrbtmi	r5, [r9], #-9
    88f0:	svc	0x00eef7f9
    88f4:	teqlt	r0, r4, lsl #12
    88f8:	blpl	86900 <__assert_fail@plt+0x83f0c>
    88fc:	blx	11c68f8 <__assert_fail@plt+0x11c3f04>
    8900:	blcs	26a94 <__assert_fail@plt+0x240a0>
    8904:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    8908:	ldcl	7, cr15, [r4], #996	; 0x3e4
    890c:			; <UNDEFINED> instruction: 0xf06f9a00
    8910:	ldrmi	r0, [ip], -r9, lsl #6
    8914:			; <UNDEFINED> instruction: 0xe7b96113
    8918:	bl	ef524 <__assert_fail@plt+0xecb30>
    891c:			; <UNDEFINED> instruction: 0xf8d81808
    8920:	ldrbeq	r3, [pc, -r8]
    8924:	blls	3ce34 <__assert_fail@plt+0x3a440>
    8928:	streq	pc, [r5], #-111	; 0xffffff91
    892c:			; <UNDEFINED> instruction: 0xe7ad611c
    8930:	blvs	172f538 <__assert_fail@plt+0x172cb44>
    8934:	strtmi	fp, [r0], -ip, lsr #2
    8938:			; <UNDEFINED> instruction: 0xf7f96824
    893c:	stccs	12, cr14, [r0], {220}	; 0xdc
    8940:	bls	3d12c <__assert_fail@plt+0x3a738>
    8944:	cdp	3, 1, cr2, cr8, cr0, {0}
    8948:	cmpvs	r3, #16, 20	; 0x10000
    894c:	stc	7, cr15, [ip], #996	; 0x3e4
    8950:	stmdacs	r0, {r2, r9, sl, lr}
    8954:	blls	3cbbc <__assert_fail@plt+0x3a1c8>
    8958:	streq	pc, [r4], #-111	; 0xffffff91
    895c:			; <UNDEFINED> instruction: 0xe795611c
    8960:	svceq	0x0062f1b9
    8964:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    8968:			; <UNDEFINED> instruction: 0xf7f92096
    896c:			; <UNDEFINED> instruction: 0x4606ebfa
    8970:	stmdacs	r0, {r1, ip, pc}
    8974:	tsthi	pc, r0	; <UNPREDICTABLE>
    8978:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    897c:	stc	7, cr15, [r6], #996	; 0x3e4
    8980:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8984:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    8988:	strb	r9, [r0], -r3, lsl #4
    898c:	strtle	r0, [r0], #1819	; 0x71b
    8990:			; <UNDEFINED> instruction: 0xf06f9b00
    8994:	tstvs	ip, r2, lsl #8
    8998:	blls	82780 <__assert_fail@plt+0x7fd8c>
    899c:	ldmvs	sp, {r5, r7, r9, sl, lr}
    89a0:	strbteq	r9, [lr], -r0, lsl #22
    89a4:			; <UNDEFINED> instruction: 0xf53f611c
    89a8:			; <UNDEFINED> instruction: 0xe6b2aebd
    89ac:	blcs	2f5bc <__assert_fail@plt+0x2cbc8>
    89b0:	rscshi	pc, r5, r0
    89b4:	ldrmi	r9, [sl], -r2, lsl #22
    89b8:			; <UNDEFINED> instruction: 0xf8029b04
    89bc:	stcls	0, cr3, [r2], {9}
    89c0:			; <UNDEFINED> instruction: 0xf7fd4620
    89c4:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    89c8:	svclt	0x00182b22
    89cc:			; <UNDEFINED> instruction: 0xf0004622
    89d0:	stcls	0, cr8, [r0], {211}	; 0xd3
    89d4:	ldrdne	pc, [r8], -r8
    89d8:			; <UNDEFINED> instruction: 0xf7fe4620
    89dc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    89e0:	sbchi	pc, r4, r0
    89e4:	ldrb	r6, [r1, -r4, lsr #18]
    89e8:	strtmi	r6, [r9], r3, lsr #17
    89ec:	ldrbeq	r9, [r9], -r0, lsl #20
    89f0:	svclt	0x00446116
    89f4:	strtmi	r2, [r8], r1, lsl #8
    89f8:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    89fc:	strbmi	r2, [r8], r3, lsl #8
    8a00:	blls	38221c <__assert_fail@plt+0x37f828>
    8a04:	bls	174640 <__assert_fail@plt+0x171c4c>
    8a08:			; <UNDEFINED> instruction: 0xf0004293
    8a0c:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    8a10:			; <UNDEFINED> instruction: 0xf7f94638
    8a14:			; <UNDEFINED> instruction: 0x4604ebd8
    8a18:			; <UNDEFINED> instruction: 0xf0402800
    8a1c:	cdp	0, 1, cr8, cr8, cr7, {7}
    8a20:			; <UNDEFINED> instruction: 0xf7f90a10
    8a24:	ldmdavs	r3!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    8a28:	stmdacs	sl, {r0, r3, sl, ip, pc}
    8a2c:			; <UNDEFINED> instruction: 0xf1b0bf18
    8a30:			; <UNDEFINED> instruction: 0x46073fff
    8a34:	strcs	fp, [sl, -r6, lsl #30]
    8a38:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8a3c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8a40:	movwhi	lr, #31181	; 0x79cd
    8a44:			; <UNDEFINED> instruction: 0xf0379b08
    8a48:			; <UNDEFINED> instruction: 0xf833027f
    8a4c:	vst4.8	{d3-d6}, [r3 :64], r7
    8a50:	cmnle	sp, r0, lsl #6
    8a54:	teqle	r9, r0, lsl #22
    8a58:	ldrmi	r2, [ip], -r1, lsl #6
    8a5c:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    8a60:			; <UNDEFINED> instruction: 0xf8029b07
    8a64:	blcs	27c0c <__assert_fail@plt+0x25218>
    8a68:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    8a6c:	beq	4442d4 <__assert_fail@plt+0x4418e0>
    8a70:	svc	0x0086f7f9
    8a74:	strmi	r1, [r7], -r1, asr #24
    8a78:	rscshi	pc, r9, r0
    8a7c:			; <UNDEFINED> instruction: 0xf000280a
    8a80:			; <UNDEFINED> instruction: 0xf8dd80f6
    8a84:	subeq	r9, r2, ip, lsl r0
    8a88:	bpl	fe6a2b5c <__assert_fail@plt+0xfe6a0168>
    8a8c:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    8a90:			; <UNDEFINED> instruction: 0xf0402c63
    8a94:			; <UNDEFINED> instruction: 0xf1b980e7
    8a98:			; <UNDEFINED> instruction: 0xf0400f00
    8a9c:	cdp	0, 1, cr8, cr8, cr13, {7}
    8aa0:			; <UNDEFINED> instruction: 0xf7f90a10
    8aa4:	mcrrne	15, 6, lr, r4, cr14
    8aa8:	sbcshi	pc, r7, r0
    8aac:			; <UNDEFINED> instruction: 0xf000280a
    8ab0:	ldrdeq	r8, [r3], #-4
    8ab4:	andcs	r4, r0, #7340032	; 0x700000
    8ab8:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    8abc:	ldreq	r5, [fp], #2771	; 0xad3
    8ac0:	adcshi	pc, r8, r0, asr #2
    8ac4:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    8ac8:	tstle	r7, r8, lsl #4
    8acc:	blcs	2f6f0 <__assert_fail@plt+0x2ccfc>
    8ad0:	sbcshi	pc, r2, r0, asr #32
    8ad4:	beq	44433c <__assert_fail@plt+0x441948>
    8ad8:	svc	0x0052f7f9
    8adc:	movwls	r6, #34867	; 0x8833
    8ae0:	svclt	0x0018280a
    8ae4:	svccc	0x00fff1b0
    8ae8:			; <UNDEFINED> instruction: 0xd1ab4607
    8aec:	strcs	r2, [sl, -r1, lsl #6]
    8af0:	str	r9, [r7, r7, lsl #6]!
    8af4:	andsls	pc, ip, sp, asr #17
    8af8:	movwls	r4, #34465	; 0x86a1
    8afc:	blvs	172f704 <__assert_fail@plt+0x172cd10>
    8b00:	bl	f3808 <__assert_fail@plt+0xf0e14>
    8b04:			; <UNDEFINED> instruction: 0xf04f0209
    8b08:			; <UNDEFINED> instruction: 0xf8020300
    8b0c:	cmplt	r4, r8, ror #24
    8b10:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    8b14:	strbmi	r1, [r1], -r0, lsr #26
    8b18:	bl	1546b04 <__assert_fail@plt+0x1544110>
    8b1c:	addsle	r2, r1, r0, lsl #16
    8b20:	stccs	8, cr6, [r0], {36}	; 0x24
    8b24:			; <UNDEFINED> instruction: 0xf109d1f6
    8b28:			; <UNDEFINED> instruction: 0xf7f90008
    8b2c:	pkhbtmi	lr, r1, sl, lsl #22
    8b30:	suble	r2, r0, r0, lsl #16
    8b34:			; <UNDEFINED> instruction: 0xf109a926
    8b38:			; <UNDEFINED> instruction: 0xf7f90004
    8b3c:	bls	43de4 <__assert_fail@plt+0x413f0>
    8b40:			; <UNDEFINED> instruction: 0xf8c26b53
    8b44:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    8b48:	andcc	pc, r0, r9, asr #17
    8b4c:	ldrb	r9, [r9, -r8, lsl #4]!
    8b50:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8b54:	bicsle	r2, r1, r0, lsl #22
    8b58:	movwcs	r4, #5658	; 0x161a
    8b5c:			; <UNDEFINED> instruction: 0xe77d461c
    8b60:			; <UNDEFINED> instruction: 0xf57f0710
    8b64:	blls	347c0 <__assert_fail@plt+0x31dcc>
    8b68:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    8b6c:			; <UNDEFINED> instruction: 0xf7f99802
    8b70:	blls	43a80 <__assert_fail@plt+0x4108c>
    8b74:	pkhbt	r6, r9, ip, lsl #18
    8b78:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    8b7c:	andcc	r4, r1, #20, 12	; 0x1400000
    8b80:			; <UNDEFINED> instruction: 0xf43f2b00
    8b84:	ldrmi	sl, [r0], -r6, lsr #30
    8b88:			; <UNDEFINED> instruction: 0xf7f99201
    8b8c:	bls	8407c <__assert_fail@plt+0x81688>
    8b90:	blcs	89fc24 <__assert_fail@plt+0x89d230>
    8b94:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    8b98:	strpl	r2, [fp], #-768	; 0xfffffd00
    8b9c:	blge	1042808 <__assert_fail@plt+0x103fe14>
    8ba0:	ldrmi	sl, [r9], #2061	; 0x80d
    8ba4:			; <UNDEFINED> instruction: 0xf8099b02
    8ba8:			; <UNDEFINED> instruction: 0xf7f93ccc
    8bac:	andls	lr, r2, r6, lsl #30
    8bb0:			; <UNDEFINED> instruction: 0xf47f2800
    8bb4:	blls	347cc <__assert_fail@plt+0x31dd8>
    8bb8:	streq	pc, [sl], #-111	; 0xffffff91
    8bbc:			; <UNDEFINED> instruction: 0xe665611c
    8bc0:	blcs	1ceaeb4 <__assert_fail@plt+0x1ce84c0>
    8bc4:	svcge	0x0023f47f
    8bc8:	strtmi	r2, [r8], r1, lsl #6
    8bcc:	strcs	r4, [r3], #-1705	; 0xfffff957
    8bd0:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    8bd4:			; <UNDEFINED> instruction: 0xf8d39b01
    8bd8:	blls	28c00 <__assert_fail@plt+0x2620c>
    8bdc:	svceq	0x0040f018
    8be0:	andsls	pc, r0, r3, asr #17
    8be4:	svcge	0x000df43f
    8be8:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    8bec:	blvs	172f7f4 <__assert_fail@plt+0x172ce00>
    8bf0:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    8bf4:			; <UNDEFINED> instruction: 0xf7f94639
    8bf8:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    8bfc:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    8c00:	stccs	8, cr6, [r0], {36}	; 0x24
    8c04:	bls	3d3e0 <__assert_fail@plt+0x3a9ec>
    8c08:	svceq	0x0080f018
    8c0c:	strtmi	r4, [r8], r9, lsr #13
    8c10:			; <UNDEFINED> instruction: 0xf06fbf14
    8c14:			; <UNDEFINED> instruction: 0xf06f0306
    8c18:			; <UNDEFINED> instruction: 0xf04f0301
    8c1c:			; <UNDEFINED> instruction: 0x611334ff
    8c20:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    8c24:	bl	19c6c10 <__assert_fail@plt+0x19c421c>
    8c28:			; <UNDEFINED> instruction: 0xf06f9a00
    8c2c:	ldrmi	r0, [ip], -sl, lsl #6
    8c30:			; <UNDEFINED> instruction: 0xe62b6113
    8c34:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    8c38:	beq	4444a0 <__assert_fail@plt+0x441aac>
    8c3c:			; <UNDEFINED> instruction: 0xf7f9270a
    8c40:	movwcs	lr, #7840	; 0x1ea0
    8c44:	tstcs	r4, #469762048	; 0x1c000000
    8c48:	svccc	0x00fff1b0
    8c4c:	adcsmi	fp, r8, #24, 30	; 0x60
    8c50:	svcge	0x0033f43f
    8c54:			; <UNDEFINED> instruction: 0xf7f9e72d
    8c58:	andcs	lr, r1, #120832	; 0x1d800
    8c5c:	smladcs	sl, r4, r3, r2
    8c60:	str	r9, [sl, -r7, lsl #4]!
    8c64:			; <UNDEFINED> instruction: 0xf8cd4622
    8c68:	strcc	r9, [r1], #-28	; 0xffffffe4
    8c6c:	andscs	lr, r4, #257949696	; 0xf600000
    8c70:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8c74:	str	r2, [r7, -sl, lsl #14]
    8c78:	ldrdcc	pc, [r0], -sl
    8c7c:	stcls	6, cr4, [r9], {168}	; 0xa8
    8c80:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8c84:			; <UNDEFINED> instruction: 0xf8ca3301
    8c88:	strb	r3, [r0], #0
    8c8c:	andeq	sp, r1, r4, lsr r7
    8c90:	andeq	r0, r0, r4, ror #5
    8c94:	andeq	fp, r0, ip, asr #2
    8c98:	andeq	fp, r0, r4, asr #2
    8c9c:	andeq	sp, r1, lr, asr #8
    8ca0:	andeq	sl, r0, r6, ror lr
    8ca4:			; <UNDEFINED> instruction: 0x4604b530
    8ca8:	smlawblt	r8, r7, r0, fp
    8cac:	suble	r2, ip, r1, lsl #16
    8cb0:	eorle	r2, r3, r2, lsl #16
    8cb4:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    8cb8:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    8cbc:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    8cc0:			; <UNDEFINED> instruction: 0x4601447d
    8cc4:	tstls	r5, sp
    8cc8:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    8ccc:	andcs	r4, lr, r3, lsl #12
    8cd0:			; <UNDEFINED> instruction: 0xf7fe9304
    8cd4:	bmi	a48450 <__assert_fail@plt+0xa45a5c>
    8cd8:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    8cdc:	bmi	9ed4e4 <__assert_fail@plt+0x9eaaf0>
    8ce0:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    8ce4:	strpl	lr, [r2], #-2509	; 0xfffff633
    8ce8:	andcs	r9, r1, r1
    8cec:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    8cf0:	andlt	r2, r7, r1
    8cf4:	ldrhtmi	lr, [r0], -sp
    8cf8:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    8cfc:			; <UNDEFINED> instruction: 0xf7fe202a
    8d00:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    8d04:	blcs	c66d18 <__assert_fail@plt+0xc64324>
    8d08:	eorcs	sp, r9, ip
    8d0c:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    8d10:	movwcs	r4, #2587	; 0xa1b
    8d14:			; <UNDEFINED> instruction: 0x4601447a
    8d18:			; <UNDEFINED> instruction: 0xf7fe4618
    8d1c:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    8d20:	mrrc	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    8d24:			; <UNDEFINED> instruction: 0xf7fe2028
    8d28:	andcs	pc, r0, #11456	; 0x2cc0
    8d2c:	strmi	r4, [r1], -r4, lsl #12
    8d30:			; <UNDEFINED> instruction: 0xf7fe2001
    8d34:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8d38:	rscle	r2, r6, r0, lsl #22
    8d3c:	andcs	r4, r0, #278528	; 0x44000
    8d40:	ldrbtmi	r2, [r9], #-1
    8d44:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    8d48:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    8d4c:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    8d50:	strmi	r2, [r5], -r0, lsl #4
    8d54:	strtmi	r4, [r0], -r1, lsl #12
    8d58:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    8d5c:			; <UNDEFINED> instruction: 0xb12b782b
    8d60:	strtmi	r4, [r0], -r9, lsl #18
    8d64:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    8d68:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    8d6c:			; <UNDEFINED> instruction: 0xf7f92002
    8d70:	svclt	0x0000ec36
    8d74:	andeq	fp, r0, ip, lsr #21
    8d78:	muleq	r0, r6, sl
    8d7c:	andeq	sl, r0, r6, lsl #22
    8d80:	andeq	fp, r0, r8, asr sl
    8d84:	andeq	fp, r0, sl, lsr #20
    8d88:	andeq	fp, r0, r6, lsl #20
    8d8c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8d90:			; <UNDEFINED> instruction: 0x47706058
    8d94:			; <UNDEFINED> instruction: 0x0001d5b2
    8d98:			; <UNDEFINED> instruction: 0x4604b510
    8d9c:			; <UNDEFINED> instruction: 0xf1b06800
    8da0:	svclt	0x00183fff
    8da4:	tstle	r9, r2, lsl #16
    8da8:			; <UNDEFINED> instruction: 0xf7f94620
    8dac:	blmi	183844 <__assert_fail@plt+0x180e50>
    8db0:	rscscc	pc, pc, #79	; 0x4f
    8db4:	ldrbtmi	r2, [fp], #-0
    8db8:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    8dbc:	stcl	7, cr15, [lr, #996]!	; 0x3e4
    8dc0:	svclt	0x0000e7f2
    8dc4:	andeq	sp, r1, r2, lsl #10
    8dc8:			; <UNDEFINED> instruction: 0x4606b5f0
    8dcc:	addlt	r4, r7, r0, asr sp
    8dd0:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    8dd4:	cmnlt	r3, fp, lsr #16
    8dd8:			; <UNDEFINED> instruction: 0xf7f92002
    8ddc:	stmdavs	fp!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8de0:	andle	r4, r2, r3, lsl #5
    8de4:			; <UNDEFINED> instruction: 0xf7f94618
    8de8:	blmi	12c3b80 <__assert_fail@plt+0x12c118c>
    8dec:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8df0:	cmplt	lr, sl, lsl r0
    8df4:	blcs	b66ec8 <__assert_fail@plt+0xb644d4>
    8df8:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    8dfc:	teqle	r9, r0, lsl #22
    8e00:			; <UNDEFINED> instruction: 0xf7f92002
    8e04:			; <UNDEFINED> instruction: 0xf7f9ebda
    8e08:	strmi	lr, [r4], -r4, asr #27
    8e0c:			; <UNDEFINED> instruction: 0xf7f92014
    8e10:	movwcs	lr, #2438	; 0x986
    8e14:			; <UNDEFINED> instruction: 0x4605461f
    8e18:	strvc	r6, [r3], #-4
    8e1c:	stmib	r0, {r0, r1, r6, sp, lr}^
    8e20:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    8e24:	bmi	f5262c <__assert_fail@plt+0xf4fc38>
    8e28:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    8e2c:	smlabtvs	r4, sp, r9, lr
    8e30:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    8e34:	andeq	lr, r3, r1, lsl r9
    8e38:	andvs	lr, r2, #3358720	; 0x334000
    8e3c:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    8e40:	strtmi	r0, [r8], -r3
    8e44:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    8e48:	eorsvs	ip, r4, ip, lsl #22
    8e4c:			; <UNDEFINED> instruction: 0xf7f94479
    8e50:			; <UNDEFINED> instruction: 0x4604ed14
    8e54:	subsle	r2, r5, r0, lsl #16
    8e58:	andcs	r2, r1, #0, 6
    8e5c:			; <UNDEFINED> instruction: 0x46204619
    8e60:	bl	b46e4c <__assert_fail@plt+0xb44458>
    8e64:	andcs	r4, r0, #48, 22	; 0xc000
    8e68:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8e6c:	addsvs	r4, sl, r0, lsl #14
    8e70:	ldcllt	0, cr11, [r0, #28]!
    8e74:	andcs	r4, r6, #737280	; 0xb4000
    8e78:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8e7c:	ldcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8e80:	ldrtmi	r4, [r0], -r5, lsl #12
    8e84:	bl	fef46e70 <__assert_fail@plt+0xfef4447c>
    8e88:	ldreq	pc, [r4], #-256	; 0xffffff00
    8e8c:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    8e90:	strcs	fp, [r1, -r3, lsl #3]
    8e94:			; <UNDEFINED> instruction: 0xf04f4620
    8e98:			; <UNDEFINED> instruction: 0xf7f934ff
    8e9c:	ldrtmi	lr, [r1], -r0, asr #18
    8ea0:	andscc	r4, r0, r5, lsl #12
    8ea4:	b	ffcc6e90 <__assert_fail@plt+0xffcc449c>
    8ea8:	adcvs	r2, pc, r0, lsl #6
    8eac:	movwmi	lr, #2501	; 0x9c5
    8eb0:	ldr	r6, [r6, fp, ror #1]!
    8eb4:	andcs	r4, r9, #491520	; 0x78000
    8eb8:	smladxcs	r2, r0, r6, r4
    8ebc:			; <UNDEFINED> instruction: 0xf7f94479
    8ec0:	stmdacs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    8ec4:	strtmi	sp, [r0], -r6, ror #1
    8ec8:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ecc:			; <UNDEFINED> instruction: 0x46054631
    8ed0:			; <UNDEFINED> instruction: 0xf7f93010
    8ed4:	movwcs	lr, #2780	; 0xadc
    8ed8:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    8edc:	and	r3, r4, r2, lsl #6
    8ee0:	bl	ff4c6ecc <__assert_fail@plt+0xff4c44d8>
    8ee4:	blcs	122ef8 <__assert_fail@plt+0x120504>
    8ee8:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    8eec:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    8ef0:	ldrtmi	r4, [r0], -r1, asr #2
    8ef4:	b	ffc46ee0 <__assert_fail@plt+0xffc444ec>
    8ef8:	strmi	r1, [r4], -r3, asr #24
    8efc:	rscle	r6, pc, r8, lsr #32
    8f00:	str	r2, [lr, r0, lsl #14]
    8f04:			; <UNDEFINED> instruction: 0xf7f92002
    8f08:			; <UNDEFINED> instruction: 0x4604eb58
    8f0c:	svclt	0x0000e7a4
    8f10:	andeq	sp, r1, r6, ror r5
    8f14:	andeq	sp, r1, sl, asr r5
    8f18:			; <UNDEFINED> instruction: 0xffffff6b
    8f1c:	andeq	r0, r0, r3, asr #13
    8f20:	andeq	sp, r1, r2, ror r4
    8f24:	andeq	sl, r0, r0, lsr r9
    8f28:	andeq	sp, r1, r0, ror #9
    8f2c:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    8f30:	andeq	sl, r0, r4, asr #17
    8f34:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    8f38:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    8f3c:	strdlt	fp, [r9], r0
    8f40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f44:			; <UNDEFINED> instruction: 0xf04f9307
    8f48:	eorsle	r0, lr, r0, lsl #6
    8f4c:			; <UNDEFINED> instruction: 0x46044e71
    8f50:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    8f54:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    8f58:	cmple	r1, r0, lsl #22
    8f5c:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    8f60:	tstmi	r8, #311296	; 0x4c000
    8f64:	sbchi	pc, r5, r0, asr #32
    8f68:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    8f6c:	movwmi	r6, #15987	; 0x3e73
    8f70:	addhi	pc, r4, r0, asr #32
    8f74:	blcs	23348 <__assert_fail@plt+0x20954>
    8f78:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    8f7c:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    8f80:	ldrdcc	lr, [r3, -r2]
    8f84:	movwmi	r6, #48720	; 0xbe50
    8f88:	movwmi	r6, #14417	; 0x3851
    8f8c:	andle	r4, ip, fp, lsl #6
    8f90:	stmvc	fp, {r0, r4, fp, sp, lr}
    8f94:	strle	r0, [lr, #-2011]!	; 0xfffff825
    8f98:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    8f9c:	eorle	r4, sl, #805306377	; 0x30000009
    8fa0:	mrrcne	8, 4, r6, r8, cr10
    8fa4:			; <UNDEFINED> instruction: 0x21206108
    8fa8:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    8fac:	adchi	pc, r5, r0, lsl #4
    8fb0:			; <UNDEFINED> instruction: 0xf004e8df
    8fb4:	bleq	2cbbe8 <__assert_fail@plt+0x2c91f4>
    8fb8:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    8fbc:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    8fc0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    8fc4:			; <UNDEFINED> instruction: 0xf7f96819
    8fc8:	bmi	1643838 <__assert_fail@plt+0x1640e44>
    8fcc:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    8fd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fd4:	subsmi	r9, sl, r7, lsl #22
    8fd8:	addhi	pc, sp, r0, asr #32
    8fdc:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    8fe0:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    8fe4:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    8fe8:			; <UNDEFINED> instruction: 0xf106447e
    8fec:			; <UNDEFINED> instruction: 0xf7f90014
    8ff0:	ldmdavs	r0!, {r1, r2, r9, fp, sp, lr, pc}^
    8ff4:	strhtcs	lr, [r0], -r8
    8ff8:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ffc:	blmi	1382f58 <__assert_fail@plt+0x1380564>
    9000:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    9004:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    9008:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    900c:	blmi	1302f88 <__assert_fail@plt+0x1300594>
    9010:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    9014:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    9018:	ldmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    901c:	blmi	1282f78 <__assert_fail@plt+0x1280584>
    9020:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    9024:	b	ff547010 <__assert_fail@plt+0xff54461c>
    9028:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    902c:	ldrtmi	r4, [r0], -r2, lsl #12
    9030:	b	ff6c701c <__assert_fail@plt+0xff6c4628>
    9034:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    9038:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    903c:	bmi	11249b0 <__assert_fail@plt+0x1121fbc>
    9040:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    9044:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    9048:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    904c:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    9050:	strle	r0, [pc, #-2010]	; 887e <__assert_fail@plt+0x5e8a>
    9054:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    9058:	andle	r4, fp, #805306377	; 0x30000009
    905c:	mrrcne	8, 4, r6, r8, cr10
    9060:	teqcs	sl, r8, lsl #2
    9064:			; <UNDEFINED> instruction: 0xe78854d1
    9068:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    906c:	blcs	231e0 <__assert_fail@plt+0x207ec>
    9070:	str	sp, [r2, sl, ror #3]
    9074:			; <UNDEFINED> instruction: 0xf7f9203a
    9078:	ldrb	lr, [lr, -r6, lsl #18]!
    907c:	blcs	24b50 <__assert_fail@plt+0x2215c>
    9080:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    9084:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    9088:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    908c:	andle	r6, fp, r6, lsr r8
    9090:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    9094:			; <UNDEFINED> instruction: 0xf7f99105
    9098:	stmdbls	r5, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    909c:	strmi	r9, [r2], -r6, lsl #22
    90a0:			; <UNDEFINED> instruction: 0xf7f94630
    90a4:	strb	lr, [r5, r2, lsr #21]
    90a8:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    90ac:	strdls	lr, [r5, -r2]
    90b0:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90b4:	stmdage	r6, {r0, r1, r9, sl, lr}
    90b8:			; <UNDEFINED> instruction: 0xf7f99306
    90bc:	stmdbls	r5, {r1, r4, r6, r9, fp, sp, lr, pc}
    90c0:	strmi	r4, [r8], -r4, lsl #13
    90c4:	ldrdne	pc, [r0], -ip
    90c8:	andcc	lr, r4, #220, 18	; 0x370000
    90cc:	movwcc	r9, #4355	; 0x1103
    90d0:	ldrdvc	pc, [r4], -ip
    90d4:	rsbvc	pc, ip, #536870912	; 0x20000000
    90d8:	strls	r4, [r2, -r2, lsr #18]
    90dc:			; <UNDEFINED> instruction: 0xf8dc4479
    90e0:	strls	r7, [r1, -r8]
    90e4:	ldrdvc	pc, [ip], -ip
    90e8:			; <UNDEFINED> instruction: 0xf7f99700
    90ec:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    90f0:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    90f4:			; <UNDEFINED> instruction: 0xf7f9e777
    90f8:	blmi	703598 <__assert_fail@plt+0x700ba4>
    90fc:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    9100:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9104:			; <UNDEFINED> instruction: 0xf7f96818
    9108:			; <UNDEFINED> instruction: 0xe75eea70
    910c:	andeq	ip, r1, r6, lsr #27
    9110:	andeq	r0, r0, r4, ror #5
    9114:	strdeq	sp, [r1], -r6
    9118:	andeq	sp, r1, sl, ror #7
    911c:	ldrdeq	sp, [r1], -lr
    9120:	andeq	sp, r1, sl, asr #7
    9124:	andeq	sp, r1, r8, lsl #7
    9128:	andeq	sl, r0, r2, lsr #16
    912c:	andeq	ip, r1, r2, lsl sp
    9130:	andeq	sp, r1, r0, ror #6
    9134:	andeq	sp, r1, r6, asr #6
    9138:	ldrdeq	sl, [r0], -r0
    913c:	andeq	sp, r1, r6, lsr r3
    9140:			; <UNDEFINED> instruction: 0x0000a7b8
    9144:	andeq	sp, r1, r8, lsr #6
    9148:	muleq	r0, sl, r7
    914c:	andeq	sp, r1, r2, lsl r3
    9150:	andeq	sp, r1, r8, lsl #6
    9154:	strdeq	sp, [r1], -lr
    9158:	ldrdeq	sp, [r1], -lr
    915c:	andeq	sl, r0, r6, lsl #14
    9160:	andeq	sl, r0, r2, ror #13
    9164:	andeq	sl, r0, r8, asr #13
    9168:	andeq	sp, r1, r8, asr #4
    916c:	andeq	sl, r0, sl, ror #13
    9170:	svcmi	0x00f0e92d
    9174:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    9178:	strmi	r8, [r8], r2, lsl #22
    917c:	addlt	r4, r5, ip, lsl r6
    9180:			; <UNDEFINED> instruction: 0xf8dd9e10
    9184:	andls	sl, r3, #68	; 0x44
    9188:	teqlt	lr, r1	; <illegal shifter operand>
    918c:	mulls	r0, r6, r8
    9190:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    9194:			; <UNDEFINED> instruction: 0xf989fab9
    9198:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    919c:	addlt	pc, r8, #14614528	; 0xdf0000
    91a0:			; <UNDEFINED> instruction: 0xf8db44fb
    91a4:	stmdacs	r0, {}	; <UNPREDICTABLE>
    91a8:	rschi	pc, lr, r0
    91ac:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91b0:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    91b4:	bcs	23424 <__assert_fail@plt+0x20a30>
    91b8:	svccs	0x0001bf18
    91bc:	rscshi	pc, r9, r0, asr #32
    91c0:			; <UNDEFINED> instruction: 0x46494b9b
    91c4:	andcs	r4, r0, #56, 12	; 0x3800000
    91c8:	addsvs	r4, sl, fp, ror r4
    91cc:	mrc2	7, 5, pc, cr2, cr15, {7}
    91d0:	svceq	0x0000f1b9
    91d4:	mcrcs	1, 0, sp, cr0, cr2, {2}
    91d8:	blls	fd724 <__assert_fail@plt+0xfad30>
    91dc:			; <UNDEFINED> instruction: 0xf0002b00
    91e0:	blmi	fe5295e0 <__assert_fail@plt+0xfe526bec>
    91e4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    91e8:			; <UNDEFINED> instruction: 0xf0402b00
    91ec:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    91f0:	ldrtmi	r4, [r8], -r9, asr #12
    91f4:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    91f8:	mrc2	7, 4, pc, cr12, cr15, {7}
    91fc:	strcs	r4, [r1], -pc, lsl #17
    9200:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    9204:	eorshi	pc, r8, #14614528	; 0xdf0000
    9208:	ldm	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    920c:	blcc	87268 <__assert_fail@plt+0x84874>
    9210:	ldrbtmi	r6, [r8], #2081	; 0x821
    9214:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    9218:	blcs	3812bc <__assert_fail@plt+0x37e8c8>
    921c:	addshi	pc, sl, r0
    9220:			; <UNDEFINED> instruction: 0xf0002b0a
    9224:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    9228:			; <UNDEFINED> instruction: 0xf14007d2
    922c:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    9230:	addsmi	r6, r0, #9043968	; 0x8a0000
    9234:	addhi	pc, r8, r0, lsl #1
    9238:	tstvs	sl, r2, asr #24
    923c:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    9240:	blcc	8729c <__assert_fail@plt+0x848a8>
    9244:	blcs	17357b8 <__assert_fail@plt+0x1732dc4>
    9248:	mvnle	r6, r6, lsr #1
    924c:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    9250:	ldm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9254:	blcc	872b0 <__assert_fail@plt+0x848bc>
    9258:	blcs	232e4 <__assert_fail@plt+0x208f0>
    925c:	blmi	1ebda30 <__assert_fail@plt+0x1ebb03c>
    9260:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9264:			; <UNDEFINED> instruction: 0xf0002b00
    9268:	andcs	r8, sl, r3, lsl #1
    926c:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9270:	andcs	r4, r0, #120832	; 0x1d800
    9274:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    9278:			; <UNDEFINED> instruction: 0xe079609a
    927c:			; <UNDEFINED> instruction: 0xf8df3601
    9280:	ldrbtmi	fp, [fp], #464	; 0x1d0
    9284:	ldrdpl	pc, [r0], -fp
    9288:	strtmi	fp, [r9], -ip, lsr #2
    928c:			; <UNDEFINED> instruction: 0xf7f94620
    9290:			; <UNDEFINED> instruction: 0xf8dbe8b6
    9294:			; <UNDEFINED> instruction: 0xf1b85000
    9298:			; <UNDEFINED> instruction: 0xf0000f00
    929c:			; <UNDEFINED> instruction: 0xf8df809a
    92a0:			; <UNDEFINED> instruction: 0x46b381b4
    92a4:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    92a8:			; <UNDEFINED> instruction: 0xf10844f8
    92ac:	ldrbtmi	r0, [sl], #788	; 0x314
    92b0:	bcc	444ad8 <__assert_fail@plt+0x4420e4>
    92b4:	ldrmi	lr, [r3, #32]!
    92b8:	andcs	fp, r0, #8, 30
    92bc:			; <UNDEFINED> instruction: 0xf8d8d00b
    92c0:			; <UNDEFINED> instruction: 0xf8d80010
    92c4:	b	140d2dc <__assert_fail@plt+0x140a8e8>
    92c8:	andle	r0, r4, r1, lsl #4
    92cc:	beq	444b34 <__assert_fail@plt+0x442140>
    92d0:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92d4:	bl	fe9104e4 <__assert_fail@plt+0xfe90daf0>
    92d8:	strtmi	r0, [r8], -fp, lsl #2
    92dc:	tstls	r0, r1, lsl #2
    92e0:			; <UNDEFINED> instruction: 0x4653495e
    92e4:	andlt	pc, r4, sp, asr #17
    92e8:	bleq	85700 <__assert_fail@plt+0x82d0c>
    92ec:			; <UNDEFINED> instruction: 0xf7f94479
    92f0:	blmi	17038e8 <__assert_fail@plt+0x1700ef4>
    92f4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    92f8:	ldrbmi	r2, [r8], -sl, lsl #2
    92fc:	ldmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9300:	stmdacs	r0, {r2, r9, sl, lr}
    9304:			; <UNDEFINED> instruction: 0x4629d1d7
    9308:			; <UNDEFINED> instruction: 0xf7f94658
    930c:	ldmdavc	r3!, {r3, r4, r5, r6, fp, sp, lr, pc}
    9310:			; <UNDEFINED> instruction: 0xf43f2b00
    9314:	ldrtmi	sl, [r0], -r2, ror #30
    9318:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    931c:			; <UNDEFINED> instruction: 0xf8104430
    9320:	blcs	29832c <__assert_fail@plt+0x295938>
    9324:	svcge	0x0059f43f
    9328:	andcs	r4, r1, #79872	; 0x13800
    932c:	addsvs	r4, sl, fp, ror r4
    9330:	bcs	2fb44 <__assert_fail@plt+0x2d150>
    9334:	mcrrmi	0, 6, sp, ip, cr5
    9338:	ldrbtmi	r2, [ip], #-10
    933c:			; <UNDEFINED> instruction: 0xf7f86821
    9340:	movwcs	lr, #4002	; 0xfa2
    9344:	ldrb	r6, [r2, -r3, lsr #1]
    9348:			; <UNDEFINED> instruction: 0xf7f84618
    934c:			; <UNDEFINED> instruction: 0xf8d8ef9c
    9350:	ldrb	r1, [r5, -r0]!
    9354:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    9358:	ldmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    935c:	strb	r6, [pc, -r1, lsr #16]!
    9360:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    9364:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9368:	bllt	ee741c <__assert_fail@plt+0xee4a28>
    936c:	adcvs	r6, r3, r1, lsr #16
    9370:	eorsle	r2, lr, r5, lsl #30
    9374:	suble	r2, r8, r6, lsl #30
    9378:	andlt	r4, r5, r8, lsl #12
    937c:	blhi	c4678 <__assert_fail@plt+0xc1c84>
    9380:	svcmi	0x00f0e8bd
    9384:	mcrlt	7, 7, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9388:			; <UNDEFINED> instruction: 0xf04f483a
    938c:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    9390:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    9394:	ldrdeq	pc, [r0], -fp
    9398:			; <UNDEFINED> instruction: 0xf47f2800
    939c:	blmi	db4fc0 <__assert_fail@plt+0xdb25cc>
    93a0:	rscscs	pc, r1, #64, 4
    93a4:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    93a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    93ac:			; <UNDEFINED> instruction: 0xf7f94478
    93b0:	ldmdavs	r9, {r1, r5, r8, r9, fp, sp, lr, pc}
    93b4:			; <UNDEFINED> instruction: 0xf7f8200a
    93b8:	str	lr, [r1, -r6, ror #30]
    93bc:	ldrtmi	r4, [r8], -r9, asr #12
    93c0:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    93c4:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    93c8:			; <UNDEFINED> instruction: 0xf7f94478
    93cc:	stmdavs	r1!, {r3, r4, fp, sp, lr, pc}
    93d0:			; <UNDEFINED> instruction: 0x4652e736
    93d4:	ldrtmi	r4, [r1], -r8, lsr #12
    93d8:	svc	0x0000f7f8
    93dc:	blmi	ac3240 <__assert_fail@plt+0xac084c>
    93e0:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    93e4:	bicle	r6, r5, r9, lsl r8
    93e8:			; <UNDEFINED> instruction: 0xb113689b
    93ec:			; <UNDEFINED> instruction: 0xf7f8200a
    93f0:	blmi	9c5120 <__assert_fail@plt+0x9c272c>
    93f4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    93f8:	mcr	7, 5, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    93fc:			; <UNDEFINED> instruction: 0xf7f92002
    9400:	svccs	0x0005e8ee
    9404:			; <UNDEFINED> instruction: 0xd1b56819
    9408:	blmi	8833d0 <__assert_fail@plt+0x8809dc>
    940c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9410:	blmi	8378e4 <__assert_fail@plt+0x834ef0>
    9414:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9418:	mrc	7, 4, APSR_nzcv, cr12, cr8, {7}
    941c:	b	feac7408 <__assert_fail@plt+0xfeac4a14>
    9420:			; <UNDEFINED> instruction: 0xf7f8200a
    9424:			; <UNDEFINED> instruction: 0xe7f4ef30
    9428:	andeq	sp, r1, r8, lsr #3
    942c:	muleq	r1, r6, r1
    9430:	andeq	sp, r1, r0, lsl #3
    9434:	andeq	sp, r1, r4, ror #2
    9438:	andeq	sp, r1, r2, asr r1
    943c:	andeq	sl, r0, r2, lsr r6
    9440:	andeq	sp, r1, r6, lsr r1
    9444:	andeq	sl, r0, sl, ror #11
    9448:	andeq	sp, r1, r8, ror #1
    944c:	ldrdeq	sp, [r1], -r4
    9450:	andeq	sp, r1, r6, asr #1
    9454:	andeq	sp, r1, r0, lsr #1
    9458:	andeq	r9, r0, r2, ror sp
    945c:	andeq	sl, r0, r0, asr #10
    9460:	andeq	sp, r1, r4, asr r0
    9464:	andeq	sp, r1, ip, lsl r0
    9468:	andeq	sp, r1, lr
    946c:	andeq	sl, r0, r6, ror #9
    9470:	ldrdeq	sl, [r0], -lr
    9474:	andeq	r9, r0, sl, ror r6
    9478:	ldrdeq	sl, [r0], -r0
    947c:	andeq	sl, r0, lr, asr r4
    9480:	andeq	sl, r0, r4, ror r4
    9484:	andeq	sl, r0, ip, ror #8
    9488:	andeq	ip, r1, r6, ror #30
    948c:	andeq	ip, r1, r4, asr pc
    9490:	andeq	ip, r1, ip, lsr pc
    9494:	andeq	ip, r1, r4, lsr pc
    9498:	movwcs	fp, #1038	; 0x40e
    949c:	addlt	fp, r4, r0, lsr r5
    94a0:	ldrd	pc, [r8], #-143	; 0xffffff71
    94a4:			; <UNDEFINED> instruction: 0xf8dfac07
    94a8:	ldrmi	ip, [sl], -r8, asr #32
    94ac:			; <UNDEFINED> instruction: 0xf85444fe
    94b0:	tstcs	r1, r4, lsl #22
    94b4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    94b8:	ldrdgt	pc, [r0], -ip
    94bc:	andgt	pc, ip, sp, asr #17
    94c0:	stceq	0, cr15, [r0], {79}	; 0x4f
    94c4:	strpl	lr, [r0], #-2509	; 0xfffff633
    94c8:			; <UNDEFINED> instruction: 0xf7ff9402
    94cc:	bmi	288e18 <__assert_fail@plt+0x286424>
    94d0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    94d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    94d8:	subsmi	r9, sl, r3, lsl #22
    94dc:	andlt	sp, r4, r4, lsl #2
    94e0:	ldrhtmi	lr, [r0], -sp
    94e4:	ldrbmi	fp, [r0, -r3]!
    94e8:	svc	0x002cf7f8
    94ec:	andeq	ip, r1, r4, lsr r8
    94f0:	andeq	r0, r0, r4, ror #5
    94f4:	andeq	ip, r1, lr, lsl #16
    94f8:	svcmi	0x00f0e92d
    94fc:			; <UNDEFINED> instruction: 0xf8df460d
    9500:	ldrmi	r1, [r6], -r4, asr #8
    9504:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9508:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    950c:			; <UNDEFINED> instruction: 0xf8d06883
    9510:	strmi	r8, [r4], -r0
    9514:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    9518:			; <UNDEFINED> instruction: 0xf04f922b
    951c:	blcs	9d24 <__assert_fail@plt+0x7330>
    9520:	adcshi	pc, sp, r0
    9524:	svccc	0x00fff1b8
    9528:			; <UNDEFINED> instruction: 0xf8dfd056
    952c:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    9530:	andhi	pc, r0, r3, asr #17
    9534:	suble	r2, r2, r0, lsl #28
    9538:	and	r4, r2, r7, lsr r6
    953c:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    9540:			; <UNDEFINED> instruction: 0x463ad03d
    9544:	strbmi	r4, [r0], -r9, lsr #12
    9548:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    954c:	ble	ffd53554 <__assert_fail@plt+0xffd50b60>
    9550:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9554:	blcs	123568 <__assert_fail@plt+0x120b74>
    9558:	blmi	fff7d92c <__assert_fail@plt+0xfff7af38>
    955c:	svcvs	0x001b447b
    9560:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    9564:	eorle	r3, sl, r1, lsl #6
    9568:			; <UNDEFINED> instruction: 0xf7f92002
    956c:			; <UNDEFINED> instruction: 0xf7f9e826
    9570:			; <UNDEFINED> instruction: 0xf7f9ea10
    9574:			; <UNDEFINED> instruction: 0xb1a8e9e6
    9578:	stm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    957c:	strmi	r7, [r5], -r3, lsr #24
    9580:	blcs	11590 <__assert_fail@plt+0xeb9c>
    9584:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    9588:	ldmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    958c:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    9590:	svc	0x00d4f7f8
    9594:			; <UNDEFINED> instruction: 0xf10449ef
    9598:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    959c:	ldrtmi	r4, [r8], -r3, lsl #12
    95a0:	stmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95a4:	cmplt	r3, r3, ror #17
    95a8:	mcrrne	8, 2, r6, r3, cr0
    95ac:			; <UNDEFINED> instruction: 0xf7f9d007
    95b0:	blmi	ffa83d90 <__assert_fail@plt+0xffa8139c>
    95b4:	rscscc	pc, pc, #79	; 0x4f
    95b8:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    95bc:	bmi	ff9e162c <__assert_fail@plt+0xff9dec38>
    95c0:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    95c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    95c8:	subsmi	r9, sl, fp, lsr #22
    95cc:			; <UNDEFINED> instruction: 0x81aef040
    95d0:	eorlt	r4, sp, r0, lsr r6
    95d4:	svchi	0x00f0e8bd
    95d8:			; <UNDEFINED> instruction: 0xf10049e1
    95dc:	movwcs	r0, #1808	; 0x710
    95e0:	sbcvs	r2, r3, r6, lsl #4
    95e4:			; <UNDEFINED> instruction: 0x46384479
    95e8:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95ec:			; <UNDEFINED> instruction: 0x7da3b910
    95f0:	cmple	sp, r0, lsl #22
    95f4:	andcs	r4, r9, #3588096	; 0x36c000
    95f8:			; <UNDEFINED> instruction: 0xf1044638
    95fc:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    9600:	ldmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9604:	ldrtmi	fp, [r8], r0, lsl #2
    9608:	mulge	r0, r8, r8
    960c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9610:	eorsls	pc, ip, sp, lsr #17
    9614:	svceq	0x0000f1ba
    9618:	sbchi	pc, r9, r0, asr #32
    961c:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    9620:			; <UNDEFINED> instruction: 0x47986edb
    9624:	strmi	r7, [r0], r3, lsl #16
    9628:			; <UNDEFINED> instruction: 0xf0002800
    962c:	blcs	29bbc <__assert_fail@plt+0x271c8>
    9630:	addshi	pc, r8, r0
    9634:	svc	0x00e4f7f8
    9638:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    963c:	addshi	pc, r2, r0, lsl #4
    9640:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    9644:	rsbcs	r4, fp, #68157440	; 0x4100000
    9648:			; <UNDEFINED> instruction: 0xf7f94618
    964c:	stmibmi	r7, {r1, r4, r6, fp, sp, lr, pc}^
    9650:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    9654:	ldmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9658:	adcge	pc, r9, sp, lsl #17
    965c:	beq	f45a98 <__assert_fail@plt+0xf430a4>
    9660:			; <UNDEFINED> instruction: 0xf7f84680
    9664:			; <UNDEFINED> instruction: 0xf100efce
    9668:	strbmi	r0, [r8], -r2, lsl #22
    966c:	mrscs	r2, R9_usr
    9670:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9674:	movwcc	r4, #5635	; 0x1603
    9678:	rsbsle	r6, r6, r0, lsr #32
    967c:			; <UNDEFINED> instruction: 0x4651465a
    9680:	stmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9684:			; <UNDEFINED> instruction: 0xf0003001
    9688:			; <UNDEFINED> instruction: 0xf8d480c5
    968c:			; <UNDEFINED> instruction: 0xf1b88000
    9690:			; <UNDEFINED> instruction: 0xf0003fff
    9694:	movwcs	r8, #339	; 0x153
    9698:	movwcs	r6, #4195	; 0x1063
    969c:	blmi	fed21a30 <__assert_fail@plt+0xfed1f03c>
    96a0:	svccc	0x00fff1b8
    96a4:			; <UNDEFINED> instruction: 0xf8c3447b
    96a8:			; <UNDEFINED> instruction: 0xf43f8000
    96ac:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    96b0:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    96b4:			; <UNDEFINED> instruction: 0xf7f84648
    96b8:	andcc	lr, r1, r4, lsr #31
    96bc:	ldcl	7, cr15, [r0, #-992]	; 0xfffffc20
    96c0:	stmdacs	r0, {r7, r9, sl, lr}
    96c4:	stcvc	0, cr13, [r3, #276]!	; 0x114
    96c8:			; <UNDEFINED> instruction: 0xf0002b5b
    96cc:	strbmi	r8, [r9], -r5, asr #1
    96d0:	mrc	7, 6, APSR_nzcv, cr12, cr8, {7}
    96d4:			; <UNDEFINED> instruction: 0x4640213a
    96d8:	svc	0x00a4f7f8
    96dc:	eorsle	r2, fp, r0, lsl #16
    96e0:			; <UNDEFINED> instruction: 0xf1007843
    96e4:	blcc	c0baf0 <__assert_fail@plt+0xc090fc>
    96e8:	bcs	276258 <__assert_fail@plt+0x273864>
    96ec:			; <UNDEFINED> instruction: 0xf04fd834
    96f0:	and	r0, r4, sl, lsl #28
    96f4:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    96f8:	svccc	0x0080f5b3
    96fc:			; <UNDEFINED> instruction: 0xf819d22c
    9700:			; <UNDEFINED> instruction: 0xf1a11f01
    9704:	blx	17c9fcc <__assert_fail@plt+0x17c75d8>
    9708:			; <UNDEFINED> instruction: 0xf1bcfc82
    970c:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    9710:	svclt	0x00183900
    9714:	blcs	11b20 <__assert_fail@plt+0xf12c>
    9718:	tstcs	r1, r8, lsl #30
    971c:	blt	16f7ea8 <__assert_fail@plt+0x16f54b4>
    9720:	andscc	pc, r2, sp, lsr #17
    9724:			; <UNDEFINED> instruction: 0xf04fab05
    9728:			; <UNDEFINED> instruction: 0xf10d0c02
    972c:	usatmi	r0, #1, r0, lsl #20
    9730:			; <UNDEFINED> instruction: 0xf04f461a
    9734:	andvc	r0, r1, r0, lsl fp
    9738:	stmib	sp, {r0, r2, r8, ip, pc}^
    973c:			; <UNDEFINED> instruction: 0xf8ad1106
    9740:			; <UNDEFINED> instruction: 0x4641c010
    9744:			; <UNDEFINED> instruction: 0xf7f84648
    9748:	stmdacs	r1, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    974c:			; <UNDEFINED> instruction: 0xf0004640
    9750:			; <UNDEFINED> instruction: 0xf7f880ef
    9754:	ldrd	lr, [r5], -r0
    9758:			; <UNDEFINED> instruction: 0xf7f92016
    975c:			; <UNDEFINED> instruction: 0x4640e870
    9760:	stcl	7, cr15, [r8, #992]	; 0x3e0
    9764:	mvnscc	pc, #79	; 0x4f
    9768:	blmi	fe0a17fc <__assert_fail@plt+0xfe09ee08>
    976c:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    9770:	bcs	253e4 <__assert_fail@plt+0x229f0>
    9774:	adcshi	pc, r8, r0, asr #32
    9778:			; <UNDEFINED> instruction: 0xf8d4b393
    977c:			; <UNDEFINED> instruction: 0xf1b88000
    9780:	strdle	r3, [r8, pc]
    9784:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    9788:	andhi	pc, r0, r3, asr #17
    978c:			; <UNDEFINED> instruction: 0xf7f8e6e5
    9790:	stmdavs	r2!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    9794:	strmi	r9, [r7], -r3, lsl #4
    9798:			; <UNDEFINED> instruction: 0xf7f86828
    979c:	ldmdbmi	r7!, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    97a0:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    97a4:	ldrtmi	r4, [r8], -r3, lsl #12
    97a8:	ldm	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97ac:			; <UNDEFINED> instruction: 0x4640e6fa
    97b0:	svc	0x0026f7f8
    97b4:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    97b8:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    97bc:	rsbcs	r4, fp, #68157440	; 0x4100000
    97c0:			; <UNDEFINED> instruction: 0x81bcf8df
    97c4:			; <UNDEFINED> instruction: 0xf10d4618
    97c8:			; <UNDEFINED> instruction: 0xf7f80a3c
    97cc:	movwcs	lr, #3986	; 0xf92
    97d0:	adccc	pc, r9, sp, lsl #17
    97d4:	svc	0x0014f7f8
    97d8:			; <UNDEFINED> instruction: 0xf10044f8
    97dc:	strb	r0, [r4, -r2, lsl #22]
    97e0:			; <UNDEFINED> instruction: 0xf7f82002
    97e4:			; <UNDEFINED> instruction: 0xf7f9eeea
    97e8:			; <UNDEFINED> instruction: 0xf7f9e8d4
    97ec:	stmdacs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
    97f0:	svcge	0x004bf43f
    97f4:			; <UNDEFINED> instruction: 0xf7f82002
    97f8:	strmi	lr, [r7], -r0, ror #29
    97fc:	svc	0x0044f7f8
    9800:			; <UNDEFINED> instruction: 0xf7f86800
    9804:	ldmdbmi	pc, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    9808:			; <UNDEFINED> instruction: 0x46024479
    980c:			; <UNDEFINED> instruction: 0xf7f94638
    9810:	ldr	lr, [sl, -ip, ror #16]!
    9814:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    9818:	svcvs	0x001b447b
    981c:	rsble	r4, r9, r3, lsl r3
    9820:			; <UNDEFINED> instruction: 0xf7f96820
    9824:	blmi	1683b1c <__assert_fail@plt+0x1681128>
    9828:	rscscc	pc, pc, #79	; 0x4f
    982c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    9830:	blcs	254a4 <__assert_fail@plt+0x22ab0>
    9834:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    9838:	movwcs	fp, #6411	; 0x190b
    983c:	bmi	15219d0 <__assert_fail@plt+0x151efdc>
    9840:	mvnscc	pc, pc, asr #32
    9844:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    9848:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    984c:	andsvs	r6, r9, r2, lsl pc
    9850:			; <UNDEFINED> instruction: 0xf47f2a00
    9854:	ldrt	sl, [r2], r7, lsr #29
    9858:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    985c:	mrc	7, 0, APSR_nzcv, cr6, cr8, {7}
    9860:			; <UNDEFINED> instruction: 0x4640215d
    9864:	mrc	7, 6, APSR_nzcv, cr14, cr8, {7}
    9868:			; <UNDEFINED> instruction: 0xf43f2800
    986c:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    9870:			; <UNDEFINED> instruction: 0xf47f2b3a
    9874:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    9878:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    987c:	sbcslt	r3, sl, #48, 22	; 0xc000
    9880:			; <UNDEFINED> instruction: 0xf63f2a09
    9884:			; <UNDEFINED> instruction: 0xf04faf69
    9888:	and	r0, r5, sl, lsl #28
    988c:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    9890:	svccc	0x0080f5b3
    9894:	svcge	0x0060f4bf
    9898:	svcne	0x0001f819
    989c:	eorseq	pc, r0, #1073741864	; 0x40000028
    98a0:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    98a4:	svceq	0x0009f1bc
    98a8:	blx	fed00070 <__assert_fail@plt+0xfecfd67c>
    98ac:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    98b0:	svclt	0x000c2900
    98b4:	tstcs	r1, r1, lsl r6
    98b8:			; <UNDEFINED> instruction: 0xf47f2900
    98bc:			; <UNDEFINED> instruction: 0xf04faf4d
    98c0:	blt	16cc8f0 <__assert_fail@plt+0x16c9efc>
    98c4:	beq	845d00 <__assert_fail@plt+0x84330c>
    98c8:	strbtmi	sl, [r1], sl, lsl #20
    98cc:	bleq	745a10 <__assert_fail@plt+0x74301c>
    98d0:			; <UNDEFINED> instruction: 0xf8ad7001
    98d4:	tstls	r9, r2, lsr #32
    98d8:	smlabtne	sl, sp, r9, lr
    98dc:	smlabtne	ip, sp, r9, lr
    98e0:			; <UNDEFINED> instruction: 0xf8ad910e
    98e4:	str	ip, [ip, -r0, lsr #32]!
    98e8:	adcle	r2, r8, r0, lsl #22
    98ec:	ldrdhi	pc, [r0], -r4
    98f0:	mrcle	6, 7, lr, cr15, cr5, {6}
    98f4:			; <UNDEFINED> instruction: 0xf7f82002
    98f8:			; <UNDEFINED> instruction: 0xf7f9ee60
    98fc:			; <UNDEFINED> instruction: 0xf7f9e84a
    9900:	stmdacs	r0, {r5, fp, sp, lr, pc}
    9904:	andcs	sp, r2, ip, lsl #1
    9908:	mrc	7, 2, APSR_nzcv, cr6, cr8, {7}
    990c:			; <UNDEFINED> instruction: 0xf7f84681
    9910:	stmdavs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    9914:	mrc	7, 0, APSR_nzcv, cr2, cr8, {7}
    9918:			; <UNDEFINED> instruction: 0x4643491f
    991c:			; <UNDEFINED> instruction: 0x46024479
    9920:	andls	r4, r0, #72, 12	; 0x4800000
    9924:			; <UNDEFINED> instruction: 0xf7f8463a
    9928:	ldrb	lr, [r9, -r0, ror #31]!
    992c:	stc	7, cr15, [sl, #-992]	; 0xfffffc20
    9930:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9934:			; <UNDEFINED> instruction: 0xf7f844f8
    9938:			; <UNDEFINED> instruction: 0xe696ecde
    993c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    9940:			; <UNDEFINED> instruction: 0xe7766f1b
    9944:	ldrdeq	ip, [r1], -r6
    9948:	andeq	r0, r0, r4, ror #5
    994c:	andeq	ip, r1, sl, lsl #27
    9950:	andeq	ip, r1, ip, ror #27
    9954:	strdeq	sl, [r0], -lr
    9958:	strdeq	ip, [r1], -lr
    995c:	andeq	ip, r1, lr, lsl r7
    9960:	muleq	r0, r0, r1
    9964:	andeq	sl, r0, r2, lsl #3
    9968:	andeq	ip, r1, sl, lsr #26
    996c:	strdeq	sl, [r0], -r2
    9970:	andeq	ip, r1, r4, lsl ip
    9974:	ldrdeq	ip, [r1], -sl
    9978:	andeq	ip, r1, r2, lsr fp
    997c:	andeq	sl, r0, r2, lsl r1
    9980:	andeq	r9, r0, r8, asr #16
    9984:	andeq	sl, r0, r4, asr #32
    9988:	andeq	ip, r1, r0, lsr fp
    998c:	andeq	ip, r1, sl, lsl fp
    9990:	andeq	ip, r1, r2, lsl #22
    9994:	andeq	ip, r1, lr, ror #20
    9998:	andeq	r9, r0, ip, asr pc
    999c:	andeq	r9, r0, ip, ror #13
    99a0:	andeq	ip, r1, sl, lsl #20
    99a4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    99a8:	tstlt	r8, sl, asr pc
    99ac:	ldrbvs	r2, [r9, -r0, lsl #2]
    99b0:			; <UNDEFINED> instruction: 0x47704610
    99b4:	andeq	ip, r1, r2, lsr #19
    99b8:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    99bc:	movwcc	r6, #8019	; 0x1f53
    99c0:			; <UNDEFINED> instruction: 0x47706753
    99c4:	andeq	ip, r1, lr, lsl #19
    99c8:			; <UNDEFINED> instruction: 0xf04fb118
    99cc:			; <UNDEFINED> instruction: 0xf7ff31ff
    99d0:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    99d4:	mvnscc	pc, pc, asr #32
    99d8:			; <UNDEFINED> instruction: 0xf7ff4478
    99dc:	svclt	0x0000b9f5
    99e0:	andeq	r9, r0, r0, lsr r0
    99e4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    99e8:			; <UNDEFINED> instruction: 0x477066d8
    99ec:	andeq	ip, r1, r2, ror #18
    99f0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    99f4:			; <UNDEFINED> instruction: 0x47706698
    99f8:	andeq	ip, r1, r6, asr r9
    99fc:			; <UNDEFINED> instruction: 0x460cb538
    9a00:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    9a04:	subcs	r4, pc, #1048576	; 0x100000
    9a08:			; <UNDEFINED> instruction: 0xf105447d
    9a0c:			; <UNDEFINED> instruction: 0xf7f80014
    9a10:	movwcs	lr, #3696	; 0xe70
    9a14:	rsbcc	pc, r3, r5, lsl #17
    9a18:			; <UNDEFINED> instruction: 0xf0044b08
    9a1c:			; <UNDEFINED> instruction: 0xf0040001
    9a20:			; <UNDEFINED> instruction: 0xf0040102
    9a24:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    9a28:	strvc	pc, [r0], #1028	; 0x404
    9a2c:	andne	lr, r3, r3, asr #19
    9a30:			; <UNDEFINED> instruction: 0x671c665a
    9a34:	svclt	0x0000bd38
    9a38:	andeq	ip, r1, r0, asr #18
    9a3c:	andeq	ip, r1, r2, lsr #18
    9a40:	blmi	4361a8 <__assert_fail@plt+0x4337b4>
    9a44:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9a48:	blcc	1265c <__assert_fail@plt+0xfc68>
    9a4c:	movwcs	fp, #7960	; 0x1f18
    9a50:	tstlt	r2, r3
    9a54:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    9a58:	blmi	2e1a6c <__assert_fail@plt+0x2df078>
    9a5c:	mrcvs	4, 2, r4, cr11, cr11, {3}
    9a60:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    9a64:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    9a68:	blmi	221a7c <__assert_fail@plt+0x21f088>
    9a6c:	svcvs	0x001b447b
    9a70:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    9a74:	orrvc	pc, r0, #1124073472	; 0x43000000
    9a78:	stmdami	r5, {r0, r1, sp, lr}
    9a7c:	andscc	r4, r4, r8, ror r4
    9a80:	svclt	0x00004770
    9a84:	andeq	ip, r1, r4, lsl #18
    9a88:	andeq	ip, r1, ip, ror #17
    9a8c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    9a90:	andeq	ip, r1, ip, asr #17
    9a94:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    9a98:			; <UNDEFINED> instruction: 0x4604447b
    9a9c:	cmplt	r0, r8, lsl r8
    9aa0:	svc	0x0076f7f8
    9aa4:	svclt	0x00181c43
    9aa8:	adcmi	r2, r0, #67108864	; 0x4000000
    9aac:	movwcs	fp, #3864	; 0xf18
    9ab0:	blmi	1f7fe4 <__assert_fail@plt+0x1f55f0>
    9ab4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9ab8:	svclt	0x00181c58
    9abc:	adcmi	r2, r3, #1
    9ac0:	andcs	fp, r0, r8, lsl pc
    9ac4:	andcs	fp, r1, r0, lsl sp
    9ac8:	svclt	0x0000bd10
    9acc:			; <UNDEFINED> instruction: 0x0001c8b0
    9ad0:	andeq	ip, r1, r4, lsl #16
    9ad4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    9ad8:	tstlt	r8, r8, lsl r8
    9adc:	svclt	0x0056f7f8
    9ae0:	rscscc	pc, pc, pc, asr #32
    9ae4:	svclt	0x00004770
    9ae8:	andeq	ip, r1, r2, ror r8
    9aec:	cfstr32mi	mvfx11, [ip], {16}
    9af0:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9af4:	ldfltd	f3, [r0, #-0]
    9af8:			; <UNDEFINED> instruction: 0xf04f480a
    9afc:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    9b00:			; <UNDEFINED> instruction: 0xf962f7ff
    9b04:	stmdacs	r0, {r5, fp, sp, lr}
    9b08:	blmi	1fe2e4 <__assert_fail@plt+0x1fb8f0>
    9b0c:	eorvc	pc, r8, #1325400064	; 0x4f000000
    9b10:	stmdami	r7, {r1, r2, r8, fp, lr}
    9b14:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9b18:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    9b1c:	svc	0x006af7f8
    9b20:	andeq	ip, r1, r8, asr r8
    9b24:	andeq	r8, r0, sl, lsl #30
    9b28:	andeq	r9, r0, r4, ror #28
    9b2c:	strdeq	r9, [r0], -r2
    9b30:	andeq	r9, r0, r6, lsl #26
    9b34:	movwcs	fp, #1038	; 0x40e
    9b38:	addlt	fp, r4, r0, lsr r5
    9b3c:	ldrd	pc, [r8], #-143	; 0xffffff71
    9b40:			; <UNDEFINED> instruction: 0xf8dfac07
    9b44:	ldrmi	ip, [sl], -r8, asr #32
    9b48:			; <UNDEFINED> instruction: 0xf85444fe
    9b4c:	ldrmi	r5, [r9], -r4, lsl #22
    9b50:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9b54:	ldrdgt	pc, [r0], -ip
    9b58:	andgt	pc, ip, sp, asr #17
    9b5c:	stceq	0, cr15, [r0], {79}	; 0x4f
    9b60:	strpl	lr, [r0], #-2509	; 0xfffff633
    9b64:			; <UNDEFINED> instruction: 0xf7ff9402
    9b68:	bmi	28877c <__assert_fail@plt+0x285d88>
    9b6c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9b70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b74:	subsmi	r9, sl, r3, lsl #22
    9b78:	andlt	sp, r4, r4, lsl #2
    9b7c:	ldrhtmi	lr, [r0], -sp
    9b80:	ldrbmi	fp, [r0, -r3]!
    9b84:	bl	ff7c7b6c <__assert_fail@plt+0xff7c5178>
    9b88:	muleq	r1, r8, r1
    9b8c:	andeq	r0, r0, r4, ror #5
    9b90:	andeq	ip, r1, r2, ror r1
    9b94:	addlt	fp, r3, r0, lsl #10
    9b98:	stmib	sp, {r8, r9, sp}^
    9b9c:	ldrmi	r1, [sl], -r0, lsl #4
    9ba0:			; <UNDEFINED> instruction: 0xf7ff4619
    9ba4:	andlt	pc, r3, r5, ror #21
    9ba8:	blx	147d26 <__assert_fail@plt+0x145332>
    9bac:	addlt	fp, r3, r0, lsr r5
    9bb0:			; <UNDEFINED> instruction: 0x460c4615
    9bb4:	movwls	r2, #4608	; 0x1200
    9bb8:			; <UNDEFINED> instruction: 0x46234611
    9bbc:			; <UNDEFINED> instruction: 0xf7ff9500
    9bc0:	ldrdlt	pc, [r3], -r7
    9bc4:	svclt	0x0000bd30
    9bc8:	svclt	0x0000e466
    9bcc:	movwcs	fp, #1039	; 0x40f
    9bd0:	addlt	fp, r5, r0, lsr r5
    9bd4:	ldrd	pc, [ip], #-143	; 0xffffff71
    9bd8:			; <UNDEFINED> instruction: 0xf8dfac08
    9bdc:	ldrmi	ip, [sl], -ip, asr #32
    9be0:			; <UNDEFINED> instruction: 0xf85444fe
    9be4:	ldrmi	r5, [r9], -r4, lsl #22
    9be8:			; <UNDEFINED> instruction: 0xf85e2002
    9bec:			; <UNDEFINED> instruction: 0xf8dcc00c
    9bf0:			; <UNDEFINED> instruction: 0xf8cdc000
    9bf4:			; <UNDEFINED> instruction: 0xf04fc00c
    9bf8:	stmib	sp, {sl, fp}^
    9bfc:	strls	r5, [r2], #-1024	; 0xfffffc00
    9c00:	blx	fedc7c04 <__assert_fail@plt+0xfedc5210>
    9c04:	blmi	21c430 <__assert_fail@plt+0x219a3c>
    9c08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9c0c:	blls	e3c7c <__assert_fail@plt+0xe1288>
    9c10:	qaddle	r4, sl, r4
    9c14:	pop	{r0, r2, ip, sp, pc}
    9c18:	andlt	r4, r4, r0, lsr r0
    9c1c:			; <UNDEFINED> instruction: 0xf7f84770
    9c20:	svclt	0x0000eb92
    9c24:	andeq	ip, r1, r0, lsl #2
    9c28:	andeq	r0, r0, r4, ror #5
    9c2c:	ldrdeq	ip, [r1], -r8
    9c30:	movwcs	fp, #1039	; 0x40f
    9c34:	addlt	fp, r5, r0, lsr r5
    9c38:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9c3c:			; <UNDEFINED> instruction: 0xf8dfac08
    9c40:			; <UNDEFINED> instruction: 0x461ac05c
    9c44:			; <UNDEFINED> instruction: 0xf85444fe
    9c48:	ldrmi	r5, [r9], -r4, lsl #22
    9c4c:			; <UNDEFINED> instruction: 0xf85e2004
    9c50:			; <UNDEFINED> instruction: 0xf8dcc00c
    9c54:			; <UNDEFINED> instruction: 0xf8cdc000
    9c58:			; <UNDEFINED> instruction: 0xf04fc00c
    9c5c:	stmib	sp, {sl, fp}^
    9c60:	strls	r5, [r2], #-1024	; 0xfffffc00
    9c64:	blx	fe147c68 <__assert_fail@plt+0xfe145274>
    9c68:	vpmax.s8	d20, d7, d13
    9c6c:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    9c70:	addmi	r6, fp, #332	; 0x14c
    9c74:	movwcc	fp, #8156	; 0x1fdc
    9c78:	bmi	2a39cc <__assert_fail@plt+0x2a0fd8>
    9c7c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9c80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9c84:	subsmi	r9, sl, r3, lsl #22
    9c88:	andlt	sp, r5, r4, lsl #2
    9c8c:	ldrhtmi	lr, [r0], -sp
    9c90:	ldrbmi	fp, [r0, -r4]!
    9c94:	bl	15c7c7c <__assert_fail@plt+0x15c5288>
    9c98:	muleq	r1, ip, r0
    9c9c:	andeq	r0, r0, r4, ror #5
    9ca0:	ldrdeq	ip, [r1], -sl
    9ca4:	andeq	ip, r1, r2, rrx
    9ca8:	movwcs	fp, #1039	; 0x40f
    9cac:	addlt	fp, r5, r0, lsl #10
    9cb0:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    9cb4:			; <UNDEFINED> instruction: 0xf8dfac06
    9cb8:			; <UNDEFINED> instruction: 0x461ac030
    9cbc:			; <UNDEFINED> instruction: 0xf85444fe
    9cc0:	ldrmi	r5, [r9], -r4, lsl #22
    9cc4:			; <UNDEFINED> instruction: 0xf85e2005
    9cc8:			; <UNDEFINED> instruction: 0xf8dcc00c
    9ccc:			; <UNDEFINED> instruction: 0xf8cdc000
    9cd0:			; <UNDEFINED> instruction: 0xf04fc00c
    9cd4:	stmib	sp, {sl, fp}^
    9cd8:	strls	r5, [r2], #-1024	; 0xfffffc00
    9cdc:	blx	1247ce0 <__assert_fail@plt+0x12452ec>
    9ce0:	mcr	7, 2, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    9ce4:	andeq	ip, r1, r4, lsr #32
    9ce8:	andeq	r0, r0, r4, ror #5
    9cec:			; <UNDEFINED> instruction: 0x4604b510
    9cf0:			; <UNDEFINED> instruction: 0xff08f000
    9cf4:	strtmi	fp, [r1], -r8, lsr #2
    9cf8:	ldmfd	sp!, {sp}
    9cfc:			; <UNDEFINED> instruction: 0xf7ff4010
    9d00:			; <UNDEFINED> instruction: 0xf7f8b863
    9d04:	stmdavs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
    9d08:	ldc	7, cr15, [r8], {248}	; 0xf8
    9d0c:	stmdami	r2, {r0, r9, sl, lr}
    9d10:			; <UNDEFINED> instruction: 0xf7ff4478
    9d14:	svclt	0x0000ffc9
    9d18:	ldrdeq	r9, [r0], -r0
    9d1c:	movwcs	fp, #1039	; 0x40f
    9d20:	addlt	fp, r5, r0, lsl #10
    9d24:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    9d28:			; <UNDEFINED> instruction: 0xf8dfac06
    9d2c:			; <UNDEFINED> instruction: 0x461ac030
    9d30:			; <UNDEFINED> instruction: 0xf85444fe
    9d34:	ldrmi	r5, [r9], -r4, lsl #22
    9d38:			; <UNDEFINED> instruction: 0xf85e2006
    9d3c:			; <UNDEFINED> instruction: 0xf8dcc00c
    9d40:			; <UNDEFINED> instruction: 0xf8cdc000
    9d44:			; <UNDEFINED> instruction: 0xf04fc00c
    9d48:	stmib	sp, {sl, fp}^
    9d4c:	strls	r5, [r2], #-1024	; 0xfffffc00
    9d50:	blx	3c7d54 <__assert_fail@plt+0x3c5360>
    9d54:	mcr	7, 0, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9d58:			; <UNDEFINED> instruction: 0x0001bfb0
    9d5c:	andeq	r0, r0, r4, ror #5
    9d60:	movwcs	fp, #1039	; 0x40f
    9d64:	addlt	fp, r5, r0, lsr r5
    9d68:	ldrd	pc, [ip], #-143	; 0xffffff71
    9d6c:			; <UNDEFINED> instruction: 0xf8dfac08
    9d70:	ldrmi	ip, [sl], -ip, asr #32
    9d74:			; <UNDEFINED> instruction: 0xf85444fe
    9d78:	ldrmi	r5, [r9], -r4, lsl #22
    9d7c:			; <UNDEFINED> instruction: 0xf85e2007
    9d80:			; <UNDEFINED> instruction: 0xf8dcc00c
    9d84:			; <UNDEFINED> instruction: 0xf8cdc000
    9d88:			; <UNDEFINED> instruction: 0xf04fc00c
    9d8c:	stmib	sp, {sl, fp}^
    9d90:	strls	r5, [r2], #-1024	; 0xfffffc00
    9d94:			; <UNDEFINED> instruction: 0xf9ecf7ff
    9d98:	blmi	21c5c4 <__assert_fail@plt+0x219bd0>
    9d9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9da0:	blls	e3e10 <__assert_fail@plt+0xe141c>
    9da4:	qaddle	r4, sl, r4
    9da8:	pop	{r0, r2, ip, sp, pc}
    9dac:	andlt	r4, r4, r0, lsr r0
    9db0:			; <UNDEFINED> instruction: 0xf7f84770
    9db4:	svclt	0x0000eac8
    9db8:	andeq	fp, r1, ip, ror #30
    9dbc:	andeq	r0, r0, r4, ror #5
    9dc0:	andeq	fp, r1, r4, asr #30
    9dc4:	movwcs	fp, #1038	; 0x40e
    9dc8:	addlt	fp, r4, r0, lsr r5
    9dcc:	ldrd	pc, [ip], #-143	; 0xffffff71
    9dd0:			; <UNDEFINED> instruction: 0xf8dfac07
    9dd4:	strmi	ip, [r2], -ip, asr #32
    9dd8:			; <UNDEFINED> instruction: 0xf85444fe
    9ddc:	ldrmi	r5, [r9], -r4, lsl #22
    9de0:			; <UNDEFINED> instruction: 0xf85e2007
    9de4:			; <UNDEFINED> instruction: 0xf8dcc00c
    9de8:			; <UNDEFINED> instruction: 0xf8cdc000
    9dec:			; <UNDEFINED> instruction: 0xf04fc00c
    9df0:	stmib	sp, {sl, fp}^
    9df4:	strls	r5, [r2], #-1024	; 0xfffffc00
    9df8:			; <UNDEFINED> instruction: 0xf9baf7ff
    9dfc:	blmi	21c628 <__assert_fail@plt+0x219c34>
    9e00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e04:	blls	e3e74 <__assert_fail@plt+0xe1480>
    9e08:	qaddle	r4, sl, r4
    9e0c:	pop	{r2, ip, sp, pc}
    9e10:	andlt	r4, r3, r0, lsr r0
    9e14:			; <UNDEFINED> instruction: 0xf7f84770
    9e18:	svclt	0x0000ea96
    9e1c:	andeq	fp, r1, r8, lsl #30
    9e20:	andeq	r0, r0, r4, ror #5
    9e24:	andeq	fp, r1, r0, ror #29
    9e28:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9e2c:	ldrbtmi	fp, [ip], #1039	; 0x40f
    9e30:	addlt	fp, r5, r0, lsr r5
    9e34:	stcge	8, cr4, [r8], {18}
    9e38:			; <UNDEFINED> instruction: 0xf8542300
    9e3c:	ldrmi	r5, [sl], -r4, lsl #22
    9e40:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    9e44:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    9e48:			; <UNDEFINED> instruction: 0xf04f9003
    9e4c:	bne	ffa09e54 <__assert_fail@plt+0xffa07460>
    9e50:	strpl	lr, [r0], #-2509	; 0xfffff633
    9e54:	andcs	fp, r1, r8, lsl pc
    9e58:			; <UNDEFINED> instruction: 0xf7ff9402
    9e5c:	bmi	288488 <__assert_fail@plt+0x285a94>
    9e60:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9e64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e68:	subsmi	r9, sl, r3, lsl #22
    9e6c:	andlt	sp, r5, r4, lsl #2
    9e70:	ldrhtmi	lr, [r0], -sp
    9e74:	ldrbmi	fp, [r0, -r4]!
    9e78:	b	1947e60 <__assert_fail@plt+0x194546c>
    9e7c:			; <UNDEFINED> instruction: 0x0001beb2
    9e80:	andeq	r0, r0, r4, ror #5
    9e84:	andeq	fp, r1, lr, ror lr
    9e88:	andcs	r2, r1, r0, lsl #2
    9e8c:	bllt	147e90 <__assert_fail@plt+0x14549c>
    9e90:			; <UNDEFINED> instruction: 0x460cb5f8
    9e94:			; <UNDEFINED> instruction: 0x46054616
    9e98:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    9e9c:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    9ea0:	pop	{r0, r3, r4, fp, lr}
    9ea4:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    9ea8:	svclt	0x00bef7ff
    9eac:			; <UNDEFINED> instruction: 0xf8144817
    9eb0:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    9eb4:			; <UNDEFINED> instruction: 0xffb8f7ff
    9eb8:			; <UNDEFINED> instruction: 0xf1a62e01
    9ebc:	rscle	r0, pc, r2, lsl #6
    9ec0:	mrrcne	15, 1, r4, lr, cr3
    9ec4:	ldrbtmi	r4, [pc], #-1062	; 9ecc <__assert_fail@plt+0x74d8>
    9ec8:	blne	87f20 <__assert_fail@plt+0x8552c>
    9ecc:			; <UNDEFINED> instruction: 0xf7ff4638
    9ed0:	adcsmi	pc, r4, #684	; 0x2ac
    9ed4:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    9ed8:	ldfltp	f5, [r8, #904]!	; 0x388
    9edc:	stmdami	sp, {r0, r9, sl, lr}
    9ee0:			; <UNDEFINED> instruction: 0xf7ff4478
    9ee4:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    9ee8:			; <UNDEFINED> instruction: 0xe7dfd0da
    9eec:	rscsle	r2, r4, r0, lsl #20
    9ef0:			; <UNDEFINED> instruction: 0xf8144809
    9ef4:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    9ef8:			; <UNDEFINED> instruction: 0xff96f7ff
    9efc:			; <UNDEFINED> instruction: 0xf1a62e01
    9f00:	bicsle	r0, sp, r2, lsl #6
    9f04:	svclt	0x0000bdf8
    9f08:	andeq	sl, r0, r6, asr #17
    9f0c:	andeq	r9, r0, r6, asr sl
    9f10:	andeq	r9, r0, sl, lsr sl
    9f14:	andeq	r9, r0, ip, lsl sl
    9f18:	andeq	r9, r0, r2, lsl sl
    9f1c:	stmdami	r2, {r0, r9, sl, lr}
    9f20:			; <UNDEFINED> instruction: 0xf7ff4478
    9f24:	svclt	0x0000bf1d
    9f28:	strdeq	r9, [r0], -r0
    9f2c:	strmi	fp, [fp], -r0, lsl #10
    9f30:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    9f34:			; <UNDEFINED> instruction: 0x46024614
    9f38:	andcs	r4, r6, r9, ror r4
    9f3c:			; <UNDEFINED> instruction: 0xf7ff9400
    9f40:			; <UNDEFINED> instruction: 0xf7f8fdf9
    9f44:	svclt	0x0000ed18
    9f48:	strdeq	r9, [r0], -r8
    9f4c:	addlt	fp, r3, r0, lsl #10
    9f50:	andne	lr, r0, #3358720	; 0x334000
    9f54:	stmdbmi	r3, {r1, r9, sl, lr}
    9f58:	ldrbtmi	r2, [r9], #-6
    9f5c:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    9f60:	stc	7, cr15, [r8, #-992]	; 0xfffffc20
    9f64:	strdeq	r9, [r0], -r6
    9f68:	rscscc	pc, pc, #79	; 0x4f
    9f6c:	mcrrlt	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    9f70:	blmi	7dc7f0 <__assert_fail@plt+0x7d9dfc>
    9f74:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9f78:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    9f7c:	strmi	r4, [sp], -r4, lsl #12
    9f80:	teqls	r5, #1769472	; 0x1b0000
    9f84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f88:			; <UNDEFINED> instruction: 0xf874f7fc
    9f8c:	andcs	fp, r1, r0, asr r9
    9f90:	blmi	5dc7f8 <__assert_fail@plt+0x5d9e04>
    9f94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9f98:	blls	d64008 <__assert_fail@plt+0xd61614>
    9f9c:	qsuble	r4, sl, r2
    9fa0:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    9fa4:	strbtmi	r4, [sl], -r1, lsr #12
    9fa8:			; <UNDEFINED> instruction: 0xf7f82003
    9fac:	smlabtlt	r8, r4, ip, lr
    9fb0:	strb	r2, [sp, r0]!
    9fb4:			; <UNDEFINED> instruction: 0x4629aa1a
    9fb8:			; <UNDEFINED> instruction: 0xf7f82003
    9fbc:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    9fc0:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9fc4:	ldmib	sp, {r8}^
    9fc8:	addsmi	r2, r9, #1744830464	; 0x68000000
    9fcc:	addsmi	fp, r0, #8, 30
    9fd0:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    9fd4:	ldmib	sp, {r3, r4, r8}^
    9fd8:	addsmi	r2, r9, #-939524096	; 0xc8000000
    9fdc:	addsmi	fp, r0, #6, 30
    9fe0:	andcs	r2, r0, r1
    9fe4:			; <UNDEFINED> instruction: 0xf7f8e7d4
    9fe8:	svclt	0x0000e9ae
    9fec:	andeq	fp, r1, ip, ror #26
    9ff0:	andeq	r0, r0, r4, ror #5
    9ff4:	andeq	fp, r1, ip, asr #26
    9ff8:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    9ffc:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    a000:	strtmi	fp, [r3], -ip, asr #2
    a004:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    a008:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    a00c:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a010:	stccs	0, cr6, [r0], {44}	; 0x2c
    a014:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    a018:	andeq	ip, r1, r4, asr #7
    a01c:	bcs	5192c <__assert_fail@plt+0x4ef38>
    a020:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    a024:	cmplt	r1, ip, lsl #12
    a028:	svclt	0x00182801
    a02c:			; <UNDEFINED> instruction: 0xf7f82002
    a030:	strmi	lr, [r1], -r4, asr #21
    a034:	pop	{r5, r9, sl, lr}
    a038:			; <UNDEFINED> instruction: 0xf7f84010
    a03c:	stmdacs	r1, {r0, r3, r5, r7, r8, r9, fp, ip, sp, pc}
    a040:	andcs	fp, r2, r8, lsl pc
    a044:	b	fee4802c <__assert_fail@plt+0xfee45638>
    a048:			; <UNDEFINED> instruction: 0x4010e8bd
    a04c:	stmiblt	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a050:	rscscc	pc, pc, pc, asr #32
    a054:	svclt	0x00004770
    a058:			; <UNDEFINED> instruction: 0x4604b538
    a05c:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    a060:	teqlt	sp, sp, lsl r8
    a064:	and	r4, r1, fp, lsr #12
    a068:	tstlt	fp, fp, lsl r8
    a06c:	adcmi	r6, r2, #5898240	; 0x5a0000
    a070:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    a074:			; <UNDEFINED> instruction: 0xf7f82008
    a078:	stmdacs	r0, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    a07c:	blmi	13e468 <__assert_fail@plt+0x13ba74>
    a080:	strpl	lr, [r0], #-2496	; 0xfffff640
    a084:	andsvs	r4, r8, fp, ror r4
    a088:	svclt	0x0000bd38
    a08c:	andeq	ip, r1, r2, ror #6
    a090:	andeq	ip, r1, ip, lsr r3
    a094:	svclt	0x00004770
    a098:			; <UNDEFINED> instruction: 0x46024b1e
    a09c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    a0a0:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    a0a4:	subsvs	r4, sl, lr, ror r4
    a0a8:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    a0ac:			; <UNDEFINED> instruction: 0xf8daf008
    a0b0:			; <UNDEFINED> instruction: 0xf7fd2000
    a0b4:			; <UNDEFINED> instruction: 0x4630f85d
    a0b8:			; <UNDEFINED> instruction: 0xf7f8447d
    a0bc:	ldrdlt	lr, [r0, #156]	; 0x9c
    a0c0:	bl	ffb480a8 <__assert_fail@plt+0xffb456b4>
    a0c4:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    a0c8:	stmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0cc:			; <UNDEFINED> instruction: 0xf7f82000
    a0d0:	andcs	lr, r1, r4, ror sl
    a0d4:	b	1c480bc <__assert_fail@plt+0x1c456c8>
    a0d8:			; <UNDEFINED> instruction: 0xf7f82002
    a0dc:	ldmdami	r2, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    a0e0:			; <UNDEFINED> instruction: 0xf7fd4478
    a0e4:	blmi	489028 <__assert_fail@plt+0x486634>
    a0e8:	pop	{r3, r5, r6, r7, fp, ip, lr}
    a0ec:			; <UNDEFINED> instruction: 0xf7ff4070
    a0f0:	stmdbmi	pc, {r0, r3, r4, r5, r6, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    a0f4:	strmi	r2, [r4], -r5, lsl #4
    a0f8:			; <UNDEFINED> instruction: 0xf7f84479
    a0fc:			; <UNDEFINED> instruction: 0x4605e91e
    a100:			; <UNDEFINED> instruction: 0xf7f84620
    a104:	stmdbmi	fp, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    a108:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    a10c:	strtmi	r4, [r8], -r3, lsl #12
    a110:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    a114:	andeq	ip, r1, r2, lsr #6
    a118:	andeq	r9, r0, ip, ror #17
    a11c:			; <UNDEFINED> instruction: 0xffffff4d
    a120:	andeq	fp, r1, r8, lsr #24
    a124:	strdeq	r0, [r0], -ip
    a128:			; <UNDEFINED> instruction: 0xffffff39
    a12c:	andeq	r0, r0, r8, lsl r3
    a130:	andeq	r9, r0, r0, lsr #17
    a134:			; <UNDEFINED> instruction: 0x000098b2
    a138:	orrslt	r7, fp, #4390912	; 0x430000
    a13c:	blcs	1ca834c <__assert_fail@plt+0x1ca5958>
    a140:	movwcs	fp, #3860	; 0xf14
    a144:	orrvc	pc, r0, #1325400064	; 0x4f000000
    a148:	bcs	1df6ed8 <__assert_fail@plt+0x1df44e4>
    a14c:	svclt	0x000878c2
    a150:	orreq	pc, r0, #67	; 0x43
    a154:	bcs	1e36e24 <__assert_fail@plt+0x1e34430>
    a158:	svclt	0x00087902
    a15c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    a160:	bcs	1cb6d70 <__assert_fail@plt+0x1cb437c>
    a164:	svclt	0x00087942
    a168:	nopeq	{67}	; 0x43
    a16c:	bcs	1df68bc <__assert_fail@plt+0x1df3ec8>
    a170:	svclt	0x00087982
    a174:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    a178:	bcs	1e36808 <__assert_fail@plt+0x1e33e14>
    a17c:	svclt	0x000879c2
    a180:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    a184:	bcs	1cb6754 <__assert_fail@plt+0x1cb3d60>
    a188:	svclt	0x00087a02
    a18c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    a190:	bcs	1df66a0 <__assert_fail@plt+0x1df3cac>
    a194:	svclt	0x00087a42
    a198:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    a19c:	svclt	0x00082a78
    a1a0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    a1a4:			; <UNDEFINED> instruction: 0x47704618
    a1a8:	svclt	0x00004770
    a1ac:	andcs	r4, r4, r0, lsr #20
    a1b0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    a1b4:	addlt	fp, r9, r0, lsr r5
    a1b8:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    a1bc:	movwls	r6, #30747	; 0x781b
    a1c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a1c4:			; <UNDEFINED> instruction: 0xf7f89101
    a1c8:	stmdbls	r1, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    a1cc:	andcs	fp, r0, #24, 2
    a1d0:	stmib	sp, {r8, r9, sp}^
    a1d4:	andcs	r2, r4, r4, lsl #6
    a1d8:	movwcs	r2, #512	; 0x200
    a1dc:	movwcs	lr, #10701	; 0x29cd
    a1e0:	ldmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1e4:			; <UNDEFINED> instruction: 0xf7f8b148
    a1e8:	stmdavs	r3, {r4, r6, r9, fp, sp, lr, pc}
    a1ec:	blcc	59ba04 <__assert_fail@plt+0x599010>
    a1f0:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    a1f4:	andcs	fp, r1, r8, lsl #30
    a1f8:	bmi	3fe62c <__assert_fail@plt+0x3fbc38>
    a1fc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a204:	subsmi	r9, sl, r7, lsl #22
    a208:	andlt	sp, r9, r1, lsl #2
    a20c:			; <UNDEFINED> instruction: 0xf7f8bd30
    a210:	stmdbmi	sl, {r1, r3, r4, r7, fp, sp, lr, pc}
    a214:	andcs	r2, r0, r5, lsl #4
    a218:			; <UNDEFINED> instruction: 0xf7f84479
    a21c:	strmi	lr, [r5], -lr, lsl #17
    a220:			; <UNDEFINED> instruction: 0xf7f86820
    a224:	strmi	lr, [r1], -ip, lsl #19
    a228:			; <UNDEFINED> instruction: 0xf7ff4628
    a22c:	svclt	0x0000fd3d
    a230:	andeq	fp, r1, lr, lsr #22
    a234:	andeq	r0, r0, r4, ror #5
    a238:	andeq	fp, r1, r2, ror #21
    a23c:			; <UNDEFINED> instruction: 0x000097b0
    a240:	andcs	r4, r4, r2, lsl sl
    a244:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    a248:	addlt	fp, r9, r0, lsl #10
    a24c:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    a250:	movwls	r6, #30747	; 0x781b
    a254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a258:			; <UNDEFINED> instruction: 0xf7f89101
    a25c:	ldmdblt	r8!, {r1, r4, r7, fp, sp, lr, pc}
    a260:	movwcs	lr, #18909	; 0x49dd
    a264:	stmdbls	r1, {r2, sp}
    a268:	movwcs	lr, #10701	; 0x29cd
    a26c:	svc	0x00d6f7f7
    a270:	blmi	1dca98 <__assert_fail@plt+0x1da0a4>
    a274:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a278:	blls	1e42e8 <__assert_fail@plt+0x1e18f4>
    a27c:	qaddle	r4, sl, r3
    a280:	andlt	r2, r9, r1
    a284:	blx	148402 <__assert_fail@plt+0x145a0e>
    a288:	ldmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a28c:	muleq	r1, sl, sl
    a290:	andeq	r0, r0, r4, ror #5
    a294:	andeq	fp, r1, ip, ror #20
    a298:	andcs	r4, r1, #2048	; 0x800
    a29c:	andsvs	r4, sl, fp, ror r4
    a2a0:	svclt	0x00004770
    a2a4:	andeq	ip, r1, ip, lsr #2
    a2a8:			; <UNDEFINED> instruction: 0x4604b538
    a2ac:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    a2b0:			; <UNDEFINED> instruction: 0xb12b686b
    a2b4:	andcs	r4, r8, #7168	; 0x1c00
    a2b8:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    a2bc:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    a2c0:	stmdane	r8!, {r3, r8, sp}^
    a2c4:	b	ffe482ac <__assert_fail@plt+0xffe458b8>
    a2c8:	rsbvs	r2, fp, r1, lsl #6
    a2cc:	svclt	0x0000e7f2
    a2d0:	andeq	ip, r1, sl, lsl r1
    a2d4:	andeq	ip, r1, lr, lsl #2
    a2d8:	tstcs	r4, sp, lsl #20
    a2dc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a2e0:	addlt	fp, r3, r0, lsl #10
    a2e4:			; <UNDEFINED> instruction: 0x466858d3
    a2e8:	movwls	r6, #6171	; 0x181b
    a2ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a2f0:	b	ff8c82d8 <__assert_fail@plt+0xff8c58e4>
    a2f4:	blmi	1dcb1c <__assert_fail@plt+0x1da128>
    a2f8:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    a2fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a300:	subsmi	r9, sl, r1, lsl #22
    a304:	andlt	sp, r3, r2, lsl #2
    a308:	blx	148486 <__assert_fail@plt+0x145a92>
    a30c:	ldmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a310:	andeq	fp, r1, r2, lsl #20
    a314:	andeq	r0, r0, r4, ror #5
    a318:	andeq	fp, r1, r8, ror #19
    a31c:	svclt	0x00f6f7f7
    a320:	blmi	79cb9c <__assert_fail@plt+0x79a1a8>
    a324:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    a328:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    a32c:	movwls	r6, #22555	; 0x581b
    a330:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a334:			; <UNDEFINED> instruction: 0xf64db320
    a338:	vsubl.s8	q11, d20, d3
    a33c:	vqsub.s8	d19, d4, d11
    a340:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    a344:	blx	fe88bb8a <__assert_fail@plt+0xfe889196>
    a348:	vst1.8	{d19-d22}, [pc], r0
    a34c:	stfges	f7, [r3, #-488]	; 0xfffffe18
    a350:	ldceq	12, cr10, [r3], {1}
    a354:	blx	1aef62 <__assert_fail@plt+0x1ac56e>
    a358:	blx	4afae <__assert_fail@plt+0x485ba>
    a35c:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    a360:			; <UNDEFINED> instruction: 0xf7f8e008
    a364:	stmdavs	r3, {r1, r4, r7, r8, fp, sp, lr, pc}
    a368:	tstle	r9, r4, lsl #22
    a36c:	muleq	r3, r5, r8
    a370:	andeq	lr, r3, r4, lsl #17
    a374:	strtmi	r4, [r0], -r9, lsr #12
    a378:	svc	0x008af7f7
    a37c:	blle	ffc14384 <__assert_fail@plt+0xffc11990>
    a380:	blmi	19cba4 <__assert_fail@plt+0x19a1b0>
    a384:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a388:	blls	1643f8 <__assert_fail@plt+0x161a04>
    a38c:	qaddle	r4, sl, r1
    a390:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    a394:	svc	0x00d6f7f7
    a398:			; <UNDEFINED> instruction: 0x0001b9bc
    a39c:	andeq	r0, r0, r4, ror #5
    a3a0:	andeq	fp, r1, ip, asr r9
    a3a4:	svclt	0x00004770
    a3a8:	svclt	0x00004770
    a3ac:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    a3b0:	blcs	24424 <__assert_fail@plt+0x21a30>
    a3b4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a3b8:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    a3bc:			; <UNDEFINED> instruction: 0xd12a2b2d
    a3c0:	blcs	9a84d4 <__assert_fail@plt+0x9a5ae0>
    a3c4:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    a3c8:			; <UNDEFINED> instruction: 0xf1a33002
    a3cc:	stmdbcs	r9, {r4, r5, r8}
    a3d0:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    a3d4:			; <UNDEFINED> instruction: 0xf8144604
    a3d8:			; <UNDEFINED> instruction: 0xf1a33f01
    a3dc:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    a3e0:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    a3e4:	ldfltd	f3, [r0], #-136	; 0xffffff78
    a3e8:	andcs	r4, sl, #26214400	; 0x1900000
    a3ec:	mrclt	7, 7, APSR_nzcv, cr12, cr7, {7}
    a3f0:	andcs	r4, sl, #17825792	; 0x1100000
    a3f4:			; <UNDEFINED> instruction: 0xf7f7bc30
    a3f8:			; <UNDEFINED> instruction: 0xf04fbef7
    a3fc:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    a400:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    a404:			; <UNDEFINED> instruction: 0x4619b11a
    a408:			; <UNDEFINED> instruction: 0xf7f7220a
    a40c:	ldrmi	fp, [r1], -sp, ror #29
    a410:			; <UNDEFINED> instruction: 0xf7f7220a
    a414:			; <UNDEFINED> instruction: 0xf04fbee9
    a418:			; <UNDEFINED> instruction: 0x477030ff
    a41c:	andeq	ip, r1, sl, lsl r0
    a420:	svclt	0x00d6f7f7
    a424:	mvnsmi	lr, #737280	; 0xb4000
    a428:	strmi	r2, [r4], -r1, lsl #2
    a42c:			; <UNDEFINED> instruction: 0xf7f82000
    a430:	vmlsmi.f16	s29, s29, s8	; <UNPREDICTABLE>
    a434:	andcc	r4, r1, lr, ror r4
    a438:	strcs	sp, [r0, -sl, rrx]
    a43c:	strmi	r2, [r8], -r1, lsl #2
    a440:	ldmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a444:	rsbsle	r3, r2, r1
    a448:	tstcs	r1, r0, lsl #10
    a44c:			; <UNDEFINED> instruction: 0xf7f82002
    a450:			; <UNDEFINED> instruction: 0x3001e9b4
    a454:	blmi	11be4f4 <__assert_fail@plt+0x11bbb00>
    a458:	svclt	0x00182d02
    a45c:			; <UNDEFINED> instruction: 0xf04f2f02
    a460:	svclt	0x000c0900
    a464:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a468:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a46c:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    a470:	svccs	0x0001b19e
    a474:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    a478:			; <UNDEFINED> instruction: 0xf1b9d035
    a47c:	eorsle	r0, ip, r1, lsl #30
    a480:	svceq	0x0000f1b8
    a484:	bmi	efe4bc <__assert_fail@plt+0xefbac8>
    a488:	ldrtmi	r4, [r0], -r3, lsr #12
    a48c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    a490:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a494:			; <UNDEFINED> instruction: 0xf7f82003
    a498:			; <UNDEFINED> instruction: 0xf1b8e8a2
    a49c:	mvnsle	r0, r0, lsl #30
    a4a0:	mvnshi	lr, #12386304	; 0xbd0000
    a4a4:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4a8:	blcs	2644bc <__assert_fail@plt+0x261ac8>
    a4ac:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    a4b0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a4b4:	ldmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a4b8:	suble	r2, r7, r2, lsl #16
    a4bc:	mvnle	r2, r0, lsl #26
    a4c0:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    a4c4:	mcrcs	8, 0, r6, cr0, cr14, {0}
    a4c8:	svccs	0x0001d0e4
    a4cc:	ssatmi	sp, #25, fp, asr #3
    a4d0:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a4d4:	strtmi	r4, [r3], -sl, lsr #20
    a4d8:	ldrtmi	r2, [r0], -r1, lsl #2
    a4dc:			; <UNDEFINED> instruction: 0xf7f8447a
    a4e0:	vstrcs.16	s28, [r1, #-124]	; 0xffffff84	; <UNPREDICTABLE>
    a4e4:	bmi	9fec10 <__assert_fail@plt+0x9fc21c>
    a4e8:	strtmi	r4, [r3], -r9, lsr #12
    a4ec:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    a4f0:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a4f4:	svceq	0x0001f1b9
    a4f8:	bmi	8fec08 <__assert_fail@plt+0x8fc214>
    a4fc:	strtmi	r4, [r3], -r9, asr #12
    a500:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    a504:	stmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a508:	svceq	0x0000f1b8
    a50c:			; <UNDEFINED> instruction: 0xe7c7d1bb
    a510:	ldm	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a514:	blcs	264528 <__assert_fail@plt+0x261b34>
    a518:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    a51c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    a520:	svc	0x00daf7f7
    a524:	svclt	0x000c2800
    a528:	strcs	r2, [r2, -r1, lsl #14]
    a52c:			; <UNDEFINED> instruction: 0xf7f8e786
    a530:	stmdavs	r3, {r2, r3, r5, r7, fp, sp, lr, pc}
    a534:	orrle	r2, r7, r9, lsl #22
    a538:	tstcs	r1, r5, lsl r8
    a53c:			; <UNDEFINED> instruction: 0xf7f74478
    a540:	stmdacs	r1, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a544:	svclt	0x00184605
    a548:	ldrb	r2, [lr, -r2, lsl #10]!
    a54c:	svclt	0x00182d02
    a550:	svclt	0x000c2f02
    a554:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a558:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a55c:	orrsle	r2, ip, r0, lsl #26
    a560:			; <UNDEFINED> instruction: 0xf04f4b06
    a564:	ldmpl	r3!, {r0, r8, fp}^
    a568:	usada8	r1, lr, r8, r6
    a56c:	andeq	fp, r1, ip, lsr #17
    a570:	andeq	r0, r0, r8, ror #5
    a574:	ldrdeq	r9, [r0], -lr
    a578:	andeq	r9, r0, r6, lsr r5
    a57c:	strdeq	r0, [r0], -r8
    a580:	andeq	r9, r0, r8, lsl r5
    a584:	andeq	r9, r0, lr, lsr #10
    a588:	andeq	r9, r0, r2, asr #10
    a58c:	andeq	r9, r0, sl, asr #9
    a590:	andeq	r9, r0, ip, lsr #9
    a594:	ldrbmi	fp, [r0, -r0, lsl #2]!
    a598:	strmi	r4, [r2], -r3, lsl #18
    a59c:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    a5a0:			; <UNDEFINED> instruction: 0xf7ff4478
    a5a4:	svclt	0x0000bb13
    a5a8:	andeq	r9, r0, lr, lsl #10
    a5ac:	andeq	r9, r0, r0, lsr r5
    a5b0:	ldmdblt	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5b4:			; <UNDEFINED> instruction: 0x4606b5f8
    a5b8:	strmi	r4, [pc], -r8, lsr #26
    a5bc:	bcs	1b7b8 <__assert_fail@plt+0x18dc4>
    a5c0:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    a5c4:	bllt	1adbe1c <__assert_fail@plt+0x1ad9428>
    a5c8:			; <UNDEFINED> instruction: 0x46304639
    a5cc:	svc	0x00e0f7f7
    a5d0:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    a5d4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    a5d8:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    a5dc:			; <UNDEFINED> instruction: 0xf7f8681d
    a5e0:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
    a5e4:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    a5e8:			; <UNDEFINED> instruction: 0xf005062d
    a5ec:	addlt	r4, r0, #1065353216	; 0x3f800000
    a5f0:	orrlt	r4, r3, #335544320	; 0x14000000
    a5f4:	rscle	r2, ip, r0, lsl #26
    a5f8:	ldc2l	0, cr15, [r0], {5}
    a5fc:	eorvs	r2, r3, r0, lsl #6
    a600:	andcs	r4, r5, #24, 18	; 0x60000
    a604:	ldrbtmi	r2, [r9], #-0
    a608:	mrc	7, 4, APSR_nzcv, cr6, cr7, {7}
    a60c:	strtmi	r4, [r8], -r4, lsl #12
    a610:	stmdb	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a614:			; <UNDEFINED> instruction: 0x4631463a
    a618:	strtmi	r4, [r0], -r3, lsl #12
    a61c:	blx	248622 <__assert_fail@plt+0x245c2e>
    a620:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    a624:	stc2	0, cr15, [r4], {5}
    a628:			; <UNDEFINED> instruction: 0x46304639
    a62c:	svc	0x00b0f7f7
    a630:	sbcle	r2, lr, r0, lsl #16
    a634:			; <UNDEFINED> instruction: 0xf7f7e7d0
    a638:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    a63c:	blmi	23e968 <__assert_fail@plt+0x23bf74>
    a640:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a644:	svc	0x00fcf7f7
    a648:	sbcle	r2, r2, r0, lsl #16
    a64c:	addlt	r0, r0, #47185920	; 0x2d00000
    a650:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    a654:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    a658:	sbfx	sp, r2, #3, #27
    a65c:	andeq	fp, r1, r4, lsr #14
    a660:	andeq	r0, r0, r8, lsl #6
    a664:	andeq	r9, r0, sl, ror #9
    a668:			; <UNDEFINED> instruction: 0x4604b510
    a66c:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    a670:	strmi	fp, [r8], -r3, asr #2
    a674:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    a678:	strtmi	r4, [r0], -r1, lsl #12
    a67c:			; <UNDEFINED> instruction: 0x4010e8bd
    a680:	stmdalt	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a684:	ldrmi	r4, [r9], -r0, lsr #12
    a688:			; <UNDEFINED> instruction: 0x4010e8bd
    a68c:	ldmdalt	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a690:	mcrlt	7, 5, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a694:			; <UNDEFINED> instruction: 0x4604b510
    a698:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    a69c:	strmi	fp, [r8], -r3, asr #2
    a6a0:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    a6a4:	strtmi	r4, [r0], -r1, lsl #12
    a6a8:			; <UNDEFINED> instruction: 0x4010e8bd
    a6ac:	ldmdblt	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6b0:	ldrmi	r4, [r9], -r0, lsr #12
    a6b4:			; <UNDEFINED> instruction: 0x4010e8bd
    a6b8:	ldmdblt	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6bc:	blmi	171d030 <__assert_fail@plt+0x171a63c>
    a6c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    a6c4:	strdlt	r4, [r7], r0
    a6c8:	pkhtbmi	r5, r1, r3, asr #17
    a6cc:	movwls	r6, #22555	; 0x581b
    a6d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a6d4:	svc	0x0094f7f7
    a6d8:	vadd.i8	d18, d0, d5
    a6dc:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    a6e0:	bl	25cc38 <__assert_fail@plt+0x25a244>
    a6e4:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    a6e8:			; <UNDEFINED> instruction: 0xf7f74628
    a6ec:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    a6f0:	addshi	pc, r3, r0, asr #32
    a6f4:	svc	0x00c8f7f7
    a6f8:			; <UNDEFINED> instruction: 0xf8df4e4f
    a6fc:	tstcs	r8, r0, asr #2
    a700:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    a704:	ldrbtmi	r4, [fp], #1150	; 0x47e
    a708:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    a70c:	bl	35c11c <__assert_fail@plt+0x359728>
    a710:			; <UNDEFINED> instruction: 0xf8da0001
    a714:	movwls	r3, #4096	; 0x1000
    a718:	stmia	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a71c:	svcls	0x00039c02
    a720:			; <UNDEFINED> instruction: 0xf8dae010
    a724:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    a728:	blls	bed20 <__assert_fail@plt+0xbc32c>
    a72c:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    a730:	strcs	r9, [r0, -r3, lsl #20]
    a734:	strls	r1, [r2], #-2276	; 0xfffff71c
    a738:	streq	lr, [r7, -r2, asr #22]
    a73c:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    a740:	rsble	r9, fp, r3, lsl #14
    a744:	ldrtmi	r4, [r9], -r0, lsr #12
    a748:	movwcs	r2, #574	; 0x23e
    a74c:	ldc2	0, cr15, [ip], #28
    a750:	ldrtmi	r4, [r9], -r0, lsr #12
    a754:			; <UNDEFINED> instruction: 0xf8162300
    a758:	eorscs	ip, lr, #2
    a75c:	andgt	pc, r0, r5, lsl #17
    a760:	ldc2	0, cr15, [r2], #28
    a764:	movwcs	r2, #574	; 0x23e
    a768:	strmi	r4, [ip], -r7, lsl #12
    a76c:	stc2	0, cr15, [ip], #28
    a770:			; <UNDEFINED> instruction: 0x46214638
    a774:			; <UNDEFINED> instruction: 0xf8162300
    a778:	eorscs	ip, lr, #2
    a77c:	andgt	pc, r1, r5, lsl #17
    a780:	stc2	0, cr15, [r2], #28
    a784:	movwcs	r2, #574	; 0x23e
    a788:	strmi	r4, [ip], -r7, lsl #12
    a78c:	ldc2	0, cr15, [ip], {7}
    a790:			; <UNDEFINED> instruction: 0x46214638
    a794:			; <UNDEFINED> instruction: 0xf8162300
    a798:	eorscs	ip, lr, #2
    a79c:	andgt	pc, r2, r5, lsl #17
    a7a0:	ldc2	0, cr15, [r2], {7}
    a7a4:	movwcs	r2, #574	; 0x23e
    a7a8:	strmi	r4, [ip], -r7, lsl #12
    a7ac:	stc2	0, cr15, [ip], {7}
    a7b0:			; <UNDEFINED> instruction: 0x46214638
    a7b4:			; <UNDEFINED> instruction: 0xf8162300
    a7b8:	eorscs	ip, lr, #2
    a7bc:	andgt	pc, r3, r5, lsl #17
    a7c0:	stc2	0, cr15, [r2], {7}
    a7c4:	movwcs	r2, #574	; 0x23e
    a7c8:	strmi	r4, [ip], -r7, lsl #12
    a7cc:	ldc2l	0, cr15, [ip], #-28	; 0xffffffe4
    a7d0:	ldrtmi	r2, [r8], -r0, lsl #6
    a7d4:			; <UNDEFINED> instruction: 0xf8164621
    a7d8:	eorscs	ip, lr, #2
    a7dc:	andgt	pc, r4, r5, lsl #17
    a7e0:	ldc2l	0, cr15, [r2], #-28	; 0xffffffe4
    a7e4:	movwcs	r2, #574	; 0x23e
    a7e8:	stc2l	0, cr15, [lr], #-28	; 0xffffffe4
    a7ec:			; <UNDEFINED> instruction: 0x46484659
    a7f0:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    a7f4:			; <UNDEFINED> instruction: 0xff38f7ff
    a7f8:	orrsle	r2, r2, r0, lsl #16
    a7fc:			; <UNDEFINED> instruction: 0xf7f89801
    a800:			; <UNDEFINED> instruction: 0x4648e81e
    a804:	blmi	29d044 <__assert_fail@plt+0x29a650>
    a808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a80c:	blls	16487c <__assert_fail@plt+0x161e88>
    a810:	qaddle	r4, sl, r9
    a814:	pop	{r0, r1, r2, ip, sp, pc}
    a818:			; <UNDEFINED> instruction: 0x20168ff0
    a81c:	stmda	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a820:	strb	r2, [pc, r0]!
    a824:	strb	r2, [sp, r0]!
    a828:	stc	7, cr15, [ip, #988]	; 0x3dc
    a82c:	andeq	fp, r1, r0, lsr #12
    a830:	andeq	r0, r0, r4, ror #5
    a834:	andeq	r9, r0, lr, lsr #8
    a838:	andeq	r9, r0, r4, lsr #10
    a83c:	andeq	r9, r0, r6, lsl r4
    a840:	ldrdeq	fp, [r1], -r8
    a844:	mrclt	7, 7, APSR_nzcv, cr4, cr7, {7}
    a848:	stmlt	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a84c:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    a850:			; <UNDEFINED> instruction: 0xf7f7e006
    a854:			; <UNDEFINED> instruction: 0xf7f7ed50
    a858:	stmdavs	r3, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    a85c:	tstle	lr, r2, lsr #22
    a860:			; <UNDEFINED> instruction: 0xf7f71c68
    a864:			; <UNDEFINED> instruction: 0x4629ec7e
    a868:	cmplt	r0, r4, lsl #12
    a86c:	mcr	7, 5, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    a870:	strmi	r0, [r3], -sp, rrx
    a874:			; <UNDEFINED> instruction: 0x4620429c
    a878:	ldrmi	sp, [r8], -fp, ror #3
    a87c:	movwcs	fp, #3384	; 0xd38
    a880:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    a884:			; <UNDEFINED> instruction: 0xf04fb5f8
    a888:	svcmi	0x001f33ff
    a88c:	ldrbtmi	r6, [pc], #-3	; a894 <__assert_fail@plt+0x7ea0>
    a890:			; <UNDEFINED> instruction: 0x4605b191
    a894:			; <UNDEFINED> instruction: 0xf7f7460c
    a898:	mcrrne	14, 11, lr, r3, cr10
    a89c:	eorle	r4, r5, r6, lsl #12
    a8a0:	vst1.8	{d20-d22}, [pc :128], r1
    a8a4:			; <UNDEFINED> instruction: 0xf7f76280
    a8a8:	andcc	lr, r1, sl, ror #29
    a8ac:	eorvs	fp, lr, ip, lsl pc
    a8b0:	andle	r2, fp, r0, lsl #8
    a8b4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    a8b8:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    a8bc:			; <UNDEFINED> instruction: 0x0624681c
    a8c0:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    a8c4:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    a8c8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    a8cc:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    a8d0:			; <UNDEFINED> instruction: 0xf7f7681d
    a8d4:			; <UNDEFINED> instruction: 0x4604eeb6
    a8d8:	strteq	fp, [sp], -r0, lsr #2
    a8dc:			; <UNDEFINED> instruction: 0xf005b284
    a8e0:	movwmi	r4, #16638	; 0x40fe
    a8e4:			; <UNDEFINED> instruction: 0xf7f84630
    a8e8:	ubfx	lr, sl, #16, #4
    a8ec:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    a8f0:			; <UNDEFINED> instruction: 0xf7f7681d
    a8f4:	strmi	lr, [r4], -r6, lsr #29
    a8f8:	sbcsle	r2, fp, r0, lsl #16
    a8fc:	addlt	r0, r4, #47185920	; 0x2d00000
    a900:	rscsmi	pc, lr, r5
    a904:	ldrb	r4, [r5, r4, lsl #6]
    a908:	andeq	fp, r1, r2, asr r4
    a90c:	andeq	r0, r0, r8, lsl #6
    a910:			; <UNDEFINED> instruction: 0xf04fb5f8
    a914:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    a918:	andvs	r4, r3, r6, lsl #12
    a91c:	tstlt	r1, #124, 8	; 0x7c000000
    a920:			; <UNDEFINED> instruction: 0xf7f84608
    a924:	strmi	lr, [r5], -sl, asr #16
    a928:	suble	r2, r8, r0, lsl #16
    a92c:	mcr	7, 3, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    a930:	strmi	r1, [r7], -r3, asr #24
    a934:			; <UNDEFINED> instruction: 0x212fd035
    a938:			; <UNDEFINED> instruction: 0xf7f74628
    a93c:	tstlt	r8, sl, ror #30
    a940:	andvc	r2, r3, r0, lsl #6
    a944:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    a948:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    a94c:	ldrtmi	r4, [r8], -r0, lsl #4
    a950:	mrc	7, 4, APSR_nzcv, cr4, cr7, {7}
    a954:	andsle	r3, r0, r1
    a958:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    a95c:	stcl	7, cr15, [sl], {247}	; 0xf7
    a960:			; <UNDEFINED> instruction: 0x46206037
    a964:	blmi	7ba14c <__assert_fail@plt+0x7b7758>
    a968:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    a96c:			; <UNDEFINED> instruction: 0xf0040624
    a970:			; <UNDEFINED> instruction: 0xf04444fe
    a974:			; <UNDEFINED> instruction: 0x46200437
    a978:	blmi	67a160 <__assert_fail@plt+0x67776c>
    a97c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    a980:	mrc	7, 2, APSR_nzcv, cr14, cr7, {7}
    a984:			; <UNDEFINED> instruction: 0xb1204604
    a988:	addlt	r0, r4, #56623104	; 0x3600000
    a98c:	rscsmi	pc, lr, r6
    a990:	ldrtmi	r4, [r8], -r4, lsl #6
    a994:	stmda	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a998:			; <UNDEFINED> instruction: 0xf7f74628
    a99c:	strtmi	lr, [r0], -ip, lsr #25
    a9a0:	blmi	3fa188 <__assert_fail@plt+0x3f7794>
    a9a4:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    a9a8:	mcr	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    a9ac:	stmdacs	r0, {r2, r9, sl, lr}
    a9b0:			; <UNDEFINED> instruction: 0x0636d0f2
    a9b4:			; <UNDEFINED> instruction: 0xf006b284
    a9b8:	movwmi	r4, #16638	; 0x40fe
    a9bc:	blmi	244974 <__assert_fail@plt+0x241f80>
    a9c0:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    a9c4:	mrc	7, 1, APSR_nzcv, cr12, cr7, {7}
    a9c8:	stmdacs	r0, {r2, r9, sl, lr}
    a9cc:	strteq	sp, [fp], -r9, asr #1
    a9d0:			; <UNDEFINED> instruction: 0xf003b284
    a9d4:	tstmi	ip, #-134217725	; 0xf8000003
    a9d8:	svclt	0x0000e7c3
    a9dc:	andeq	fp, r1, r4, asr #7
    a9e0:	andeq	r0, r0, r8, lsl #6
    a9e4:	ldrbmi	r2, [r0, -r0]!
    a9e8:	mvnsmi	lr, sp, lsr #18
    a9ec:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    a9f0:	blmi	ef4dfc <__assert_fail@plt+0xef2408>
    a9f4:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    a9f8:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    a9fc:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    aa00:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    aa04:			; <UNDEFINED> instruction: 0xf04f931d
    aa08:	strls	r0, [r0, #-768]	; 0xfffffd00
    aa0c:	svc	0x0040f7f7
    aa10:			; <UNDEFINED> instruction: 0xf8bdbb80
    aa14:	strmi	r3, [r4], -r4
    aa18:	tstle	sp, r1, lsl #22
    aa1c:	blcs	b1624 <__assert_fail@plt+0xaec30>
    aa20:	blcs	1bc0eac <__assert_fail@plt+0x1bbe4b8>
    aa24:	mrcne	8, 2, sp, cr8, cr11, {1}
    aa28:			; <UNDEFINED> instruction: 0xf7f71e9d
    aa2c:			; <UNDEFINED> instruction: 0x4606eb9a
    aa30:	eorsle	r2, lr, r0, lsl #16
    aa34:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    aa38:			; <UNDEFINED> instruction: 0xf7f7462a
    aa3c:	ldrbpl	lr, [r4, #-3144]!	; 0xfffff3b8
    aa40:	blmi	9dd2ec <__assert_fail@plt+0x9da8f8>
    aa44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aa48:	blls	764ab8 <__assert_fail@plt+0x7620c4>
    aa4c:	qsuble	r4, sl, lr
    aa50:	andslt	r4, lr, r0, lsr r6
    aa54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    aa58:	strbmi	r4, [r1], -r4, lsr #16
    aa5c:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    aa60:			; <UNDEFINED> instruction: 0xf8e6f7ff
    aa64:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    aa68:	strtmi	r4, [r6], -r1, asr #12
    aa6c:			; <UNDEFINED> instruction: 0xf7ff4478
    aa70:	ubfx	pc, pc, #17, #6
    aa74:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    aa78:			; <UNDEFINED> instruction: 0xf7f7681c
    aa7c:			; <UNDEFINED> instruction: 0xb120ede2
    aa80:	addlt	r0, r0, #36, 12	; 0x2400000
    aa84:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    aa88:			; <UNDEFINED> instruction: 0xf7f74320
    aa8c:			; <UNDEFINED> instruction: 0x4641eef0
    aa90:	strmi	r2, [r2], -r0, lsl #12
    aa94:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    aa98:			; <UNDEFINED> instruction: 0xf8caf7ff
    aa9c:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    aaa0:	strbmi	r4, [r1], -sl, lsr #12
    aaa4:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    aaa8:			; <UNDEFINED> instruction: 0xf8c2f7ff
    aaac:			; <UNDEFINED> instruction: 0xf7f7e7c8
    aab0:	blmi	445be0 <__assert_fail@plt+0x4431ec>
    aab4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    aab8:	stcl	7, cr15, [r2, #988]	; 0x3dc
    aabc:	strteq	fp, [r4], -r0, lsr #2
    aac0:			; <UNDEFINED> instruction: 0xf004b280
    aac4:			; <UNDEFINED> instruction: 0x432044fe
    aac8:	mrc	7, 6, APSR_nzcv, cr0, cr7, {7}
    aacc:	strmi	r4, [r2], -r1, asr #12
    aad0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    aad4:			; <UNDEFINED> instruction: 0xf8acf7ff
    aad8:	svclt	0x0000e7b2
    aadc:	andeq	fp, r1, sl, ror #5
    aae0:	andeq	r0, r0, r4, ror #5
    aae4:	andeq	fp, r1, r0, ror #5
    aae8:	muleq	r1, ip, r2
    aaec:	andeq	r9, r0, r6, ror #1
    aaf0:	andeq	r9, r0, r8, lsl #2
    aaf4:	andeq	r0, r0, r8, lsl #6
    aaf8:	andeq	r9, r0, lr, lsl #1
    aafc:	strdeq	r9, [r0], -lr
    ab00:	andeq	r9, r0, r2, lsr #2
    ab04:			; <UNDEFINED> instruction: 0xf7f7b508
    ab08:	stmdacs	r0, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    ab0c:			; <UNDEFINED> instruction: 0x2000bfb8
    ab10:			; <UNDEFINED> instruction: 0xf7f7db02
    ab14:	andcs	lr, r1, r4, asr #30
    ab18:	svclt	0x0000bd08
    ab1c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ab20:	svclt	0x00004770
    ab24:	andeq	r9, r0, sl, asr #2
    ab28:	tstcs	r0, r8, lsr r5
    ab2c:	blx	13c8b20 <__assert_fail@plt+0x13c612c>
    ab30:	strmi	r2, [r4], -r0, lsl #2
    ab34:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    ab38:	blx	1248b2c <__assert_fail@plt+0x1246138>
    ab3c:	strtmi	r4, [r0], -r5, lsl #12
    ab40:			; <UNDEFINED> instruction: 0xf7fb4629
    ab44:			; <UNDEFINED> instruction: 0x4603fa97
    ab48:	ldrmi	r4, [sp], -r8, lsr #12
    ab4c:	bl	ff4c8b30 <__assert_fail@plt+0xff4c613c>
    ab50:			; <UNDEFINED> instruction: 0xf7f74620
    ab54:	blx	fed85a9c <__assert_fail@plt+0xfed830a8>
    ab58:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    ab5c:	svclt	0x0000bd38
    ab60:	andeq	r9, r0, lr, lsr r1
    ab64:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    ab68:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ab6c:	teqlt	r4, r0, lsl r9
    ab70:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ab74:			; <UNDEFINED> instruction: 0xf7f74620
    ab78:	movwcs	lr, #3006	; 0xbbe
    ab7c:			; <UNDEFINED> instruction: 0xf7ff602b
    ab80:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ab84:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    ab88:			; <UNDEFINED> instruction: 0xf7fb4605
    ab8c:	tstcs	r0, fp, asr #24	; <UNPREDICTABLE>
    ab90:			; <UNDEFINED> instruction: 0xf7f74604
    ab94:			; <UNDEFINED> instruction: 0xb198edf2
    ab98:	strtmi	r4, [r8], -pc, lsl #28
    ab9c:	andcs	r4, r0, #245760	; 0x3c000
    aba0:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    aba4:			; <UNDEFINED> instruction: 0xf7fb6034
    aba8:	tstcs	r0, sp, lsr ip	; <UNPREDICTABLE>
    abac:			; <UNDEFINED> instruction: 0xf7f74604
    abb0:			; <UNDEFINED> instruction: 0xb128ede4
    abb4:			; <UNDEFINED> instruction: 0xf7f74620
    abb8:	ldmdavs	r4!, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    abbc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    abc0:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    abc4:			; <UNDEFINED> instruction: 0xf7f76828
    abc8:	mlavs	ip, r6, fp, lr
    abcc:	svclt	0x0000e7d0
    abd0:	andeq	fp, r1, r0, ror r8
    abd4:	strdeq	r9, [r0], -sl
    abd8:	andeq	fp, r1, r8, lsr r8
    abdc:	andeq	r9, r0, sl, ror #1
    abe0:	andeq	fp, r1, r6, lsl r8
    abe4:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    abe8:	strmi	fp, [r5], -ip, asr #2
    abec:	stc	7, cr15, [r8, #-988]	; 0xfffffc24
    abf0:			; <UNDEFINED> instruction: 0xf8104428
    abf4:	blcs	bd9c00 <__assert_fail@plt+0xbd720c>
    abf8:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    abfc:	strtmi	sp, [r0], -r1
    ac00:			; <UNDEFINED> instruction: 0x4628bd38
    ac04:	ldc	7, cr15, [r2, #988]!	; 0x3dc
    ac08:			; <UNDEFINED> instruction: 0xf7f74604
    ac0c:	mcrne	12, 2, lr, cr3, cr10, {7}
    ac10:	addsmi	r4, ip, #587202560	; 0x23000000
    ac14:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    ac18:	stfnee	f2, [r0], #-0
    ac1c:	addmi	lr, r3, #2
    ac20:	rscle	r7, ip, r9, lsl r0
    ac24:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    ac28:	rscsle	r2, r8, pc, lsr #20
    ac2c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ac30:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ac34:	svclt	0x00004770
    ac38:	andeq	r9, r0, r2, asr #32
    ac3c:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    ac40:			; <UNDEFINED> instruction: 0xf7f74478
    ac44:	asrslt	lr, r0, ip
    ac48:	strmi	r7, [r4], -r3, lsl #16
    ac4c:			; <UNDEFINED> instruction: 0x4c0db91b
    ac50:			; <UNDEFINED> instruction: 0x4620447c
    ac54:			; <UNDEFINED> instruction: 0xf7ffbd10
    ac58:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ac5c:			; <UNDEFINED> instruction: 0x4604bf18
    ac60:			; <UNDEFINED> instruction: 0xf7ff4620
    ac64:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ac68:	blmi	1ff43c <__assert_fail@plt+0x1fca48>
    ac6c:	strtmi	r2, [r0], -r1, lsl #4
    ac70:	tstvc	sl, fp, ror r4
    ac74:	stcmi	13, cr11, [r5], {16}
    ac78:			; <UNDEFINED> instruction: 0x4620447c
    ac7c:	svclt	0x0000bd10
    ac80:	andeq	r9, r0, ip, asr r0
    ac84:	andeq	r9, r0, r4, lsr #32
    ac88:	andeq	fp, r1, r8, ror #14
    ac8c:	strdeq	r8, [r0], -ip
    ac90:	tstlt	r0, r0, ror r5
    ac94:	strmi	r7, [r4], -r3, lsl #16
    ac98:			; <UNDEFINED> instruction: 0xf7ffb99b
    ac9c:	strcs	pc, [r0, #-4047]	; 0xfffff031
    aca0:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    aca4:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    aca8:	bl	948c8c <__assert_fail@plt+0x946298>
    acac:	tstcs	r0, r0, lsr #12
    acb0:			; <UNDEFINED> instruction: 0xf98cf7fb
    acb4:	strtmi	r4, [r8], -r3, lsl #12
    acb8:	pop	{r0, r1, r4, r5, r7, sp, lr}
    acbc:			; <UNDEFINED> instruction: 0xf7f74070
    acc0:			; <UNDEFINED> instruction: 0xf7ffbb17
    acc4:	cdpne	15, 0, cr15, cr5, cr15, {4}
    acc8:	qadd16mi	fp, ip, r8
    accc:			; <UNDEFINED> instruction: 0xf7ff4620
    acd0:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    acd4:	blmi	ff470 <__assert_fail@plt+0xfca7c>
    acd8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    acdc:			; <UNDEFINED> instruction: 0xe7e0711a
    ace0:	andeq	fp, r1, r4, lsr r7
    ace4:	strdeq	fp, [r1], -lr
    ace8:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    acec:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    acf0:	strtmi	fp, [r0], -ip, lsl #2
    acf4:			; <UNDEFINED> instruction: 0xf7ffbd38
    acf8:	strtmi	pc, [r1], -r1, lsr #31
    acfc:			; <UNDEFINED> instruction: 0xf966f7fb
    ad00:	adcvs	r4, r8, r4, lsl #12
    ad04:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ad08:	andeq	fp, r1, ip, ror #13
    ad0c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    ad10:	blx	fec29178 <__assert_fail@plt+0xfec26784>
    ad14:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    ad18:	svclt	0x00004770
    ad1c:	andeq	fp, r1, sl, asr #13
    ad20:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ad24:	svclt	0x00004770
    ad28:	andeq	r8, r0, r6, ror #20
    ad2c:	blmi	fe8dd7bc <__assert_fail@plt+0xfe8dadc8>
    ad30:	push	{r1, r3, r4, r5, r6, sl, lr}
    ad34:	ldrshtlt	r4, [r0], r0
    ad38:	pkhtbmi	r5, r9, r3, asr #17
    ad3c:	stcmi	6, cr4, [r0, #520]!	; 0x208
    ad40:			; <UNDEFINED> instruction: 0x932f681b
    ad44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ad48:	andvs	r2, fp, r0, lsl #6
    ad4c:			; <UNDEFINED> instruction: 0xf7ff447d
    ad50:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    ad54:	rsbshi	pc, r0, #14614528	; 0xdf0000
    ad58:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    ad5c:	ldrbtmi	sl, [r8], #3844	; 0xf04
    ad60:			; <UNDEFINED> instruction: 0xf7f73504
    ad64:			; <UNDEFINED> instruction: 0x4642ea76
    ad68:	strtmi	r2, [r3], -pc, lsr #2
    ad6c:	ldrtmi	r9, [r0], -r0
    ad70:	ldc	7, cr15, [ip, #-988]	; 0xfffffc24
    ad74:			; <UNDEFINED> instruction: 0x4631463a
    ad78:			; <UNDEFINED> instruction: 0xf7f72003
    ad7c:	stmdblt	r8!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    ad80:			; <UNDEFINED> instruction: 0xf4039b08
    ad84:			; <UNDEFINED> instruction: 0xf5b34370
    ad88:	andsle	r4, sp, r0, lsl #31
    ad8c:	blmi	148ee8 <__assert_fail@plt+0x1464f4>
    ad90:	mvnle	r2, r0, lsl #24
    ad94:	ldrdcc	pc, [r0], -r9
    ad98:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ad9c:	orreq	pc, r0, #67	; 0x43
    ada0:	andcc	pc, r0, r9, asr #17
    ada4:			; <UNDEFINED> instruction: 0xffa0f7ff
    ada8:	stcl	7, cr15, [r0], #988	; 0x3dc
    adac:	bmi	fe1dc5c4 <__assert_fail@plt+0xfe1d9bd0>
    adb0:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    adb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    adb8:	subsmi	r9, sl, pc, lsr #22
    adbc:	rschi	pc, r7, r0, asr #32
    adc0:	eorslt	r4, r0, r0, lsr #12
    adc4:			; <UNDEFINED> instruction: 0x87f0e8bd
    adc8:			; <UNDEFINED> instruction: 0xf7f79c0a
    adcc:	addmi	lr, r4, #270336	; 0x42000
    add0:			; <UNDEFINED> instruction: 0xf8d9d008
    add4:			; <UNDEFINED> instruction: 0xf0433000
    add8:			; <UNDEFINED> instruction: 0xf8c90304
    addc:			; <UNDEFINED> instruction: 0xf1ba3000
    ade0:	sbcsle	r0, fp, r0, lsl #30
    ade4:			; <UNDEFINED> instruction: 0xf7f74630
    ade8:	stclne	12, cr14, [r3, #48]	; 0x30
    adec:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    adf0:	ldrdcc	pc, [r0], -r9
    adf4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    adf8:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    adfc:	msreq	CPSR_fsxc, #192, 2	; 0x30
    ae00:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    ae04:			; <UNDEFINED> instruction: 0xf7f74479
    ae08:			; <UNDEFINED> instruction: 0x463aeb18
    ae0c:	andcs	r4, r3, r1, lsr r6
    ae10:	ldc	7, cr15, [r0, #988]	; 0x3dc
    ae14:	cmple	r6, r0, lsl #16
    ae18:			; <UNDEFINED> instruction: 0xf4039b08
    ae1c:			; <UNDEFINED> instruction: 0xf5b34370
    ae20:	rsble	r4, sl, r0, lsl #31
    ae24:	ldrdcc	pc, [r0], -r9
    ae28:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    ae2c:	andcc	pc, r0, r9, asr #17
    ae30:	svceq	0x0000f1ba
    ae34:	blmi	19ff104 <__assert_fail@plt+0x19fc710>
    ae38:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ae3c:	subsle	r2, r2, r0, lsl #22
    ae40:	ldrdcc	pc, [r0], -r9
    ae44:			; <UNDEFINED> instruction: 0xf043ac1e
    ae48:			; <UNDEFINED> instruction: 0xf8c90320
    ae4c:			; <UNDEFINED> instruction: 0xf7ff3000
    ae50:	andls	pc, r3, fp, asr #30
    ae54:	bl	ff548e38 <__assert_fail@plt+0xff546444>
    ae58:	strtmi	r9, [r1], -r3, lsl #20
    ae5c:	andcs	r4, r2, r3, lsl #12
    ae60:	ldc	7, cr15, [r0], #988	; 0x3dc
    ae64:	cmncs	r8, r0, lsr #12
    ae68:	ldc2l	0, cr15, [r0], {1}
    ae6c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ae70:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    ae74:	movwcs	r4, #1538	; 0x602
    ae78:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    ae7c:	blx	fe948e70 <__assert_fail@plt+0xfe94647c>
    ae80:	strtmi	r4, [r8], -r4, lsl #12
    ae84:	b	dc8e68 <__assert_fail@plt+0xdc6474>
    ae88:	subsle	r2, r9, r0, lsl #24
    ae8c:			; <UNDEFINED> instruction: 0x4621463a
    ae90:			; <UNDEFINED> instruction: 0xf7f72003
    ae94:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr, pc}
    ae98:			; <UNDEFINED> instruction: 0xf7f7d041
    ae9c:	stmdavs	r3, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    aea0:	blcs	9c6bc <__assert_fail@plt+0x99cc8>
    aea4:			; <UNDEFINED> instruction: 0xf8d9d053
    aea8:			; <UNDEFINED> instruction: 0xf0433000
    aeac:			; <UNDEFINED> instruction: 0xf8c90301
    aeb0:			; <UNDEFINED> instruction: 0xf1ba3000
    aeb4:			; <UNDEFINED> instruction: 0xf47f0f00
    aeb8:	qsub16mi	sl, r0, sl
    aebc:	b	6c8ea0 <__assert_fail@plt+0x6c64ac>
    aec0:	ldrdcc	pc, [r0], -r9
    aec4:			; <UNDEFINED> instruction: 0xf7f7e76a
    aec8:	stmdavs	r3, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    aecc:	orrle	r2, pc, r2, lsl #22
    aed0:	ldrtmi	r4, [r0], -r2, asr #18
    aed4:			; <UNDEFINED> instruction: 0xf7ff4479
    aed8:			; <UNDEFINED> instruction: 0xb1b8fbc7
    aedc:	ldrdcc	pc, [r0], -r9
    aee0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    aee4:			; <UNDEFINED> instruction: 0x4630e75a
    aee8:	mcrr	7, 15, pc, r0, cr7	; <UNPREDICTABLE>
    aeec:	stccs	6, cr4, [r0], {4}
    aef0:	svcge	0x005df47f
    aef4:	ldrdcc	pc, [r0], -r9
    aef8:	stcls	7, cr14, [sl], {80}	; 0x50
    aefc:	stmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af00:	orrle	r4, pc, r4, lsl #5
    af04:	ldreq	r9, [sl], r8, lsl #22
    af08:	ldr	sp, [r4, ip, lsl #3]
    af0c:			; <UNDEFINED> instruction: 0x4631463a
    af10:			; <UNDEFINED> instruction: 0xf7f72003
    af14:	stmdacs	r0, {r4, r8, sl, fp, sp, lr, pc}
    af18:	svcge	0x007ef43f
    af1c:	blls	244cc4 <__assert_fail@plt+0x2422d0>
    af20:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    af24:	svcmi	0x0080f5b3
    af28:			; <UNDEFINED> instruction: 0xf8d9d01b
    af2c:			; <UNDEFINED> instruction: 0xf0433000
    af30:			; <UNDEFINED> instruction: 0xf8c90308
    af34:			; <UNDEFINED> instruction: 0xf1ba3000
    af38:			; <UNDEFINED> instruction: 0xf47f0f00
    af3c:			; <UNDEFINED> instruction: 0xe7bcaf38
    af40:	ldrdcc	pc, [r0], -r9
    af44:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    af48:	andcc	pc, r0, r9, asr #17
    af4c:			; <UNDEFINED> instruction: 0xf1bae726
    af50:	andle	r0, pc, r0, lsl #30
    af54:	ldrdcc	pc, [r0], -r9
    af58:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    af5c:	andcc	pc, r0, r9, asr #17
    af60:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    af64:	ldmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af68:	bicsle	r4, lr, r5, lsl #5
    af6c:	ldreq	r9, [fp], r8, lsl #22
    af70:			; <UNDEFINED> instruction: 0xe71cd1db
    af74:			; <UNDEFINED> instruction: 0x4620491a
    af78:			; <UNDEFINED> instruction: 0xf7ff4479
    af7c:	hvclt	4021	; 0xfb5
    af80:	ldrdcc	pc, [r0], -r9
    af84:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    af88:	andcc	pc, r0, r9, asr #17
    af8c:			; <UNDEFINED> instruction: 0xf7f7e795
    af90:			; <UNDEFINED> instruction: 0x463ae9da
    af94:	andcs	r4, r3, r1, lsr r6
    af98:	stcl	7, cr15, [ip], {247}	; 0xf7
    af9c:	adcle	r2, r6, r0, lsl #16
    afa0:	ldrdcc	pc, [r0], -r9
    afa4:	bcs	a5054 <__assert_fail@plt+0xa2660>
    afa8:			; <UNDEFINED> instruction: 0xf043bf14
    afac:			; <UNDEFINED> instruction: 0xf0430301
    afb0:			; <UNDEFINED> instruction: 0xf8c90340
    afb4:	str	r3, [r0, r0]
    afb8:			; <UNDEFINED> instruction: 0x0001afb0
    afbc:	andeq	r0, r0, r4, ror #5
    afc0:	andeq	sl, r1, r8, lsr #28
    afc4:	andeq	r9, r0, r2, asr r1
    afc8:	andeq	r8, r0, sl, asr #30
    afcc:	andeq	sl, r1, lr, lsr #30
    afd0:	andeq	r8, r0, r8, asr #29
    afd4:	andeq	fp, r1, r0, lsr #11
    afd8:	andeq	r8, r0, sl, lsr lr
    afdc:	andeq	r8, r0, r8, asr #24
    afe0:	andeq	r8, r0, r4, lsr #23
    afe4:	addlt	fp, r2, r0, lsl r5
    afe8:	bmi	3de028 <__assert_fail@plt+0x3db634>
    afec:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    aff0:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    aff4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    aff8:			; <UNDEFINED> instruction: 0xf04f9301
    affc:	mrslt	r0, (UNDEF: 120)
    b000:	blmi	29d834 <__assert_fail@plt+0x29ae40>
    b004:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b008:	blls	65078 <__assert_fail@plt+0x62684>
    b00c:	qaddle	r4, sl, r6
    b010:	ldclt	0, cr11, [r0, #-8]
    b014:			; <UNDEFINED> instruction: 0xf7ff4669
    b018:	rscvs	pc, r0, r9, lsl #29
    b01c:			; <UNDEFINED> instruction: 0xf7f7e7f0
    b020:	svclt	0x0000e992
    b024:	andeq	fp, r1, sl, ror #7
    b028:	strdeq	sl, [r1], -r0
    b02c:	andeq	r0, r0, r4, ror #5
    b030:	ldrdeq	sl, [r1], -ip
    b034:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b038:	svclt	0x00004770
    b03c:	andeq	r8, r0, r2, lsl #25
    b040:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b044:	svclt	0x00004770
    b048:	andeq	r8, r0, r2, lsl #25
    b04c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b050:	svclt	0x00004770
    b054:	andeq	r8, r0, r6, lsl #25
    b058:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b05c:	svclt	0x00004770
    b060:	muleq	r0, lr, ip
    b064:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b068:	svclt	0x00004770
    b06c:	andeq	r7, r0, r2, asr pc
    b070:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b074:	svclt	0x00004770
    b078:	muleq	r0, sl, ip
    b07c:	addlt	fp, r2, r0, lsl r5
    b080:	bmi	51e0d4 <__assert_fail@plt+0x51b6e0>
    b084:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    b088:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    b08c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b090:			; <UNDEFINED> instruction: 0xf04f9301
    b094:	mrslt	r0, (UNDEF: 120)
    b098:	blmi	3dd8e0 <__assert_fail@plt+0x3daeec>
    b09c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0a0:	blls	65110 <__assert_fail@plt+0x6271c>
    b0a4:	tstle	r1, sl, asr r0
    b0a8:	ldclt	0, cr11, [r0, #-8]
    b0ac:	smlalttlt	r6, r0, r0, r8
    b0b0:	andcs	r4, r0, #180224	; 0x2c000
    b0b4:			; <UNDEFINED> instruction: 0xf7fa4479
    b0b8:	blmi	2cad94 <__assert_fail@plt+0x2c83a0>
    b0bc:	tstvs	r8, fp, ror r4
    b0c0:	strbtmi	lr, [r9], -sl, ror #15
    b0c4:	mrc2	7, 1, pc, cr2, cr15, {7}
    b0c8:	ldrb	r6, [r1, r0, ror #1]!
    b0cc:	ldmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b0d0:	andeq	fp, r1, r2, asr r3
    b0d4:	andeq	sl, r1, r8, asr ip
    b0d8:	andeq	r0, r0, r4, ror #5
    b0dc:	andeq	sl, r1, r4, asr #24
    b0e0:	andeq	r8, r0, ip, ror #24
    b0e4:	andeq	fp, r1, ip, lsl r3
    b0e8:	cfstr32mi	mvfx11, [pc], {16}
    b0ec:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    b0f0:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    b0f4:			; <UNDEFINED> instruction: 0xf7f7b96b
    b0f8:	rorvs	lr, r0, #24
    b0fc:	blmi	2fa544 <__assert_fail@plt+0x2f7b50>
    b100:	andmi	pc, sp, #64, 4
    b104:	stmdami	fp, {r1, r3, r8, fp, lr}
    b108:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b10c:			; <UNDEFINED> instruction: 0xf7fe4478
    b110:	blmi	28ad8c <__assert_fail@plt+0x288398>
    b114:	andmi	pc, lr, #64, 4
    b118:	stmdami	r9, {r3, r8, fp, lr}
    b11c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b120:			; <UNDEFINED> instruction: 0xf7fe4478
    b124:	svclt	0x0000ff13
    b128:	andeq	fp, r1, ip, ror #5
    b12c:	andeq	r8, r0, ip, lsr #27
    b130:	andeq	r8, r0, r2, lsr #24
    b134:	andeq	r8, r0, r8, lsr ip
    b138:	muleq	r0, r8, sp
    b13c:	andeq	r8, r0, lr, lsl #24
    b140:	andeq	r8, r0, r0, asr #24
    b144:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    b148:	andcs	r4, r1, #162816	; 0x27c00
    b14c:	cmpvs	sl, fp, ror r4
    b150:	vadd.i8	d2, d0, d11
    b154:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    b158:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    b15c:	eoreq	r0, sl, r6, lsr #32
    b160:	subseq	r0, r0, sp, lsr r0
    b164:	rsbseq	r0, r6, r3, rrx
    b168:	addseq	r0, fp, r9, lsl #1
    b16c:	sbceq	r0, r1, lr, lsr #1
    b170:	blmi	fe58b1a8 <__assert_fail@plt+0xfe5887b4>
    b174:	blvs	ff61c368 <__assert_fail@plt+0xff619974>
    b178:			; <UNDEFINED> instruction: 0xf0002800
    b17c:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    b180:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    b184:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    b188:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b18c:	blcs	1c99c <__assert_fail@plt+0x19fa8>
    b190:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    b194:	ldrmi	r4, [r8], -pc, lsl #19
    b198:			; <UNDEFINED> instruction: 0xf7fb4479
    b19c:	blmi	fe3c96b0 <__assert_fail@plt+0xfe3c6cbc>
    b1a0:	bicsvs	r4, r8, fp, ror r4
    b1a4:	pop	{r3, r8, sl, fp, ip, sp, pc}
    b1a8:	andcs	r4, r0, r8
    b1ac:	blmi	fe30451c <__assert_fail@plt+0xfe301b28>
    b1b0:	bvs	61c3a4 <__assert_fail@plt+0x6199b0>
    b1b4:	mvnle	r2, r0, lsl #16
    b1b8:			; <UNDEFINED> instruction: 0x4602699b
    b1bc:			; <UNDEFINED> instruction: 0xf0002b00
    b1c0:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    b1c4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b1c8:			; <UNDEFINED> instruction: 0xf92cf7fb
    b1cc:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    b1d0:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    b1d4:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    b1d8:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    b1dc:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    b1e0:	blcs	1c9f0 <__assert_fail@plt+0x19ffc>
    b1e4:	adchi	pc, r0, r0
    b1e8:	ldrmi	r4, [r8], -r0, lsl #19
    b1ec:			; <UNDEFINED> instruction: 0xf7fb4479
    b1f0:	blmi	200965c <__assert_fail@plt+0x2006c68>
    b1f4:	subsvs	r4, r8, #2063597568	; 0x7b000000
    b1f8:	blmi	1fba620 <__assert_fail@plt+0x1fb7c2c>
    b1fc:	bvs	fe61c3f0 <__assert_fail@plt+0xfe6199fc>
    b200:			; <UNDEFINED> instruction: 0xd1bc2800
    b204:			; <UNDEFINED> instruction: 0x4602699b
    b208:			; <UNDEFINED> instruction: 0xf0002b00
    b20c:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    b210:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b214:			; <UNDEFINED> instruction: 0xf906f7fb
    b218:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    b21c:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    b220:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    b224:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    b228:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    b22c:	blcs	1ca3c <__assert_fail@plt+0x1a048>
    b230:	addshi	pc, sp, r0
    b234:			; <UNDEFINED> instruction: 0x46184973
    b238:			; <UNDEFINED> instruction: 0xf7fb4479
    b23c:	blmi	1cc9610 <__assert_fail@plt+0x1cc6c1c>
    b240:	tstvs	r8, #2063597568	; 0x7b000000
    b244:	blmi	1c7a66c <__assert_fail@plt+0x1c77c78>
    b248:	blvs	161c43c <__assert_fail@plt+0x1619a48>
    b24c:	orrsle	r2, r6, r0, lsl #16
    b250:			; <UNDEFINED> instruction: 0x4602699b
    b254:			; <UNDEFINED> instruction: 0xf0002b00
    b258:	stmdbmi	sp!, {r0, r1, r7, pc}^
    b25c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b260:			; <UNDEFINED> instruction: 0xf8e0f7fb
    b264:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    b268:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    b26c:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    b270:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    b274:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    b278:	blcs	1ca88 <__assert_fail@plt+0x1a094>
    b27c:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    b280:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b284:			; <UNDEFINED> instruction: 0xf8cef7fb
    b288:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    b28c:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    b290:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    b294:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    b298:	svcge	0x0071f47f
    b29c:			; <UNDEFINED> instruction: 0x4602699b
    b2a0:	suble	r2, pc, r0, lsl #22
    b2a4:	ldrmi	r4, [r8], -r0, ror #18
    b2a8:			; <UNDEFINED> instruction: 0xf7fb4479
    b2ac:	blmi	18095a0 <__assert_fail@plt+0x1806bac>
    b2b0:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    b2b4:	blmi	17ba6dc <__assert_fail@plt+0x17b7ce8>
    b2b8:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    b2bc:			; <UNDEFINED> instruction: 0xf47f2800
    b2c0:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    b2c4:	blcs	1cad4 <__assert_fail@plt+0x1a0e0>
    b2c8:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    b2cc:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b2d0:			; <UNDEFINED> instruction: 0xf8a8f7fb
    b2d4:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    b2d8:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    b2dc:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    b2e0:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    b2e4:	svcge	0x004bf47f
    b2e8:			; <UNDEFINED> instruction: 0x4602699b
    b2ec:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    b2f0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b2f4:			; <UNDEFINED> instruction: 0xf896f7fb
    b2f8:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    b2fc:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    b300:			; <UNDEFINED> instruction: 0x4602699b
    b304:	suble	r2, r0, r0, lsl #22
    b308:	ldrmi	r4, [r8], -pc, asr #18
    b30c:			; <UNDEFINED> instruction: 0xf7fb4479
    b310:	blmi	13c953c <__assert_fail@plt+0x13c6b48>
    b314:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    b318:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    b31c:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    b320:			; <UNDEFINED> instruction: 0xf7fb4478
    b324:			; <UNDEFINED> instruction: 0xe7e7f87f
    b328:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    b32c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b330:			; <UNDEFINED> instruction: 0xf878f7fb
    b334:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    b338:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    b33c:			; <UNDEFINED> instruction: 0xf7fb4478
    b340:			; <UNDEFINED> instruction: 0xe7c7f871
    b344:	stmdami	r9, {r3, r6, r8, fp, lr}^
    b348:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b34c:			; <UNDEFINED> instruction: 0xf86af7fb
    b350:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    b354:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    b358:			; <UNDEFINED> instruction: 0xf7fb4478
    b35c:	ldrb	pc, [fp, -r3, ror #16]	; <UNPREDICTABLE>
    b360:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    b364:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b368:			; <UNDEFINED> instruction: 0xf85cf7fb
    b36c:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    b370:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    b374:			; <UNDEFINED> instruction: 0xf7fb4478
    b378:			; <UNDEFINED> instruction: 0xe760f855
    b37c:	stmdami	r3, {r1, r6, r8, fp, lr}^
    b380:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b384:			; <UNDEFINED> instruction: 0xf84ef7fb
    b388:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    b38c:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    b390:			; <UNDEFINED> instruction: 0xf7fb4478
    b394:	ldr	pc, [ip, r7, asr #16]!
    b398:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    b39c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b3a0:			; <UNDEFINED> instruction: 0xf840f7fb
    b3a4:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    b3a8:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    b3ac:			; <UNDEFINED> instruction: 0xf7fb4478
    b3b0:			; <UNDEFINED> instruction: 0xe6f4f839
    b3b4:	vpmin.s8	d20, d0, d28
    b3b8:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    b3bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b3c0:			; <UNDEFINED> instruction: 0xf7fe3214
    b3c4:	svclt	0x0000fdb3
    b3c8:	andeq	fp, r1, ip, lsl #5
    b3cc:	andeq	fp, r1, r4, ror #4
    b3d0:	andeq	fp, r1, r6, asr r2
    b3d4:	andeq	r8, r0, r0, ror #23
    b3d8:	andeq	fp, r1, r8, lsr r2
    b3dc:	andeq	fp, r1, r8, lsr #4
    b3e0:	ldrdeq	r8, [r0], -r2
    b3e4:	andeq	fp, r1, sl, lsl #4
    b3e8:	andeq	fp, r1, r2, lsl #4
    b3ec:			; <UNDEFINED> instruction: 0x00008bbc
    b3f0:	andeq	fp, r1, r4, ror #3
    b3f4:	ldrdeq	fp, [r1], -ip
    b3f8:	andeq	r8, r0, sl, lsr #23
    b3fc:			; <UNDEFINED> instruction: 0x0001b1be
    b400:			; <UNDEFINED> instruction: 0x0001b1b6
    b404:	andeq	r8, r0, r8, asr #23
    b408:	muleq	r1, r8, r1
    b40c:	muleq	r1, r0, r1
    b410:	ldrdeq	r8, [r0], -r2
    b414:	andeq	fp, r1, r2, ror r1
    b418:	andeq	fp, r1, sl, ror #2
    b41c:	andeq	r8, r0, r2, asr #23
    b420:	andeq	fp, r1, lr, asr #2
    b424:	andeq	fp, r1, r6, asr #2
    b428:			; <UNDEFINED> instruction: 0x00008bb4
    b42c:	andeq	fp, r1, r8, lsr #2
    b430:	andeq	fp, r1, r0, lsr #2
    b434:			; <UNDEFINED> instruction: 0x00008bbe
    b438:	andeq	fp, r1, r2, lsl #2
    b43c:	strdeq	fp, [r1], -sl
    b440:	strdeq	r8, [r0], -r6
    b444:	ldrdeq	fp, [r1], -lr
    b448:	andeq	r8, r0, r4, asr #22
    b44c:	andeq	fp, r1, r4, asr #1
    b450:	ldrdeq	r8, [r0], -r2
    b454:	andeq	r8, r0, r4, lsr #19
    b458:	andeq	r8, r0, r4, lsl #21
    b45c:	andeq	r8, r0, sl, lsr r9
    b460:	andeq	r8, r0, r2, ror #22
    b464:	andeq	r8, r0, ip, lsr #18
    b468:	andeq	r8, r0, r0, lsr fp
    b46c:	andeq	r8, r0, lr, lsl r9
    b470:	andeq	r8, r0, lr, ror sl
    b474:	andeq	r8, r0, ip, ror #18
    b478:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    b47c:	andeq	r8, r0, r2, lsl #18
    b480:	andeq	r8, r0, sl, lsr #21
    b484:	andeq	r8, r0, r0, asr r9
    b488:	andeq	r8, r0, r8, asr #21
    b48c:	andeq	r8, r0, r6, ror #17
    b490:	andeq	r8, r0, r6, asr #21
    b494:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    b498:	andeq	r8, r0, r0, lsl #20
    b49c:	andeq	r8, r0, r6, lsr #18
    b4a0:	andeq	r8, r0, r2, ror #19
    b4a4:			; <UNDEFINED> instruction: 0x000088bc
    b4a8:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    b4ac:	andeq	r8, r0, lr, ror #18
    b4b0:			; <UNDEFINED> instruction: 0xf7ff2001
    b4b4:	svclt	0x0000bb57
    b4b8:	mcrne	4, 2, fp, cr12, cr0, {0}
    b4bc:	msrne	SPSR_fsc, #64, 4
    b4c0:	bl	ff1158d0 <__assert_fail@plt+0xff112edc>
    b4c4:	svclt	0x00c41444
    b4c8:	tstcc	r7, r9, lsl #1
    b4cc:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    b4d0:			; <UNDEFINED> instruction: 0xf100bfd8
    b4d4:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
    b4d8:	vmov.i32	d21, #6225920	; 0x005f0000
    b4dc:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
    b4e0:			; <UNDEFINED> instruction: 0xf64cbfc4
    b4e4:			; <UNDEFINED> instruction: 0xf6cc43cd
    b4e8:			; <UNDEFINED> instruction: 0xf50243cc
    b4ec:	blx	fe11003e <__assert_fail@plt+0xfe10d64a>
    b4f0:			; <UNDEFINED> instruction: 0xf502c400
    b4f4:	svclt	0x00c87239
    b4f8:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    b4fc:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
    b500:	bl	fe8bb428 <__assert_fail@plt+0xfe8b8a34>
    b504:			; <UNDEFINED> instruction: 0x17c102d1
    b508:	cmnne	r4, r1, asr #23
    b50c:	eoreq	lr, r0, r0, lsr sl
    b510:	ldrmi	fp, [r8], -r8, lsr #30
    b514:			; <UNDEFINED> instruction: 0xf85d3101
    b518:	addne	r4, r3, r4, lsl #22
    b51c:	cmpeq	r1, r1, lsl #22
    b520:	b	c52848 <__assert_fail@plt+0xc4fe54>
    b524:	svclt	0x00280121
    b528:	bl	fe8dcd34 <__assert_fail@plt+0xfe8da340>
    b52c:	ldrmi	r0, [r0], #-161	; 0xffffff5f
    b530:	svclt	0x00004770
    b534:	svcmi	0x00f0e92d
    b538:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
    b53c:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
    b540:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
    b544:	strcc	pc, [pc], -fp, asr #5
    b548:	addlt	r4, r5, r5, lsl #12
    b54c:	strmi	pc, [r9, -r5, asr #12]!
    b550:	streq	pc, [r4], #-2982	; 0xfffff45a
    b554:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    b558:	strtmi	pc, [r8], -r5, asr #12
    b55c:	strcs	pc, [pc, ip, asr #5]
    b560:	strcs	pc, [pc], r0, asr #5
    b564:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
    b568:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
    b56c:	andne	lr, r1, #3358720	; 0x334000
    b570:	beq	930184 <__assert_fail@plt+0x92d790>
    b574:	strcc	lr, [r1], #-0
    b578:	strtmi	r2, [r0], -r1, lsl #4
    b57c:			; <UNDEFINED> instruction: 0xf7ff4611
    b580:	blx	20b3f6 <__assert_fail@plt+0x208a02>
    b584:			; <UNDEFINED> instruction: 0xf004f304
    b588:	bl	fed8bd9c <__assert_fail@plt+0xfed893a8>
    b58c:	bl	fe94f460 <__assert_fail@plt+0xfe94ca6c>
    b590:	movwle	r0, #20480	; 0x5000
    b594:	svcne	0x0033ebb9
    b598:	vrecps.f32	d27, d0, d24
    b59c:	movwle	r1, #17261	; 0x436d
    b5a0:	svclt	0x000c2a00
    b5a4:			; <UNDEFINED> instruction: 0x73b7f44f
    b5a8:	addsmi	r4, r8, #70254592	; 0x4300000
    b5ac:			; <UNDEFINED> instruction: 0xf640dce3
    b5b0:	vmlal.s<illegal width 8>	q8, d8, d3[0]
    b5b4:	strbne	r4, [r3, r1, lsr #4]
    b5b8:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
    b5bc:	andne	pc, r0, #133120	; 0x20800
    b5c0:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
    b5c4:	bl	ff0dc60c <__assert_fail@plt+0xff0d9c18>
    b5c8:	movwcc	r1, #4896	; 0x1320
    b5cc:	strcs	pc, [r4], -r9, lsr #23
    b5d0:	bleq	879e4 <__assert_fail@plt+0x84ff0>
    b5d4:			; <UNDEFINED> instruction: 0xf0042364
    b5d8:	ldmdbeq	r7!, {r0, r1, fp}^
    b5dc:	blx	cddbe <__assert_fail@plt+0xcb3ca>
    b5e0:	vst1.8	{d20}, [pc :64], r7
    b5e4:	blx	e850e <__assert_fail@plt+0xe5b1a>
    b5e8:			; <UNDEFINED> instruction: 0xf10b4616
    b5ec:	andcs	r3, r1, #1044480	; 0xff000
    b5f0:	ldrbmi	r4, [r1], -r0, lsr #12
    b5f4:			; <UNDEFINED> instruction: 0xff60f7ff
    b5f8:	mvnscc	pc, #-2147483646	; 0x80000002
    b5fc:	blcs	2d1ea4 <__assert_fail@plt+0x2cf4b0>
    b600:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b604:	blmi	1c7618 <__assert_fail@plt+0x1c4c24>
    b608:	svceq	0x00060f06
    b60c:	streq	r0, [pc], -r6, lsl #12
    b610:	andscs	r0, pc, #15728640	; 0xf00000
    b614:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
    b618:	svceq	0x000df1bb
    b61c:			; <UNDEFINED> instruction: 0xf10bd050
    b620:	strb	r0, [r2, r1, lsl #22]!
    b624:	addsmi	r2, r0, #-536870911	; 0xe0000001
    b628:	strdcc	sp, [r1], -r6
    b62c:	lfmle	f4, 4, [pc, #-576]!	; b3f4 <__assert_fail@plt+0x8a00>
    b630:	svceq	0x000df1bb
    b634:	svclt	0x000146da
    b638:	beq	8777c <__assert_fail@plt+0x84d88>
    b63c:	ldrbmi	r4, [r0], -r2, lsr #12
    b640:	cmple	r2, r4, asr r4
    b644:	ldrpl	pc, [pc], -r8, asr #4
    b648:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
    b64c:	blx	fe1b225a <__assert_fail@plt+0xfe1af866>
    b650:	andsvs	r1, ip, r2, lsl #14
    b654:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
    b658:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
    b65c:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
    b660:	andge	pc, r0, r1, asr #17
    b664:	cmnne	r7, #199680	; 0x30c00
    b668:	movwcc	r9, #7427	; 0x1d03
    b66c:	b	c929b8 <__assert_fail@plt+0xc8ffc4>
    b670:	svclt	0x00280222
    b674:	bl	dcea4 <__assert_fail@plt+0xda4b0>
    b678:	eorvs	r0, r8, r3, asr #6
    b67c:			; <UNDEFINED> instruction: 0xf5a41cd9
    b680:	b	ccf9d0 <__assert_fail@plt+0xcccfdc>
    b684:	svclt	0x00280323
    b688:	addsne	r4, r2, fp, lsl #12
    b68c:	eorsvc	pc, r9, r0, lsr #11
    b690:			; <UNDEFINED> instruction: 0x03a3eba2
    b694:	andlt	r1, r5, r0, asr #21
    b698:	svchi	0x00f0e8bd
    b69c:	cmplt	lr, r7, asr r9
    b6a0:	addsmi	r2, r0, #28, 4	; 0xc0000001
    b6a4:			; <UNDEFINED> instruction: 0x3001dcbb
    b6a8:	sfmle	f4, 4, [ip], {144}	; 0x90
    b6ac:	beq	c77f0 <__assert_fail@plt+0xc4dfc>
    b6b0:	strb	r1, [r7, r2, ror #28]
    b6b4:	svceq	0x0000f1b8
    b6b8:	andscs	fp, sp, #12, 30	; 0x30
    b6bc:			; <UNDEFINED> instruction: 0xe7f0221c
    b6c0:	movwcs	r3, #5121	; 0x1401
    b6c4:			; <UNDEFINED> instruction: 0xf04fe782
    b6c8:	vmulne.f32	s1, s4, s6
    b6cc:	ldr	r2, [r9, r1]!
    b6d0:	vpmax.s8	d20, d0, d3
    b6d4:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
    b6d8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b6dc:	stc2	7, cr15, [r6], #-1016	; 0xfffffc08
    b6e0:	andeq	r8, r0, r4, ror r9
    b6e4:	andeq	r8, r0, r2, lsl #16
    b6e8:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    b6ec:			; <UNDEFINED> instruction: 0xf8104602
    b6f0:	blcc	c1a2fc <__assert_fail@plt+0xc17908>
    b6f4:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
    b6f8:	mvnsle	r4, r8, lsl #5
    b6fc:	blcs	1529710 <__assert_fail@plt+0x1526d1c>
    b700:	ldrlt	sp, [r0, #-290]	; 0xfffffede
    b704:			; <UNDEFINED> instruction: 0xf1021c93
    b708:	ldrmi	r0, [r8], -r8, lsl #8
    b70c:	stmdavc	r1, {r0, r8, r9, ip, sp}
    b710:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    b714:	addsmi	sp, ip, #28, 16	; 0x1c0000
    b718:	bvc	53fefc <__assert_fail@plt+0x53d508>
    b71c:	svclt	0x00082c5a
    b720:	orrslt	r7, ip, r4, lsl #17
    b724:	strle	r0, [r6], #-1570	; 0xfffff9de
    b728:	svc	0x0040f7f6
    b72c:			; <UNDEFINED> instruction: 0xf8336803
    b730:	ldreq	r3, [fp], #20
    b734:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
    b738:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
    b73c:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    b740:			; <UNDEFINED> instruction: 0xf0842400
    b744:	ldclt	0, cr0, [r0, #-4]
    b748:	ldrbmi	r2, [r0, -r0]!
    b74c:	ldclt	0, cr2, [r0, #-4]
    b750:	ldclt	0, cr2, [r0, #-0]
    b754:			; <UNDEFINED> instruction: 0xf8101d02
    b758:	blcc	c1a364 <__assert_fail@plt+0xc17970>
    b75c:	vqdmulh.s<illegal width 8>	d2, d0, d9
    b760:	addsmi	r8, r0, #131	; 0x83
    b764:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b768:	cmnle	sp, sp, lsr #22
    b76c:	blcc	c29880 <__assert_fail@plt+0xc26e8c>
    b770:	bcs	2782e0 <__assert_fail@plt+0x2758ec>
    b774:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
    b778:	bcc	c29988 <__assert_fail@plt+0xc26f94>
    b77c:	sfmcs	f3, 1, [r9], {212}	; 0xd4
    b780:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
    b784:	cmnle	r1, sp, lsr #24
    b788:	blx	1147ba <__assert_fail@plt+0x111dc6>
    b78c:	blcc	543a0 <__assert_fail@plt+0x519ac>
    b790:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
    b794:	blcc	c29ba8 <__assert_fail@plt+0xc271b4>
    b798:	bcs	278308 <__assert_fail@plt+0x275914>
    b79c:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
    b7a0:	sbcslt	r3, r5, #48, 20	; 0x30000
    b7a4:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
    b7a8:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    b7ac:	blcs	79a3b8 <__assert_fail@plt+0x7979c4>
    b7b0:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
    b7b4:	msreq	CPSR_fs, #-2147483608	; 0x80000028
    b7b8:			; <UNDEFINED> instruction: 0xf383fab3
    b7bc:	bcs	dd30 <__assert_fail@plt+0xb33c>
    b7c0:	movwcs	fp, #7944	; 0x1f08
    b7c4:	cmple	r4, r0, lsl #22
    b7c8:	svclt	0x00182a20
    b7cc:	cmple	sp, r9, lsl #20
    b7d0:	cmple	lr, r0, lsl #18
    b7d4:	blcs	269ee8 <__assert_fail@plt+0x2674f4>
    b7d8:	blcs	83b440 <__assert_fail@plt+0x838a4c>
    b7dc:	blcc	c3f908 <__assert_fail@plt+0xc3cf14>
    b7e0:	bcs	278350 <__assert_fail@plt+0x27595c>
    b7e4:	bvc	c18f4 <__assert_fail@plt+0xbef00>
    b7e8:	sbcslt	r3, r4, #48, 20	; 0x30000
    b7ec:	ldmdale	sp!, {r0, r3, sl, fp, sp}
    b7f0:	blx	114822 <__assert_fail@plt+0x111e2e>
    b7f4:	blcs	5d4408 <__assert_fail@plt+0x5d1a14>
    b7f8:	bvc	11028e0 <__assert_fail@plt+0x10ffeec>
    b7fc:	eorsle	r2, r8, r0, lsl #22
    b800:	eorsle	r2, r6, ip, lsr #22
    b804:	teqle	r1, sl, lsr fp
    b808:	blcc	c2a21c <__assert_fail@plt+0xc27828>
    b80c:	bcs	27837c <__assert_fail@plt+0x275988>
    b810:	bvc	ff0c18c8 <__assert_fail@plt+0xff0beed4>
    b814:	sbcslt	r3, r1, #48, 20	; 0x30000
    b818:	stmdale	r7!, {r0, r3, r8, fp, sp}
    b81c:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    b820:			; <UNDEFINED> instruction: 0xdc232b3b
    b824:			; <UNDEFINED> instruction: 0xb3227b02
    b828:	msreq	CPSR_fs, r2, lsr #3
    b82c:	cmpmi	fp, fp, asr #4
    b830:	bcs	eba024 <__assert_fail@plt+0xeb7630>
    b834:	blvc	10bfca4 <__assert_fail@plt+0x10bd2b0>
    b838:	sbcslt	r3, r1, #48, 20	; 0x30000
    b83c:	ldmdale	r5, {r0, r3, r8, fp, sp}
    b840:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
    b844:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
    b848:	blx	141892 <__assert_fail@plt+0x13ee9e>
    b84c:	bcs	f1005c <__assert_fail@plt+0xf0d668>
    b850:	blvc	ff042888 <__assert_fail@plt+0xff03fe94>
    b854:	svceq	0x00dff010
    b858:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
    b85c:			; <UNDEFINED> instruction: 0xf1a0d009
    b860:	subsmi	r0, r8, #603979776	; 0x24000000
    b864:	and	r4, r2, r8, asr r1
    b868:	ldrbmi	r2, [r0, -r0]!
    b86c:	ldclt	0, cr2, [r0], #-0
    b870:	andcs	r4, r1, r0, ror r7
    b874:	svclt	0x0000e7fb
    b878:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    b87c:	andcc	r4, r1, r2, lsl #12
    b880:	blcc	c298d4 <__assert_fail@plt+0xc26ee0>
    b884:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
    b888:	mvnsle	r4, r8, lsl #5
    b88c:	blcs	15298a0 <__assert_fail@plt+0x1526eac>
    b890:	andcc	sp, r7, #-2147483646	; 0x80000002
    b894:			; <UNDEFINED> instruction: 0xf8114601
    b898:	blcc	c1b4a4 <__assert_fail@plt+0xc18ab0>
    b89c:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
    b8a0:	mvnsle	r4, sl, lsl #5
    b8a4:	ldrbmi	r2, [r0, -r0]!
    b8a8:	ldrbmi	r2, [r0, -r1, lsr #1]!
    b8ac:	andcs	fp, r0, r8, lsl #10
    b8b0:	ldc	7, cr15, [r8, #-984]	; 0xfffffc28
    b8b4:	andle	r1, sp, r3, asr #24
    b8b8:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    b8bc:	cmplt	r3, r3, lsl r8
    b8c0:	blcs	65a10 <__assert_fail@plt+0x6301c>
    b8c4:	ldrmi	fp, [r0], -r8, lsl #30
    b8c8:	blcs	bf8dc <__assert_fail@plt+0xbcee8>
    b8cc:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
    b8d0:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
    b8d4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b8d8:			; <UNDEFINED> instruction: 0xf9e6f7fe
    b8dc:	andeq	sl, r1, r6, ror #22
    b8e0:	andeq	r8, r0, lr, lsl r6
    b8e4:	mcrrlt	7, 15, pc, r2, cr6	; <UNPREDICTABLE>
    b8e8:	blmi	71e15c <__assert_fail@plt+0x71b768>
    b8ec:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b8f0:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
    b8f4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    b8f8:			; <UNDEFINED> instruction: 0xf04f9313
    b8fc:			; <UNDEFINED> instruction: 0xf7ff0300
    b900:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b904:	stmdage	r7, {r0, r1, r9, sl, lr}
    b908:			; <UNDEFINED> instruction: 0xf7f69307
    b90c:			; <UNDEFINED> instruction: 0x4604ec32
    b910:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
    b914:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
    b918:	bmi	453d60 <__assert_fail@plt+0x45136c>
    b91c:	vmax.s8	d9, d3, d4
    b920:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    b924:	strls	r4, [r3, #-1146]	; 0xfffffb86
    b928:	strls	r6, [r2, #-2213]	; 0xfffff75b
    b92c:	strls	r6, [r1, #-2277]	; 0xfffff71b
    b930:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    b934:			; <UNDEFINED> instruction: 0xf7f69400
    b938:	bmi	2c7628 <__assert_fail@plt+0x2c4c34>
    b93c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    b940:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b944:	subsmi	r9, sl, r3, lsl fp
    b948:	andslt	sp, r4, r3, lsl #2
    b94c:	eorvc	fp, r8, r0, ror sp
    b950:			; <UNDEFINED> instruction: 0xf7f6e7f3
    b954:	svclt	0x0000ecf8
    b958:	strdeq	sl, [r1], -r4
    b95c:	andeq	r0, r0, r4, ror #5
    b960:	andeq	r8, r0, r0, ror #11
    b964:	andeq	sl, r1, r2, lsr #7
    b968:			; <UNDEFINED> instruction: 0x4604b538
    b96c:	strmi	r2, [sp], -r0
    b970:	ldc	7, cr15, [r8], #984	; 0x3d8
    b974:	svclt	0x001842a0
    b978:	svccc	0x00fff1b4
    b97c:	blmi	3bfd98 <__assert_fail@plt+0x3bd3a4>
    b980:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    b984:	andcs	lr, r0, #3194880	; 0x30c000
    b988:			; <UNDEFINED> instruction: 0xb12dbd38
    b98c:	andcs	r4, r1, #11264	; 0x2c00
    b990:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b994:	cfldrslt	mvf2, [r8, #-0]
    b998:	ble	19c420 <__assert_fail@plt+0x199a2c>
    b99c:	bne	91e5c4 <__assert_fail@plt+0x91bbd0>
    b9a0:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    b9a4:	strcs	lr, [r0], #-2499	; 0xfffff63d
    b9a8:	blmi	1bae90 <__assert_fail@plt+0x1b849c>
    b9ac:	andcs	r1, r3, #4, 22	; 0x1000
    b9b0:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b9b4:	cfldrslt	mvf2, [r8, #-0]
    b9b8:	muleq	r1, lr, sl
    b9bc:	muleq	r1, r0, sl
    b9c0:	andeq	sl, r1, lr, ror sl
    b9c4:	andeq	sl, r1, r0, ror sl
    b9c8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b9cc:			; <UNDEFINED> instruction: 0x47706818
    b9d0:	andeq	sl, r1, r6, asr sl
    b9d4:	svclt	0x006af7ff
    b9d8:	blmi	e5e2c0 <__assert_fail@plt+0xe5b8cc>
    b9dc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b9e0:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    b9e4:	ldmdavs	fp, {r2, r9, sl, lr}
    b9e8:			; <UNDEFINED> instruction: 0xf04f930b
    b9ec:			; <UNDEFINED> instruction: 0xf7f60300
    b9f0:	stmdacs	sl, {r3, r9, sl, fp, sp, lr, pc}
    b9f4:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
    b9f8:	andle	r2, sl, sp, lsr #22
    b9fc:	bmi	c53a04 <__assert_fail@plt+0xc51010>
    ba00:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    ba04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba08:	subsmi	r9, sl, fp, lsl #22
    ba0c:	andlt	sp, ip, r4, asr r1
    ba10:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    ba14:	mvnsle	r2, sp, lsr #22
    ba18:	stclne	14, cr1, [r1], #392	; 0x188
    ba1c:	svccc	0x0001f812
    ba20:	blcs	25a6e8 <__assert_fail@plt+0x257cf4>
    ba24:	addmi	sp, sl, #15335424	; 0xea0000
    ba28:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ba2c:	blcs	25a6f4 <__assert_fail@plt+0x257d00>
    ba30:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
    ba34:	blcs	25a6fc <__assert_fail@plt+0x257d08>
    ba38:	bvc	901dc0 <__assert_fail@plt+0x8ff3cc>
    ba3c:	blcs	25a704 <__assert_fail@plt+0x257d10>
    ba40:	bvc	1901db8 <__assert_fail@plt+0x18ff3c4>
    ba44:	blcs	25a70c <__assert_fail@plt+0x257d18>
    ba48:	andcs	sp, sl, #216, 16	; 0xd80000
    ba4c:	strtmi	r2, [r0], -r0, lsl #2
    ba50:	bl	ff349a30 <__assert_fail@plt+0xff34703c>
    ba54:	tstcs	r0, sl, lsl #4
    ba58:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
    ba5c:	bl	ff1c9a3c <__assert_fail@plt+0xff1c7048>
    ba60:	andcs	r2, sl, #0, 2
    ba64:			; <UNDEFINED> instruction: 0xf1044603
    ba68:	ldrmi	r0, [ip], -r8
    ba6c:	bl	fefc9a4c <__assert_fail@plt+0xfefc7058>
    ba70:			; <UNDEFINED> instruction: 0x71b1f240
    ba74:			; <UNDEFINED> instruction: 0xf104428d
    ba78:	svclt	0x00cc34ff
    ba7c:	mrscs	r2, (UNDEF: 17)
    ba80:	svclt	0x00882c0b
    ba84:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    ba88:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    ba8c:	mcrne	1, 2, sp, cr3, cr6, {5}
    ba90:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
    ba94:	eorcs	r4, ip, #112197632	; 0x6b00000
    ba98:			; <UNDEFINED> instruction: 0xf2a54618
    ba9c:			; <UNDEFINED> instruction: 0xf7f6756c
    baa0:			; <UNDEFINED> instruction: 0xf04fee1c
    baa4:			; <UNDEFINED> instruction: 0x960333ff
    baa8:	strls	r9, [r5, #-776]	; 0xfffffcf8
    baac:			; <UNDEFINED> instruction: 0xf7f69404
    bab0:	mcrrne	11, 12, lr, r3, cr2
    bab4:	str	sp, [r1, r3, lsr #3]!
    bab8:	mcrr	7, 15, pc, r4, cr6	; <UNPREDICTABLE>
    babc:	andeq	sl, r1, r4, lsl #6
    bac0:	andeq	r0, r0, r4, ror #5
    bac4:	ldrdeq	sl, [r1], -lr
    bac8:	tstlt	r3, r3, lsl #16
    bacc:	ldrmi	lr, [r8], -ip, lsl #12
    bad0:	svclt	0x00004770
    bad4:	tstlt	r3, r3, lsl #16
    bad8:			; <UNDEFINED> instruction: 0x4618e63c
    badc:	svclt	0x00004770
    bae0:	blmi	119e3fc <__assert_fail@plt+0x119ba08>
    bae4:	push	{r1, r3, r4, r5, r6, sl, lr}
    bae8:	strdlt	r4, [r6], r0
    baec:	stcge	8, cr5, [r1], {211}	; 0xd3
    baf0:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    baf4:			; <UNDEFINED> instruction: 0xf04f9305
    baf8:	mrslt	r0, LR_irq
    bafc:	strcs	r4, [r0, -r4, lsl #12]
    bb00:			; <UNDEFINED> instruction: 0xf8987027
    bb04:	strtmi	r5, [r8], -r0
    bb08:			; <UNDEFINED> instruction: 0x4640b155
    bb0c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    bb10:	stmdacs	r0, {r1, r2, r9, sl, lr}
    bb14:			; <UNDEFINED> instruction: 0x4601d15c
    bb18:			; <UNDEFINED> instruction: 0xf7ff4640
    bb1c:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    bb20:	blmi	d9e404 <__assert_fail@plt+0xd9ba10>
    bb24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bb28:	blls	165b98 <__assert_fail@plt+0x1631a4>
    bb2c:	qdsuble	r4, sl, r1
    bb30:	pop	{r1, r2, ip, sp, pc}
    bb34:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
    bb38:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
    bb3c:	mulcs	r1, r8, r8
    bb40:	rsbvc	r2, r2, r4, asr r1
    bb44:	mulcs	r2, r8, r8
    bb48:			; <UNDEFINED> instruction: 0xf89870a2
    bb4c:	rscvc	r2, r2, r3
    bb50:	mulcs	r5, r8, r8
    bb54:			; <UNDEFINED> instruction: 0xf8987122
    bb58:	cmnvc	r2, r6
    bb5c:	mulcs	r8, r8, r8
    bb60:			; <UNDEFINED> instruction: 0xf89871a2
    bb64:	mvnvc	r2, #9
    bb68:	mvnvc	r7, r1, lsr #4
    bb6c:	andcc	pc, r9, r4, asr #17
    bb70:	andcc	pc, sp, r4, lsr #17
    bb74:	mulcc	sl, r8, r8
    bb78:	svclt	0x00182b20
    bb7c:	svclt	0x00182b09
    bb80:	bicle	r2, sp, sl
    bb84:	mulcc	fp, r8, r8
    bb88:	svclt	0x00182b09
    bb8c:	svclt	0x00082b20
    bb90:	sbcle	r2, r5, fp
    bb94:			; <UNDEFINED> instruction: 0xf8987263
    bb98:	adcvc	r3, r3, #12
    bb9c:	mulcc	sp, r8, r8
    bba0:	svclt	0x00182b3a
    bba4:			; <UNDEFINED> instruction: 0xd1bb200d
    bba8:	mulcc	lr, r8, r8
    bbac:			; <UNDEFINED> instruction: 0xf89872e3
    bbb0:			; <UNDEFINED> instruction: 0x7323300f
    bbb4:	mulscc	r0, r8, r8
    bbb8:	svclt	0x00052b3a
    bbbc:	mulscc	r1, r8, r8
    bbc0:	andscs	r2, r0, r3, lsl r0
    bbc4:	svclt	0x00047363
    bbc8:	mulscc	r2, r8, r8
    bbcc:	str	r7, [r7, r3, lsr #7]!
    bbd0:	ldrdcs	pc, [r4], -r8
    bbd4:			; <UNDEFINED> instruction: 0xf8d8200f
    bbd8:			; <UNDEFINED> instruction: 0xf8d83008
    bbdc:	rsbvs	r1, r2, r0
    bbe0:	eorvs	r6, r1, r3, lsr #1
    bbe4:			; <UNDEFINED> instruction: 0x200cf8b8
    bbe8:	mulcc	lr, r8, r8
    bbec:			; <UNDEFINED> instruction: 0x81a273e7
    bbf0:	ldr	r7, [r5, r3, lsr #7]
    bbf4:	bl	fe9c9bd4 <__assert_fail@plt+0xfe9c71e0>
    bbf8:	strdeq	sl, [r1], -ip
    bbfc:	andeq	r0, r0, r4, ror #5
    bc00:			; <UNDEFINED> instruction: 0x0001a1bc
    bc04:	blmi	111e518 <__assert_fail@plt+0x111bb24>
    bc08:	push	{r1, r3, r4, r5, r6, sl, lr}
    bc0c:	strdlt	r4, [sp], r0
    bc10:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
    bc14:	movwls	r6, #47131	; 0xb81b
    bc18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc1c:	rsbsle	r2, r3, r0, lsl #26
    bc20:			; <UNDEFINED> instruction: 0xf7ff4604
    bc24:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    bc28:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
    bc2c:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
    bc30:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
    bc34:	blcc	c19cfc <__assert_fail@plt+0xc17308>
    bc38:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
    bc3c:	blx	1aa1e2 <__assert_fail@plt+0x1a77ee>
    bc40:	bcc	c0d05c <__assert_fail@plt+0xc0a668>
    bc44:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
    bc48:	blx	1941e2 <__assert_fail@plt+0x1917ee>
    bc4c:			; <UNDEFINED> instruction: 0xf8947202
    bc50:			; <UNDEFINED> instruction: 0xf8949006
    bc54:	vhadd.s8	d28, d0, d7
    bc58:			; <UNDEFINED> instruction: 0xf1a970b1
    bc5c:			; <UNDEFINED> instruction: 0xf8940930
    bc60:	blx	6bc8e <__assert_fail@plt+0x6929a>
    bc64:			; <UNDEFINED> instruction: 0xf1ac3505
    bc68:	bvc	fe84c930 <__assert_fail@plt+0xfe849f3c>
    bc6c:	ldreq	pc, [r1, -r2, lsr #3]!
    bc70:	mul	fp, r4, r8
    bc74:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    bc78:	blvc	89c694 <__assert_fail@plt+0x899ca0>
    bc7c:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
    bc80:	blvc	fe92aa14 <__assert_fail@plt+0xfe928020>
    bc84:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
    bc88:	rndeqdp	f7, #0.5
    bc8c:	eorseq	pc, r0, #-2147483608	; 0x80000028
    bc90:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    bc94:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
    bc98:	andcs	fp, r0, ip, asr #31
    bc9c:	svccs	0x000b2001
    bca0:			; <UNDEFINED> instruction: 0xf040bf88
    bca4:	blx	18bcb2 <__assert_fail@plt+0x1892be>
    bca8:	blx	1900d2 <__assert_fail@plt+0x18d6de>
    bcac:	blx	1944ee <__assert_fail@plt+0x191afa>
    bcb0:	bllt	121c8c4 <__assert_fail@plt+0x1219ed0>
    bcb4:	rscscc	pc, pc, r9, lsl #2
    bcb8:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
    bcbc:			; <UNDEFINED> instruction: 0xdc232917
    bcc0:	svclt	0x00d82b3d
    bcc4:	svclt	0x00cc2a3b
    bcc8:	strcs	r2, [r0], #-1025	; 0xfffffbff
    bccc:			; <UNDEFINED> instruction: 0x4668dc1c
    bcd0:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
    bcd4:	strls	r9, [r5, #-1030]	; 0xfffffbfa
    bcd8:	ldrbcc	pc, [pc, #79]!	; bd2f <__assert_fail@plt+0x933b>	; <UNPREDICTABLE>
    bcdc:	stmib	sp, {r8, r9, ip, pc}^
    bce0:	stmib	sp, {r0, r8, sp}^
    bce4:	strls	r9, [r7], #-1795	; 0xfffff8fd
    bce8:	strmi	lr, [r9], #-2509	; 0xfffff633
    bcec:			; <UNDEFINED> instruction: 0xf7f69508
    bcf0:	bmi	2c73d8 <__assert_fail@plt+0x2c49e4>
    bcf4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    bcf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bcfc:	subsmi	r9, sl, fp, lsl #22
    bd00:	andlt	sp, sp, r5, lsl #2
    bd04:	mvnshi	lr, #12386304	; 0xbd0000
    bd08:	rscscc	pc, pc, pc, asr #32
    bd0c:			; <UNDEFINED> instruction: 0xf7f6e7f1
    bd10:	svclt	0x0000eb1a
    bd14:	ldrdeq	sl, [r1], -r8
    bd18:	andeq	r0, r0, r4, ror #5
    bd1c:	andeq	r9, r1, sl, ror #31
    bd20:	blmi	6de590 <__assert_fail@plt+0x6dbb9c>
    bd24:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    bd28:			; <UNDEFINED> instruction: 0x4605b095
    bd2c:	tstcc	r1, r7, lsl #2
    bd30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd34:			; <UNDEFINED> instruction: 0xf04f9313
    bd38:	svclt	0x00040300
    bd3c:	andvc	r2, r3, r0, lsl #6
    bd40:	stmdbge	r8, {r3, r4, ip, lr, pc}
    bd44:			; <UNDEFINED> instruction: 0xf7f6a807
    bd48:	bmi	4c65a0 <__assert_fail@plt+0x4c3bac>
    bd4c:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    bd50:	strtmi	r4, [r8], -r4, lsl #12
    bd54:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
    bd58:	vrshl.s8	d9, d4, d3
    bd5c:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    bd60:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
    bd64:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
    bd68:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
    bd6c:	strls	r3, [r0], #-1025	; 0xfffffbff
    bd70:	ldc	7, cr15, [ip, #-984]	; 0xfffffc28
    bd74:	blmi	19e59c <__assert_fail@plt+0x19bba8>
    bd78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd7c:	blls	4e5dec <__assert_fail@plt+0x4e33f8>
    bd80:	qaddle	r4, sl, r1
    bd84:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
    bd88:	b	ff749d68 <__assert_fail@plt+0xff747374>
    bd8c:			; <UNDEFINED> instruction: 0x00019fba
    bd90:	andeq	r0, r0, r4, ror #5
    bd94:			; <UNDEFINED> instruction: 0x000081b6
    bd98:	andeq	r9, r1, r8, ror #30
    bd9c:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    bda0:	suble	r2, r2, r0, lsl #28
    bda4:	tstcs	r1, ip, lsl #12
    bda8:			; <UNDEFINED> instruction: 0xf7ff4605
    bdac:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    bdb0:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
    bdb4:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
    bdb8:	stmiavc	r9!, {r1, r3, sp}^
    bdbc:	blcc	c1a684 <__assert_fail@plt+0xc17c90>
    bdc0:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
    bdc4:	strcs	pc, [r6], -r0, lsl #22
    bdc8:	blx	2a37a <__assert_fail@plt+0x27986>
    bdcc:	bcc	c109e0 <__assert_fail@plt+0xc0dfec>
    bdd0:	blx	1436a <__assert_fail@plt+0x11976>
    bdd4:	blx	685e6 <__assert_fail@plt+0x65bf2>
    bdd8:	vmax.s8	d19, d0, d6
    bddc:	bvc	a68ca8 <__assert_fail@plt+0xa662b4>
    bde0:	bvc	1b5a6ac <__assert_fail@plt+0x1b57cb8>
    bde4:			; <UNDEFINED> instruction: 0xf1a1429e
    bde8:			; <UNDEFINED> instruction: 0xf1a50130
    bdec:	svclt	0x00cc0530
    bdf0:	movwcs	r2, #4864	; 0x1300
    bdf4:	svclt	0x00882a0b
    bdf8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bdfc:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
    be00:			; <UNDEFINED> instruction: 0x1e48b99b
    be04:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
    be08:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
    be0c:	ldrbcc	pc, [pc, #79]!	; be63 <__assert_fail@plt+0x946f>	; <UNPREDICTABLE>
    be10:			; <UNDEFINED> instruction: 0x61a34618
    be14:	mvnvs	r6, r6, ror #2
    be18:	adcvs	r6, r3, #805306374	; 0x30000006
    be1c:	movwcc	lr, #2500	; 0x9c4
    be20:	smlabtcc	r2, r4, r9, lr
    be24:	eorvs	r6, r5, #-2147483640	; 0x80000008
    be28:			; <UNDEFINED> instruction: 0xf04fbdf8
    be2c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    be30:	blmi	111e744 <__assert_fail@plt+0x111bd50>
    be34:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    be38:	addlt	r7, sp, r4, lsl #16
    be3c:			; <UNDEFINED> instruction: 0x460558d3
    be40:	strmi	r2, [lr], -r0, lsr #24
    be44:	movwls	r6, #47131	; 0xb81b
    be48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be4c:			; <UNDEFINED> instruction: 0xf815d103
    be50:	stccs	15, cr4, [r0], #-4
    be54:			; <UNDEFINED> instruction: 0x4620d0fb
    be58:	subsle	r2, pc, r0, lsl #24
    be5c:			; <UNDEFINED> instruction: 0xf7f64628
    be60:	stmdacs	lr, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    be64:	bvc	b023fc <__assert_fail@plt+0xaffa08>
    be68:	cmnle	r1, r4, asr fp
    be6c:			; <UNDEFINED> instruction: 0xf1a47868
    be70:	stmiavc	sl!, {r4, r5, r8, r9}
    be74:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
    be78:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
    be7c:	rsbcs	r3, r4, r0, lsr sl
    be80:	blx	1da34a <__assert_fail@plt+0x1d7956>
    be84:	blx	1dca9a <__assert_fail@plt+0x1da0a6>
    be88:	vhsub.s8	d17, d0, d2
    be8c:	blx	28442 <__assert_fail@plt+0x25a4e>
    be90:	addmi	r2, fp, #201326592	; 0xc000000
    be94:			; <UNDEFINED> instruction: 0xf04fbfd8
    be98:	ldcle	0, cr3, [pc, #-1020]!	; baa4 <__assert_fail@plt+0x90b0>
    be9c:			; <UNDEFINED> instruction: 0xf105b116
    bea0:	eorsvs	r0, r2, pc, lsl #4
    bea4:	rscsvc	pc, r5, #64, 4
    bea8:	svclt	0x00c44293
    beac:	rscvs	pc, fp, r0, asr #12
    beb0:	rscvc	pc, r8, r7, asr #13
    beb4:	bvc	fea82f84 <__assert_fail@plt+0xfea80590>
    beb8:	msrvc	SPSR_fs, #805306378	; 0x3000000a
    bebc:	andcs	r7, sl, pc, lsr #19
    bec0:	bvc	1baa678 <__assert_fail@plt+0x1ba7c84>
    bec4:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
    bec8:	movwls	r3, #23600	; 0x5c30
    becc:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    bed0:	bcc	c2a47c <__assert_fail@plt+0xc27a88>
    bed4:			; <UNDEFINED> instruction: 0xf8953e30
    bed8:	blx	3bf12 <__assert_fail@plt+0x3951e>
    bedc:	bvc	ffb1db00 <__assert_fail@plt+0xffb1b10c>
    bee0:	strcc	pc, [r6], -r0, lsl #22
    bee4:	blx	1afae <__assert_fail@plt+0x185ba>
    bee8:	blvc	1a50af8 <__assert_fail@plt+0x1a4e104>
    beec:			; <UNDEFINED> instruction: 0xf1ac7baa
    bef0:	ldmdbcc	r0!, {r4, r5, sl, fp}
    bef4:	bcc	c31b08 <__assert_fail@plt+0xc2f114>
    bef8:	blx	1abc6 <__assert_fail@plt+0x181d2>
    befc:	movwls	ip, #17412	; 0x4404
    bf00:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
    bf04:	andcs	r4, r0, #104, 12	; 0x6800000
    bf08:	andls	r9, r7, #2097152	; 0x200000
    bf0c:	andls	r9, r6, #16777216	; 0x1000000
    bf10:	stmib	sp, {r8, ip, pc}^
    bf14:	andls	r2, sl, #8, 4	; 0x80000000
    bf18:	stc	7, cr15, [r2], #984	; 0x3d8
    bf1c:	blmi	25e74c <__assert_fail@plt+0x25bd58>
    bf20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bf24:	blls	2e5f94 <__assert_fail@plt+0x2e35a0>
    bf28:	qaddle	r4, sl, r7
    bf2c:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    bf30:			; <UNDEFINED> instruction: 0x46284631
    bf34:			; <UNDEFINED> instruction: 0xf7f6220a
    bf38:	ubfx	lr, lr, #22, #16
    bf3c:	b	c9f1c <__assert_fail@plt+0xc7528>
    bf40:	andeq	r9, r1, sl, lsr #29
    bf44:	andeq	r0, r0, r4, ror #5
    bf48:	andeq	r9, r1, r0, asr #27
    bf4c:			; <UNDEFINED> instruction: 0x43a3f44f
    bf50:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    bf54:	andeq	pc, r1, r3, lsl #22
    bf58:	svclt	0x00004770
    bf5c:	mvnsmi	lr, #737280	; 0xb4000
    bf60:	streq	pc, [r9, #1608]	; 0x648
    bf64:	streq	pc, [r8, #1736]	; 0x6c8
    bf68:			; <UNDEFINED> instruction: 0x21abf64a
    bf6c:			; <UNDEFINED> instruction: 0x21aaf6ca
    bf70:	rsbcc	pc, r1, #-268435452	; 0xf0000004
    bf74:	vmlacc.f64	d15, d16, d21
    bf78:	andsvc	pc, r9, #1610612748	; 0x6000000c
    bf7c:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bf80:	ldceq	0, cr15, [r8], {79}	; 0x4f
    bf84:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
    bf88:	addlt	r4, r5, lr, lsl ip
    bf8c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    bf90:	vnmlane.f32	s29, s28, s30
    bf94:	blx	fe958fbe <__assert_fail@plt+0xfe9565ca>
    bf98:	blmi	6d93d8 <__assert_fail@plt+0x6d69e4>
    bf9c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    bfa0:	blx	fe84e55e <__assert_fail@plt+0xfe84bb6a>
    bfa4:	blx	2303c2 <__assert_fail@plt+0x22d9ce>
    bfa8:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
    bfac:	andhi	pc, r1, #165888	; 0x28800
    bfb0:	and	pc, ip, sp, asr #17
    bfb4:			; <UNDEFINED> instruction: 0x5c11fb0c
    bfb8:	bl	929f4 <__assert_fail@plt+0x90000>
    bfbc:	beq	54c918 <__assert_fail@plt+0x549f24>
    bfc0:	andgt	pc, r8, sp, asr #17
    bfc4:	andls	r4, r0, #44040192	; 0x2a00000
    bfc8:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
    bfcc:	tstcs	r1, lr, lsl r2
    bfd0:			; <UNDEFINED> instruction: 0xf7f69501
    bfd4:	vqdmulh.s<illegal width 8>	q15, <illegal reg q1.5>, q14
    bfd8:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
    bfdc:	strtmi	r1, [r0], -r1, ror #7
    bfe0:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
    bfe4:	cmncs	r4, r5, lsr r9
    bfe8:	bl	749fc8 <__assert_fail@plt+0x7475d4>
    bfec:	andlt	r3, r5, r1
    bff0:	mvnshi	lr, #12386304	; 0xbd0000
    bff4:			; <UNDEFINED> instruction: 0xf7f62179
    bff8:	andcc	lr, r1, r6, lsl fp
    bffc:	pop	{r0, r2, ip, sp, pc}
    c000:	svclt	0x000083f0
    c004:	muleq	r1, r2, r4
    c008:	andeq	r7, r0, r2, lsl #31
    c00c:	strmi	r4, [r1], -fp, lsl #12
    c010:			; <UNDEFINED> instruction: 0x4618b5f0
    c014:	blcs	38230 <__assert_fail@plt+0x3583c>
    c018:			; <UNDEFINED> instruction: 0xf7f6d046
    c01c:	vmov.32	lr, d21[1]
    c020:	vsqrt.f64	d16, d0
    c024:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    c028:	blvs	e076ac <__assert_fail@plt+0xe04cb8>
    c02c:	streq	pc, [r9], #1608	; 0x648
    c030:	streq	pc, [r8], #1736	; 0x6c8
    c034:	strcs	pc, [fp, #1610]!	; 0x64a
    c038:	strcs	pc, [sl, #1738]!	; 0x6ca
    c03c:	cdpeq	0, 3, cr15, cr12, cr15, {2}
    c040:	rsbcc	pc, r1, pc, asr #4
    c044:	andsvc	pc, r9, r6, asr #5
    c048:	blvc	1c7a50 <__assert_fail@plt+0x1c505c>
    c04c:	ldceq	0, cr15, [r8], {79}	; 0x4f
    c050:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
    c054:	blvs	ff047c4c <__assert_fail@plt+0xff045258>
    c058:	bvs	fe4478b8 <__assert_fail@plt+0xfe444ec4>
    c05c:	andcc	pc, r6, #164, 22	; 0x29000
    c060:	blx	38e5b2 <__assert_fail@plt+0x38bbbe>
    c064:	mrc	2, 7, r6, cr12, cr2, {0}
    c068:	vnmla.f64	d7, d23, d7
    c06c:	blx	fe91aab6 <__assert_fail@plt+0xfe9180c2>
    c070:	stmdbeq	r1!, {r0, r1, sl, ip}^
    c074:	strvs	pc, [r1, #-2981]	; 0xfffff45b
    c078:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
    c07c:	blx	fe80e532 <__assert_fail@plt+0xfe80bb3e>
    c080:	blx	324096 <__assert_fail@plt+0x3216a2>
    c084:	bne	6514d8 <__assert_fail@plt+0x64eae4>
    c088:	subseq	lr, r1, r0, lsl #22
    c08c:	blx	1ce89a <__assert_fail@plt+0x1cbea6>
    c090:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
    c094:	tstlt	r4, #95232	; 0x17400
    c098:			; <UNDEFINED> instruction: 0x4621481d
    c09c:	andlt	r4, r5, r8, ror r4
    c0a0:	ldrhtmi	lr, [r0], #141	; 0x8d
    c0a4:	stmiblt	sl!, {r0, ip, sp, lr, pc}
    c0a8:			; <UNDEFINED> instruction: 0xf7ff9103
    c0ac:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c0b0:	bl	13ca090 <__assert_fail@plt+0x13c769c>
    c0b4:	bleq	ff047b90 <__assert_fail@plt+0xff04519c>
    c0b8:	blx	447c84 <__assert_fail@plt+0x445290>
    c0bc:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
    c0c0:	andlt	r4, r5, r8, ror r4
    c0c4:	ldrhtmi	lr, [r0], #141	; 0x8d
    c0c8:	ldcllt	7, cr15, [r4], #-984	; 0xfffffc28
    c0cc:			; <UNDEFINED> instruction: 0x46234812
    c0d0:	strtmi	r9, [sl], -r0, lsl #4
    c0d4:			; <UNDEFINED> instruction: 0xf0014478
    c0d8:	mullt	r5, r1, r9
    c0dc:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    c0e0:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    c0e4:	pop	{r0, r2, ip, sp, pc}
    c0e8:			; <UNDEFINED> instruction: 0xf00140f0
    c0ec:	stmdami	ip, {r0, r1, r2, r7, r8, fp, ip, sp, pc}
    c0f0:			; <UNDEFINED> instruction: 0x46294613
    c0f4:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    c0f8:	pop	{r0, r2, ip, sp, pc}
    c0fc:			; <UNDEFINED> instruction: 0xf00140f0
    c100:	svclt	0x0000b97d
    c104:	andhi	pc, r0, pc, lsr #7
    c108:	andeq	r0, r0, r0
    c10c:	submi	r0, lr, r0
    c110:			; <UNDEFINED> instruction: 0x00007ebc
    c114:	andeq	r7, r0, r0, ror lr
    c118:	andeq	r7, r0, r8, ror #28
    c11c:	andeq	r7, r0, lr, ror lr
    c120:	andeq	r7, r0, r6, asr lr
    c124:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
    c128:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    c12c:	addlt	fp, r5, r0, lsr r5
    c130:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c134:			; <UNDEFINED> instruction: 0xf04f9303
    c138:	andls	r0, r2, r0, lsl #6
    c13c:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
    c140:	b	ffa4a120 <__assert_fail@plt+0xffa4772c>
    c144:	tstcs	r0, r7, lsl sl
    c148:			; <UNDEFINED> instruction: 0x4604447a
    c14c:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
    c150:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
    c154:	strls	r3, [r1, #-40]	; 0xffffffd8
    c158:	msrvc	SPSR_fs, #805306368	; 0x30000000
    c15c:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    c160:			; <UNDEFINED> instruction: 0xf7f69400
    c164:	bmi	486dfc <__assert_fail@plt+0x484408>
    c168:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    c16c:	ldmpl	r3, {r4, fp, lr}^
    c170:	eorcc	r4, r8, r8, ror r4
    c174:	blls	e61e4 <__assert_fail@plt+0xe37f0>
    c178:	qaddle	r4, sl, sp
    c17c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    c180:	blmi	35e9b8 <__assert_fail@plt+0x35bfc4>
    c184:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    c188:			; <UNDEFINED> instruction: 0x3328ca07
    c18c:	movwgt	r0, #15380	; 0x3c14
    c190:	blcs	ca224 <__assert_fail@plt+0xc7830>
    c194:			; <UNDEFINED> instruction: 0xe7e6701c
    c198:	ldm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c19c:			; <UNDEFINED> instruction: 0x00019bb6
    c1a0:	andeq	r0, r0, r4, ror #5
    c1a4:	andeq	r7, r0, r8, lsr #28
    c1a8:	andeq	sl, r1, lr, asr #5
    c1ac:	andeq	r9, r1, r6, ror fp
    c1b0:			; <UNDEFINED> instruction: 0x0001a2b0
    c1b4:	andeq	r7, r0, r0, ror #27
    c1b8:	muleq	r1, sl, r2
    c1bc:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
    c1c0:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    c1c4:	addlt	fp, r9, r0, lsr r5
    c1c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c1cc:			; <UNDEFINED> instruction: 0xf04f9307
    c1d0:	andls	r0, r6, r0, lsl #6
    c1d4:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    c1d8:	b	fe74a1b8 <__assert_fail@plt+0xfe7477c4>
    c1dc:	tstcs	lr, r9, lsl sl
    c1e0:			; <UNDEFINED> instruction: 0x4604447a
    c1e4:	stmdavs	r5!, {r3, r4, fp, lr}
    c1e8:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
    c1ec:	strls	r3, [r4, #-56]	; 0xffffffc8
    c1f0:	msrvc	SPSR_fs, #805306368	; 0x30000000
    c1f4:	strls	r6, [r3, #-2149]	; 0xfffff79b
    c1f8:	strls	r6, [r2, #-2213]	; 0xfffff75b
    c1fc:	strls	r6, [r1, #-2277]	; 0xfffff71b
    c200:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    c204:			; <UNDEFINED> instruction: 0xf7f69400
    c208:	bmi	446d58 <__assert_fail@plt+0x444364>
    c20c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    c210:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
    c214:	eorscc	r4, r8, r8, ror r4
    c218:	blls	1e6288 <__assert_fail@plt+0x1e3894>
    c21c:	qaddle	r4, sl, fp
    c220:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    c224:	stcmi	13, cr4, [ip], {11}
    c228:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    c22c:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
    c230:	strgt	r6, [pc], #-2093	; c238 <__assert_fail@plt+0x9844>
    c234:	strb	r6, [r8, r5, lsr #32]!
    c238:	stm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c23c:	andeq	r9, r1, lr, lsl fp
    c240:	andeq	r0, r0, r4, ror #5
    c244:			; <UNDEFINED> instruction: 0x00007db4
    c248:	andeq	sl, r1, r6, lsr r2
    c24c:	ldrdeq	r9, [r1], -r2
    c250:	andeq	sl, r1, ip, lsl #4
    c254:	andeq	r7, r0, r8, asr sp
    c258:	strdeq	sl, [r1], -r6
    c25c:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
    c260:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    c264:	addlt	fp, r4, r0, lsl r5
    c268:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c26c:			; <UNDEFINED> instruction: 0xf04f9303
    c270:	andls	r0, r2, r0, lsl #6
    c274:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
    c278:			; <UNDEFINED> instruction: 0xf7f64c25
    c27c:	ldrbtmi	lr, [ip], #-2418	; 0xfffff68e
    c280:	strmi	r3, [r3], -ip, lsl #9
    c284:	vaddl.s8	q9, d0, d24
    c288:	movwls	r0, #4098	; 0x1002
    c28c:	b	ff3ca26c <__assert_fail@plt+0xff3c7878>
    c290:	strmi	r2, [r1], -pc, lsr #4
    c294:			; <UNDEFINED> instruction: 0xf7f94620
    c298:	ldmdbmi	lr, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    c29c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c2a0:	svc	0x0048f7f5
    c2a4:			; <UNDEFINED> instruction: 0xb3209b01
    c2a8:	teqcs	r1, fp, lsl ip
    c2ac:			; <UNDEFINED> instruction: 0xf104447c
    c2b0:			; <UNDEFINED> instruction: 0xf104028c
    c2b4:			; <UNDEFINED> instruction: 0xf7f60058
    c2b8:	movwcs	lr, #2382	; 0x94e
    c2bc:	addcc	pc, r9, r4, lsl #17
    c2c0:	blmi	49eb20 <__assert_fail@plt+0x49c12c>
    c2c4:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
    c2c8:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    c2cc:	ldmdavs	sl, {r3, r4, r6, ip, sp}
    c2d0:	subsmi	r9, sl, r3, lsl #22
    c2d4:	andlt	sp, r4, r5, lsl r1
    c2d8:	bmi	4bb720 <__assert_fail@plt+0x4b8d2c>
    c2dc:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    c2e0:	bgt	1dd4d4 <__assert_fail@plt+0x1daae0>
    c2e4:	ldceq	3, cr3, [r4], {88}	; 0x58
    c2e8:			; <UNDEFINED> instruction: 0xf823c303
    c2ec:	andsvc	r2, ip, r2, lsl #22
    c2f0:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c2f4:	eorscs	r4, r2, #32, 12	; 0x2000000
    c2f8:			; <UNDEFINED> instruction: 0xf7f64479
    c2fc:	blls	86a34 <__assert_fail@plt+0x84040>
    c300:			; <UNDEFINED> instruction: 0xf7f6e7d2
    c304:	svclt	0x0000e820
    c308:	andeq	r9, r1, lr, ror sl
    c30c:	andeq	r0, r0, r4, ror #5
    c310:	andeq	sl, r1, r2, lsr #3
    c314:	andeq	r7, r0, r6, lsl sp
    c318:	andeq	sl, r1, r4, ror r1
    c31c:	andeq	r9, r1, ip, lsl sl
    c320:	andeq	sl, r1, r6, asr r1
    c324:	andeq	r7, r0, r6, lsl #25
    c328:	andeq	sl, r1, r0, asr #2
    c32c:	andeq	r7, r0, r0, asr #25
    c330:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
    c334:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    c338:			; <UNDEFINED> instruction: 0xb093b5f0
    c33c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c340:			; <UNDEFINED> instruction: 0xf04f9311
    c344:	andls	r0, r5, r0, lsl #6
    c348:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
    c34c:			; <UNDEFINED> instruction: 0xf7f5a805
    c350:	stmdacs	r0, {r4, r8, r9, sl, fp, sp, lr, pc}
    c354:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
    c358:	strtcs	pc, [fp], #1610	; 0x64a
    c35c:	strtcs	pc, [sl], #1730	; 0x6c2
    c360:	vmla.i8	d22, d18, d1
    c364:	vshl.s64	d20, d3, #9
    c368:	blx	fe115896 <__assert_fail@plt+0xfe112ea2>
    c36c:	ldrbne	r4, [r4, r2, lsl #6]
    c370:	strvs	pc, [r1, #-2949]	; 0xfffff47b
    c374:	bl	ff126398 <__assert_fail@plt+0xff1239a4>
    c378:	stmdane	lr!, {r0, r1, r5, r6, sl}^
    c37c:	strbne	r2, [sp, ip, lsl #6]
    c380:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
    c384:	streq	lr, [r6, #3013]!	; 0xbc5
    c388:	strls	r6, [r3, -r2, asr #17]
    c38c:	strbeq	lr, [r5, #3013]	; 0xbc5
    c390:	blne	12664b0 <__assert_fail@plt+0x1263abc>
    c394:	bl	11efec <__assert_fail@plt+0x11c5f8>
    c398:	bl	4d4b0 <__assert_fail@plt+0x4aabc>
    c39c:	strls	r0, [r2], -r1, asr #2
    c3a0:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    c3a4:	cfmuldmi	mvd4, mvd1, mvd3
    c3a8:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
    c3ac:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
    c3b0:	vadd.i8	d4, d4, d15
    c3b4:	strls	r7, [r0], #-1132	; 0xfffffb94
    c3b8:			; <UNDEFINED> instruction: 0xf0014478
    c3bc:	bmi	38a440 <__assert_fail@plt+0x387a4c>
    c3c0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    c3c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c3c8:	subsmi	r9, sl, r1, lsl fp
    c3cc:	andslt	sp, r3, r6, lsl #2
    c3d0:			; <UNDEFINED> instruction: 0x2016bdf0
    c3d4:	b	cca3b4 <__assert_fail@plt+0xcc79c0>
    c3d8:	ldrb	r2, [r0, r0]!
    c3dc:	svc	0x00b2f7f5
    c3e0:	andeq	r9, r1, sl, lsr #19
    c3e4:	andeq	r0, r0, r4, ror #5
    c3e8:	andeq	r7, r0, ip, lsl ip
    c3ec:	andeq	r7, r0, sl, lsr ip
    c3f0:	andeq	r7, r0, r4, asr #24
    c3f4:	andeq	r9, r1, lr, lsl r9
    c3f8:	tstlt	fp, r3, lsl #16
    c3fc:	blt	f4a400 <__assert_fail@plt+0xf47a0c>
    c400:			; <UNDEFINED> instruction: 0x4770201a
    c404:	addlt	fp, r5, r0, lsl #10
    c408:	stmdavc	r3, {r3, r8, ip, sp, pc}
    c40c:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    c410:	andcs	r2, r0, r5, lsl #4
    c414:			; <UNDEFINED> instruction: 0xf7f54479
    c418:			; <UNDEFINED> instruction: 0x4601ef90
    c41c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    c420:			; <UNDEFINED> instruction: 0xf85db005
    c424:			; <UNDEFINED> instruction: 0xf7fdeb04
    c428:			; <UNDEFINED> instruction: 0xf100bcff
    c42c:			; <UNDEFINED> instruction: 0xf100020d
    c430:	strmi	r0, [r1], -fp, lsl #6
    c434:	movwls	r9, #4610	; 0x1202
    c438:	andeq	pc, r9, #0, 2
    c43c:	andls	r1, r0, #8384	; 0x20c0
    c440:	stmdami	r5, {r1, r8, sl, fp, ip}
    c444:			; <UNDEFINED> instruction: 0xf7fd4478
    c448:	andlt	pc, r5, pc, ror #25
    c44c:	blx	14a5ca <__assert_fail@plt+0x147bd6>
    c450:	andeq	r7, r0, r4, lsl ip
    c454:	muleq	r0, r6, r1
    c458:	andeq	r7, r0, ip, ror #23
    c45c:			; <UNDEFINED> instruction: 0x4605b538
    c460:			; <UNDEFINED> instruction: 0xb1ab780b
    c464:	strmi	r4, [ip], -r8, lsl #12
    c468:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c46c:	tstle	r1, pc, lsl #16
    c470:	blcs	152ad04 <__assert_fail@plt+0x1528310>
    c474:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
    c478:	stmiavs	r3!, {r8, sp}
    c47c:	rsbvs	r6, sl, r0, lsr #16
    c480:	eorvs	r6, r8, fp, lsr #1
    c484:	blvc	fe8eeb14 <__assert_fail@plt+0xfe8ec120>
    c488:			; <UNDEFINED> instruction: 0x81aa73e9
    c48c:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
    c490:	ldclt	0, cr7, [r8, #-12]!
    c494:	vpmax.s8	d20, d0, d4
    c498:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
    c49c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    c4a0:			; <UNDEFINED> instruction: 0xf7fd3210
    c4a4:	svclt	0x0000fd43
    c4a8:			; <UNDEFINED> instruction: 0x00007bb0
    c4ac:	andeq	r7, r0, lr, lsr sl
    c4b0:	blmi	1e9ee9c <__assert_fail@plt+0x1e9c4a8>
    c4b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    c4b8:	strdlt	r4, [sp], r0
    c4bc:	ldrcs	r7, [sl], -r7, lsl #16
    c4c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c4c4:			; <UNDEFINED> instruction: 0xf04f930b
    c4c8:	svccs	0x00000300
    c4cc:	sbcshi	pc, r4, r0
    c4d0:	strmi	r4, [sp], -r4, lsl #12
    c4d4:			; <UNDEFINED> instruction: 0xf9d0f7ff
    c4d8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c4dc:	sbchi	pc, ip, r0, asr #32
    c4e0:	bicvc	pc, r1, #82837504	; 0x4f00000
    c4e4:	mvnsvc	pc, #208666624	; 0xc700000
    c4e8:	vqsub.s8	d4, d16, d13
    c4ec:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
    c4f0:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
    c4f4:	mul	r2, r4, r8
    c4f8:			; <UNDEFINED> instruction: 0xf894200a
    c4fc:			; <UNDEFINED> instruction: 0xf1a2c003
    c500:			; <UNDEFINED> instruction: 0xf1ae0730
    c504:			; <UNDEFINED> instruction: 0xf8940e30
    c508:			; <UNDEFINED> instruction: 0xf1ac9004
    c50c:	stmdbvc	r1!, {r4, r5, sl, fp}^
    c510:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    c514:	mulhi	r6, r4, r8
    c518:			; <UNDEFINED> instruction: 0xcc0efb00
    c51c:			; <UNDEFINED> instruction: 0xf1a979e2
    c520:			; <UNDEFINED> instruction: 0xf1a80730
    c524:	ldmdbcc	r0!, {r4, r5, fp}
    c528:			; <UNDEFINED> instruction: 0xf04f3a30
    c52c:			; <UNDEFINED> instruction: 0xf8940964
    c530:	blx	34566 <__assert_fail@plt+0x31b72>
    c534:			; <UNDEFINED> instruction: 0xf8941107
    c538:	blx	284566 <__assert_fail@plt+0x281b72>
    c53c:			; <UNDEFINED> instruction: 0xf894c303
    c540:	blx	38572 <__assert_fail@plt+0x35b7e>
    c544:			; <UNDEFINED> instruction: 0xf8942208
    c548:			; <UNDEFINED> instruction: 0xf894800c
    c54c:			; <UNDEFINED> instruction: 0xf1aac00d
    c550:			; <UNDEFINED> instruction: 0xf1a80a30
    c554:			; <UNDEFINED> instruction: 0xf8940830
    c558:			; <UNDEFINED> instruction: 0xf1ae900e
    c55c:			; <UNDEFINED> instruction: 0xf1ab0e30
    c560:	blx	f22a <__assert_fail@plt+0xc836>
    c564:			; <UNDEFINED> instruction: 0xf1ac870a
    c568:			; <UNDEFINED> instruction: 0xf1a90c30
    c56c:	vmul.i8	d16, d0, d16
    c570:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
    c574:	blx	3119e <__assert_fail@plt+0x2e7aa>
    c578:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
    c57c:	blx	10daa <__assert_fail@plt+0xe3b6>
    c580:	vhadd.u8	d25, d0, d12
    c584:	strmi	r8, [r5], #-133	; 0xffffff7b
    c588:	stceq	6, cr15, [r9], {72}	; 0x48
    c58c:	stceq	6, cr15, [r8], {200}	; 0xc8
    c590:	b	13f11b4 <__assert_fail@plt+0x13ee7c0>
    c594:	blx	fe32b532 <__assert_fail@plt+0xfe328b3e>
    c598:	ldrmi	r0, [r8], -r5, lsl #16
    c59c:	bl	ff2dd844 <__assert_fail@plt+0xff2dae50>
    c5a0:	ldrtmi	r1, [r8], #2152	; 0x868
    c5a4:	strcc	pc, [r8, -ip, lsl #23]
    c5a8:	bvc	ffa46eec <__assert_fail@plt+0xffa444f8>
    c5ac:	bl	ff29d6d0 <__assert_fail@plt+0xff29acdc>
    c5b0:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
    c5b4:			; <UNDEFINED> instruction: 0xff80f7fe
    c5b8:	adccs	pc, fp, #77594624	; 0x4a00000
    c5bc:	adccs	pc, sl, #203423744	; 0xc200000
    c5c0:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    c5c4:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
    c5c8:	andcc	pc, r7, #133120	; 0x20800
    c5cc:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
    c5d0:	orrvs	pc, sl, #1862270976	; 0x6f000000
    c5d4:	adceq	lr, r2, #205824	; 0x32400
    c5d8:			; <UNDEFINED> instruction: 0xf5a04410
    c5dc:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
    c5e0:	addmi	r9, sl, #7168	; 0x1c00
    c5e4:	blge	2c2600 <__assert_fail@plt+0x2bfc0c>
    c5e8:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
    c5ec:			; <UNDEFINED> instruction: 0xffa2f7fe
    c5f0:	vqdmulh.s<illegal width 8>	d25, d2, d8
    c5f4:	addsmi	r7, r3, #-268435456	; 0xf0000000
    c5f8:	bls	283728 <__assert_fail@plt+0x280d34>
    c5fc:	mcrrle	10, 0, r2, r7, cr12
    c600:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
    c604:			; <UNDEFINED> instruction: 0xf10e2a00
    c608:	svclt	0x00cc30ff
    c60c:	mrscs	r2, (UNDEF: 17)
    c610:	svclt	0x0088281e
    c614:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    c618:	bicsvc	lr, r3, r1, asr sl
    c61c:			; <UNDEFINED> instruction: 0xf64ad138
    c620:			; <UNDEFINED> instruction: 0xf6c221ab
    c624:			; <UNDEFINED> instruction: 0xf64821aa
    c628:			; <UNDEFINED> instruction: 0xf6c80c89
    c62c:	blx	fe04f856 <__assert_fail@plt+0xfe04ce62>
    c630:			; <UNDEFINED> instruction: 0xf8cd0107
    c634:	andls	lr, r0, #4
    c638:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    c63c:	blx	fe330a62 <__assert_fail@plt+0xfe32e06e>
    c640:	stmdbls	r7, {r0, r2, ip}
    c644:			; <UNDEFINED> instruction: 0xec08fb8c
    c648:	bl	ff25d6f0 <__assert_fail@plt+0xff25acfc>
    c64c:	teqcs	ip, r1, lsr #19
    c650:	bl	ff2dd968 <__assert_fail@plt+0xff2daf74>
    c654:	strtmi	r1, [r0], -r0, ror #22
    c658:	bne	1b47588 <__assert_fail@plt+0x1b44b94>
    c65c:	ldceq	0, cr15, [r8], {79}	; 0x4f
    c660:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
    c664:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
    c668:	blx	314ab2 <__assert_fail@plt+0x3120be>
    c66c:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
    c670:	strls	r4, [r2, -r3, lsl #10]
    c674:	ldm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c678:	blmi	21eea8 <__assert_fail@plt+0x21c4b4>
    c67c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c680:	blls	2e66f0 <__assert_fail@plt+0x2e3cfc>
    c684:	qaddle	r4, sl, r5
    c688:	andlt	r4, sp, r0, lsr r6
    c68c:	svchi	0x00f0e8bd
    c690:			; <UNDEFINED> instruction: 0xe7f12637
    c694:	mrc	7, 2, APSR_nzcv, cr6, cr5, {7}
    c698:	andeq	r9, r1, ip, lsr #16
    c69c:	andeq	r0, r0, r4, ror #5
    c6a0:	andeq	r7, r0, sl, asr #17
    c6a4:	andeq	r9, r1, r4, ror #12
    c6a8:	blmi	155f000 <__assert_fail@plt+0x155c60c>
    c6ac:	push	{r1, r3, r4, r5, r6, sl, lr}
    c6b0:	strdlt	r4, [sp], r0
    c6b4:	ldrcs	r7, [sl, -r6, lsl #16]
    c6b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c6bc:			; <UNDEFINED> instruction: 0xf04f930b
    c6c0:	cdpcs	3, 0, cr0, cr0, cr0, {0}
    c6c4:	addhi	pc, r9, r0
    c6c8:	strmi	r4, [sp], -r4, lsl #12
    c6cc:			; <UNDEFINED> instruction: 0xf8d4f7ff
    c6d0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c6d4:	addhi	pc, r1, r0, asr #32
    c6d8:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
    c6dc:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
    c6e0:	vqsub.s8	d4, d16, d13
    c6e4:	stmdavc	r3!, {r1, r2, r7, pc}^
    c6e8:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
    c6ec:	stceq	0, cr15, [sl], {79}	; 0x4f
    c6f0:	blcc	c2aa80 <__assert_fail@plt+0xc2808c>
    c6f4:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
    c6f8:			; <UNDEFINED> instruction: 0xf8943a30
    c6fc:	blx	34471a <__assert_fail@plt+0x341d26>
    c700:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
    c704:	strcs	pc, [r0], -ip, lsl #22
    c708:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
    c70c:	rndeqdp	f7, #0.5
    c710:			; <UNDEFINED> instruction: 0xf04f3a30
    c714:	ldmdacc	r0!, {r2, r5, r6, fp}
    c718:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
    c71c:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
    c720:	strtvs	pc, [lr], -r0, asr #4
    c724:	andeq	pc, r2, #12, 22	; 0x3000
    c728:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
    c72c:	andls	r3, sl, #8, 2
    c730:			; <UNDEFINED> instruction: 0x4618dd5f
    c734:			; <UNDEFINED> instruction: 0xf7fe9307
    c738:			; <UNDEFINED> instruction: 0xf46ffebf
    c73c:			; <UNDEFINED> instruction: 0xf641638a
    c740:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
    c744:			; <UNDEFINED> instruction: 0xf8940111
    c748:			; <UNDEFINED> instruction: 0xf8948009
    c74c:			; <UNDEFINED> instruction: 0xf894b00a
    c750:	blvc	9b0784 <__assert_fail@plt+0x9add90>
    c754:	mulge	sp, r4, r8
    c758:	blvc	fe95d800 <__assert_fail@plt+0xfe95ae0c>
    c75c:	sbcsne	pc, r2, #160, 10	; 0x28000000
    c760:	blls	1dd7d0 <__assert_fail@plt+0x1daddc>
    c764:	stmdale	r5, {r1, r3, r7, r9, lr}
    c768:	bge	277398 <__assert_fail@plt+0x2749a4>
    c76c:			; <UNDEFINED> instruction: 0xf7fea908
    c770:	blls	24c2fc <__assert_fail@plt+0x249908>
    c774:	andvc	pc, pc, #536870916	; 0x20000004
    c778:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
    c77c:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
    c780:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
    c784:			; <UNDEFINED> instruction: 0xf1002900
    c788:	svclt	0x00cc3cff
    c78c:	andcs	r2, r1, #0, 4
    c790:	svceq	0x001ef1bc
    c794:			; <UNDEFINED> instruction: 0xf042bf88
    c798:	b	148cfa4 <__assert_fail@plt+0x148a5b0>
    c79c:	ldrdle	r7, [r8, -r3]!
    c7a0:			; <UNDEFINED> instruction: 0xf1aa3d30
    c7a4:			; <UNDEFINED> instruction: 0xf1a90a30
    c7a8:			; <UNDEFINED> instruction: 0x3e300930
    c7ac:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    c7b0:	bleq	c48e64 <__assert_fail@plt+0xc46470>
    c7b4:	andls	r2, r1, sl, lsl #4
    c7b8:	bpl	2cb3c8 <__assert_fail@plt+0x2c89d4>
    c7bc:	blx	b0bc6 <__assert_fail@plt+0xae1d2>
    c7c0:	strtmi	r6, [r0], -r9, lsl #12
    c7c4:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
    c7c8:	tstcs	r0, lr, lsl #20
    c7cc:	andsge	pc, r0, sp, asr #17
    c7d0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c7d4:			; <UNDEFINED> instruction: 0xf7f55602
    c7d8:	bmi	308788 <__assert_fail@plt+0x305d94>
    c7dc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    c7e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c7e4:	subsmi	r9, sl, fp, lsl #22
    c7e8:	ldrtmi	sp, [r8], -r5, lsl #2
    c7ec:	pop	{r0, r2, r3, ip, sp, pc}
    c7f0:			; <UNDEFINED> instruction: 0x27378ff0
    c7f4:			; <UNDEFINED> instruction: 0xf7f5e7f1
    c7f8:	svclt	0x0000eda6
    c7fc:	andeq	r9, r1, r4, lsr r6
    c800:	andeq	r0, r0, r4, ror #5
    c804:	andeq	r7, r0, r4, lsr r7
    c808:	andeq	r9, r1, r2, lsl #10
    c80c:	svcmi	0x00f0e92d
    c810:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    c814:			; <UNDEFINED> instruction: 0xf1b8b083
    c818:	tstls	r1, r8, lsl #30
    c81c:	sbchi	pc, sl, r0, lsl #1
    c820:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    c824:	bicmi	pc, sp, #76, 12	; 0x4c00000
    c828:	bicmi	pc, ip, #204, 12	; 0xcc00000
    c82c:	blx	fe8de23a <__assert_fail@plt+0xfe8db846>
    c830:	ldmeq	fp, {r3, r8, r9, sp}
    c834:	strmi	r0, [r3], #-152	; 0xffffff68
    c838:	movweq	lr, #15272	; 0x3ba8
    c83c:	blcs	9d8a4 <__assert_fail@plt+0x9aeb0>
    c840:	movwcs	fp, #3980	; 0xf8c
    c844:	bl	d5450 <__assert_fail@plt+0xd2a5c>
    c848:			; <UNDEFINED> instruction: 0xf7f50040
    c84c:	strmi	lr, [r3], -sl, lsl #25
    c850:	stmdacs	r0, {ip, pc}
    c854:	adchi	pc, sl, r0
    c858:	svceq	0x0004f1b8
    c85c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    c860:			; <UNDEFINED> instruction: 0xf1094c89
    c864:	movwcc	r0, #33029	; 0x8105
    c868:			; <UNDEFINED> instruction: 0xf811447c
    c86c:			; <UNDEFINED> instruction: 0xf1a86c04
    c870:			; <UNDEFINED> instruction: 0xf8110805
    c874:			; <UNDEFINED> instruction: 0xf1b80c02
    c878:			; <UNDEFINED> instruction: 0xf8110f04
    c87c:	strmi	ip, [r9], r5, lsl #24
    c880:	stccs	8, cr15, [r3], {17}
    c884:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    c888:	stcvc	8, cr15, [r1], {17}
    c88c:	ldreq	pc, [r0, #-5]
    c890:			; <UNDEFINED> instruction: 0x0e8cea4f
    c894:	beq	ff0471d8 <__assert_fail@plt+0xff0447e4>
    c898:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    c89c:	subeq	lr, r2, #323584	; 0x4f000
    c8a0:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    c8a4:	andseq	pc, lr, #2
    c8a8:	beq	6488d8 <__assert_fail@plt+0x645ee4>
    c8ac:	vfnmane.f32	s28, s12, s28
    c8b0:	sbcsne	lr, r0, #270336	; 0x42000
    c8b4:	bne	16071e4 <__assert_fail@plt+0x16047f0>
    c8b8:	vldmiaeq	ip, {s29-s107}
    c8bc:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    c8c0:	addeq	pc, r4, r0, asr #7
    c8c4:	ldreq	pc, [pc, -r7]
    c8c8:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    c8cc:			; <UNDEFINED> instruction: 0xf814469b
    c8d0:			; <UNDEFINED> instruction: 0xf101e00e
    c8d4:	stfpls	f0, [r6, #20]!
    c8d8:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    c8dc:	stcpl	13, cr5, [r2], #404	; 0x194
    c8e0:			; <UNDEFINED> instruction: 0xf8145c20
    c8e4:	stclpl	0, cr10, [r7, #40]!	; 0x28
    c8e8:	ldcgt	8, cr15, [r0], {3}
    c8ec:	stc	8, cr15, [pc], {3}
    c8f0:	stcvs	8, cr15, [lr], {3}
    c8f4:	stcpl	8, cr15, [sp], {3}
    c8f8:	stccs	8, cr15, [ip], {3}
    c8fc:	stceq	8, cr15, [fp], {3}
    c900:	stcge	8, cr15, [sl], {3}
    c904:	stcvc	8, cr15, [r9], {3}
    c908:			; <UNDEFINED> instruction: 0xf108d8af
    c90c:			; <UNDEFINED> instruction: 0xf1b838ff
    c910:	vmax.f32	d0, d0, d3
    c914:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    c918:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    c91c:			; <UNDEFINED> instruction: 0xf8990287
    c920:			; <UNDEFINED> instruction: 0xf10b6000
    c924:			; <UNDEFINED> instruction: 0xf8990007
    c928:			; <UNDEFINED> instruction: 0xf8995001
    c92c:	adcseq	r2, r4, r2
    c930:			; <UNDEFINED> instruction: 0xf8994b56
    c934:			; <UNDEFINED> instruction: 0x012f1003
    c938:	ldreq	pc, [ip], #-4
    c93c:	b	111db30 <__assert_fail@plt+0x111b13c>
    c940:			; <UNDEFINED> instruction: 0xf0071495
    c944:	vorr.i32	d16, #-805306368	; 0xd0000000
    c948:	b	11cde60 <__assert_fail@plt+0x11cb46c>
    c94c:	subseq	r1, r2, r2, lsl r7
    c950:			; <UNDEFINED> instruction: 0xf81308f6
    c954:			; <UNDEFINED> instruction: 0xf002c005
    c958:	sbceq	r0, sp, lr, lsl r2
    c95c:	sbcsne	lr, r1, #270336	; 0x42000
    c960:	ldreq	pc, [r8, #-5]
    c964:	orreq	pc, r4, r1, asr #7
    c968:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    c96c:	ldcpl	13, cr5, [lr, #112]	; 0x70
    c970:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    c974:			; <UNDEFINED> instruction: 0xf88b5c5b
    c978:			; <UNDEFINED> instruction: 0xf88b4001
    c97c:			; <UNDEFINED> instruction: 0xf88b6000
    c980:			; <UNDEFINED> instruction: 0xf88bc002
    c984:			; <UNDEFINED> instruction: 0xf88b7003
    c988:			; <UNDEFINED> instruction: 0xf88be004
    c98c:			; <UNDEFINED> instruction: 0xf88b2006
    c990:	blls	589ac <__assert_fail@plt+0x55fb8>
    c994:	bicmi	pc, sp, ip, asr #12
    c998:	bicmi	pc, ip, ip, asr #13
    c99c:	movwcc	r2, #16896	; 0x4200
    c9a0:	blx	fe8689b2 <__assert_fail@plt+0xfe865fbe>
    c9a4:	stmdbls	r0, {r0, r1, r8, r9, ip}
    c9a8:	strbpl	r0, [sl], #2203	; 0x89b
    c9ac:	andlt	r9, r3, r0, lsl #16
    c9b0:	svchi	0x00f0e8bd
    c9b4:	mcr	7, 3, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    c9b8:	andls	r2, r0, #0, 4
    c9bc:	andvs	r2, r3, r6, lsl r3
    c9c0:	andlt	r9, r3, r0, lsl #16
    c9c4:	svchi	0x00f0e8bd
    c9c8:	mulcs	r0, r9, r8
    c9cc:	blmi	c1e334 <__assert_fail@plt+0xc1b940>
    c9d0:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    c9d4:			; <UNDEFINED> instruction: 0xf00108d2
    c9d8:	ldfpls	f0, [sl], {28}
    c9dc:			; <UNDEFINED> instruction: 0xf8005c5b
    c9e0:			; <UNDEFINED> instruction: 0xf88b2b02
    c9e4:	ldrb	r3, [r4, r1]
    c9e8:	mulmi	r0, r9, r8
    c9ec:	andeq	pc, r4, fp, lsl #2
    c9f0:	mulcs	r1, r9, r8
    c9f4:	adceq	r4, r1, r7, lsr #22
    c9f8:	tsteq	r5, r4, ror #17
    c9fc:	tsteq	ip, r1	; <UNPREDICTABLE>
    ca00:	b	105dbf4 <__assert_fail@plt+0x105b200>
    ca04:			; <UNDEFINED> instruction: 0xf0051192
    ca08:	vorr.i32	d16, #10485760	; 0x00a00000
    ca0c:	lfmpl	f0, 2, [lr], {68}	; 0x44
    ca10:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    ca14:			; <UNDEFINED> instruction: 0xf88b5c9b
    ca18:			; <UNDEFINED> instruction: 0xf88b6001
    ca1c:			; <UNDEFINED> instruction: 0xf88b4000
    ca20:			; <UNDEFINED> instruction: 0xf88b1003
    ca24:	ldr	r3, [r4, r2]!
    ca28:	mulne	r1, r9, r8
    ca2c:	andeq	pc, r5, fp, lsl #2
    ca30:	mulvs	r0, r9, r8
    ca34:	mulcs	r2, r9, r8
    ca38:	blmi	5cce70 <__assert_fail@plt+0x5ca47c>
    ca3c:			; <UNDEFINED> instruction: 0xf00400b5
    ca40:	b	110da88 <__assert_fail@plt+0x110b094>
    ca44:			; <UNDEFINED> instruction: 0xf0051412
    ca48:	subseq	r0, r2, ip, lsl r5
    ca4c:	b	115dc40 <__assert_fail@plt+0x115b24c>
    ca50:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    ca54:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    ca58:	andseq	pc, lr, #2
    ca5c:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    ca60:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    ca64:			; <UNDEFINED> instruction: 0xf88b5c5b
    ca68:			; <UNDEFINED> instruction: 0xf88b7001
    ca6c:			; <UNDEFINED> instruction: 0xf88b5000
    ca70:			; <UNDEFINED> instruction: 0xf88b4003
    ca74:			; <UNDEFINED> instruction: 0xf88b2004
    ca78:	str	r3, [sl, r2]
    ca7c:	ldrdlt	pc, [r0], -sp
    ca80:	ldrbmi	lr, [r8], -r3, asr #14
    ca84:	svclt	0x0000e785
    ca88:	andeq	r7, r0, r4, lsl #16
    ca8c:	andeq	r7, r0, r0, lsr r7
    ca90:	muleq	r0, sl, r6
    ca94:	andeq	r7, r0, ip, ror #12
    ca98:	andeq	r7, r0, r0, lsr #12
    ca9c:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    caa0:	subsle	r2, r1, r0, lsr ip
    caa4:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    caa8:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    caac:	svclt	0x00882c09
    cab0:	ldmdale	r3, {r8, r9, sl, sp}
    cab4:			; <UNDEFINED> instruction: 0xf1a47844
    cab8:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    cabc:			; <UNDEFINED> instruction: 0xf04f2700
    cac0:	and	r0, r3, sl, lsl #28
    cac4:	svcmi	0x0001f816
    cac8:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    cacc:	ldrtmi	fp, [r0], -sp, ror #5
    cad0:	blx	397efe <__assert_fail@plt+0x39550a>
    cad4:			; <UNDEFINED> instruction: 0xf1a4c707
    cad8:	ldmible	r3!, {r4, r5, sl, fp}^
    cadc:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    cae0:	teqle	sl, lr, lsr #18
    cae4:	mcrrne	8, 4, r7, r4, cr5
    cae8:	eorsle	r2, r8, r0, lsr sp
    caec:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    caf0:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    caf4:	andcs	fp, r0, r8, lsl #31
    caf8:	andcs	sp, r0, sl, lsl #16
    cafc:			; <UNDEFINED> instruction: 0xf814260a
    cb00:	blx	1a470e <__assert_fail@plt+0x1a1d1a>
    cb04:			; <UNDEFINED> instruction: 0xf1a51000
    cb08:	sbclt	r0, sp, #48, 2
    cb0c:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    cb10:	stmdavc	r2!, {r4, sp, lr}
    cb14:			; <UNDEFINED> instruction: 0xd1202a2e
    cb18:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
    cb1c:	eorle	r2, r4, r0, lsr r9
    cb20:	eorseq	pc, r0, #1073741864	; 0x40000028
    cb24:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    cb28:	strcs	fp, [r0], #-3976	; 0xfffff078
    cb2c:	strcs	sp, [r0], #-2058	; 0xfffff7f6
    cb30:			; <UNDEFINED> instruction: 0xf810250a
    cb34:	blx	154742 <__assert_fail@plt+0x151d4e>
    cb38:			; <UNDEFINED> instruction: 0xf1a12404
    cb3c:	sbcslt	r0, r1, #48, 4
    cb40:	ldmible	r6!, {r0, r3, r8, fp, sp}^
    cb44:	ldcllt	0, cr6, [r0, #112]!	; 0x70
    cb48:			; <UNDEFINED> instruction: 0xf1a47844
    cb4c:	rsclt	r0, lr, #48, 10	; 0xc000000
    cb50:	svclt	0x00882e09
    cb54:	stceq	0, cr15, [r0], {79}	; 0x4f
    cb58:	andcs	sp, r0, pc, lsr #17
    cb5c:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    cb60:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    cb64:	strdcs	sp, [r0, -r9]
    cb68:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    cb6c:	bcs	25b434 <__assert_fail@plt+0x258a40>
    cb70:	andcs	sp, r0, #3981312	; 0x3cc000
    cb74:	svclt	0x0000e7db
    cb78:			; <UNDEFINED> instruction: 0xb122b508
    cb7c:	ldrmi	r4, [r1], -r4, lsl #16
    cb80:			; <UNDEFINED> instruction: 0xf7fd4478
    cb84:			; <UNDEFINED> instruction: 0x4608f891
    cb88:	mrc	7, 3, APSR_nzcv, cr0, cr5, {7}
    cb8c:	ldrb	r4, [r5, r2, lsl #12]!
    cb90:	andeq	r7, r0, ip, lsl #10
    cb94:	stmdacs	r8!, {r3, r9, sl, lr}
    cb98:			; <UNDEFINED> instruction: 0x461a4611
    cb9c:	stcle	0, cr13, [sp], {24}
    cba0:	svclt	0x0008280a
    cba4:	andle	r2, r7, r2
    cba8:	svclt	0x00082814
    cbac:	andle	r2, r3, r3
    cbb0:	svclt	0x00142800
    cbb4:	andcs	r2, r1, r4
    cbb8:	svclt	0x00ecf7fc
    cbbc:	svclt	0x00082832
    cbc0:	rscsle	r2, r9, r6
    cbc4:	svclt	0x00142864
    cbc8:	andcs	r2, r7, r4
    cbcc:	svclt	0x00e2f7fc
    cbd0:	ldrb	r2, [r1, r5]!
    cbd4:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    cbd8:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
    cbdc:			; <UNDEFINED> instruction: 0x460cb510
    cbe0:	andmi	r2, sl, r1, lsl #2
    cbe4:	andle	r6, r9, r9, lsl r0
    cbe8:	andcs	r4, r5, #163840	; 0x28000
    cbec:			; <UNDEFINED> instruction: 0xf7f54479
    cbf0:	strtmi	lr, [r1], -r4, lsr #23
    cbf4:			; <UNDEFINED> instruction: 0xf858f7fd
    cbf8:	ldrbmi	r2, [r0, -r0]!
    cbfc:	ldrmi	r4, [r0], -r6, lsl #18
    cc00:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cc04:	bl	fe64abe0 <__assert_fail@plt+0xfe6481ec>
    cc08:			; <UNDEFINED> instruction: 0xf7fd4621
    cc0c:	svclt	0x0000f84d
    cc10:	andeq	r9, r1, sl, lsl #18
    cc14:			; <UNDEFINED> instruction: 0x000074b8
    cc18:	ldrdeq	r7, [r0], -sl
    cc1c:	mvnsmi	lr, #737280	; 0xb4000
    cc20:	addlt	r4, r3, r1, lsl #13
    cc24:	ldrmi	r4, [r1], -r8, lsl #12
    cc28:	cdpne	3, 5, cr11, cr6, cr10, {0}
    cc2c:	strmi	r1, [r6], #-3652	; 0xfffff1bc
    cc30:	streq	pc, [r1, -r0, asr #3]
    cc34:	adcsmi	lr, r4, #1
    cc38:	bl	200ca4 <__assert_fail@plt+0x1fe2b0>
    cc3c:			; <UNDEFINED> instruction: 0xf9140804
    cc40:	stccs	15, cr5, [r0, #-4]
    cc44:			; <UNDEFINED> instruction: 0x461adaf7
    cc48:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
    cc4c:	ldc2	7, cr15, [lr], {250}	; 0xfa
    cc50:	strmi	r4, [r5], -r9, asr #12
    cc54:	ldc	7, cr15, [lr, #980]	; 0x3d4
    cc58:	strtmi	r4, [r8], -r4, lsl #12
    cc5c:	bl	12cac38 <__assert_fail@plt+0x12c8244>
    cc60:	svclt	0x00181c63
    cc64:	strtmi	r4, [r0], -r4, asr #12
    cc68:	pop	{r0, r1, ip, sp, pc}
    cc6c:			; <UNDEFINED> instruction: 0x460a83f0
    cc70:	strmi	r2, [r1], -r0, lsl #8
    cc74:	strbmi	r9, [r8], -r0, lsl #8
    cc78:	ldcl	7, cr15, [r2, #-980]	; 0xfffffc2c
    cc7c:	strtmi	r4, [r0], -r4, lsl #12
    cc80:	pop	{r0, r1, ip, sp, pc}
    cc84:	svclt	0x000083f0
    cc88:	tstcs	r0, r8, lsl #16
    cc8c:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    cc90:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
    cc94:	tstcs	r0, r6, lsl #16
    cc98:			; <UNDEFINED> instruction: 0xf7f54478
    cc9c:	stmdami	r5, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    cca0:			; <UNDEFINED> instruction: 0x4008e8bd
    cca4:	tstcs	r0, r8, ror r4
    cca8:	ldclt	7, cr15, [r8, #980]!	; 0x3d4
    ccac:			; <UNDEFINED> instruction: 0xffffff03
    ccb0:			; <UNDEFINED> instruction: 0xfffffedd
    ccb4:			; <UNDEFINED> instruction: 0xffffff2d
    ccb8:			; <UNDEFINED> instruction: 0xf7f5b538
    ccbc:	strmi	lr, [r4], -r2, asr #25
    ccc0:	addlt	fp, r4, #0, 2
    ccc4:	andcs	r4, r5, #98304	; 0x18000
    ccc8:	ldrbtmi	r2, [r9], #-0
    cccc:	bl	d4aca8 <__assert_fail@plt+0xd482b4>
    ccd0:	strtmi	r4, [r0], -r5, lsl #12
    ccd4:	stcl	7, cr15, [sl, #980]	; 0x3d4
    ccd8:	strtmi	r4, [r8], -r1, lsl #12
    ccdc:			; <UNDEFINED> instruction: 0xffe4f7fc
    cce0:	andeq	r7, r0, sl, lsr r4
    cce4:			; <UNDEFINED> instruction: 0xf7f5b510
    cce8:	stmdbmi	r5, {r4, r8, sl, fp, sp, lr, pc}
    ccec:			; <UNDEFINED> instruction: 0x46044479
    ccf0:	b	1a4accc <__assert_fail@plt+0x1a482d8>
    ccf4:			; <UNDEFINED> instruction: 0x4c03b908
    ccf8:			; <UNDEFINED> instruction: 0x4620447c
    ccfc:	svclt	0x0000bd10
    cd00:	andeq	r7, r0, r4, asr #8
    cd04:	andeq	r7, r0, r0, lsr r4
    cd08:	addlt	fp, r3, r0, lsr r5
    cd0c:	strmi	fp, [sp], -r0, lsl #3
    cd10:	strmi	r4, [r4], -pc, lsl #18
    cd14:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    cd18:	andcs	r2, r0, r5, lsl #4
    cd1c:	bl	34acf8 <__assert_fail@plt+0x348304>
    cd20:	strtmi	r9, [sl], -r1, lsl #22
    cd24:	andlt	r4, r3, r1, lsr #12
    cd28:	ldrhtmi	lr, [r0], -sp
    cd2c:	svclt	0x004ef7fc
    cd30:	andls	r4, r1, #8, 18	; 0x20000
    cd34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cd38:	b	fffcad14 <__assert_fail@plt+0xfffc8320>
    cd3c:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
    cd40:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    cd44:	pop	{r0, r1, ip, sp, pc}
    cd48:			; <UNDEFINED> instruction: 0xf7fc4030
    cd4c:	svclt	0x0000bf3f
    cd50:	andeq	r7, r0, lr, lsl r4
    cd54:	andeq	r7, r0, lr, lsr #8
    cd58:	andeq	r5, r0, sl, asr #31
    cd5c:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
    cd60:	andle	r2, r0, sp, lsr #22
    cd64:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
    cd68:	mvnsle	r2, r0, lsl #22
    cd6c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    cd70:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    cd74:			; <UNDEFINED> instruction: 0x47704478
    cd78:	andeq	r7, r0, r2, lsr r4
    cd7c:	andeq	r7, r0, ip, lsr #8
    cd80:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
    cd84:	andle	r2, r0, sp, lsr #22
    cd88:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
    cd8c:	mvnsle	r2, r0, lsl #22
    cd90:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    cd94:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    cd98:			; <UNDEFINED> instruction: 0x47704478
    cd9c:	muleq	r0, r6, ip
    cda0:	muleq	r0, r0, ip
    cda4:	svclt	0x0000e73a
    cda8:	addlt	fp, r2, r0, lsl r5
    cdac:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    cdb0:			; <UNDEFINED> instruction: 0xf88d461c
    cdb4:	strbtmi	r4, [fp], -r0
    cdb8:	ldrbtmi	r4, [ip], #3085	; 0xc0d
    cdbc:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    cdc0:	strls	r6, [r1], #-2084	; 0xfffff7dc
    cdc4:	streq	pc, [r0], #-79	; 0xffffffb1
    cdc8:			; <UNDEFINED> instruction: 0xf88d2400
    cdcc:			; <UNDEFINED> instruction: 0xf7ff4001
    cdd0:	bmi	24ca6c <__assert_fail@plt+0x24a078>
    cdd4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    cdd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cddc:	subsmi	r9, sl, r1, lsl #22
    cde0:	andlt	sp, r2, r1, lsl #2
    cde4:			; <UNDEFINED> instruction: 0xf7f5bd10
    cde8:	svclt	0x0000eaae
    cdec:	andeq	r8, r1, r6, lsr #30
    cdf0:	andeq	r0, r0, r4, ror #5
    cdf4:	andeq	r8, r1, sl, lsl #30
    cdf8:	str	r2, [pc, -r0, lsl #6]
    cdfc:			; <UNDEFINED> instruction: 0x4605b570
    ce00:	cmplt	r9, ip, lsl #12
    ce04:			; <UNDEFINED> instruction: 0xf7f54608
    ce08:			; <UNDEFINED> instruction: 0x4621ebfc
    ce0c:	strmi	r2, [r2], -r0, lsl #6
    ce10:	pop	{r3, r5, r9, sl, lr}
    ce14:	smlsdx	r1, r0, r0, r4
    ce18:	strmi	r4, [sl], -r4, lsl #24
    ce1c:	movwcs	r4, #1576	; 0x628
    ce20:			; <UNDEFINED> instruction: 0x4621447c
    ce24:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ce28:	svclt	0x0000e6f8
    ce2c:	andeq	r6, r0, r0, lsl #4
    ce30:	bcc	79a40 <__assert_fail@plt+0x7704c>
    ce34:	mcrne	5, 2, fp, cr12, cr0, {3}
    ce38:	strmi	r1, [r6], -sp, lsl #17
    ce3c:	svccc	0x0001f814
    ce40:	blcs	fe7de70c <__assert_fail@plt+0xfe7dbd18>
    ce44:	andsne	lr, r3, #323584	; 0x4f000
    ce48:	eorseq	pc, r7, r2, lsl #2
    ce4c:			; <UNDEFINED> instruction: 0xf102bf98
    ce50:			; <UNDEFINED> instruction: 0xf7f50030
    ce54:	stmdavc	r3!, {r3, r4, r8, sl, fp, sp, lr, pc}
    ce58:			; <UNDEFINED> instruction: 0xf0034631
    ce5c:	blcs	24daa0 <__assert_fail@plt+0x24b0ac>
    ce60:	eorseq	pc, r7, r3, lsl #2
    ce64:			; <UNDEFINED> instruction: 0xf103bf98
    ce68:			; <UNDEFINED> instruction: 0xf7f50030
    ce6c:	adcmi	lr, ip, #12, 26	; 0x300
    ce70:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
    ce74:	svclt	0x00004770
    ce78:	mvnsmi	lr, #737280	; 0xb4000
    ce7c:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
    ce80:	addhi	pc, r7, r0
    ce84:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
    ce88:	ldrmi	r1, [r7], -r6, asr #16
    ce8c:	strtmi	r2, [r9], -r1
    ce90:	adcsmi	lr, fp, #15
    ce94:			; <UNDEFINED> instruction: 0xf1a3d04f
    ce98:	svccs	0x0000035c
    ce9c:			; <UNDEFINED> instruction: 0xf383fab3
    cea0:	cmpne	r3, #323584	; 0x4f000
    cea4:	movwcs	fp, #3848	; 0xf08
    cea8:	cmple	r4, r0, lsl #22
    ceac:	adcsmi	r3, r1, #1
    ceb0:			; <UNDEFINED> instruction: 0xf811d00d
    ceb4:	blcs	1fdcac0 <__assert_fail@plt+0x1fda0cc>
    ceb8:	blcs	7fcb20 <__assert_fail@plt+0x7fa12c>
    cebc:	andeq	pc, sl, #-1073741784	; 0xc0000028
    cec0:	bcs	103264 <__assert_fail@plt+0x100870>
    cec4:	adcsmi	sp, r1, #52, 16	; 0x340000
    cec8:	andeq	pc, r2, r0, lsl #2
    cecc:			; <UNDEFINED> instruction: 0xf7f5d1f1
    ced0:			; <UNDEFINED> instruction: 0xf8dfe948
    ced4:	ldrbtmi	r9, [r9], #212	; 0xd4
    ced8:	strmi	r4, [r4], -r0, lsl #13
    cedc:	adcsmi	lr, fp, #14
    cee0:			; <UNDEFINED> instruction: 0xf1a3d03d
    cee4:	blx	fec8d85c <__assert_fail@plt+0xfec8ae68>
    cee8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    ceec:	svclt	0x00082f00
    cef0:	bllt	fe8956f8 <__assert_fail@plt+0xfe892d04>
    cef4:	strmi	r7, [r4], -r3, lsr #32
    cef8:			; <UNDEFINED> instruction: 0xd01342b5
    cefc:	svccc	0x0001f815
    cf00:	blcs	1fd4088 <__assert_fail@plt+0x1fd1694>
    cf04:	blcs	7fcb6c <__assert_fail@plt+0x7fa178>
    cf08:	blcs	2c32b4 <__assert_fail@plt+0x2c08c0>
    cf0c:	subseq	pc, ip, #79	; 0x4f
    cf10:	tstle	r2, r2, lsr #32
    cf14:			; <UNDEFINED> instruction: 0xf04f42b5
    cf18:			; <UNDEFINED> instruction: 0xf104036e
    cf1c:			; <UNDEFINED> instruction: 0xf8040402
    cf20:	mvnle	r3, r1, lsl #24
    cf24:	strbmi	r2, [r0], -r0, lsl #6
    cf28:	andlt	r7, r3, r3, lsr #32
    cf2c:	mvnshi	lr, #12386304	; 0xbd0000
    cf30:	svceq	0x00f7f013
    cf34:	andcc	sp, r5, r7, asr #1
    cf38:	blcs	386e24 <__assert_fail@plt+0x384430>
    cf3c:	cmncs	r2, #2, 30
    cf40:	strcc	r7, [r2], #-99	; 0xffffff9d
    cf44:	blcs	3412ac <__assert_fail@plt+0x33e8b8>
    cf48:	blcs	300fa0 <__assert_fail@plt+0x2fe5ac>
    cf4c:	blcs	240fb0 <__assert_fail@plt+0x23e5bc>
    cf50:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
    cf54:	strcc	r2, [r2], #-816	; 0xfffffcd0
    cf58:	stccc	8, cr15, [r1], {4}
    cf5c:	subscs	lr, ip, #204, 14	; 0x3300000
    cf60:	movwls	r7, #34	; 0x22
    cf64:	rscscc	pc, pc, #79	; 0x4f
    cf68:	tstcs	r1, fp, asr #12
    cf6c:			; <UNDEFINED> instruction: 0xf7f53404
    cf70:	bfi	lr, lr, (invalid: 23:1)
    cf74:	strcc	r2, [r2], #-870	; 0xfffffc9a
    cf78:	stccc	8, cr15, [r1], {4}
    cf7c:	cmncs	r6, #188, 14	; 0x2f00000
    cf80:			; <UNDEFINED> instruction: 0xf8043402
    cf84:	ldr	r3, [r7, r1, lsl #24]!
    cf88:	strcc	r2, [r2], #-866	; 0xfffffc9e
    cf8c:	stccc	8, cr15, [r1], {4}
    cf90:			; <UNDEFINED> instruction: 0x2001e7b2
    cf94:	stmia	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf98:	strmi	r2, [r4], -r0, lsl #6
    cf9c:	strbmi	r4, [r0], -r0, lsl #13
    cfa0:	andlt	r7, r3, r3, lsr #32
    cfa4:	mvnshi	lr, #12386304	; 0xbd0000
    cfa8:	andeq	r6, r0, r2, lsr #4
    cfac:			; <UNDEFINED> instruction: 0xf7ffb508
    cfb0:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
    cfb4:			; <UNDEFINED> instruction: 0xf7ffbd08
    cfb8:	svclt	0x0000fe7f
    cfbc:			; <UNDEFINED> instruction: 0x4606b5f0
    cfc0:			; <UNDEFINED> instruction: 0x460f4d3f
    cfc4:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    cfc8:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
    cfcc:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    cfd0:	cfstrsge	mvf4, [r1], {254}	; 0xfe
    cfd4:			; <UNDEFINED> instruction: 0xf85ecd0f
    cfd8:			; <UNDEFINED> instruction: 0xf8dcc00c
    cfdc:			; <UNDEFINED> instruction: 0xf8cdc000
    cfe0:			; <UNDEFINED> instruction: 0xf04fc024
    cfe4:	strgt	r0, [pc], #-3072	; cfec <__assert_fail@plt+0xa5f8>
    cfe8:	muleq	r3, r5, r8
    cfec:	andeq	lr, r3, r4, lsl #17
    cff0:			; <UNDEFINED> instruction: 0xf0014630
    cff4:	vmlsne.f64	d15, d4, d21
    cff8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    cffc:	svclt	0x00082f00
    d000:	cmplt	ip, r1, lsl #8
    d004:	bmi	c5600c <__assert_fail@plt+0xc53618>
    d008:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    d00c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d010:	subsmi	r9, sl, r9, lsl #22
    d014:			; <UNDEFINED> instruction: 0x4620d152
    d018:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    d01c:			; <UNDEFINED> instruction: 0xf0014630
    d020:	strmi	pc, [r5], -r3, ror #22
    d024:	eorsle	r2, pc, r0, lsl #16
    d028:	andcs	r4, r1, #36700160	; 0x2300000
    d02c:			; <UNDEFINED> instruction: 0xf0012103
    d030:			; <UNDEFINED> instruction: 0x4669fbdd
    d034:			; <UNDEFINED> instruction: 0xf0024628
    d038:	stmdacs	r6, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
    d03c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    d040:			; <UNDEFINED> instruction: 0x9c00da01
    d044:	stcge	3, cr11, [r7], {100}	; 0x64
    d048:	strtmi	r2, [r8], -r6, lsl #4
    d04c:			; <UNDEFINED> instruction: 0xf0014621
    d050:	andcc	pc, r1, r5, lsr lr	; <UNPREDICTABLE>
    d054:	bls	81114 <__assert_fail@plt+0x7e720>
    d058:	strtmi	sl, [r0], -r2, lsl #18
    d05c:	ldmdb	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d060:	bls	f9748 <__assert_fail@plt+0xf6d54>
    d064:	strtmi	sl, [r0], -r4, lsl #18
    d068:	stmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d06c:	bls	179694 <__assert_fail@plt+0x176ca0>
    d070:	strtmi	sl, [r0], -r6, lsl #18
    d074:	stmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d078:			; <UNDEFINED> instruction: 0xf89db158
    d07c:			; <UNDEFINED> instruction: 0x0619301c
    d080:			; <UNDEFINED> instruction: 0x065ad510
    d084:			; <UNDEFINED> instruction: 0xf003bf4c
    d088:	vbic.i32	d16, #48896	; 0x0000bf00
    d08c:	blcs	20dea0 <__assert_fail@plt+0x20b4ac>
    d090:	strcs	sp, [r1], #-264	; 0xfffffef8
    d094:	eorsvs	r2, fp, r0, lsl #6
    d098:			; <UNDEFINED> instruction: 0xf0014628
    d09c:			; <UNDEFINED> instruction: 0xe7b2fa13
    d0a0:			; <UNDEFINED> instruction: 0xe7f9603c
    d0a4:	ldrb	r2, [r7, r0, lsl #8]!
    d0a8:	b	ff2cb084 <__assert_fail@plt+0xff2c8690>
    d0ac:	addlt	r4, r0, #44, 12	; 0x2c00000
    d0b0:			; <UNDEFINED> instruction: 0xe7a86038
    d0b4:	strcs	r6, [r0], #-2987	; 0xfffff455
    d0b8:			; <UNDEFINED> instruction: 0xe7ed603b
    d0bc:	stmdb	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0c0:	andeq	r7, r0, sl, asr r2
    d0c4:	andeq	r8, r1, r0, lsl sp
    d0c8:	andeq	r0, r0, r4, ror #5
    d0cc:	ldrdeq	r8, [r1], -r6
    d0d0:			; <UNDEFINED> instruction: 0x4604b570
    d0d4:	strmi	r4, [sp], -sp, lsl #28
    d0d8:	and	r4, r8, lr, ror r4
    d0dc:	b	ff84b0b8 <__assert_fail@plt+0xff8486c4>
    d0e0:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
    d0e4:	svclt	0x0004287c
    d0e8:	strcc	r7, [r1], #-2144	; 0xfffff7a0
    d0ec:			; <UNDEFINED> instruction: 0x4631b150
    d0f0:			; <UNDEFINED> instruction: 0xf7f54620
    d0f4:	strtmi	lr, [r9], -lr, lsl #17
    d0f8:	strtmi	r4, [r0], -r2, lsl #12
    d0fc:	bcs	1e154 <__assert_fail@plt+0x1b760>
    d100:	ldrmi	sp, [r0], -ip, ror #3
    d104:	andcs	fp, r1, r0, ror sp
    d108:	svclt	0x0000bd70
    d10c:	ldrdeq	r7, [r0], -r4
    d110:	stmdbcs	r0, {r0, r5, r9, fp, lr}
    d114:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d118:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    d11c:	addlt	fp, r9, r0, lsr r5
    d120:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d124:			; <UNDEFINED> instruction: 0xf04f9307
    d128:	mrsle	r0, (UNDEF: 58)
    d12c:	bmi	715134 <__assert_fail@plt+0x712740>
    d130:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    d134:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d138:	subsmi	r9, sl, r7, lsl #22
    d13c:	andlt	sp, r9, sl, lsr #2
    d140:	blge	fc608 <__assert_fail@plt+0xf9c14>
    d144:	strmi	sl, [ip], -r2, lsl #20
    d148:			; <UNDEFINED> instruction: 0xf7ffa901
    d14c:	strmi	pc, [r5], -r7, lsr #25
    d150:	rscle	r2, fp, r0, lsl #16
    d154:	bge	177d74 <__assert_fail@plt+0x175380>
    d158:	strtmi	sl, [r0], -r4, lsl #18
    d15c:	ldc2	7, cr15, [lr], {255}	; 0xff
    d160:	rscle	r2, r3, r0, lsl #16
    d164:	blls	133970 <__assert_fail@plt+0x130f7c>
    d168:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
    d16c:	ldrb	r2, [lr, r1]
    d170:	bls	c18e8 <__assert_fail@plt+0xbeef4>
    d174:	addsmi	r9, sl, #5120	; 0x1400
    d178:	ldrshle	sp, [r7, #200]	; 0xc8
    d17c:	blls	1b3990 <__assert_fail@plt+0x1b0f9c>
    d180:	lfmle	f4, 2, [r3], #616	; 0x268
    d184:			; <UNDEFINED> instruction: 0x4601d1d2
    d188:			; <UNDEFINED> instruction: 0xf7f54628
    d18c:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    d190:	strb	sp, [fp, ip, ror #21]
    d194:	ldm	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d198:	andeq	r8, r1, r6, asr #23
    d19c:	andeq	r0, r0, r4, ror #5
    d1a0:	andeq	r8, r1, lr, lsr #23
    d1a4:	svcmi	0x00f0e92d
    d1a8:	addlt	r4, r3, pc, lsl #12
    d1ac:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
    d1b0:	addhi	pc, pc, r0
    d1b4:	strmi	r7, [r5], -r4, lsl #16
    d1b8:	svclt	0x00182c20
    d1bc:	tstle	r5, r9, lsl #24
    d1c0:	svcmi	0x0001f815
    d1c4:	svclt	0x00182c09
    d1c8:	rscsle	r2, r9, r0, lsr #24
    d1cc:			; <UNDEFINED> instruction: 0xf0002c2d
    d1d0:	stmdavc	fp!, {r0, r6, r7, pc}
    d1d4:	eorle	r2, r4, pc, lsr fp
    d1d8:	strtmi	r4, [r8], -r2, ror #18
    d1dc:			; <UNDEFINED> instruction: 0xf7f44479
    d1e0:	bllt	4491b0 <__assert_fail@plt+0x4467bc>
    d1e4:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    d1e8:	ldc2l	7, cr15, [r0], #1008	; 0x3f0
    d1ec:	cmnlt	r2, r2, ror r8
    d1f0:			; <UNDEFINED> instruction: 0xf1064d5e
    d1f4:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
    d1f8:	stcne	8, cr15, [r8], {84}	; 0x54
    d1fc:	strcc	r4, [r8], #-1574	; 0xfffff9da
    d200:			; <UNDEFINED> instruction: 0xf7fc4628
    d204:			; <UNDEFINED> instruction: 0xf854fce3
    d208:	bcs	18220 <__assert_fail@plt+0x1582c>
    d20c:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d210:	svclt	0x00082b4d
    d214:	cmple	sl, sp, lsr r8
    d218:	andcs	r6, r0, sp, lsr r0
    d21c:	pop	{r0, r1, ip, sp, pc}
    d220:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    d224:	sbcsle	r2, sp, r0, lsl #22
    d228:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
    d22c:	stmdble	r1, {r0, r3, sl, fp, sp}^
    d230:	strtmi	r4, [r8], -pc, asr #18
    d234:			; <UNDEFINED> instruction: 0xf7f94479
    d238:	strmi	pc, [r0], r1, lsl #19
    d23c:	rsbsle	r2, fp, r0, lsl #16
    d240:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
    d244:	addhi	pc, r4, r0
    d248:			; <UNDEFINED> instruction: 0xf8df2300
    d24c:			; <UNDEFINED> instruction: 0xf8df9128
    d250:	strmi	sl, [r4], -r8, lsr #2
    d254:	ldrbtmi	r9, [r9], #768	; 0x300
    d258:	ldrbtmi	r4, [sl], #2888	; 0xb48
    d25c:	movwls	r4, #5243	; 0x147b
    d260:			; <UNDEFINED> instruction: 0xf854e002
    d264:	bicslt	r5, sp, r4, lsl #30
    d268:	blcs	2b31c <__assert_fail@plt+0x28928>
    d26c:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    d270:	suble	r2, ip, r0, lsl #18
    d274:			; <UNDEFINED> instruction: 0xe00546b3
    d278:	ldrdne	pc, [ip], -fp
    d27c:	bleq	2496b0 <__assert_fail@plt+0x246cbc>
    d280:	suble	r2, r4, r0, lsl #18
    d284:			; <UNDEFINED> instruction: 0xf7f44628
    d288:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    d28c:			; <UNDEFINED> instruction: 0xf854d1f4
    d290:	bls	24ea8 <__assert_fail@plt+0x224b4>
    d294:	ldrdcc	pc, [r0], -fp
    d298:	andls	r4, r0, #1744830464	; 0x68000000
    d29c:	mvnle	r2, r0, lsl #26
    d2a0:			; <UNDEFINED> instruction: 0xf7f54640
    d2a4:	ldmdavs	r8!, {r3, r5, fp, sp, lr, pc}
    d2a8:	movwmi	r9, #23808	; 0x5d00
    d2ac:			; <UNDEFINED> instruction: 0x2000e7b4
    d2b0:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2b4:	stmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2b8:	ldrmi	r2, [r1], -r0, lsl #4
    d2bc:	strtmi	r4, [r8], -r4, lsl #12
    d2c0:			; <UNDEFINED> instruction: 0xf7f56022
    d2c4:	mcrrne	9, 9, lr, r3, cr8	; <UNPREDICTABLE>
    d2c8:	eorsle	r4, r1, r5, lsl #12
    d2cc:	tstmi	sp, #3866624	; 0x3b0000
    d2d0:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    d2d4:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
    d2d8:			; <UNDEFINED> instruction: 0xf7fc4478
    d2dc:	ldmdavs	r1!, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    d2e0:	stfmid	f3, [r8], #-484	; 0xfffffe1c
    d2e4:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
    d2e8:	ldmdavs	r1!, {r1, sp, lr, pc}^
    d2ec:	cmplt	r1, r8, lsl #12
    d2f0:			; <UNDEFINED> instruction: 0xf856683a
    d2f4:	andsmi	r3, sl, #8, 24	; 0x800
    d2f8:			; <UNDEFINED> instruction: 0x4620d0f7
    d2fc:	ldc2	7, cr15, [r4, #1008]	; 0x3f0
    d300:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d304:			; <UNDEFINED> instruction: 0xf7fc4478
    d308:	andcs	pc, r0, pc, lsl #27
    d30c:	strbmi	lr, [r9], -r6, lsl #15
    d310:			; <UNDEFINED> instruction: 0xf7f44628
    d314:	cmplt	r0, r8, asr pc
    d318:	ldrbmi	r4, [r1], -r8, lsr #12
    d31c:	svc	0x0052f7f4
    d320:			; <UNDEFINED> instruction: 0xf04fb968
    d324:	movwls	r3, #1023	; 0x3ff
    d328:	mlasvs	r8, fp, r7, lr
    d32c:	ldr	r9, [r8, r0]
    d330:	blcs	8a73c4 <__assert_fail@plt+0x8a49d0>
    d334:	svcge	0x0070f47f
    d338:	rscscc	pc, pc, pc, asr #32
    d33c:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    d340:	andcs	r2, r0, r5, lsl #4
    d344:	svc	0x00f8f7f4
    d348:			; <UNDEFINED> instruction: 0xf7fc6821
    d34c:			; <UNDEFINED> instruction: 0xe788fc3f
    d350:	str	r9, [r5, r0, lsl #10]!
    d354:	ldmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d358:			; <UNDEFINED> instruction: 0x46032216
    d35c:	rscscc	pc, pc, pc, asr #32
    d360:	smmla	fp, sl, r0, r6
    d364:			; <UNDEFINED> instruction: 0x00005fb0
    d368:	andeq	r6, r0, r6, ror #31
    d36c:	andeq	r6, r0, lr, ror #31
    d370:			; <UNDEFINED> instruction: 0x00006fbc
    d374:	andeq	r6, r0, r6, asr #31
    d378:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    d37c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    d380:	ldrdeq	r6, [r0], -r8
    d384:	andeq	r6, r0, r2, ror #29
    d388:	andeq	r7, r0, r8, ror #8
    d38c:			; <UNDEFINED> instruction: 0xf8dfb40f
    d390:	strlt	ip, [r0, #-92]	; 0xffffffa4
    d394:	bge	1b95b0 <__assert_fail@plt+0x1b6bbc>
    d398:	ldrbtmi	r4, [ip], #2837	; 0xb15
    d39c:			; <UNDEFINED> instruction: 0xf852a802
    d3a0:			; <UNDEFINED> instruction: 0xf85c1b04
    d3a4:	ldmdavs	fp, {r0, r1, ip, sp}
    d3a8:			; <UNDEFINED> instruction: 0xf04f9303
    d3ac:	andls	r0, r1, #0, 6
    d3b0:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3b4:	blle	3573bc <__assert_fail@plt+0x3549c8>
    d3b8:	blmi	35fbf8 <__assert_fail@plt+0x35d204>
    d3bc:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    d3c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d3c4:	subsmi	r9, sl, r3, lsl #22
    d3c8:	andlt	sp, r5, lr, lsl #2
    d3cc:	bl	14b548 <__assert_fail@plt+0x148b54>
    d3d0:	ldrbmi	fp, [r0, -r4]!
    d3d4:	ldmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3d8:			; <UNDEFINED> instruction: 0xf7f56800
    d3dc:			; <UNDEFINED> instruction: 0x4601e8b0
    d3e0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    d3e4:	stc2l	7, cr15, [r0], #-1008	; 0xfffffc10
    d3e8:	svc	0x00acf7f4
    d3ec:	andeq	r8, r1, r6, asr #18
    d3f0:	andeq	r0, r0, r4, ror #5
    d3f4:	andeq	r8, r1, r4, lsr #18
    d3f8:	andeq	r6, r0, sl, asr lr
    d3fc:			; <UNDEFINED> instruction: 0xf8dfb40f
    d400:	strlt	ip, [r0, #-76]	; 0xffffffb4
    d404:	bge	1b9620 <__assert_fail@plt+0x1b6c2c>
    d408:	ldrbtmi	r4, [ip], #2833	; 0xb11
    d40c:			; <UNDEFINED> instruction: 0xf852a802
    d410:			; <UNDEFINED> instruction: 0xf85c1b04
    d414:	ldmdavs	fp, {r0, r1, ip, sp}
    d418:			; <UNDEFINED> instruction: 0xf04f9303
    d41c:	andls	r0, r1, #0, 6
    d420:	stmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d424:	blmi	29fc58 <__assert_fail@plt+0x29d264>
    d428:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d42c:	svclt	0x00ac2800
    d430:	andcs	r9, r0, r2, lsl #16
    d434:	blls	e74a4 <__assert_fail@plt+0xe4ab0>
    d438:	qaddle	r4, sl, r4
    d43c:			; <UNDEFINED> instruction: 0xf85db005
    d440:	andlt	lr, r4, r4, lsl #22
    d444:			; <UNDEFINED> instruction: 0xf7f44770
    d448:	svclt	0x0000ef7e
    d44c:	ldrdeq	r8, [r1], -r6
    d450:	andeq	r0, r0, r4, ror #5
    d454:			; <UNDEFINED> instruction: 0x000188b8
    d458:			; <UNDEFINED> instruction: 0x4604b510
    d45c:	andscs	fp, r0, r1, asr r9
    d460:	movwcs	r6, #96	; 0x60
    d464:	eorvs	r2, r3, r4, lsl #2
    d468:			; <UNDEFINED> instruction: 0xf7f560a3
    d46c:	rscvs	lr, r0, ip, lsr r9
    d470:	ldfltd	f3, [r0, #-256]	; 0xffffff00
    d474:	svccc	0x0080f5b1
    d478:	svclt	0x00284608
    d47c:	addcc	pc, r0, pc, asr #8
    d480:	strb	r6, [lr, r0, rrx]!
    d484:	stmdb	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d488:	adcvs	r6, r3, r3, lsl #16
    d48c:	svclt	0x0000bd10
    d490:	bllt	fe6e76a4 <__assert_fail@plt+0xfe6e4cb0>
    d494:	mvnsmi	lr, sp, lsr #18
    d498:	ldmib	r0, {r2, r9, sl, lr}^
    d49c:	strmi	r3, [lr], -r0, lsl #14
    d4a0:	adcsmi	r1, sl, #23040	; 0x5a00
    d4a4:			; <UNDEFINED> instruction: 0xf8d0bf38
    d4a8:	andle	r8, r4, #12
    d4ac:			; <UNDEFINED> instruction: 0xf8486022
    d4b0:	pop	{r0, r1, r5, sp, lr}
    d4b4:	svccs	0x000781f0
    d4b8:			; <UNDEFINED> instruction: 0xf5b7d92a
    d4bc:	svclt	0x00385f80
    d4c0:	andsle	r0, ip, #127	; 0x7f
    d4c4:	ldrtmi	r2, [r8], -r4, lsl #2
    d4c8:	stmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4cc:	movwlt	r4, #34432	; 0x8680
    d4d0:	stmiavs	r0!, {r0, r5, r6, fp, sp, lr}^
    d4d4:	bl	39a20 <__assert_fail@plt+0x3702c>
    d4d8:			; <UNDEFINED> instruction: 0xf1a80181
    d4dc:	strmi	r0, [r3], -r4, lsl #4
    d4e0:	blpl	14b634 <__assert_fail@plt+0x148c40>
    d4e4:			; <UNDEFINED> instruction: 0xf8424299
    d4e8:	mvnsle	r5, r4, lsl #30
    d4ec:	svc	0x0002f7f4
    d4f0:			; <UNDEFINED> instruction: 0xf8c46823
    d4f4:	mrrcne	0, 0, r8, sl, cr12
    d4f8:	ldrb	r6, [r7, r7, rrx]
    d4fc:			; <UNDEFINED> instruction: 0xf5b74770
    d500:	svclt	0x00323f80
    d504:	strvs	pc, [r0, -r7, lsl #10]
    d508:	addvs	r2, r3, ip, lsl #6
    d50c:			; <UNDEFINED> instruction: 0xe7d0d3da
    d510:	bfi	r2, r0, #14, #10
    d514:	ldm	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d518:	blcs	2752c <__assert_fail@plt+0x24b38>
    d51c:	movwcs	fp, #53000	; 0xcf08
    d520:	strb	r6, [r6, r3, lsr #1]
    d524:			; <UNDEFINED> instruction: 0x4604b510
    d528:	ldrdcc	lr, [r2], -r0
    d52c:	tstlt	r9, fp, lsr r9
    d530:	andvs	r6, fp, r3, lsr #16
    d534:	andcs	r2, r0, #12, 6	; 0x30000000
    d538:	andcc	lr, r2, #196, 18	; 0x310000
    d53c:			; <UNDEFINED> instruction: 0xb120bd10
    d540:	mrc	7, 6, APSR_nzcv, cr8, cr4, {7}
    d544:	andcs	r6, r0, #10682368	; 0xa30000
    d548:	ldrmi	r6, [r8], -r2, ror #1
    d54c:	ldmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d550:	ldclt	0, cr2, [r0, #-0]
    d554:	blmi	adfe04 <__assert_fail@plt+0xadd410>
    d558:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d55c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    d560:	bmi	a5ed78 <__assert_fail@plt+0xa5c384>
    d564:	movwls	r6, #14363	; 0x381b
    d568:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d56c:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    d570:	eorle	r2, r5, r3, lsl #22
    d574:	teqle	pc, r2, lsl #22
    d578:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
    d57c:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
    d580:	bge	8e1b4 <__assert_fail@plt+0x8b7c0>
    d584:	andls	r2, r0, #4, 2
    d588:	andls	r6, r2, r2, ror #25
    d58c:	strmi	r6, [r8, r0, lsr #24]!
    d590:	movvs	fp, #96, 2
    d594:	rscvs	r2, r3, #0, 6
    d598:	blmi	69fe10 <__assert_fail@plt+0x69d41c>
    d59c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d5a0:	blls	e7610 <__assert_fail@plt+0xe4c1c>
    d5a4:	qsuble	r4, sl, r1
    d5a8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    d5ac:	blls	a813c <__assert_fail@plt+0xa5748>
    d5b0:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
    d5b4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    d5b8:	blx	24b5b2 <__assert_fail@plt+0x248bbe>
    d5bc:			; <UNDEFINED> instruction: 0xe7e9203f
    d5c0:	bvs	1060218 <__assert_fail@plt+0x105d824>
    d5c4:			; <UNDEFINED> instruction: 0xf50158d3
    d5c8:	ldmdavs	fp, {r8, sl, ip, lr}
    d5cc:	blvs	83bae0 <__assert_fail@plt+0x8390ec>
    d5d0:			; <UNDEFINED> instruction: 0xf7f44629
    d5d4:	rsbvs	lr, r5, #616	; 0x268
    d5d8:	andcs	r4, r0, r3, lsl #12
    d5dc:	ldrb	r6, [fp, r3, lsr #6]
    d5e0:	strtmi	r4, [sl], -sp, lsl #16
    d5e4:			; <UNDEFINED> instruction: 0xf7fc4478
    d5e8:			; <UNDEFINED> instruction: 0xe7f0fbbb
    d5ec:	mcr	7, 5, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    d5f0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    d5f4:	blx	fe4cb5ee <__assert_fail@plt+0xfe4c8bfa>
    d5f8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    d5fc:	blx	fe3cb5f6 <__assert_fail@plt+0xfe3c8c02>
    d600:	andeq	r8, r1, r8, lsl #15
    d604:	andeq	r0, r0, r4, ror #5
    d608:	andeq	r8, r1, r2, ror r7
    d60c:	andeq	r8, r1, r4, asr #14
    d610:	andeq	r6, r0, r6, lsl #26
    d614:	andeq	r0, r0, r0, lsl r3
    d618:	andeq	r6, r0, r8, ror ip
    d61c:	andeq	r6, r0, lr, lsr #25
    d620:	andeq	r6, r0, sl, lsl #25
    d624:	mvnsmi	lr, #737280	; 0xb4000
    d628:	ldrmi	fp, [sp], -r3, lsl #1
    d62c:	svcls	0x000a2903
    d630:	blmi	fe09ee50 <__assert_fail@plt+0xfe09c45c>
    d634:	ldrdhi	pc, [r0], -r0
    d638:			; <UNDEFINED> instruction: 0xf8d7447b
    d63c:	eorle	r9, r3, r0
    d640:	andle	r2, sp, r4, lsl #18
    d644:	rsbsle	r2, ip, r1, lsl #18
    d648:			; <UNDEFINED> instruction: 0xf0002905
    d64c:	stmdbcs	r2, {r3, r4, r7, pc}
    d650:	movwcs	fp, #3868	; 0xf1c
    d654:	eorsle	r9, pc, r1, lsl #6
    d658:	andlt	r9, r3, r1, lsl #16
    d65c:	mvnshi	lr, #12386304	; 0xbd0000
    d660:	svceq	0x0000f1b9
    d664:			; <UNDEFINED> instruction: 0x462cd030
    d668:	strtmi	r4, [r1], -sl, asr #12
    d66c:			; <UNDEFINED> instruction: 0xf7f54640
    d670:	mcrrne	8, 6, lr, r3, cr4
    d674:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
    d678:	bl	fee84e58 <__assert_fail@plt+0xfee82464>
    d67c:	strmi	r0, [r4], #-2304	; 0xfffff700
    d680:			; <UNDEFINED> instruction: 0xf8cdd1f2
    d684:	subs	r9, r9, r4
    d688:	svceq	0x0000f1b9
    d68c:	sbchi	pc, ip, r0
    d690:	movwls	r6, #6339	; 0x18c3
    d694:	adcs	fp, fp, r3, lsr r1
    d698:	svc	0x00f6f7f4
    d69c:	strmi	r6, [r4], -r3, lsl #16
    d6a0:	cmple	r7, r4, lsl #22
    d6a4:	strtmi	r4, [r9], -sl, asr #12
    d6a8:			; <UNDEFINED> instruction: 0xf7f44640
    d6ac:	mcrrne	13, 11, lr, r2, cr14
    d6b0:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
    d6b4:	mvnscc	pc, #79	; 0x4f
    d6b8:	movwls	r2, #4609	; 0x1201
    d6bc:	ldrshtvs	r6, [r8], -r2
    d6c0:	andlt	r9, r3, r1, lsl #16
    d6c4:	mvnshi	lr, #12386304	; 0xbd0000
    d6c8:	andls	pc, r4, sp, asr #17
    d6cc:			; <UNDEFINED> instruction: 0xf8c79801
    d6d0:	andlt	r9, r3, r0
    d6d4:	mvnshi	lr, #12386304	; 0xbd0000
    d6d8:	svceq	0x0001f1b8
    d6dc:	bmi	1643b30 <__assert_fail@plt+0x164113c>
    d6e0:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    d6e4:	cmnle	r4, r0, lsl #22
    d6e8:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
    d6ec:	blcs	279c0 <__assert_fail@plt+0x24fcc>
    d6f0:	strbmi	sp, [r0], -lr, asr #32
    d6f4:	ldmdb	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6f8:			; <UNDEFINED> instruction: 0xb123682b
    d6fc:			; <UNDEFINED> instruction: 0x46414851
    d700:			; <UNDEFINED> instruction: 0xf7fc4478
    d704:	ldrtmi	pc, [r0], -sp, lsr #22	; <UNPREDICTABLE>
    d708:	movwls	r2, #4864	; 0x1300
    d70c:	ldcl	7, cr15, [r2, #976]!	; 0x3d0
    d710:			; <UNDEFINED> instruction: 0xf7f4e7a2
    d714:	stmdavs	r3, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d718:	adcle	r2, r5, r4, lsl #22
    d71c:	svc	0x0090f7f4
    d720:	movwls	fp, #4739	; 0x1283
    d724:	svc	0x00b0f7f4
    d728:			; <UNDEFINED> instruction: 0xf7f46800
    d72c:			; <UNDEFINED> instruction: 0xf106ef08
    d730:			; <UNDEFINED> instruction: 0x46020114
    d734:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    d738:	blx	1ecb730 <__assert_fail@plt+0x1ec8d3c>
    d73c:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    d740:	movwcs	lr, #1988	; 0x7c4
    d744:	sbcvs	r9, r3, r1, lsl #6
    d748:	addvs	r6, r3, r3, asr #32
    d74c:	andlt	r9, r3, r1, lsl #16
    d750:	mvnshi	lr, #12386304	; 0xbd0000
    d754:	svclt	0x00082b20
    d758:	adcsle	r2, r0, r0
    d75c:	svc	0x0070f7f4
    d760:	stmdavs	r0!, {r0, r1, r9, sl, lr}
    d764:	movwls	fp, #4763	; 0x129b
    d768:	mcr	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d76c:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
    d770:	ldmdami	r6!, {r1, r9, sl, lr}
    d774:			; <UNDEFINED> instruction: 0xf7fc4478
    d778:	andcs	pc, r0, fp, asr sl	; <UNPREDICTABLE>
    d77c:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    d780:	strtmi	r4, [r8], -sl, asr #12
    d784:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    d788:			; <UNDEFINED> instruction: 0xf7f89301
    d78c:			; <UNDEFINED> instruction: 0xe763fadd
    d790:	blcs	2cc64 <__assert_fail@plt+0x2a270>
    d794:	blmi	c01a50 <__assert_fail@plt+0xbff05c>
    d798:	ldreq	pc, [r4, -r6, lsl #2]
    d79c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    d7a0:	ands	fp, lr, r4, lsl r9
    d7a4:	mvnlt	r6, r4, lsr #16
    d7a8:	movwcc	r6, #6243	; 0x1863
    d7ac:			; <UNDEFINED> instruction: 0xf104d1fa
    d7b0:	ldrtmi	r0, [r9], -r8
    d7b4:	stc	7, cr15, [r6, #-976]	; 0xfffffc30
    d7b8:	mvnsle	r2, r0, lsl #16
    d7bc:			; <UNDEFINED> instruction: 0xf8c4682b
    d7c0:	blcs	2d7d8 <__assert_fail@plt+0x2ade4>
    d7c4:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
    d7c8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    d7cc:	blx	ff24b7c4 <__assert_fail@plt+0xff248dd0>
    d7d0:			; <UNDEFINED> instruction: 0xf100e799
    d7d4:	stmdami	r1!, {r2, r4, r8}
    d7d8:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    d7dc:	blx	ff04b7d4 <__assert_fail@plt+0xff048de0>
    d7e0:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
    d7e4:			; <UNDEFINED> instruction: 0x4638b9d3
    d7e8:	svc	0x000af7f4
    d7ec:	andcs	r4, r1, r1, lsl #12
    d7f0:			; <UNDEFINED> instruction: 0xf7f5310c
    d7f4:	ldrtmi	lr, [r9], -r6, lsl #17
    d7f8:	andcc	r4, r8, r4, lsl #12
    d7fc:	mcr	7, 2, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    d800:			; <UNDEFINED> instruction: 0xf8c44b17
    d804:	ldrbtmi	r8, [fp], #-4
    d808:	andsvs	r6, ip, sl, lsl r8
    d80c:	ldrb	r6, [sl, -r2, lsr #32]!
    d810:	mvnscc	pc, #79	; 0x4f
    d814:	movwcs	r9, #769	; 0x301
    d818:			; <UNDEFINED> instruction: 0xe71d603b
    d81c:			; <UNDEFINED> instruction: 0x46394811
    d820:			; <UNDEFINED> instruction: 0xf7fc4478
    d824:	bfi	pc, sp, #21, #10	; <UNPREDICTABLE>
    d828:			; <UNDEFINED> instruction: 0xf44f4b0f
    d82c:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    d830:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    d834:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d838:	ldm	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d83c:	andeq	r8, r1, r8, lsr #13
    d840:	andeq	r0, r0, r0, lsl r3
    d844:	andeq	r6, r0, r4, lsr ip
    d848:	andeq	r6, r0, sl, ror #24
    d84c:	andeq	r6, r0, r4, lsl #23
    d850:	andeq	r6, r0, r6, lsl #23
    d854:	andeq	r8, r1, r8, asr #26
    d858:	andeq	r6, r0, r6, lsl #23
    d85c:	andeq	r6, r0, r2, asr #22
    d860:	ldrdeq	r8, [r1], -lr
    d864:	andeq	r6, r0, r8, asr fp
    d868:	andeq	r7, r0, sl, lsr #15
    d86c:	andeq	r6, r0, ip, lsr #21
    d870:	andeq	r7, r0, r2, lsr r3
    d874:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
    d878:	svcmi	0x00f0e92d
    d87c:	addlt	r4, r5, pc, lsl r6
    d880:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    d884:			; <UNDEFINED> instruction: 0xf8dd4c5d
    d888:			; <UNDEFINED> instruction: 0xf04f9038
    d88c:	ldmpl	r3, {r9, sl}^
    d890:			; <UNDEFINED> instruction: 0xf8d0447c
    d894:	strmi	sl, [r5], -r0
    d898:	movwls	r6, #14363	; 0x381b
    d89c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d8a0:	ldrdcs	pc, [r0], -r9
    d8a4:	suble	r9, r4, r1, lsl #12
    d8a8:	andsle	r2, r8, r4, lsl #18
    d8ac:	svclt	0x00022901
    d8b0:	addvs	r6, r6, r6, asr #1
    d8b4:	andle	r4, r5, r4, lsr r6
    d8b8:	rsble	r2, r1, r5, lsl #18
    d8bc:	svclt	0x00182902
    d8c0:	rsble	r4, r4, r4, lsr r6
    d8c4:	blmi	1320204 <__assert_fail@plt+0x131d810>
    d8c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d8cc:	blls	e793c <__assert_fail@plt+0xe4f48>
    d8d0:			; <UNDEFINED> instruction: 0xf040405a
    d8d4:	strtmi	r8, [r0], -r2, lsl #1
    d8d8:	pop	{r0, r2, ip, sp, pc}
    d8dc:	ssub8mi	r8, r4, r0
    d8e0:			; <UNDEFINED> instruction: 0xf10db322
    d8e4:	ldrtmi	r0, [r8], r8, lsl #22
    d8e8:	and	r9, r5, r1, lsl #4
    d8ec:	movwcs	lr, #6621	; 0x19dd
    d8f0:	ldrmi	r1, [r8], #2770	; 0xad2
    d8f4:			; <UNDEFINED> instruction: 0xb1ba9201
    d8f8:			; <UNDEFINED> instruction: 0x4641465b
    d8fc:			; <UNDEFINED> instruction: 0x96024650
    d900:	ldc	7, cr15, [ip], #-976	; 0xfffffc30
    d904:	stmdacs	r0, {r2, r9, sl, lr}
    d908:			; <UNDEFINED> instruction: 0xf7f4d0f0
    d90c:	addlt	lr, r4, #2464	; 0x9a0
    d910:	mrc	7, 5, APSR_nzcv, cr10, cr4, {7}
    d914:			; <UNDEFINED> instruction: 0xf7f46800
    d918:			; <UNDEFINED> instruction: 0xf105ee12
    d91c:			; <UNDEFINED> instruction: 0x46020114
    d920:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    d924:			; <UNDEFINED> instruction: 0xf984f7fc
    d928:	andeq	lr, r7, #168, 22	; 0x2a000
    d92c:	andcs	pc, r0, r9, asr #17
    d930:	bcs	47858 <__assert_fail@plt+0x44e64>
    d934:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
    d938:	teqle	sp, r0, lsl #22
    d93c:	ldrtmi	sl, [r9], -r1, lsl #22
    d940:			; <UNDEFINED> instruction: 0xf7f44650
    d944:	mcrrne	12, 12, lr, r3, cr10
    d948:	andle	r4, r8, r4, lsl #12
    d94c:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
    d950:	ldrbtcc	pc, [pc], #79	; d958 <__assert_fail@plt+0xaf64>	; <UNPREDICTABLE>
    d954:	rscvs	r2, sl, r1, lsl #4
    d958:	andcc	pc, r0, r9, asr #17
    d95c:			; <UNDEFINED> instruction: 0xf7f4e7b2
    d960:	addlt	lr, r4, #112, 28	; 0x700
    d964:	mrc	7, 4, APSR_nzcv, cr0, cr4, {7}
    d968:			; <UNDEFINED> instruction: 0xf7f46800
    d96c:			; <UNDEFINED> instruction: 0xf105ede8
    d970:			; <UNDEFINED> instruction: 0x46020114
    d974:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    d978:			; <UNDEFINED> instruction: 0xf95af7fc
    d97c:	strb	r9, [fp, r1, lsl #22]!
    d980:	ldrtmi	r4, [r8], -r2, lsr #18
    d984:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
    d988:			; <UNDEFINED> instruction: 0xf9def7f8
    d98c:			; <UNDEFINED> instruction: 0x4630e79a
    d990:	mrc	7, 0, APSR_nzcv, cr2, cr4, {7}
    d994:	andle	r4, sl, r2, lsl #11
    d998:			; <UNDEFINED> instruction: 0xf7f42001
    d99c:	strmi	lr, [r2, #3598]	; 0xe0e
    d9a0:	blmi	7019bc <__assert_fail@plt+0x6fefc8>
    d9a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d9a8:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    d9ac:	strtmi	fp, [r8], -fp, asr #2
    d9b0:			; <UNDEFINED> instruction: 0xf7f42400
    d9b4:	str	lr, [r5, r0, lsr #25]
    d9b8:	ldrbtcc	pc, [pc], #79	; d9c0 <__assert_fail@plt+0xafcc>	; <UNPREDICTABLE>
    d9bc:	andvs	pc, r0, r9, asr #17
    d9c0:	ldrbmi	lr, [r0], -r0, lsl #15
    d9c4:	ldcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    d9c8:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d9cc:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
    d9d0:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
    d9d4:			; <UNDEFINED> instruction: 0xf9c4f7fc
    d9d8:			; <UNDEFINED> instruction: 0xf7f4e7e7
    d9dc:	blmi	3c8cb4 <__assert_fail@plt+0x3c62c0>
    d9e0:	rsbcs	pc, r2, #64, 4
    d9e4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    d9e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d9ec:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    d9f0:	stmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d9f4:	andeq	r8, r1, lr, asr r4
    d9f8:	andeq	r0, r0, r4, ror #5
    d9fc:	andeq	r8, r1, r0, asr r4
    da00:	andeq	r8, r1, r8, lsl r4
    da04:	andeq	r6, r0, lr, ror sl
    da08:	andeq	r6, r0, r2, lsl #19
    da0c:	andeq	r6, r0, r2, lsr sl
    da10:	andeq	r0, r0, r0, lsl r3
    da14:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    da18:	strdeq	r7, [r0], -r4
    da1c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    da20:	andeq	r7, r0, sl, ror r1
    da24:	blmi	520278 <__assert_fail@plt+0x51d884>
    da28:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    da2c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    da30:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    da34:			; <UNDEFINED> instruction: 0xf04f9303
    da38:	nopcs	{0}	; <UNPREDICTABLE>
    da3c:	orrslt	r9, r8, r2, lsl #6
    da40:	orrlt	r6, sp, r5, asr #23
    da44:			; <UNDEFINED> instruction: 0x6c00aa02
    da48:	andls	r4, r0, #11534336	; 0xb00000
    da4c:	andcs	r2, r0, #1073741825	; 0x40000001
    da50:	bmi	29f8f8 <__assert_fail@plt+0x29cf04>
    da54:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    da58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    da5c:	subsmi	r9, sl, r3, lsl #22
    da60:	strtmi	sp, [r0], -r5, lsl #2
    da64:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    da68:	eorhi	r2, r3, pc, lsr r3
    da6c:			; <UNDEFINED> instruction: 0xf7f4e7f1
    da70:	svclt	0x0000ec6a
    da74:			; <UNDEFINED> instruction: 0x000182b8
    da78:	andeq	r0, r0, r4, ror #5
    da7c:	andeq	r8, r1, sl, lsl #5
    da80:	blmi	6602e8 <__assert_fail@plt+0x65d8f4>
    da84:	ldrblt	r4, [r0, #1146]!	; 0x47a
    da88:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    da8c:	movwls	r6, #63515	; 0xf81b
    da90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da94:	svcmi	0x0015b1c8
    da98:	strmi	sl, [r4], -r7, lsl #28
    da9c:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    daa0:			; <UNDEFINED> instruction: 0x46315214
    daa4:	andls	r4, r5, #32, 12	; 0x2000000
    daa8:			; <UNDEFINED> instruction: 0xffbcf7ff
    daac:	bvs	ff95f358 <__assert_fail@plt+0xff95c964>
    dab0:	strls	r9, [r2, #-2565]	; 0xfffff5fb
    dab4:	strls	r6, [r1, #-2725]	; 0xfffff55b
    dab8:	strls	r6, [r0, #-2917]	; 0xfffff49b
    dabc:	ldrtmi	r4, [r8], -r3, lsl #12
    dac0:			; <UNDEFINED> instruction: 0xf94ef7fc
    dac4:	stccs	12, cr6, [r0], {228}	; 0xe4
    dac8:	bmi	282274 <__assert_fail@plt+0x27f880>
    dacc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    dad0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dad4:	subsmi	r9, sl, pc, lsl #22
    dad8:	andslt	sp, r1, r1, lsl #2
    dadc:			; <UNDEFINED> instruction: 0xf7f4bdf0
    dae0:	svclt	0x0000ec32
    dae4:	andeq	r8, r1, ip, asr r2
    dae8:	andeq	r0, r0, r4, ror #5
    daec:	andeq	r6, r0, r0, asr #18
    daf0:	andeq	r8, r1, r2, lsl r2
    daf4:	mvnsmi	lr, sp, lsr #18
    daf8:	ldcmi	0, cr11, [sp, #544]!	; 0x220
    dafc:	ldcmi	6, cr4, [sp], #56	; 0x38
    db00:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
    db04:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    db08:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
    db0c:	strls	r6, [r7], #-2084	; 0xfffff7dc
    db10:	streq	pc, [r0], #-79	; 0xffffffb1
    db14:			; <UNDEFINED> instruction: 0xf8534604
    db18:			; <UNDEFINED> instruction: 0xf8d88005
    db1c:	blcs	19b24 <__assert_fail@plt+0x17130>
    db20:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    db24:	eorsle	r2, r7, r1, lsl #26
    db28:			; <UNDEFINED> instruction: 0xf0402d00
    db2c:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
    db30:	addsmi	r1, r1, #-1610612736	; 0xa0000000
    db34:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
    db38:	bne	14a87c0 <__assert_fail@plt+0x14a5dcc>
    db3c:	strmi	r6, [r1], #-738	; 0xfffffd1e
    db40:	bl	fe54bb18 <__assert_fail@plt+0xfe549124>
    db44:	adcvs	r6, r5, #925696	; 0xe2000
    db48:			; <UNDEFINED> instruction: 0x461042ba
    db4c:	blvs	19023f0 <__assert_fail@plt+0x18ff9fc>
    db50:			; <UNDEFINED> instruction: 0xf8d8b32b
    db54:	blcs	19b5c <__assert_fail@plt+0x17168>
    db58:	addshi	pc, sl, r0, asr #32
    db5c:	stfvsp	f3, [r5], #920	; 0x398
    db60:			; <UNDEFINED> instruction: 0xf0002d00
    db64:			; <UNDEFINED> instruction: 0xf8d880e0
    db68:	blcs	19b70 <__assert_fail@plt+0x1717c>
    db6c:	rschi	pc, r6, r0, asr #32
    db70:			; <UNDEFINED> instruction: 0xf7f46b20
    db74:	vstmiavs	r0!, {d14-<overflow reg d45>}
    db78:	bl	fef4bb50 <__assert_fail@plt+0xfef4915c>
    db7c:			; <UNDEFINED> instruction: 0x46292258
    db80:			; <UNDEFINED> instruction: 0xf7f44620
    db84:	strtmi	lr, [r8], -r4, lsr #23
    db88:	bl	fed4bb60 <__assert_fail@plt+0xfed4916c>
    db8c:	ldrdcc	pc, [r0], -r8
    db90:			; <UNDEFINED> instruction: 0x4620b113
    db94:			; <UNDEFINED> instruction: 0xff74f7ff
    db98:	rscscc	pc, pc, pc, asr #32
    db9c:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
    dba0:	blcs	28a34 <__assert_fail@plt+0x26040>
    dba4:	rschi	pc, fp, r0, asr #32
    dba8:	svccs	0x00006be7
    dbac:	blvs	1901f84 <__assert_fail@plt+0x18ff590>
    dbb0:	blvs	fe8fbfe4 <__assert_fail@plt+0xfe8f95f0>
    dbb4:	addmi	fp, r5, #-1946157056	; 0x8c000000
    dbb8:	blvs	902778 <__assert_fail@plt+0x8ffd84>
    dbbc:	adcvs	r1, r2, #27136	; 0x6a00
    dbc0:	bmi	fe3e5128 <__assert_fail@plt+0xfe3e2734>
    dbc4:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
    dbc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dbcc:	subsmi	r9, sl, r7, lsl #22
    dbd0:	rschi	pc, fp, r0, asr #32
    dbd4:	pop	{r3, ip, sp, pc}
    dbd8:	blvs	ff9ee3a0 <__assert_fail@plt+0xff9eb9ac>
    dbdc:	rscle	r2, sl, r0, lsl #30
    dbe0:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    dbe4:	bvs	ff899c10 <__assert_fail@plt+0xff89721c>
    dbe8:	bne	fe253c54 <__assert_fail@plt+0xfe251260>
    dbec:	stmmi	r5, {r1, r4, r9, fp, ip}
    dbf0:	smlabtcs	r0, sp, r9, lr
    dbf4:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
    dbf8:			; <UNDEFINED> instruction: 0xf7fc1214
    dbfc:			; <UNDEFINED> instruction: 0xe790f8b1
    dc00:	ldrdne	pc, [r0], -r8
    dc04:	bne	fe6e8598 <__assert_fail@plt+0xfe6e5ba4>
    dc08:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
    dc0c:	blcs	421e0 <__assert_fail@plt+0x3f7ec>
    dc10:	addshi	pc, r2, r0
    dc14:	tstcs	r3, r3, lsr #22
    dc18:	strmi	r6, [r3], #-3298	; 0xfffff31e
    dc1c:	andls	sl, r0, r5, lsl #16
    dc20:	ldrmi	r6, [r8, r0, lsr #24]!
    dc24:	ldrdcs	pc, [r0], -r8
    dc28:	svcls	0x00056ae3
    dc2c:	rscvs	r4, r3, #989855744	; 0x3b000000
    dc30:	bcs	1f44c <__assert_fail@plt+0x1ca58>
    dc34:	stfnep	f5, [r2], {54}	; 0x36
    dc38:	bge	1c2224 <__assert_fail@plt+0x1bf830>
    dc3c:	andls	r2, r0, #0, 6
    dc40:	blvs	ff956050 <__assert_fail@plt+0xff95365c>
    dc44:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
    dc48:	strmi	r9, [r8, r6, lsl #6]!
    dc4c:			; <UNDEFINED> instruction: 0xf0402800
    dc50:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
    dc54:	stfvsp	f3, [r3], #-96	; 0xffffffa0
    dc58:			; <UNDEFINED> instruction: 0xf0402b00
    dc5c:	movwcs	r8, #141	; 0x8d
    dc60:	bvs	ff81646c <__assert_fail@plt+0xff813a78>
    dc64:	movwcc	lr, #63940	; 0xf9c4
    dc68:	cdpcs	3, 0, cr6, cr0, cr2, {3}
    dc6c:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
    dc70:	stfvsp	f5, [r5], #200	; 0xc8
    dc74:	addle	r2, pc, r0, lsl #26
    dc78:	ldrdcc	pc, [r0], -r8
    dc7c:			; <UNDEFINED> instruction: 0xf43f2b00
    dc80:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    dc84:	andsne	lr, r4, #212, 18	; 0x350000
    dc88:			; <UNDEFINED> instruction: 0xf7fc4478
    dc8c:	strb	pc, [pc, -r9, ror #16]!	; <UNPREDICTABLE>
    dc90:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
    dc94:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
    dc98:			; <UNDEFINED> instruction: 0xf862f7fc
    dc9c:			; <UNDEFINED> instruction: 0xf43f2e00
    dca0:			; <UNDEFINED> instruction: 0xe75caf7b
    dca4:	andsne	lr, r4, #212, 18	; 0x350000
    dca8:			; <UNDEFINED> instruction: 0xf0002800
    dcac:	mcrrne	0, 9, r8, r3, cr6
    dcb0:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
    dcb4:			; <UNDEFINED> instruction: 0xf7f41202
    dcb8:	mcrls	13, 0, lr, cr5, cr10, {6}
    dcbc:	bls	df570 <__assert_fail@plt+0xdcb7c>
    dcc0:	strls	r9, [r1], -r2, lsl #18
    dcc4:	ldmdami	r2, {ip, pc}^
    dcc8:			; <UNDEFINED> instruction: 0xf7fc4478
    dccc:	bvs	ff84bdf8 <__assert_fail@plt+0xff849404>
    dcd0:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
    dcd4:	svcge	0x0060f43f
    dcd8:	addmi	r6, r5, #675840	; 0xa5000
    dcdc:	svcge	0x006bf67f
    dce0:	vqdmulh.s<illegal width 8>	q10, q0, q6
    dce4:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
    dce8:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
    dcec:	tstcc	ip, #2030043136	; 0x79000000
    dcf0:			; <UNDEFINED> instruction: 0xf7f44478
    dcf4:	stmdami	sl, {r7, r9, sl, fp, sp, lr, pc}^
    dcf8:	andsne	lr, r4, #212, 18	; 0x350000
    dcfc:			; <UNDEFINED> instruction: 0xf7fc4478
    dd00:	blls	18bdc4 <__assert_fail@plt+0x1893d0>
    dd04:	teqle	r4, r0, lsl #22
    dd08:	ldrdcs	pc, [r0], -r8
    dd0c:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
    dd10:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
    dd14:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    dd18:	tstls	r0, r2, ror #26
    dd1c:			; <UNDEFINED> instruction: 0xf7fc6d21
    dd20:	bvs	ff84bda4 <__assert_fail@plt+0xff8493b0>
    dd24:			; <UNDEFINED> instruction: 0xf04fe7d8
    dd28:	cmnvs	r5, #255	; 0xff
    dd2c:	ldrmi	lr, [r8], -r9, asr #14
    dd30:	bicle	r2, sp, r0, lsl #26
    dd34:	bvs	ff8c7c7c <__assert_fail@plt+0xff8c5288>
    dd38:	bfi	r4, r0, #12, #2
    dd3c:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
    dd40:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
    dd44:			; <UNDEFINED> instruction: 0xf80cf7fc
    dd48:			; <UNDEFINED> instruction: 0x4603e712
    dd4c:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    dd50:	ldrbtmi	r4, [ip], #2104	; 0x838
    dd54:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
    dd58:	andgt	pc, r0, sp, asr #17
    dd5c:			; <UNDEFINED> instruction: 0xf800f7fc
    dd60:			; <UNDEFINED> instruction: 0xf7f4e76b
    dd64:	strmi	lr, [r1], -r4, lsl #27
    dd68:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    dd6c:			; <UNDEFINED> instruction: 0xff60f7fb
    dd70:	blvs	ffa07b34 <__assert_fail@plt+0xffa05140>
    dd74:	strb	r6, [sp, -r0, ror #21]
    dd78:	b	fef4bd50 <__assert_fail@plt+0xfef4935c>
    dd7c:			; <UNDEFINED> instruction: 0xf8d8e76f
    dd80:	bcs	15d88 <__assert_fail@plt+0x13394>
    dd84:	svcge	0x0008f43f
    dd88:	ldrmi	r6, [r8], -r1, lsr #26
    dd8c:	tstls	r3, r2, ror #26
    dd90:			; <UNDEFINED> instruction: 0xf7f49202
    dd94:	ldmib	sp, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    dd98:	strmi	r2, [r3], -r2, lsl #2
    dd9c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    dda0:			; <UNDEFINED> instruction: 0xffdef7fb
    dda4:	rscscc	pc, pc, pc, asr #32
    dda8:			; <UNDEFINED> instruction: 0xf7f4e70b
    ddac:	blmi	9488e4 <__assert_fail@plt+0x945ef0>
    ddb0:	rscsvs	pc, r4, #64, 4
    ddb4:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    ddb8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ddbc:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    ddc0:	mrc	7, 0, APSR_nzcv, cr8, cr4, {7}
    ddc4:	vqdmulh.s<illegal width 8>	d20, d0, d17
    ddc8:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
    ddcc:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
    ddd0:	tstcc	ip, #2030043136	; 0x79000000
    ddd4:			; <UNDEFINED> instruction: 0xf7f44478
    ddd8:	strmi	lr, [r3], -lr, lsl #28
    dddc:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    dde0:	smlsdxls	r1, lr, r4, r4
    dde4:			; <UNDEFINED> instruction: 0x96004478
    dde8:			; <UNDEFINED> instruction: 0xffbaf7fb
    ddec:	svclt	0x0000e799
    ddf0:	ldrdeq	r8, [r1], -lr
    ddf4:	andeq	r0, r0, r4, ror #5
    ddf8:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    ddfc:	andeq	r0, r0, r0, lsl r3
    de00:	andeq	r8, r1, sl, lsl r1
    de04:	andeq	r6, r0, r0, lsr #16
    de08:	andeq	r6, r0, ip, lsr #18
    de0c:	andeq	r6, r0, r2, lsl #16
    de10:	andeq	r6, r0, ip, lsl #17
    de14:	strdeq	r7, [r0], -r2
    de18:	strdeq	r6, [r0], -r4
    de1c:	muleq	r0, r0, r7
    de20:	andeq	r6, r0, r8, lsr #16
    de24:	andeq	r6, r0, r2, lsl #17
    de28:	andeq	r6, r0, lr, lsr r8
    de2c:	andeq	r6, r0, r2, lsl #15
    de30:	muleq	r0, lr, r8
    de34:	strdeq	r6, [r0], -lr
    de38:	andeq	r6, r0, lr, lsr #16
    de3c:	andeq	r6, r0, sl, asr r7
    de40:	andeq	r7, r0, r4, lsr #4
    de44:	andeq	r6, r0, r6, lsr #10
    de48:	andeq	r6, r0, r2, asr #13
    de4c:	andeq	r7, r0, lr, lsl #4
    de50:	andeq	r6, r0, r0, lsl r5
    de54:	muleq	r0, r4, r6
    de58:			; <UNDEFINED> instruction: 0x000067b4
    de5c:	andeq	r6, r0, r0, ror r7
    de60:	svcmi	0x00f8e92d
    de64:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    de68:	eorsle	r2, r9, r0, lsl #16
    de6c:	strmi	r4, [r0], r2, lsr #20
    de70:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    de74:	ldrdcc	pc, [r0], -r9
    de78:	blmi	83cb8c <__assert_fail@plt+0x83a198>
    de7c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    de80:			; <UNDEFINED> instruction: 0xf8dfb354
    de84:	smlsdxcs	r0, ip, r0, fp
    de88:	bcc	9fcc <__assert_fail@plt+0x75d8>
    de8c:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    de90:	andle	r1, pc, fp, ror #24
    de94:	streq	pc, [r8], -r4, lsl #2
    de98:	ldrtmi	r4, [r0], -r1, asr #12
    de9c:	ldmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dea0:			; <UNDEFINED> instruction: 0xf8d9b940
    dea4:	ldmdblt	fp, {ip, sp}^
    dea8:			; <UNDEFINED> instruction: 0xf7f44628
    deac:			; <UNDEFINED> instruction: 0xf8c4ed78
    deb0:	strmi	sl, [r7], -r4
    deb4:	stccs	8, cr6, [r0], {36}	; 0x24
    deb8:	ldrtmi	sp, [r8], -r9, ror #3
    debc:	svchi	0x00f8e8bd
    dec0:			; <UNDEFINED> instruction: 0x46584631
    dec4:			; <UNDEFINED> instruction: 0xff4cf7fb
    dec8:	strb	r6, [sp, r5, ror #16]!
    decc:	stmdami	sp, {r0, r9, sl, lr}
    ded0:			; <UNDEFINED> instruction: 0xf7fb4478
    ded4:	ldrb	pc, [r0, r5, asr #30]	; <UNPREDICTABLE>
    ded8:	ldrtmi	r4, [r8], -r7, lsr #12
    dedc:	svchi	0x00f8e8bd
    dee0:	sbccs	r4, ip, #9216	; 0x2400
    dee4:	stmdami	sl, {r0, r3, r8, fp, lr}
    dee8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    deec:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    def0:	stc	7, cr15, [r0, #976]	; 0x3d0
    def4:	andeq	r7, r1, sl, ror lr
    def8:	andeq	r0, r0, r0, lsl r3
    defc:	andeq	r8, r1, r8, ror #12
    df00:	andeq	r6, r0, ip, lsl #15
    df04:	andeq	r6, r0, ip, lsr #14
    df08:	strdeq	r7, [r0], -r4
    df0c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    df10:	andeq	r6, r0, r6, lsl #14
    df14:	bcs	3b4dc <__assert_fail@plt+0x38ae8>
    df18:	strmi	r4, [r4], -sp, lsl #12
    df1c:	msreq	CPSR_fxc, pc, asr #32
    df20:	svclt	0x00144628
    df24:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
    df28:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
    df2c:	bl	1ecbf04 <__assert_fail@plt+0x1ec9510>
    df30:			; <UNDEFINED> instruction: 0x4620b150
    df34:			; <UNDEFINED> instruction: 0xff94f7ff
    df38:	stmiblt	r8!, {r1, r8, sp}^
    df3c:			; <UNDEFINED> instruction: 0x46204632
    df40:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    df44:	blt	ff1cbf1c <__assert_fail@plt+0xff1c9528>
    df48:	cmncs	r7, r8, lsr #12
    df4c:	bl	1acbf24 <__assert_fail@plt+0x1ac9530>
    df50:			; <UNDEFINED> instruction: 0x4620b158
    df54:			; <UNDEFINED> instruction: 0xff84f7ff
    df58:			; <UNDEFINED> instruction: 0x4632b970
    df5c:	vmax.s8	d20, d0, d16
    df60:	pop	{r0, r6, r8, sp}
    df64:			; <UNDEFINED> instruction: 0xf7f44070
    df68:			; <UNDEFINED> instruction: 0x4601bab5
    df6c:			; <UNDEFINED> instruction: 0x46204632
    df70:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    df74:	blt	febcbf4c <__assert_fail@plt+0xfebc9558>
    df78:	rscscc	pc, pc, pc, asr #32
    df7c:	svclt	0x0000bd70
    df80:	ldrbmi	lr, [r0, sp, lsr #18]!
    df84:	bmi	181f7e4 <__assert_fail@plt+0x181cdf0>
    df88:	blmi	181f80c <__assert_fail@plt+0x181ce18>
    df8c:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    df90:	strmi	r2, [r4], -r2, lsl #18
    df94:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    df98:			; <UNDEFINED> instruction: 0xf04f930d
    df9c:	blmi	170eba4 <__assert_fail@plt+0x170c1b0>
    dfa0:	rsble	r4, fp, fp, ror r4
    dfa4:	suble	r2, r9, r3, lsl #18
    dfa8:	cmnle	r4, r4, lsl #18
    dfac:	b	1420918 <__assert_fail@plt+0x141df24>
    dfb0:	svclt	0x000c0106
    dfb4:	tstcs	r0, r1, lsl #2
    dfb8:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    dfbc:	svclt	0x00142f00
    dfc0:	strcs	r4, [r0], #-1548	; 0xfffff9f4
    dfc4:	ldrdcc	pc, [r0], -r9
    dfc8:	rsbsle	r2, r8, r0, lsl #22
    dfcc:			; <UNDEFINED> instruction: 0xf0002f00
    dfd0:	ldmdami	r1, {r2, r3, r7, pc}^
    dfd4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    dfd8:	mcr2	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    dfdc:	suble	r2, sl, r0, lsl #24
    dfe0:	ldrdcc	pc, [r0], -r9
    dfe4:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
    dfe8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    dfec:	mrc2	7, 5, pc, cr8, cr11, {7}
    dff0:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    dff4:	stccs	8, cr6, [r0], {28}
    dff8:			; <UNDEFINED> instruction: 0xf8dfd07e
    dffc:	strcs	sl, [r0, #-296]	; 0xfffffed8
    e000:	strd	r4, [r6], -sl
    e004:			; <UNDEFINED> instruction: 0xf7f44630
    e008:	strmi	lr, [r5], -r6, asr #17
    e00c:	stccs	8, cr6, [r0], {36}	; 0x24
    e010:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
    e014:	rscsle	r1, r9, r3, ror ip
    e018:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
    e01c:			; <UNDEFINED> instruction: 0x46404639
    e020:	ldm	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e024:	mvnsle	r2, r0, lsl #16
    e028:	ldrdcc	pc, [r0], -r9
    e02c:	rscle	r2, r9, r0, lsl #22
    e030:	ldrbmi	r4, [r0], -r1, asr #12
    e034:	mrc2	7, 4, pc, cr4, cr11, {7}
    e038:	strb	r6, [r3, r6, ror #16]!
    e03c:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
    e040:	orrlt	r6, r3, fp, lsl r8
    e044:	subsle	r2, r9, r0, lsl #16
    e048:	andspl	lr, r4, #208, 18	; 0x340000
    e04c:	strtmi	sl, [r0], -r5, lsl #18
    e050:			; <UNDEFINED> instruction: 0xf7ff9203
    e054:	bls	10d3f8 <__assert_fail@plt+0x10aa04>
    e058:	strls	r4, [r0], -r9, lsr #12
    e05c:	ldmdami	r2!, {r0, r1, r9, sl, lr}
    e060:			; <UNDEFINED> instruction: 0xf7fb4478
    e064:	bmi	c8da60 <__assert_fail@plt+0xc8b06c>
    e068:			; <UNDEFINED> instruction: 0xb124447a
    e06c:	movtlt	r6, #56549	; 0xdce5
    e070:	stccs	6, cr4, [r0], {44}	; 0x2c
    e074:			; <UNDEFINED> instruction: 0xf04fd1fa
    e078:			; <UNDEFINED> instruction: 0xe01435ff
    e07c:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
    e080:	bllt	10e80f4 <__assert_fail@plt+0x10e5700>
    e084:	movweq	lr, #27220	; 0x6a54
    e088:	movwcs	fp, #7948	; 0x1f0c
    e08c:	svccs	0x00002300
    e090:	movwcs	fp, #3848	; 0xf08
    e094:	rscle	r2, lr, r0, lsl #22
    e098:			; <UNDEFINED> instruction: 0xf7ff4638
    e09c:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    e0a0:	andcs	fp, r1, r8, lsl pc
    e0a4:	bmi	89e9c0 <__assert_fail@plt+0x89bfcc>
    e0a8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    e0ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e0b0:	subsmi	r9, sl, sp, lsl #22
    e0b4:	strtmi	sp, [r8], -r6, lsr #2
    e0b8:	pop	{r1, r2, r3, ip, sp, pc}
    e0bc:	stccs	7, cr8, [r0], {240}	; 0xf0
    e0c0:	bfi	sp, r6, #3, #22
    e0c4:	addsmi	r6, r1, #230400	; 0x38400
    e0c8:	stcvs	15, cr11, [r2], #-16
    e0cc:	smlalle	r6, sl, r6, r0
    e0d0:	ldrbcc	pc, [pc, #79]!	; e127 <__assert_fail@plt+0xb733>	; <UNPREDICTABLE>
    e0d4:	ldrtmi	lr, [r9], -r7, ror #15
    e0d8:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
    e0dc:			; <UNDEFINED> instruction: 0xf7fb4478
    e0e0:			; <UNDEFINED> instruction: 0xe7cffe3f
    e0e4:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    e0e8:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e0ec:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    e0f0:			; <UNDEFINED> instruction: 0xf7fb4478
    e0f4:			; <UNDEFINED> instruction: 0xe7befe35
    e0f8:	ldrb	r4, [r4, r5, lsr #12]
    e0fc:	ldrbcc	pc, [pc, #79]!	; e153 <__assert_fail@plt+0xb75f>	; <UNPREDICTABLE>
    e100:	str	r4, [r3, sl, lsr #12]!
    e104:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e108:	andeq	r7, r1, r2, asr sp
    e10c:	andeq	r0, r0, r4, ror #5
    e110:	andeq	r7, r1, r0, asr #26
    e114:	andeq	r0, r0, r0, lsl r3
    e118:	andeq	r6, r0, lr, lsr #13
    e11c:			; <UNDEFINED> instruction: 0x000066ba
    e120:	strdeq	r8, [r1], -r2
    e124:	andeq	r6, r0, r0, asr #13
    e128:	strdeq	r6, [r0], -ip
    e12c:			; <UNDEFINED> instruction: 0xfffff5b9
    e130:	andeq	r7, r1, r6, lsr ip
    e134:	andeq	r6, r0, ip, asr r5
    e138:	andeq	r6, r0, lr, asr #10
    e13c:	andeq	r6, r0, lr, ror #11
    e140:	muleq	r0, r4, r5
    e144:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    e148:	stfvsp	f3, [r3], {32}
    e14c:			; <UNDEFINED> instruction: 0x4618b11b
    e150:	mvnsle	r2, r0, lsl #16
    e154:	blvs	ff05ff1c <__assert_fail@plt+0xff05d528>
    e158:	mulle	r1, r1, r2
    e15c:			; <UNDEFINED> instruction: 0x47704618
    e160:	stmdbvs	r2, {sl, fp, sp, lr}
    e164:	mvnsle	r2, r0, lsl #20
    e168:			; <UNDEFINED> instruction: 0x47703014
    e16c:			; <UNDEFINED> instruction: 0xfffff4db
    e170:	blmi	17b598 <__assert_fail@plt+0x178ba4>
    e174:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
    e178:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    e17c:			; <UNDEFINED> instruction: 0xf7ffb10b
    e180:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
    e184:	svclt	0x0000bd08
    e188:	andeq	r7, r1, sl, ror #22
    e18c:	andeq	r0, r0, r0, lsl r3
    e190:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
    e194:			; <UNDEFINED> instruction: 0x460dd818
    e198:	strmi	fp, [r6], -r9, lsl #6
    e19c:	andcs	r2, r1, r8, asr r1
    e1a0:	bl	febcc178 <__assert_fail@plt+0xfebc9784>
    e1a4:	strtmi	r4, [r8], -r4, lsl #12
    e1a8:			; <UNDEFINED> instruction: 0xf7f36026
    e1ac:	bmi	3ca094 <__assert_fail@plt+0x3c76a0>
    e1b0:	rsbvs	r2, r5, #0, 2
    e1b4:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
    e1b8:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
    e1bc:	subsvs	r3, r3, r1, lsl #6
    e1c0:			; <UNDEFINED> instruction: 0x63206523
    e1c4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    e1c8:	vqdmulh.s<illegal width 8>	d20, d0, d8
    e1cc:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
    e1d0:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    e1d4:	movtcc	r4, #17529	; 0x4479
    e1d8:			; <UNDEFINED> instruction: 0xf7f44478
    e1dc:	stmdami	r6, {r2, r3, sl, fp, sp, lr, pc}
    e1e0:			; <UNDEFINED> instruction: 0xf7fb4478
    e1e4:	svclt	0x0000fd9b
    e1e8:	andeq	r8, r1, r0, lsr r3
    e1ec:	andeq	r6, r0, sl, lsl #28
    e1f0:	andeq	r6, r0, ip, lsl #2
    e1f4:	andeq	r6, r0, ip, lsl #10
    e1f8:	andeq	r6, r0, r8, ror #10
    e1fc:	mvnsmi	lr, sp, lsr #18
    e200:	ldrmi	fp, [r7], -r4, lsl #1
    e204:	strmi	r9, [r8], -r3
    e208:	mcrls	1, 0, r2, cr3, cr7, {3}
    e20c:	b	2cc1e4 <__assert_fail@plt+0x2c97f0>
    e210:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    e214:	svclt	0x00142800
    e218:	andcs	r2, r0, r2
    e21c:			; <UNDEFINED> instruction: 0xffb8f7ff
    e220:	eorcs	r4, ip, r5, lsl #12
    e224:	svc	0x007af7f3
    e228:	tstcs	r1, sl, lsl fp
    e22c:	rscscc	pc, pc, #79	; 0x4f
    e230:			; <UNDEFINED> instruction: 0x9600447b
    e234:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
    e238:			; <UNDEFINED> instruction: 0x61214604
    e23c:	stmib	r4, {r6, r9, sl, lr}^
    e240:			; <UNDEFINED> instruction: 0xf7f46700
    e244:	blmi	548b1c <__assert_fail@plt+0x546128>
    e248:	tstcs	r0, r4, lsl sl
    e24c:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    e250:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
    e254:	rscvs	r0, r1, pc, lsl #8
    e258:	smlabtne	r1, r4, r9, lr
    e25c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    e260:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
    e264:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
    e268:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    e26c:			; <UNDEFINED> instruction: 0xf8cd480e
    e270:	ldrbtmi	r8, [r8], #-0
    e274:	ldc2l	7, cr15, [r4, #-1004]!	; 0xfffffc14
    e278:	andcs	r2, r1, #0, 6
    e27c:	strtmi	r2, [r8], -r3, lsl #2
    e280:	mrc2	7, 3, pc, cr14, cr15, {7}
    e284:	andlt	r4, r4, r8, lsr #12
    e288:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e28c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    e290:	svclt	0x0000e7ec
    e294:	andeq	r6, r0, r4, asr #10
    e298:	muleq	r1, r4, sl
    e29c:	andeq	r0, r0, r0, lsl r3
    e2a0:			; <UNDEFINED> instruction: 0xfffff3d1
    e2a4:			; <UNDEFINED> instruction: 0x00004db6
    e2a8:	andeq	r6, r0, sl, lsl #10
    e2ac:	andeq	r6, r0, r2, ror #9
    e2b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    e2b4:	bmi	1d9fb14 <__assert_fail@plt+0x1d9d120>
    e2b8:	blmi	1d9fd24 <__assert_fail@plt+0x1d9d330>
    e2bc:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    e2c0:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    e2c4:	ldmpl	r3, {r2, r9, sl, lr}^
    e2c8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    e2cc:			; <UNDEFINED> instruction: 0xf04f930d
    e2d0:	stmdbcs	r0, {r8, r9}
    e2d4:			; <UNDEFINED> instruction: 0x460fd052
    e2d8:	eorsle	r2, r0, r0, lsl #16
    e2dc:	blcs	b6c2f0 <__assert_fail@plt+0xb698fc>
    e2e0:	tstcs	r0, sl, lsr #32
    e2e4:	strtmi	r2, [r0], -r1, lsl #4
    e2e8:			; <UNDEFINED> instruction: 0xf860f7fc
    e2ec:			; <UNDEFINED> instruction: 0xf0401c41
    e2f0:	mcrcs	0, 0, r8, cr0, cr9, {4}
    e2f4:	blmi	1a82814 <__assert_fail@plt+0x1a7fe20>
    e2f8:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e2fc:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    e300:	andle	r1, r7, sl, ror ip
    e304:	andeq	pc, r8, r5, lsl #2
    e308:			; <UNDEFINED> instruction: 0xf7f34621
    e30c:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    e310:	addhi	pc, lr, r0
    e314:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    e318:	blmi	1882ae4 <__assert_fail@plt+0x18800f0>
    e31c:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e320:	ldrdcc	pc, [r0], -sl
    e324:			; <UNDEFINED> instruction: 0xf0402b00
    e328:	strbmi	r8, [r9], -r5, lsr #1
    e32c:	strtmi	r2, [r0], -r0, lsl #4
    e330:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    e334:	eor	r4, fp, r7, lsl #12
    e338:	blcs	2c44c <__assert_fail@plt+0x29a58>
    e33c:	mcrcs	1, 0, sp, cr0, cr1, {6}
    e340:	mrrcmi	0, 6, sp, r8, cr12
    e344:	vst3.16	{d20-d22}, [pc :256], ip
    e348:	ldrtmi	r5, [r0], -r0, lsl #2
    e34c:			; <UNDEFINED> instruction: 0xff20f7ff
    e350:	strtmi	r4, [r0], -r6, lsl #12
    e354:	ldmdb	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e358:	andscc	r4, r8, r1, lsl #13
    e35c:	mrc	7, 6, APSR_nzcv, cr14, cr3, {7}
    e360:			; <UNDEFINED> instruction: 0xf1092301
    e364:	strtmi	r0, [r1], -r1, lsl #4
    e368:	andvs	r4, r7, r5, lsl #12
    e36c:	andscc	r6, r4, fp, lsr #2
    e370:	svc	0x00acf7f3
    e374:			; <UNDEFINED> instruction: 0xf8584b4a
    e378:	eor	sl, r6, r3
    e37c:			; <UNDEFINED> instruction: 0xd1b82800
    e380:	eor	r2, sp, r0, lsl #12
    e384:			; <UNDEFINED> instruction: 0x46499a16
    e388:			; <UNDEFINED> instruction: 0xf7ff4620
    e38c:	strmi	pc, [r7], -r3, asr #27
    e390:	rscsle	r1, r5, fp, ror ip
    e394:			; <UNDEFINED> instruction: 0xf8584b42
    e398:	vst4.8	{d26-d29}, [pc], r3
    e39c:	ldrtmi	r5, [r0], -r0, lsl #2
    e3a0:	mrc2	7, 7, pc, cr6, cr15, {7}
    e3a4:	strtmi	r4, [r0], -r6, lsl #12
    e3a8:	stmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e3ac:			; <UNDEFINED> instruction: 0xf7f33018
    e3b0:	movwcs	lr, #3766	; 0xeb6
    e3b4:	strmi	r4, [r5], -r1, lsr #12
    e3b8:			; <UNDEFINED> instruction: 0x612b6007
    e3bc:			; <UNDEFINED> instruction: 0xf7f43014
    e3c0:	strtmi	lr, [r0], -r6, ror #16
    e3c4:	ldmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e3c8:			; <UNDEFINED> instruction: 0xf8da64b0
    e3cc:	movwcs	r1, #0
    e3d0:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    e3d4:	strcs	lr, [pc, #-2502]	; da16 <__assert_fail@plt+0xb022>
    e3d8:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
    e3dc:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
    e3e0:	blmi	b20cb0 <__assert_fail@plt+0xb1e2bc>
    e3e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e3e8:	blls	368458 <__assert_fail@plt+0x365a64>
    e3ec:	qdaddle	r4, sl, sp
    e3f0:	andlt	r4, lr, r0, lsr r6
    e3f4:			; <UNDEFINED> instruction: 0x87f0e8bd
    e3f8:	andsvc	lr, r4, #3506176	; 0x358000
    e3fc:	ldrtmi	sl, [r0], -r5, lsl #18
    e400:			; <UNDEFINED> instruction: 0xf7ff9203
    e404:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    e408:	bls	dfcf4 <__assert_fail@plt+0xdd300>
    e40c:	strls	r4, [r1, #-1571]	; 0xfffff9dd
    e410:	stmdami	r7!, {ip, pc}
    e414:			; <UNDEFINED> instruction: 0xf7fb4478
    e418:	strb	pc, [r1, r3, lsr #25]!	; <UNPREDICTABLE>
    e41c:	ldrtmi	r4, [r7], -r5, lsr #24
    e420:			; <UNDEFINED> instruction: 0xe790447c
    e424:	andcs	r4, r0, #76546048	; 0x4900000
    e428:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    e42c:	ldrb	r4, [r7, r6, lsl #12]
    e430:			; <UNDEFINED> instruction: 0xf04f4b1b
    e434:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
    e438:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e43c:	ldrdcc	pc, [r0], -sl
    e440:	strcs	fp, [r0, #-2547]	; 0xfffff60d
    e444:	movwcs	r2, #512	; 0x200
    e448:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    e44c:	stmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e450:	svclt	0x00083101
    e454:	svccc	0x00fff1b0
    e458:			; <UNDEFINED> instruction: 0xf7f4d19f
    e45c:			; <UNDEFINED> instruction: 0x462ee916
    e460:			; <UNDEFINED> instruction: 0xf7f46800
    e464:	ldrtmi	lr, [r9], -ip, ror #16
    e468:	ldmdami	r3, {r1, r9, sl, lr}
    e46c:			; <UNDEFINED> instruction: 0xf7fb4478
    e470:	sbfx	pc, pc, #23, #22
    e474:			; <UNDEFINED> instruction: 0x46214811
    e478:			; <UNDEFINED> instruction: 0xf7fb4478
    e47c:			; <UNDEFINED> instruction: 0xe754fc71
    e480:	strtmi	r4, [r1], -pc, lsl #16
    e484:			; <UNDEFINED> instruction: 0xf7fb4478
    e488:	ldrb	pc, [sl, fp, ror #24]	; <UNPREDICTABLE>
    e48c:	svc	0x005af7f3
    e490:	andeq	r7, r1, r2, lsr #20
    e494:	andeq	r0, r0, r4, ror #5
    e498:	andeq	r7, r1, r8, lsl sl
    e49c:	andeq	r8, r1, ip, ror #3
    e4a0:	andeq	r0, r0, r0, lsl r3
    e4a4:	andeq	r5, r0, ip, asr lr
    e4a8:			; <UNDEFINED> instruction: 0xfffff24f
    e4ac:	strdeq	r7, [r1], -ip
    e4b0:	andeq	r6, r0, r0, ror #7
    e4b4:	andeq	r4, r0, r8, lsl #12
    e4b8:	andeq	r6, r0, r0, asr r3
    e4bc:	andeq	r6, r0, ip, asr r3
    e4c0:	andeq	r6, r0, r4, lsl r3
    e4c4:	blmi	f60dbc <__assert_fail@plt+0xf5e3c8>
    e4c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    e4cc:	strdlt	r4, [pc], r0
    e4d0:			; <UNDEFINED> instruction: 0x260058d3
    e4d4:			; <UNDEFINED> instruction: 0x46054a3a
    e4d8:	movwls	r6, #55323	; 0xd81b
    e4dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e4e0:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
    e4e4:	subsle	r2, r7, r0, lsl #16
    e4e8:			; <UNDEFINED> instruction: 0xf8df4b36
    e4ec:			; <UNDEFINED> instruction: 0xf8dfa0dc
    e4f0:			; <UNDEFINED> instruction: 0xf8df90dc
    e4f4:	ldrbtmi	r8, [sl], #220	; 0xdc
    e4f8:	ldrbtmi	r5, [r9], #2263	; 0x8d7
    e4fc:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
    e500:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
    e504:	svceq	0x0000f1bb
    e508:	stclvs	0, cr13, [r2], #72	; 0x48
    e50c:			; <UNDEFINED> instruction: 0x6c20a904
    e510:	mrsls	r2, LR_irq
    e514:	ldrbmi	r2, [r8, r2, lsl #2]
    e518:	cmplt	r8, r3, lsl #12
    e51c:	mcrcs	6, 0, r4, cr0, cr0, {1}
    e520:	ldrmi	fp, [lr], -r8, lsl #30
    e524:	stmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e528:	strbmi	r4, [r0], -r1, lsl #12
    e52c:	blx	fe04c522 <__assert_fail@plt+0xfe049b2e>
    e530:			; <UNDEFINED> instruction: 0xf7f36ca0
    e534:	blvs	84a0bc <__assert_fail@plt+0x8476c8>
    e538:	bvs	18baa00 <__assert_fail@plt+0x18b800c>
    e53c:			; <UNDEFINED> instruction: 0xf7f42100
    e540:	blvs	848878 <__assert_fail@plt+0x845e84>
    e544:	mrc	7, 6, APSR_nzcv, cr6, cr3, {7}
    e548:			; <UNDEFINED> instruction: 0xf7f34620
    e54c:			; <UNDEFINED> instruction: 0xb325eed4
    e550:	stclvs	6, cr4, [sp], #176	; 0xb0
    e554:	blcs	a85e8 <__assert_fail@plt+0xa5bf4>
    e558:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
    e55c:	sbcle	r2, pc, r0, lsl #22
    e560:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
    e564:			; <UNDEFINED> instruction: 0xf8d44620
    e568:	andls	fp, r3, #80	; 0x50
    e56c:	blx	16cc570 <__assert_fail@plt+0x16c9b7c>
    e570:	ldrbmi	r9, [r9], -r3, lsl #20
    e574:	strbmi	r4, [r8], -r3, lsl #12
    e578:	blx	ffccc56e <__assert_fail@plt+0xffcc9b7a>
    e57c:	strtmi	lr, [r0], -r0, asr #15
    e580:			; <UNDEFINED> instruction: 0xffe8f7fe
    e584:	stmdacs	r0, {r1, r2, r9, sl, lr}
    e588:			; <UNDEFINED> instruction: 0xf7f4d0e7
    e58c:			; <UNDEFINED> instruction: 0x4601e970
    e590:			; <UNDEFINED> instruction: 0xf7fb4650
    e594:	strb	pc, [r0, sp, asr #22]!	; <UNPREDICTABLE>
    e598:	bmi	39fdb8 <__assert_fail@plt+0x39d3c4>
    e59c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e5a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5a4:	subsmi	r9, sl, sp, lsl #22
    e5a8:	ldrtmi	sp, [r0], -r3, lsl #2
    e5ac:	pop	{r0, r1, r2, r3, ip, sp, pc}
    e5b0:			; <UNDEFINED> instruction: 0xf7f38ff0
    e5b4:	svclt	0x0000eec8
    e5b8:	andeq	r7, r1, r8, lsl r8
    e5bc:	andeq	r0, r0, r4, ror #5
    e5c0:	strdeq	r7, [r1], -lr
    e5c4:	andeq	r0, r0, r0, lsl r3
    e5c8:	andeq	r6, r0, r6, lsr #6
    e5cc:	andeq	r6, r0, r6, asr #6
    e5d0:	andeq	r6, r0, r0, ror #6
    e5d4:	andeq	r7, r1, r2, asr #14
    e5d8:	blmi	7e0e58 <__assert_fail@plt+0x7de464>
    e5dc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    e5e0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    e5e4:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    e5e8:			; <UNDEFINED> instruction: 0xf04f9303
    e5ec:	cmnlt	r8, r0, lsl #6
    e5f0:	blcs	a8604 <__assert_fail@plt+0xa5c10>
    e5f4:	svcge	0x0002d01d
    e5f8:	blvs	ff95fed0 <__assert_fail@plt+0xff95d4dc>
    e5fc:			; <UNDEFINED> instruction: 0xb1a56ce2
    e600:	movwcs	r6, #3104	; 0xc20
    e604:	strls	r2, [r0, -r6, lsl #2]
    e608:	stclvs	7, cr4, [r4], #672	; 0x2a0
    e60c:	mvnsle	r2, r0, lsl #24
    e610:			; <UNDEFINED> instruction: 0xf7ff4630
    e614:	bmi	48e378 <__assert_fail@plt+0x48b984>
    e618:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    e61c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e620:	subsmi	r9, sl, r3, lsl #22
    e624:	andlt	sp, r5, r4, lsl r1
    e628:			; <UNDEFINED> instruction: 0x4614bdf0
    e62c:	mvnle	r2, r0, lsl #24
    e630:	stcvs	7, cr14, [r3], {238}	; 0xee
    e634:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
    e638:	sbcsle	r2, ip, r0, lsl #20
    e63c:			; <UNDEFINED> instruction: 0xf7f44618
    e640:			; <UNDEFINED> instruction: 0xe7d8e936
    e644:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    e648:	stmdacs	r0, {r0, r1, r9, sl, lr}
    e64c:	ubfx	sp, r3, #1, #19
    e650:	mrc	7, 3, APSR_nzcv, cr8, cr3, {7}
    e654:	andeq	r7, r1, r4, lsl #14
    e658:	andeq	r0, r0, r4, ror #5
    e65c:	andeq	r7, r1, r6, asr #13
    e660:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    e664:			; <UNDEFINED> instruction: 0xf7ff2003
    e668:	svclt	0x0000bd93
    e66c:			; <UNDEFINED> instruction: 0x4606b5f8
    e670:	strmi	r2, [ip], -r1
    e674:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    e678:	adcmi	r6, r3, #274432	; 0x43000
    e67c:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
    e680:	svccc	0x00011e73
    e684:	streq	pc, [r1], -r6, asr #3
    e688:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
    e68c:	svcpl	0x0001f813
    e690:	adcsmi	r6, fp, #1024	; 0x400
    e694:	mvnsle	r5, sp, lsl #9
    e698:	lfmlt	f6, 2, [r8, #784]!	; 0x310
    e69c:	vqdmulh.s<illegal width 8>	d20, d0, d5
    e6a0:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
    e6a4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    e6a8:	cmpcc	r0, #2030043136	; 0x79000000
    e6ac:			; <UNDEFINED> instruction: 0xf7f44478
    e6b0:	svclt	0x0000e9a2
    e6b4:	andeq	r6, r0, r6, lsr r9
    e6b8:	andeq	r5, r0, r8, lsr ip
    e6bc:	ldrdeq	r6, [r0], -r4
    e6c0:	strlt	fp, [r8, #-376]	; 0xfffffe88
    e6c4:	blcs	b6c6d8 <__assert_fail@plt+0xb69ce4>
    e6c8:	stmdavc	r3, {r0, r8, ip, lr, pc}^
    e6cc:	andcs	fp, r1, #-1073741810	; 0xc000000e
    e6d0:			; <UNDEFINED> instruction: 0xf7fb2100
    e6d4:	andcc	pc, r1, fp, ror #28
    e6d8:	andcs	fp, r1, r8, lsl pc
    e6dc:	andcs	fp, r1, r8, lsl #26
    e6e0:	andcs	fp, r1, r8, lsl #26
    e6e4:	svclt	0x00004770
    e6e8:	addlt	fp, r3, r0, lsl #10
    e6ec:	andcs	r4, r0, #4, 22	; 0x1000
    e6f0:	andls	r2, r0, #1073741824	; 0x40000000
    e6f4:			; <UNDEFINED> instruction: 0xf7ff447b
    e6f8:	ldrdlt	pc, [r3], -fp
    e6fc:	blx	14c87a <__assert_fail@plt+0x149e86>
    e700:	andeq	r4, r0, r4, asr #8
    e704:	addlt	fp, r3, r0, lsl #10
    e708:	andcs	r4, r2, #4, 22	; 0x1000
    e70c:	mrscs	r9, (UNDEF: 17)
    e710:			; <UNDEFINED> instruction: 0xf7ff447b
    e714:	andlt	pc, r3, sp, asr #27
    e718:	blx	14c896 <__assert_fail@plt+0x149ea2>
    e71c:	andeq	r4, r0, r0, lsl #7
    e720:	addlt	fp, r3, r0, lsl #10
    e724:	tstcs	r0, r4, lsl #22
    e728:	tstls	r0, r2, lsl #4
    e72c:			; <UNDEFINED> instruction: 0xf7ff447b
    e730:			; <UNDEFINED> instruction: 0xb003fdbf
    e734:	blx	14c8b2 <__assert_fail@plt+0x149ebe>
    e738:	andeq	r6, r0, r8, ror #2
    e73c:	ldrb	r2, [sp, #-512]	; 0xfffffe00
    e740:	ldrb	r2, [fp, #-513]	; 0xfffffdff
    e744:	mvnsmi	lr, sp, lsr #18
    e748:	addlt	r4, r2, r6, lsl #12
    e74c:	cmncs	r7, r8, lsl #12
    e750:			; <UNDEFINED> instruction: 0xf7f34617
    e754:			; <UNDEFINED> instruction: 0xf44fef68
    e758:	stmdacs	r0, {r8, ip, lr}
    e75c:	andcs	fp, r2, r4, lsl pc
    e760:			; <UNDEFINED> instruction: 0xf7ff2000
    e764:			; <UNDEFINED> instruction: 0x4605fd15
    e768:			; <UNDEFINED> instruction: 0xf7f32036
    e76c:	blmi	609b5c <__assert_fail@plt+0x607168>
    e770:			; <UNDEFINED> instruction: 0xf04f2101
    e774:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    e778:			; <UNDEFINED> instruction: 0xf1009600
    e77c:			; <UNDEFINED> instruction: 0x46040814
    e780:	strbmi	r6, [r0], -r1, lsr #2
    e784:	strvs	lr, [r0, -r4, asr #19]
    e788:	svc	0x0090f7f3
    e78c:	bmi	4613d4 <__assert_fail@plt+0x45e9e0>
    e790:	ldrbtmi	r2, [fp], #-0
    e794:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    e798:	strne	lr, [pc], #-2501	; e7a0 <__assert_fail@plt+0xbdac>
    e79c:	andeq	lr, r2, r4, asr #19
    e7a0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    e7a4:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
    e7a8:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
    e7ac:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    e7b0:			; <UNDEFINED> instruction: 0xf8cd480b
    e7b4:	ldrbtmi	r8, [r8], #-0
    e7b8:	blx	ff4cc7ac <__assert_fail@plt+0xff4c9db8>
    e7bc:	andlt	r4, r2, r8, lsr #12
    e7c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e7c4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    e7c8:	svclt	0x0000e7f2
    e7cc:	andeq	r6, r0, r2, lsr #2
    e7d0:	andeq	r7, r1, lr, asr #10
    e7d4:	andeq	r0, r0, r0, lsl r3
    e7d8:			; <UNDEFINED> instruction: 0xfffff0db
    e7dc:	andeq	r4, r0, r2, ror r8
    e7e0:	andeq	r6, r0, sl, ror #1
    e7e4:	andeq	r5, r0, sl, lsr #31
    e7e8:	svclt	0x00a8f7ff
    e7ec:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
    e7f0:	addlt	r4, lr, r3, lsr #26
    e7f4:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
    e7f8:			; <UNDEFINED> instruction: 0x4d23592c
    e7fc:	strls	r6, [sp], #-2084	; 0xfffff7dc
    e800:	streq	pc, [r0], #-79	; 0xffffffb1
    e804:	andle	r4, fp, sp, ror r4
    e808:	blx	feecc80e <__assert_fail@plt+0xfeec9e1a>
    e80c:	blmi	761090 <__assert_fail@plt+0x75e69c>
    e810:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e814:	blls	368884 <__assert_fail@plt+0x365e90>
    e818:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
    e81c:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
    e820:			; <UNDEFINED> instruction: 0x46044b1b
    e824:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
    e828:	cmnlt	fp, fp, lsl r8
    e82c:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
    e830:	stmdbge	r5, {r2, r4, r9, ip, lr}
    e834:	andls	r4, r3, #32, 12	; 0x2000000
    e838:			; <UNDEFINED> instruction: 0xf8f4f7ff
    e83c:	strtmi	r9, [r9], -r3, lsl #20
    e840:	strmi	r9, [r3], -r0, lsl #12
    e844:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    e848:	blx	fe2cc83c <__assert_fail@plt+0xfe2c9e48>
    e84c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    e850:	stfvsp	f3, [r0], #144	; 0x90
    e854:	strmi	fp, [r4], -r8, lsr #2
    e858:	mvnsle	r2, r0, lsl #24
    e85c:	rscscc	pc, pc, pc, asr #32
    e860:	blvs	ff8c87b8 <__assert_fail@plt+0xff8c5dc4>
    e864:	svclt	0x0004429a
    e868:	subsvs	r6, lr, r3, lsr #24
    e86c:			; <UNDEFINED> instruction: 0xf04fd0ce
    e870:			; <UNDEFINED> instruction: 0xe7cb30ff
    e874:	ldrbcc	pc, [pc, #79]!	; e8cb <__assert_fail@plt+0xbed7>	; <UNPREDICTABLE>
    e878:	ldrb	r4, [sl, sl, lsr #12]
    e87c:	stcl	7, cr15, [r2, #-972]!	; 0xfffffc34
    e880:	andeq	r7, r1, sl, ror #9
    e884:	andeq	r0, r0, r4, ror #5
    e888:	ldrdeq	r7, [r1], -ip
    e88c:	ldrdeq	r7, [r1], -r0
    e890:	andeq	r0, r0, r0, lsl r3
    e894:	andeq	r6, r0, r6, ror r0
    e898:			; <UNDEFINED> instruction: 0xffffedd3
    e89c:	mvnsmi	lr, #737280	; 0xb4000
    e8a0:	bmi	14202e8 <__assert_fail@plt+0x141d8f4>
    e8a4:	blmi	1420128 <__assert_fail@plt+0x141d734>
    e8a8:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    e8ac:			; <UNDEFINED> instruction: 0xf8df6805
    e8b0:			; <UNDEFINED> instruction: 0x4604913c
    e8b4:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
    e8b8:			; <UNDEFINED> instruction: 0x460e44f9
    e8bc:	movwls	r6, #47131	; 0xb81b
    e8c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e8c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e8c8:	rsbsle	r9, r3, r2, lsl #6
    e8cc:	blcs	fe9e60 <__assert_fail@plt+0xfe746c>
    e8d0:	subscs	sp, r8, r8, ror ip
    e8d4:	stc	7, cr15, [r2], #-972	; 0xfffffc34
    e8d8:			; <UNDEFINED> instruction: 0x46212258
    e8dc:			; <UNDEFINED> instruction: 0xf7f34605
    e8e0:	stcvs	12, cr14, [r0], #984	; 0x3d8
    e8e4:			; <UNDEFINED> instruction: 0xf7f3b108
    e8e8:	stmdavs	r2!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    e8ec:	strtvs	r2, [r8], #768	; 0x300
    e8f0:	stmib	r4, {r0, r1, r9, fp, sp}^
    e8f4:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
    e8f8:	suble	r6, r2, r3, ror #6
    e8fc:	svclt	0x00092a01
    e900:	bvs	1826994 <__assert_fail@plt+0x1823fa0>
    e904:	andpl	pc, r0, #1325400064	; 0x4f000000
    e908:	svclt	0x00084610
    e90c:			; <UNDEFINED> instruction: 0xf7f36262
    e910:	stmdbvs	fp!, {r1, r2, sl, fp, sp, lr, pc}
    e914:	andcs	r6, r0, #2768896	; 0x2a4000
    e918:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
    e91c:			; <UNDEFINED> instruction: 0x61a14b34
    e920:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
    e924:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
    e928:	adcvs	r6, r2, #536870926	; 0x2000000e
    e92c:			; <UNDEFINED> instruction: 0x63206222
    e930:			; <UNDEFINED> instruction: 0x6d6d69e8
    e934:	tsteq	r1, r0, asr #22
    e938:	mvnvs	r2, r0
    e93c:	tstcs	r0, r1, lsl #10
    e940:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
    e944:	stmib	r4, {r2, r8}^
    e948:			; <UNDEFINED> instruction: 0xf8590102
    e94c:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    e950:	ldrtmi	fp, [r5], -fp, ror #19
    e954:	bge	bae94 <__assert_fail@plt+0xb84a0>
    e958:	andls	r2, r0, #0, 6
    e95c:	stfvse	f2, [r2], #4
    e960:	ldrmi	r6, [r0, r0, lsr #24]!
    e964:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e968:	bmi	8c2e38 <__assert_fail@plt+0x8c0444>
    e96c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    e970:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e974:	subsmi	r9, sl, fp, lsl #22
    e978:			; <UNDEFINED> instruction: 0x4628d132
    e97c:	pop	{r0, r2, r3, ip, sp, pc}
    e980:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
    e984:	movwcs	r5, #8192	; 0x2000
    e988:	eorvs	r6, r3, r0, ror #4
    e98c:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    e990:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
    e994:			; <UNDEFINED> instruction: 0xf846f7ff
    e998:	ldrtmi	r4, [r1], -sl, lsr #12
    e99c:	ldmdami	r6, {r0, r1, r9, sl, lr}
    e9a0:			; <UNDEFINED> instruction: 0xf7fb4478
    e9a4:	ldmdavs	fp!, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    e9a8:			; <UNDEFINED> instruction: 0x4620b113
    e9ac:			; <UNDEFINED> instruction: 0xf868f7ff
    e9b0:	strb	r6, [lr, r6, ror #23]
    e9b4:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
    e9b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e9bc:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
    e9c0:	vstrle	d2, [r6, #252]	; 0xfc
    e9c4:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
    e9c8:			; <UNDEFINED> instruction: 0xf7fb4478
    e9cc:			; <UNDEFINED> instruction: 0xe7ccf931
    e9d0:	svc	0x004cf7f3
    e9d4:	stmdami	sl, {r0, r9, sl, lr}
    e9d8:			; <UNDEFINED> instruction: 0xf7fb4478
    e9dc:	strb	pc, [r4, r9, lsr #18]	; <UNPREDICTABLE>
    e9e0:	ldc	7, cr15, [r0], #972	; 0x3cc
    e9e4:	andeq	r7, r1, r6, lsr r4
    e9e8:	andeq	r0, r0, r4, ror #5
    e9ec:	andeq	r7, r1, r8, lsr #8
    e9f0:	andeq	r0, r0, r0, lsl r3
    e9f4:	andeq	r7, r1, r2, ror r3
    e9f8:	andeq	r5, r0, r4, ror pc
    e9fc:	andeq	r5, r0, ip, lsl pc
    ea00:	andeq	r5, r0, r4, asr pc
    ea04:			; <UNDEFINED> instruction: 0xf7ff2300
    ea08:	svclt	0x0000bf49
    ea0c:	mvnsmi	lr, #737280	; 0xb4000
    ea10:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
    ea14:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
    ea18:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
    ea1c:	strmi	r4, [r7], -r9, ror #22
    ea20:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    ea24:	stmdavs	r4!, {r8, sl, sp}
    ea28:			; <UNDEFINED> instruction: 0xf04f940d
    ea2c:	cfstrdmi	mvd0, [r6], #-0
    ea30:			; <UNDEFINED> instruction: 0xf8539504
    ea34:			; <UNDEFINED> instruction: 0xf8d88004
    ea38:	blcs	1aa40 <__assert_fail@plt+0x1804c>
    ea3c:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
    ea40:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
    ea44:	tstle	r1, r1, lsl #22
    ea48:	blcs	29e3c <__assert_fail@plt+0x27448>
    ea4c:	addshi	pc, r9, r0, asr #32
    ea50:	bmi	1797e58 <__assert_fail@plt+0x1795464>
    ea54:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    ea58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea5c:	subsmi	r9, sl, sp, lsl #22
    ea60:	addshi	pc, sl, r0, asr #32
    ea64:	andlt	r4, pc, r8, lsr #12
    ea68:	mvnshi	lr, #12386304	; 0xbd0000
    ea6c:			; <UNDEFINED> instruction: 0x463c6bfd
    ea70:			; <UNDEFINED> instruction: 0x6cfcb9dd
    ea74:			; <UNDEFINED> instruction: 0xf0002c00
    ea78:	blvs	e2ecc4 <__assert_fail@plt+0xe2c2d0>
    ea7c:	ldc	7, cr15, [sl], #-972	; 0xfffffc34
    ea80:			; <UNDEFINED> instruction: 0xf7f36cb8
    ea84:			; <UNDEFINED> instruction: 0x4638ec38
    ea88:			; <UNDEFINED> instruction: 0x46212258
    ea8c:	ldc	7, cr15, [lr], {243}	; 0xf3
    ea90:			; <UNDEFINED> instruction: 0xf7f34620
    ea94:			; <UNDEFINED> instruction: 0xe7dcec30
    ea98:	svceq	0x0000f1b9
    ea9c:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
    eaa0:	andle	r4, fp, fp, asr #10
    eaa4:			; <UNDEFINED> instruction: 0xb12c6ce4
    eaa8:	adcmi	r6, lr, #234496	; 0x39400
    eaac:	stclvs	0, cr13, [r4], #976	; 0x3d0
    eab0:	mvnsle	r2, r0, lsl #24
    eab4:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    eab8:			; <UNDEFINED> instruction: 0xf930f7fb
    eabc:	suble	r2, r9, r2, lsl #20
    eac0:	cmplt	sp, r0, lsr #24
    eac4:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
    eac8:	mrsls	r2, LR_irq
    eacc:	strmi	r2, [r8, r2, lsl #2]!
    ead0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ead4:	stfvsd	f5, [r0], #-276	; 0xfffffeec
    ead8:	stfvsp	f3, [r3], #-32	; 0xffffffe0
    eadc:	adcmi	fp, r7, #3325952	; 0x32c000
    eae0:	andsle	r6, fp, r5, ror #25
    eae4:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
    eae8:			; <UNDEFINED> instruction: 0xf7fb4478
    eaec:	vstrvs.16	s31, [r2, #-46]	; 0xffffffd2	; <UNPREDICTABLE>
    eaf0:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
    eaf4:			; <UNDEFINED> instruction: 0xf7fe9203
    eaf8:	bls	10e954 <__assert_fail@plt+0x10bf60>
    eafc:	strmi	r4, [r3], -r1, lsr #12
    eb00:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    eb04:			; <UNDEFINED> instruction: 0xf92cf7fb
    eb08:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    eb0c:			; <UNDEFINED> instruction: 0xf7fb4478
    eb10:			; <UNDEFINED> instruction: 0xf7f3f905
    eb14:	movwcs	lr, #3056	; 0xbf0
    eb18:	strb	r6, [r0, r3, lsr #8]!
    eb1c:	suble	r2, r8, r0, lsl #26
    eb20:			; <UNDEFINED> instruction: 0xf7f36b38
    eb24:	vldmiavs	r8!, {d14-<overflow reg d65>}
    eb28:	bl	ff94cafc <__assert_fail@plt+0xff94a108>
    eb2c:			; <UNDEFINED> instruction: 0x46292258
    eb30:			; <UNDEFINED> instruction: 0xf7f34638
    eb34:	strtmi	lr, [r8], -ip, asr #23
    eb38:	bl	ff74cb0c <__assert_fail@plt+0xff74a118>
    eb3c:	ldrdcc	pc, [r0], -r8
    eb40:	addle	r2, r5, r0, lsl #22
    eb44:	strcs	r4, [r0, #-2086]	; 0xfffff7da
    eb48:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
    eb4c:			; <UNDEFINED> instruction: 0xf7fb4478
    eb50:	ldrb	pc, [lr, -r7, lsl #18]!	; <UNPREDICTABLE>
    eb54:			; <UNDEFINED> instruction: 0xf7fe4620
    eb58:			; <UNDEFINED> instruction: 0x4605fcfd
    eb5c:	blvs	ff97d084 <__assert_fail@plt+0xff97a690>
    eb60:			; <UNDEFINED> instruction: 0xf7f3e7ae
    eb64:	strmi	lr, [r1], -r4, lsl #29
    eb68:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    eb6c:			; <UNDEFINED> instruction: 0xf860f7fb
    eb70:			; <UNDEFINED> instruction: 0xf7f3e76f
    eb74:			; <UNDEFINED> instruction: 0x4601ee7c
    eb78:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    eb7c:			; <UNDEFINED> instruction: 0xf858f7fb
    eb80:	blmi	6c8924 <__assert_fail@plt+0x6c5f30>
    eb84:	addvs	pc, sl, #64, 4
    eb88:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
    eb8c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    eb90:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    eb94:	svc	0x002ef7f3
    eb98:	bl	ff54cb6c <__assert_fail@plt+0xff54a178>
    eb9c:			; <UNDEFINED> instruction: 0xf44f4b16
    eba0:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
    eba4:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
    eba8:	cmncc	r8, #2030043136	; 0x79000000
    ebac:			; <UNDEFINED> instruction: 0xf7f34478
    ebb0:	ldmdami	r4, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    ebb4:			; <UNDEFINED> instruction: 0xf7fb4478
    ebb8:	svclt	0x0000f8b1
    ebbc:	andeq	r7, r1, r6, asr #5
    ebc0:	andeq	r0, r0, r4, ror #5
    ebc4:			; <UNDEFINED> instruction: 0x000172be
    ebc8:	andeq	r0, r0, r0, lsl r3
    ebcc:	andeq	r7, r1, sl, lsl #5
    ebd0:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    ebd4:	andeq	r5, r0, r0, lsr pc
    ebd8:	andeq	r5, r0, r6, asr #28
    ebdc:	andeq	r5, r0, r0, ror #29
    ebe0:	andeq	r5, r0, r4, lsl #29
    ebe4:	andeq	r5, r0, lr, lsr #20
    ebe8:	strdeq	r5, [r0], -r6
    ebec:	andeq	r6, r0, r0, asr r4
    ebf0:	andeq	r5, r0, r2, asr r7
    ebf4:	andeq	r5, r0, lr, asr #27
    ebf8:	andeq	r6, r0, r6, lsr r4
    ebfc:	andeq	r5, r0, r8, lsr r7
    ec00:	andeq	r5, r0, r0, asr #27
    ec04:	andeq	r5, r0, ip, ror #27
    ec08:	ldrblt	r6, [r0, #2051]	; 0x803
    ec0c:	blcs	5d81c <__assert_fail@plt+0x5ae28>
    ec10:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
    ec14:	strmi	r3, [r4], -sl, lsl #4
    ec18:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
    ec1c:			; <UNDEFINED> instruction: 0x6702e9d0
    ec20:	tsteq	r7, r6, asr sl
    ec24:	addsmi	sp, r3, #-1073741821	; 0xc0000003
    ec28:	blvs	843484 <__assert_fail@plt+0x840a90>
    ec2c:	adcvs	r1, r1, #22784	; 0x5900
    ec30:	addmi	r5, sl, #192, 24	; 0xc000
    ec34:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
    ec38:	movwcc	r3, #4612	; 0x1204
    ec3c:			; <UNDEFINED> instruction: 0xf1426123
    ec40:	cmnvs	r2, r0, lsl #4
    ec44:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
    ec48:	adcsmi	r0, r0, #4, 2
    ec4c:	blle	ffa9f338 <__assert_fail@plt+0xffa9c944>
    ec50:	rscscc	pc, pc, pc, asr #32
    ec54:	andcs	fp, r1, #208, 26	; 0x3400
    ec58:	ldrmi	r4, [r1], -r0, lsr #12
    ec5c:			; <UNDEFINED> instruction: 0xff4af7fe
    ec60:	rscsle	r1, r5, r3, asr #24
    ec64:	andne	lr, sl, #212, 18	; 0x350000
    ec68:	blmi	388bfc <__assert_fail@plt+0x386208>
    ec6c:	adcsvc	pc, r9, #64, 4
    ec70:	stmdami	sp, {r2, r3, r8, fp, lr}
    ec74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ec78:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
    ec7c:	mrc	7, 5, APSR_nzcv, cr10, cr3, {7}
    ec80:	vqdmulh.s<illegal width 8>	d20, d0, d10
    ec84:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
    ec88:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    ec8c:	cmncc	ip, #2030043136	; 0x79000000
    ec90:			; <UNDEFINED> instruction: 0xf7f34478
    ec94:	stmdami	r8, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    ec98:			; <UNDEFINED> instruction: 0xf7fb4478
    ec9c:	svclt	0x0000f83f
    eca0:	andeq	r6, r0, r8, ror #6
    eca4:	andeq	r5, r0, sl, ror #12
    eca8:	andeq	r5, r0, r6, lsl #16
    ecac:	andeq	r6, r0, r2, asr r3
    ecb0:	andeq	r5, r0, r4, asr r6
    ecb4:	strdeq	r5, [r0], -r0
    ecb8:	andeq	r5, r0, r4, ror #27
    ecbc:	push	{r0, r1, fp, sp, lr}
    ecc0:	blcc	9f488 <__assert_fail@plt+0x9ca94>
    ecc4:	ldmdble	fp, {r0, r8, r9, fp, sp}^
    ecc8:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
    eccc:	strmi	r2, [r6], -r2, lsl #6
    ecd0:	tstmi	r3, #13631488	; 0xd00000
    ecd4:	svccs	0x0000d012
    ecd8:	strcs	sp, [r0], #-80	; 0xffffffb0
    ecdc:	tstlt	sp, r5
    ece0:	bleq	8ccfc <__assert_fail@plt+0x8a308>
    ece4:	adcsmi	r3, ip, #16777216	; 0x1000000
    ece8:			; <UNDEFINED> instruction: 0x4630d012
    ecec:			; <UNDEFINED> instruction: 0xff8cf7ff
    ecf0:	mvnsle	r1, r2, asr #24
    ecf4:			; <UNDEFINED> instruction: 0xf04fb964
    ecf8:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
    ecfc:	adcmi	r2, r7, #0, 8
    ed00:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
    ed04:	ldmdbne	r2, {r2, r8, r9, sp}
    ed08:	mvnvc	lr, #68608	; 0x10c00
    ed0c:	movwcs	lr, #18886	; 0x49c6
    ed10:	pop	{r5, r9, sl, lr}
    ed14:	blvs	c6f4dc <__assert_fail@plt+0xc6cae8>
    ed18:	strtmi	r4, [r8], -r2, asr #12
    ed1c:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
    ed20:	b	ff54ccf4 <__assert_fail@plt+0xff54a300>
    ed24:	strbmi	r6, [r2], #-2738	; 0xfffff54e
    ed28:	adcmi	r6, r7, #536870923	; 0x2000000b
    ed2c:	andcs	sp, r1, #3817472	; 0x3a4000
    ed30:			; <UNDEFINED> instruction: 0x46114630
    ed34:	mrc2	7, 6, pc, cr14, cr14, {7}
    ed38:	andsle	r1, r5, r3, asr #24
    ed3c:			; <UNDEFINED> instruction: 0xf805b10d
    ed40:	strcc	r0, [r1], #-2817	; 0xfffff4ff
    ed44:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
    ed48:	andcc	lr, sl, #3506176	; 0x358000
    ed4c:	rscle	r4, lr, #805306377	; 0x30000009
    ed50:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    ed54:	ldrmi	r1, [r0, #2770]	; 0xad2
    ed58:	ldrmi	fp, [r0], r8, lsr #30
    ed5c:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
    ed60:	strbmi	sp, [r3], #-473	; 0xfffffe27
    ed64:			; <UNDEFINED> instruction: 0xe7e062b3
    ed68:	movwcs	lr, #18902	; 0x49d6
    ed6c:	bl	10d51bc <__assert_fail@plt+0x10d27c8>
    ed70:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    ed74:	stccs	3, cr2, [r0], {4}
    ed78:	ldr	sp, [ip, sl, asr #3]!
    ed7c:			; <UNDEFINED> instruction: 0xe7c7463c
    ed80:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ed84:			; <UNDEFINED> instruction: 0xffcaf7fa
    ed88:	andeq	r5, r0, sl, lsr #26
    ed8c:	bcs	3c574 <__assert_fail@plt+0x39b80>
    ed90:	stmdavs	r3, {r0, r6, ip, lr, pc}
    ed94:	blcs	605ac <__assert_fail@plt+0x5dbb8>
    ed98:	strmi	sp, [pc], -r8, asr #16
    ed9c:	ldrdpl	lr, [r9, -r0]
    eda0:	addsmi	r6, r5, #798720	; 0xc3000
    eda4:	ldrmi	fp, [r5], -r8, lsr #30
    eda8:	addsmi	r1, r5, #368640	; 0x5a000
    edac:			; <UNDEFINED> instruction: 0x2600d912
    edb0:	bvs	fe906dd0 <__assert_fail@plt+0xfe9043dc>
    edb4:			; <UNDEFINED> instruction: 0xd1232b01
    edb8:	adcvs	r6, r6, #925696	; 0xe2000
    edbc:	andsle	r4, r5, #-1610612726	; 0xa000000a
    edc0:	tstcs	r0, sl, lsr #12
    edc4:			; <UNDEFINED> instruction: 0xf7fe4620
    edc8:	mulcc	r1, r5, lr
    edcc:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    edd0:	bne	1493600 <__assert_fail@plt+0x1490c0c>
    edd4:	svclt	0x002842aa
    edd8:	ldrmi	r4, [r5], -sl, lsr #12
    eddc:	blvs	8fb38c <__assert_fail@plt+0x8f8998>
    ede0:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
    ede4:	b	1cccdb8 <__assert_fail@plt+0x1cca3c4>
    ede8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    edec:			; <UNDEFINED> instruction: 0xf04f42aa
    edf0:	svclt	0x00280100
    edf4:	ldrmi	r4, [r5], -sl, lsr #12
    edf8:			; <UNDEFINED> instruction: 0xf04fe7f1
    edfc:	udf	#13151	; 0x335f
    ee00:			; <UNDEFINED> instruction: 0xf6404b10
    ee04:	ldmdbmi	r0, {r1, r5, r9}
    ee08:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    ee0c:	orrcc	r4, ip, #2030043136	; 0x79000000
    ee10:			; <UNDEFINED> instruction: 0xf7f34478
    ee14:	blmi	3ca5dc <__assert_fail@plt+0x3c7be8>
    ee18:	andseq	pc, r1, #64, 12	; 0x4000000
    ee1c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    ee20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ee24:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
    ee28:	stcl	7, cr15, [r4, #972]!	; 0x3cc
    ee2c:			; <UNDEFINED> instruction: 0xf6404b0b
    ee30:	stmdbmi	fp, {r1, r4, r9}
    ee34:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    ee38:	orrcc	r4, ip, #2030043136	; 0x79000000
    ee3c:			; <UNDEFINED> instruction: 0xf7f34478
    ee40:	svclt	0x0000edda
    ee44:	ldrdeq	r6, [r0], -r2
    ee48:	ldrdeq	r5, [r0], -r4
    ee4c:	andeq	r5, r0, r8, lsl #26
    ee50:			; <UNDEFINED> instruction: 0x000061bc
    ee54:			; <UNDEFINED> instruction: 0x000054be
    ee58:			; <UNDEFINED> instruction: 0x00005cb2
    ee5c:	andeq	r6, r0, r6, lsr #3
    ee60:	andeq	r5, r0, r8, lsr #9
    ee64:	andeq	r5, r0, r8, lsr #25
    ee68:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    ee6c:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
    ee70:	strmi	r6, [r4], -r3, asr #21
    ee74:	strmi	r6, [sp], -r2, asr #20
    ee78:	mulle	r7, r3, r2
    ee7c:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
    ee80:	andcs	r6, r0, r2, lsr #22
    ee84:	rscvs	r1, r1, #22784	; 0x5900
    ee88:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    ee8c:	blx	18cce8e <__assert_fail@plt+0x18ca49a>
    ee90:	mvnsle	r2, r0, lsl #16
    ee94:	bvs	18a9a28 <__assert_fail@plt+0x18a7034>
    ee98:	blmi	208e60 <__assert_fail@plt+0x20646c>
    ee9c:	subeq	pc, r5, #64, 12	; 0x4000000
    eea0:	stmdami	r7, {r1, r2, r8, fp, lr}
    eea4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    eea8:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
    eeac:	stc	7, cr15, [r2, #972]!	; 0x3cc
    eeb0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    eeb4:			; <UNDEFINED> instruction: 0xff32f7fa
    eeb8:	andeq	r6, r0, r8, lsr r1
    eebc:	andeq	r5, r0, sl, lsr r4
    eec0:	andeq	r5, r0, lr, lsr #25
    eec4:	andeq	r5, r0, r6, ror ip
    eec8:	ldrblt	r6, [r0, #2051]!	; 0x803
    eecc:	addlt	r2, r3, r1, lsl #22
    eed0:	strmi	fp, [r5], -r2, lsl #31
    eed4:			; <UNDEFINED> instruction: 0x460f4616
    eed8:	ldmdble	sp, {r0, r8, ip, pc}
    eedc:	bvs	ffabb61c <__assert_fail@plt+0xffab8c28>
    eee0:	adcmi	r6, r2, #108, 20	; 0x6c000
    eee4:	strtmi	sp, [r8], -r6, lsl #6
    eee8:	blx	d4ceea <__assert_fail@plt+0xd4a4f6>
    eeec:	rscsle	r2, r5, r0, lsl #16
    eef0:	ldcllt	0, cr11, [r0, #12]!
    eef4:	blvs	a1598c <__assert_fail@plt+0xa12f98>
    eef8:			; <UNDEFINED> instruction: 0x463942b4
    eefc:	svclt	0x00284410
    ef00:			; <UNDEFINED> instruction: 0x46224634
    ef04:	stmib	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef08:	blne	da9abc <__assert_fail@plt+0xda70c8>
    ef0c:	rscvs	r4, fp, #587202560	; 0x23000000
    ef10:	andcs	sp, r0, r6, lsl #2
    ef14:	ldcllt	0, cr11, [r0, #12]!
    ef18:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    ef1c:	mrc2	7, 7, pc, cr14, cr10, {7}
    ef20:	strb	r4, [r0, r7, lsr #8]!
    ef24:	andeq	r5, r0, r6, asr ip
    ef28:	svcmi	0x00f8e92d
    ef2c:			; <UNDEFINED> instruction: 0xf8dd2903
    ef30:	strmi	r8, [r5], -r8, lsr #32
    ef34:			; <UNDEFINED> instruction: 0x765cf8df
    ef38:			; <UNDEFINED> instruction: 0x461e4692
    ef3c:			; <UNDEFINED> instruction: 0xf8d8447f
    ef40:			; <UNDEFINED> instruction: 0xf0004000
    ef44:	stmdbcs	r4, {r0, r2, r7, pc}
    ef48:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
    ef4c:	andshi	pc, r9, #0
    ef50:			; <UNDEFINED> instruction: 0xf0002905
    ef54:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
    ef58:			; <UNDEFINED> instruction: 0xf04fbf18
    ef5c:			; <UNDEFINED> instruction: 0xf0000900
    ef60:			; <UNDEFINED> instruction: 0x464880d6
    ef64:	svchi	0x00f8e8bd
    ef68:	blcs	2927c <__assert_fail@plt+0x26888>
    ef6c:	sbcshi	pc, sp, #0
    ef70:			; <UNDEFINED> instruction: 0xf5b36943
    ef74:	bl	eeb7c <__assert_fail@plt+0xec188>
    ef78:	vabd.s8	d0, d0, d4
    ef7c:			; <UNDEFINED> instruction: 0xf5b78300
    ef80:	svclt	0x00287f00
    ef84:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ef88:	adcshi	pc, r0, r0, asr #1
    ef8c:	svcvs	0x0080f5b7
    ef90:	addshi	pc, r0, r0, asr #1
    ef94:	orrvs	pc, r0, #1325400064	; 0x4f000000
    ef98:	subseq	r2, fp, sl, lsl #4
    ef9c:	addsmi	r4, pc, #17825792	; 0x1100000
    efa0:	andeq	pc, r1, #-2147483648	; 0x80000000
    efa4:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
    efa8:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
    efac:	sbchi	pc, r6, #0, 6
    efb0:	mvneq	pc, r1, asr #32
    efb4:			; <UNDEFINED> instruction: 0xf7ff4650
    efb8:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    efbc:	adcsmi	fp, ip, #124928	; 0x1e800
    efc0:	svclt	0x00284691
    efc4:			; <UNDEFINED> instruction: 0x4622463c
    efc8:			; <UNDEFINED> instruction: 0x46504631
    efcc:			; <UNDEFINED> instruction: 0xff7cf7ff
    efd0:	cmnle	sl, r0, lsl #16
    efd4:	blx	fee55cd8 <__assert_fail@plt+0xfee532e4>
    efd8:			; <UNDEFINED> instruction: 0xf5b7f389
    efdc:	svclt	0x00287f00
    efe0:	svceq	0x0000f1b9
    efe4:	b	13e0084 <__assert_fail@plt+0x13dd690>
    efe8:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
    efec:	svclt	0x00082f00
    eff0:	blcs	17bf8 <__assert_fail@plt+0x15204>
    eff4:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
    eff8:			; <UNDEFINED> instruction: 0xf0402b00
    effc:			; <UNDEFINED> instruction: 0xf5b78282
    f000:			; <UNDEFINED> instruction: 0xf0807f00
    f004:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
    f008:			; <UNDEFINED> instruction: 0xf0002800
    f00c:	ldrtmi	r8, [r1], -r2, ror #3
    f010:			; <UNDEFINED> instruction: 0xf7f3463a
    f014:			; <UNDEFINED> instruction: 0xf04fe95c
    f018:	cmnvs	pc, r0, lsl #18
    f01c:			; <UNDEFINED> instruction: 0xf5b2e7a1
    f020:			; <UNDEFINED> instruction: 0xf0407f00
    f024:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
    f028:			; <UNDEFINED> instruction: 0xf7ff4650
    f02c:	strmi	pc, [r1], sp, asr #30
    f030:			; <UNDEFINED> instruction: 0xf5a7b948
    f034:			; <UNDEFINED> instruction: 0xf8c57700
    f038:	adcsmi	r8, ip, #20
    f03c:	ldrtmi	fp, [ip], -r8, lsr #30
    f040:	sbcle	r2, r7, r0, lsl #24
    f044:			; <UNDEFINED> instruction: 0xf7f3e7bf
    f048:	blx	809c40 <__assert_fail@plt+0x80724c>
    f04c:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
    f050:			; <UNDEFINED> instruction: 0xf0002c00
    f054:			; <UNDEFINED> instruction: 0xf8d08289
    f058:			; <UNDEFINED> instruction: 0xf1b9901c
    f05c:	cmple	r1, r0, lsl #30
    f060:	ldrmi	r6, [r7], -r2, asr #16
    f064:			; <UNDEFINED> instruction: 0x464fb352
    f068:	adcmi	fp, r2, #134217729	; 0x8000001
    f06c:			; <UNDEFINED> instruction: 0x46504631
    f070:	strtmi	fp, [r2], -r8, lsr #30
    f074:			; <UNDEFINED> instruction: 0xf7ff4693
    f078:	strmi	pc, [r3, #3617]	; 0xe21
    f07c:	mcrrne	13, 5, sp, r3, cr11
    f080:	strtmi	r6, [r9], -lr, ror #16
    f084:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    f088:			; <UNDEFINED> instruction: 0x4603bf18
    f08c:	streq	pc, [r8, #-2271]	; 0xfffff721
    f090:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
    f094:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    f098:			; <UNDEFINED> instruction: 0x46224433
    f09c:	stc2l	7, cr15, [r8, #1000]	; 0x3e8
    f0a0:			; <UNDEFINED> instruction: 0xf8c84648
    f0a4:	pop	{ip, sp, lr}
    f0a8:			; <UNDEFINED> instruction: 0xf7f38ff8
    f0ac:	blx	809bdc <__assert_fail@plt+0x8071e8>
    f0b0:	str	pc, [pc, r0, lsl #19]
    f0b4:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
    f0b8:	ldrb	r7, [fp, -r0, lsl #8]!
    f0bc:	blcs	a9470 <__assert_fail@plt+0xa6a7c>
    f0c0:	adchi	pc, ip, r0
    f0c4:			; <UNDEFINED> instruction: 0xf0002b00
    f0c8:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
    f0cc:	eorsle	r2, fp, r0, lsl #16
    f0d0:			; <UNDEFINED> instruction: 0xf04f28bf
    f0d4:			; <UNDEFINED> instruction: 0x61ab0300
    f0d8:	movwcs	sp, #11352	; 0x2c58
    f0dc:	rsbvs	r4, r8, r2, lsl #12
    f0e0:	strb	r6, [r1, fp, ror #1]
    f0e4:			; <UNDEFINED> instruction: 0xf04f2700
    f0e8:			; <UNDEFINED> instruction: 0xe7d939ff
    f0ec:	stmdacs	r0, {r8, fp, sp, lr}
    f0f0:			; <UNDEFINED> instruction: 0x81aff000
    f0f4:			; <UNDEFINED> instruction: 0x46314418
    f0f8:			; <UNDEFINED> instruction: 0xf04f4622
    f0fc:			; <UNDEFINED> instruction: 0xf7f30900
    f100:	stmdbvs	fp!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}^
    f104:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
    f108:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
    f10c:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f110:			; <UNDEFINED> instruction: 0xf0002b02
    f114:	stmdavs	r3, {r4, r5, r6, r8, pc}^
    f118:	blcs	20b84 <__assert_fail@plt+0x1e190>
    f11c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    f120:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f124:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f128:			; <UNDEFINED> instruction: 0xf0402b00
    f12c:			; <UNDEFINED> instruction: 0x4628815e
    f130:	stmia	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f134:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
    f138:	strmi	r1, [r6], #-2596	; 0xfffff5dc
    f13c:	bl	fe8a0160 <__assert_fail@plt+0xfe89d76c>
    f140:	rsbvs	r0, sl, r0, lsl #4
    f144:			; <UNDEFINED> instruction: 0xe7abd190
    f148:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    f14c:	cmple	r2, r0, lsl #22
    f150:	movwne	lr, #43482	; 0xa9da
    f154:	eorsle	r4, lr, #-1879048183	; 0x90000009
    f158:			; <UNDEFINED> instruction: 0x3010f8da
    f15c:			; <UNDEFINED> instruction: 0xf8da1c48
    f160:	movwcc	r2, #4144	; 0x1030
    f164:	andscc	pc, r0, sl, asr #17
    f168:			; <UNDEFINED> instruction: 0x3014f8da
    f16c:	eoreq	pc, r8, sl, asr #17
    f170:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    f174:	andscc	pc, r4, sl, asr #17
    f178:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
    f17c:	movwcs	sp, #11270	; 0x2c06
    f180:	rscvs	r6, fp, r8, rrx
    f184:	suble	r2, r9, r0, lsl #16
    f188:	strb	r4, [sp, -r2, lsl #12]!
    f18c:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
    f190:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    f194:	biceq	pc, r0, #160, 2	; 0x28
    f198:	rsbvs	r0, fp, fp, lsl r2
    f19c:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    f1a0:	addsmi	r0, r0, #-1610612736	; 0xa0000000
    f1a4:			; <UNDEFINED> instruction: 0xf8dad22b
    f1a8:	mcrrne	0, 1, r2, r1, cr0
    f1ac:	eorne	pc, r8, sl, asr #17
    f1b0:	andcc	r3, r1, #192, 6
    f1b4:	andscs	pc, r0, sl, asr #17
    f1b8:			; <UNDEFINED> instruction: 0x2014f8da
    f1bc:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
    f1c0:	andeq	pc, r0, #-2147483632	; 0x80000010
    f1c4:	andscs	pc, r4, sl, asr #17
    f1c8:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
    f1cc:	rscvs	r5, r9, r2, lsl ip
    f1d0:	rsbvs	r4, sl, sl, lsl r4
    f1d4:	ldrbmi	lr, [r0], -r8, asr #14
    f1d8:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    f1dc:	bicle	r1, ip, r3, asr #24
    f1e0:			; <UNDEFINED> instruction: 0xf04f48ef
    f1e4:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
    f1e8:	stc2	7, cr15, [r2, #-1000]!	; 0xfffffc18
    f1ec:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    f1f0:			; <UNDEFINED> instruction: 0xf000d01d
    f1f4:	andcs	r0, r1, #31
    f1f8:	rsbvs	r4, sl, r2, lsl #1
    f1fc:			; <UNDEFINED> instruction: 0x4650e734
    f200:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    f204:			; <UNDEFINED> instruction: 0xf0001c41
    f208:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
    f20c:	rscvs	r2, fp, r2, lsl #6
    f210:	strmi	r3, [r2], #-704	; 0xfffffd40
    f214:	bcs	273c4 <__assert_fail@plt+0x249d0>
    f218:	svcge	0x0026f47f
    f21c:			; <UNDEFINED> instruction: 0xf987fab7
    f220:	mvnvs	r2, r1, lsl #6
    f224:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    f228:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
    f22c:			; <UNDEFINED> instruction: 0xf8dae738
    f230:	blcs	1b2b8 <__assert_fail@plt+0x188c4>
    f234:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
    f238:	addmi	r1, r1, #10
    f23c:			; <UNDEFINED> instruction: 0xf8dad262
    f240:	mcrrne	0, 1, r3, sl, cr0
    f244:	eorcs	pc, r8, sl, asr #17
    f248:			; <UNDEFINED> instruction: 0xf8ca3301
    f24c:			; <UNDEFINED> instruction: 0xf8da3010
    f250:			; <UNDEFINED> instruction: 0xf1433014
    f254:			; <UNDEFINED> instruction: 0xf8ca0300
    f258:			; <UNDEFINED> instruction: 0xf8da3014
    f25c:	mrrcpl	0, 3, r3, sl, cr0
    f260:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    f264:	b	13dfc70 <__assert_fail@plt+0x13dd27c>
    f268:	rsbvs	r6, sl, r2, lsl #4
    f26c:			; <UNDEFINED> instruction: 0xf8dad258
    f270:			; <UNDEFINED> instruction: 0xf1013010
    f274:			; <UNDEFINED> instruction: 0xf8ca0e01
    f278:	movwcc	lr, #4136	; 0x1028
    f27c:	andscc	pc, r0, sl, asr #17
    f280:			; <UNDEFINED> instruction: 0x3014f8da
    f284:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    f288:	andscc	pc, r4, sl, asr #17
    f28c:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    f290:			; <UNDEFINED> instruction: 0xf8da5c5b
    f294:	addmi	r1, r1, #40	; 0x28
    f298:	andmi	lr, r3, #270336	; 0x42000
    f29c:	subsle	r6, r1, #106	; 0x6a
    f2a0:			; <UNDEFINED> instruction: 0x3010f8da
    f2a4:	mvfeqs	f7, f1
    f2a8:	eor	pc, r8, sl, asr #17
    f2ac:			; <UNDEFINED> instruction: 0xf8ca3301
    f2b0:			; <UNDEFINED> instruction: 0xf8da3010
    f2b4:			; <UNDEFINED> instruction: 0xf1433014
    f2b8:			; <UNDEFINED> instruction: 0xf8ca0300
    f2bc:			; <UNDEFINED> instruction: 0xf8da3014
    f2c0:	mrrcpl	0, 3, r3, fp, cr0
    f2c4:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    f2c8:	b	109fcd4 <__assert_fail@plt+0x109d2e0>
    f2cc:	rsbvs	r2, sl, r3, lsl #4
    f2d0:			; <UNDEFINED> instruction: 0xf8dad249
    f2d4:	mcrrne	0, 1, r3, r8, cr0
    f2d8:	eoreq	pc, r8, sl, asr #17
    f2dc:			; <UNDEFINED> instruction: 0xf8ca3301
    f2e0:			; <UNDEFINED> instruction: 0xf8da3010
    f2e4:			; <UNDEFINED> instruction: 0xf1433014
    f2e8:			; <UNDEFINED> instruction: 0xf8ca0300
    f2ec:			; <UNDEFINED> instruction: 0xf8da3014
    f2f0:	mrrcpl	0, 3, r3, r8, cr0
    f2f4:	movwcs	r4, #8962	; 0x2302
    f2f8:	rscvs	r6, fp, sl, rrx
    f2fc:			; <UNDEFINED> instruction: 0xf47f2a00
    f300:			; <UNDEFINED> instruction: 0xe78baeb3
    f304:			; <UNDEFINED> instruction: 0xf7ff4650
    f308:			; <UNDEFINED> instruction: 0xf8dafc7f
    f30c:	streq	r3, [r2], -r0, lsr #32
    f310:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
    f314:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
    f318:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    f31c:			; <UNDEFINED> instruction: 0xd3a64281
    f320:			; <UNDEFINED> instruction: 0xf7ff4650
    f324:			; <UNDEFINED> instruction: 0xf8dafc71
    f328:	stmdavs	fp!, {r5, ip}^
    f32c:	vst3.8	{d0-d2}, [r2], r2
    f330:	tstmi	sl, #-268435449	; 0xf0000007
    f334:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
    f338:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
    f33c:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    f340:			; <UNDEFINED> instruction: 0xd3ad4281
    f344:			; <UNDEFINED> instruction: 0xf7ff4650
    f348:			; <UNDEFINED> instruction: 0xf8dafc5f
    f34c:	stmdavs	fp!, {r5, ip}^
    f350:	addslt	r0, r2, #536870912	; 0x20000000
    f354:	rsbvs	r4, sl, sl, lsl r3
    f358:			; <UNDEFINED> instruction: 0xf8dab929
    f35c:			; <UNDEFINED> instruction: 0xf8da002c
    f360:	addmi	r1, r1, #40	; 0x28
    f364:			; <UNDEFINED> instruction: 0x4650d3b5
    f368:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    f36c:	svclt	0x00181c42
    f370:			; <UNDEFINED> instruction: 0xd1bf686a
    f374:			; <UNDEFINED> instruction: 0xf04f488b
    f378:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
    f37c:	mrrc2	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    f380:	blmi	fe1c8dc0 <__assert_fail@plt+0xfe1c63cc>
    f384:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f388:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
    f38c:	movwcs	fp, #331	; 0x14b
    f390:	movwcs	r6, #171	; 0xab
    f394:	ldrmi	r6, [r9], fp, ror #3
    f398:	strbmi	r6, [r8], -fp, lsr #2
    f39c:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
    f3a0:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f3a4:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    f3a8:	ldrb	r3, [r2, r1, lsl #6]!
    f3ac:			; <UNDEFINED> instruction: 0x4622497e
    f3b0:			; <UNDEFINED> instruction: 0xf04f4618
    f3b4:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    f3b8:	stc2l	7, cr15, [r6], {246}	; 0xf6
    f3bc:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
    f3c0:	strb	r6, [r6, fp, lsr #1]!
    f3c4:			; <UNDEFINED> instruction: 0xf04f4879
    f3c8:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
    f3cc:	ldc2	7, cr15, [r0], #-1000	; 0xfffffc18
    f3d0:	vst1.32	{d30-d32}, [pc :128], r6
    f3d4:			; <UNDEFINED> instruction: 0xf7f27000
    f3d8:			; <UNDEFINED> instruction: 0x6128eea2
    f3dc:			; <UNDEFINED> instruction: 0x4601e617
    f3e0:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    f3e4:	ldc2	7, cr15, [ip], #1000	; 0x3e8
    f3e8:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    f3ec:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    f3f0:	ldc2	7, cr15, [r6], #1000	; 0x3e8
    f3f4:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
    f3f8:	rsble	r2, lr, r0, lsl #22
    f3fc:			; <UNDEFINED> instruction: 0x2cbf6944
    f400:			; <UNDEFINED> instruction: 0xf5b4d95f
    f404:	eorle	r5, fp, #3, 30
    f408:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
    f40c:	beq	c60c54 <__assert_fail@plt+0xc5e260>
    f410:			; <UNDEFINED> instruction: 0xf7ff31c0
    f414:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    f418:			; <UNDEFINED> instruction: 0xf7f3d059
    f41c:	stmdavs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    f420:	stm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f424:	stmdami	r4!, {r0, r9, sl, lr}^
    f428:			; <UNDEFINED> instruction: 0xf7fa4478
    f42c:			; <UNDEFINED> instruction: 0xf7f3fc01
    f430:	blx	809858 <__assert_fail@plt+0x806e64>
    f434:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
    f438:	svc	0x005cf7f2
    f43c:	stmib	r5, {r8, r9, sp}^
    f440:	strbt	r3, [sp], -r4, lsl #6
    f444:			; <UNDEFINED> instruction: 0xf04f485d
    f448:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
    f44c:	blx	ffc4d43e <__assert_fail@plt+0xffc4aa4a>
    f450:	vst1.8	{d30-d32}, [pc :128], r6
    f454:			; <UNDEFINED> instruction: 0xf7f27000
    f458:	stmdbvs	fp!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}^
    f45c:	strb	r6, [r9], -r8, lsr #2
    f460:			; <UNDEFINED> instruction: 0x461021ff
    f464:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    f468:	bicsle	r2, r6, r0, lsl #16
    f46c:	ldrbmi	r0, [r0], -r1, lsr #28
    f470:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    f474:	bicsle	r2, r0, r0, lsl #16
    f478:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
    f47c:			; <UNDEFINED> instruction: 0xf7ff4650
    f480:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    f484:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
    f488:	ldrbmi	r2, [r0], -r7, lsl #2
    f48c:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    f490:	bicle	r2, r2, r0, lsl #16
    f494:	ldrbmi	fp, [r0], -r1, ror #5
    f498:	stc2l	7, cr15, [r6], #1020	; 0x3fc
    f49c:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
    f4a0:	movwcs	fp, #7960	; 0x1f18
    f4a4:	svceq	0x0000f1b9
    f4a8:	movwcs	fp, #3864	; 0xf18
    f4ac:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
    f4b0:	ldrbmi	r4, [r0], -r2, lsr #12
    f4b4:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    f4b8:			; <UNDEFINED> instruction: 0xf1b94681
    f4bc:	adcsle	r0, sl, r0, lsl #30
    f4c0:	strtmi	lr, [r1], -fp, lsr #15
    f4c4:			; <UNDEFINED> instruction: 0xf7ff4610
    f4c8:	strmi	pc, [r1], pc, asr #25
    f4cc:	rscslt	lr, r1, #60555264	; 0x39c0000
    f4d0:			; <UNDEFINED> instruction: 0xf7ff4650
    f4d4:	strmi	pc, [r1], r9, asr #25
    f4d8:	bmi	e89464 <__assert_fail@plt+0xe86a70>
    f4dc:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
    f4e0:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
    f4e4:	adcscc	r4, r8, #120, 8	; 0x78000000
    f4e8:	stc2	7, cr15, [r0, #-1000]!	; 0xfffffc18
    f4ec:	vpadd.i8	d20, d0, d22
    f4f0:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
    f4f4:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
    f4f8:			; <UNDEFINED> instruction: 0x33a84479
    f4fc:			; <UNDEFINED> instruction: 0xf7f34478
    f500:	blmi	d49ef0 <__assert_fail@plt+0xd474fc>
    f504:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
    f508:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
    f50c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f510:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
    f514:	b	1bcd4e8 <__assert_fail@plt+0x1bcaaf4>
    f518:	vpmin.s8	d20, d0, d17
    f51c:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
    f520:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f524:			; <UNDEFINED> instruction: 0xf7fa32b8
    f528:	bmi	c0e934 <__assert_fail@plt+0xc0bf40>
    f52c:	biccc	pc, lr, r0, asr #4
    f530:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
    f534:	adcscc	r4, r8, #120, 8	; 0x78000000
    f538:	ldc2l	7, cr15, [r8], #1000	; 0x3e8
    f53c:	vqdmulh.s<illegal width 8>	d20, d0, d28
    f540:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
    f544:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    f548:			; <UNDEFINED> instruction: 0x33a84479
    f54c:			; <UNDEFINED> instruction: 0xf7f34478
    f550:	blmi	ac9ea0 <__assert_fail@plt+0xac74ac>
    f554:	adcscc	pc, r3, #64, 4
    f558:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
    f55c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f560:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
    f564:	b	11cd538 <__assert_fail@plt+0x11cab44>
    f568:			; <UNDEFINED> instruction: 0xf44f4b27
    f56c:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
    f570:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
    f574:			; <UNDEFINED> instruction: 0x33a84479
    f578:			; <UNDEFINED> instruction: 0xf7f34478
    f57c:	blmi	989e74 <__assert_fail@plt+0x987480>
    f580:	addscc	pc, r6, #64, 4
    f584:	stmdami	r5!, {r2, r5, r8, fp, lr}
    f588:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f58c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
    f590:	b	c4d564 <__assert_fail@plt+0xc4ab70>
    f594:	andeq	r6, r1, r4, lsr #27
    f598:	andeq	r5, r0, lr, ror fp
    f59c:	andeq	r0, r0, r0, lsl r3
    f5a0:			; <UNDEFINED> instruction: 0x000059b6
    f5a4:	andeq	r5, r0, r2, ror r8
    f5a8:	andeq	r5, r0, r2, lsr #18
    f5ac:	andeq	r5, r0, lr, lsl r9
    f5b0:	ldrdeq	r5, [r0], -lr
    f5b4:	andeq	r5, r0, sl, lsl r9
    f5b8:	strdeq	r5, [r0], -r8
    f5bc:	andeq	r5, r0, sl, ror r7
    f5c0:	strdeq	r5, [r0], -sl
    f5c4:	strdeq	r4, [r0], -ip
    f5c8:	andeq	r5, r0, r6, ror #21
    f5cc:	andeq	r4, r0, r8, ror #27
    f5d0:	andeq	r5, r0, r4, lsr #15
    f5d4:	ldrdeq	r5, [r0], -r0
    f5d8:	ldrdeq	r4, [r0], -r2
    f5dc:	andeq	r5, r0, r2, lsl #15
    f5e0:			; <UNDEFINED> instruction: 0x00005abc
    f5e4:			; <UNDEFINED> instruction: 0x00004dbe
    f5e8:	andeq	r5, r0, sl, lsr #21
    f5ec:	andeq	r4, r0, ip, lsr #27
    f5f0:	muleq	r0, r6, sl
    f5f4:	muleq	r0, r8, sp
    f5f8:	andeq	r5, r0, r0, lsr #14
    f5fc:	andeq	r5, r0, r0, lsl #21
    f600:	andeq	r4, r0, r2, lsl #27
    f604:	andeq	r5, r0, r6, lsl r7
    f608:	andeq	r5, r0, sl, ror #20
    f60c:	andeq	r4, r0, ip, ror #26
    f610:	strdeq	r5, [r0], -r0
    f614:	andeq	r5, r0, r4, asr sl
    f618:	andeq	r4, r0, r6, asr sp
    f61c:			; <UNDEFINED> instruction: 0x000056ba
    f620:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    f624:	addlt	r2, r2, r1, lsl #22
    f628:	strmi	sp, [r4], -ip, lsl #18
    f62c:	tstls	r1, r8, lsl #12
    f630:	svc	0x00e6f7f2
    f634:	strmi	r9, [r2], -r1, lsl #18
    f638:	andlt	r4, r2, r0, lsr #12
    f63c:			; <UNDEFINED> instruction: 0x4010e8bd
    f640:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    f644:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f648:	blx	1a4d63a <__assert_fail@plt+0x1a4ac46>
    f64c:	strdeq	r5, [r0], -sl
    f650:			; <UNDEFINED> instruction: 0x4615b570
    f654:	addlt	r4, ip, fp, lsl sl
    f658:			; <UNDEFINED> instruction: 0x46044b1b
    f65c:			; <UNDEFINED> instruction: 0x460e447a
    f660:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f664:			; <UNDEFINED> instruction: 0xf04f930b
    f668:	and	r0, r0, r0, lsl #6
    f66c:			; <UNDEFINED> instruction: 0x4620461c
    f670:			; <UNDEFINED> instruction: 0xff70f7fd
    f674:			; <UNDEFINED> instruction: 0x6ce3b9b0
    f678:	mvnsle	r2, r0, lsl #22
    f67c:	ldrtmi	r6, [r0], -r3, ror #21
    f680:	addsmi	r6, sp, #33792	; 0x8400
    f684:	ldrmi	fp, [sp], -r8, lsr #30
    f688:			; <UNDEFINED> instruction: 0xf7f2462a
    f68c:	bmi	40af14 <__assert_fail@plt+0x408520>
    f690:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    f694:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f698:	subsmi	r9, sl, fp, lsl #22
    f69c:			; <UNDEFINED> instruction: 0x4628d110
    f6a0:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    f6a4:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
    f6a8:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
    f6ac:			; <UNDEFINED> instruction: 0xf7fe9201
    f6b0:	bls	8dd9c <__assert_fail@plt+0x8b3a8>
    f6b4:	strmi	r4, [r3], -r9, lsr #12
    f6b8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    f6bc:	blx	bcd6ae <__assert_fail@plt+0xbcacba>
    f6c0:	mcr	7, 2, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    f6c4:	andeq	r6, r1, r4, lsl #13
    f6c8:	andeq	r0, r0, r4, ror #5
    f6cc:	andeq	r6, r1, lr, asr #12
    f6d0:			; <UNDEFINED> instruction: 0x000056b6
    f6d4:	mvnsmi	lr, #737280	; 0xb4000
    f6d8:	blcs	6970c <__assert_fail@plt+0x66d18>
    f6dc:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
    f6e0:	blcs	a10e8 <__assert_fail@plt+0x9e6f4>
    f6e4:	blvs	fe183b94 <__assert_fail@plt+0xfe1811a0>
    f6e8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    f6ec:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
    f6f0:	strmi	r4, [r9], r0
    f6f4:	ldc	7, cr15, [r2, #-968]	; 0xfffffc38
    f6f8:	strmi	r4, [r6], -pc, lsr #12
    f6fc:	adcmi	lr, r5, #9
    f700:	ldrtmi	r4, [r1], -r2, lsl #12
    f704:	svclt	0x00384640
    f708:			; <UNDEFINED> instruction: 0xf7ff4625
    f70c:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    f710:	vst3.8	{d20-d22}, [pc :128], r7
    f714:	ldrtmi	r4, [r1], -r0, lsl #4
    f718:			; <UNDEFINED> instruction: 0xf7ff4648
    f71c:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
    f720:	mvnle	r4, r4, lsl #12
    f724:	ldrtmi	fp, [r0], -sp, lsr #18
    f728:	stcl	7, cr15, [r4, #968]!	; 0x3c8
    f72c:	pop	{r3, r4, r5, r9, sl, lr}
    f730:			; <UNDEFINED> instruction: 0x462983f8
    f734:			; <UNDEFINED> instruction: 0xf7fa4630
    f738:			; <UNDEFINED> instruction: 0xe7f4fc17
    f73c:			; <UNDEFINED> instruction: 0xf6404b0a
    f740:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
    f744:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    f748:	biccc	r4, r8, #2030043136	; 0x79000000
    f74c:			; <UNDEFINED> instruction: 0xf7f34478
    f750:	blmi	249ca0 <__assert_fail@plt+0x2472ac>
    f754:	adceq	pc, lr, #64, 12	; 0x4000000
    f758:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    f75c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f760:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
    f764:	stmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f768:	muleq	r0, r6, r8
    f76c:	muleq	r0, r8, fp
    f770:	andeq	r5, r0, ip, lsr #13
    f774:	andeq	r5, r0, r0, lsl #17
    f778:	andeq	r4, r0, r2, lsl #23
    f77c:	andeq	r5, r0, r6, asr r6
    f780:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    f784:	stmdble	fp, {r0, r8, r9, fp, sp}
    f788:	strmi	r6, [r4], -r3, asr #25
    f78c:	blvs	ff87bc80 <__assert_fail@plt+0xff87928c>
    f790:	strtmi	r2, [r0], -r0, lsl #4
    f794:			; <UNDEFINED> instruction: 0xf93af7ff
    f798:	blcs	2ab2c <__assert_fail@plt+0x28138>
    f79c:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
    f7a0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f7a4:	blx	feecd794 <__assert_fail@plt+0xfeecada0>
    f7a8:	muleq	r0, r6, r6
    f7ac:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
    f7b0:	blcs	5e3c0 <__assert_fail@plt+0x5b9cc>
    f7b4:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
    f7b8:	blcc	a0fd4 <__assert_fail@plt+0x9e5e0>
    f7bc:	ldmdale	r5, {r0, r8, r9, fp, sp}
    f7c0:	strmi	r4, [r8], -ip, lsl #12
    f7c4:			; <UNDEFINED> instruction: 0xffdcf7ff
    f7c8:	ldrdcs	lr, [fp, -r4]
    f7cc:	pop	{r3, r5, r9, sl, lr}
    f7d0:			; <UNDEFINED> instruction: 0xf7ff4038
    f7d4:	blmi	2fe5c0 <__assert_fail@plt+0x2fbbcc>
    f7d8:	andvs	pc, r8, #1325400064	; 0x4f000000
    f7dc:	stmdami	fp, {r1, r3, r8, fp, lr}
    f7e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f7e4:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
    f7e8:	stmdb	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f7ec:			; <UNDEFINED> instruction: 0xf6404b08
    f7f0:	stmdbmi	r8, {r0, r7, r9}
    f7f4:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    f7f8:	bicscc	r4, r4, #2030043136	; 0x79000000
    f7fc:			; <UNDEFINED> instruction: 0xf7f34478
    f800:	svclt	0x0000e8fa
    f804:	strdeq	r5, [r0], -ip
    f808:	strdeq	r4, [r0], -lr
    f80c:	andeq	r5, r0, r2, lsl #13
    f810:	andeq	r5, r0, r6, ror #15
    f814:	andeq	r4, r0, r8, ror #21
    f818:	andeq	r5, r0, ip, lsr #13
    f81c:	b	14bc9e4 <__assert_fail@plt+0x14b9ff0>
    f820:	stmdbvs	r5, {r0, r1, sl}
    f824:	svclt	0x00186981
    f828:	stmibvs	r4, {r0, r9, sl, sp}^
    f82c:	strcs	fp, [r0], -r8, lsl #30
    f830:	stmdbne	r9, {r1, r7, sp, lr}^
    f834:	sbcvs	r6, r3, r2, asr #18
    f838:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f83c:	streq	lr, [r4], #-2882	; 0xfffff4be
    f840:	andcs	r6, r0, #1610612736	; 0x60000000
    f844:	orrvs	r6, r1, r4, asr #3
    f848:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
    f84c:	ldrbmi	r2, [r0, -r4, lsl #6]!
    f850:	blmi	7e20d0 <__assert_fail@plt+0x7df6dc>
    f854:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    f858:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    f85c:	tstls	fp, #1769472	; 0x1b0000
    f860:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f864:	movwcs	fp, #265	; 0x109
    f868:	strmi	r6, [r3], -fp
    f86c:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
    f870:	bmi	644064 <__assert_fail@plt+0x641670>
    f874:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
    f878:	svclt	0x001c4291
    f87c:	mrscs	r2, (UNDEF: 0)
    f880:	bmi	5838b0 <__assert_fail@plt+0x580ebc>
    f884:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    f888:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f88c:	subsmi	r9, sl, fp, lsl fp
    f890:	andslt	sp, sp, r9, lsl r1
    f894:	blx	14da12 <__assert_fail@plt+0x14b01e>
    f898:			; <UNDEFINED> instruction: 0x466a6c1b
    f89c:	ldmdavs	r9, {r0, r1, sp}
    f8a0:	ldc	7, cr15, [r8, #968]!	; 0x3c8
    f8a4:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
    f8a8:	strb	r0, [sl, ip, lsl #2]!
    f8ac:	mcr	7, 7, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
    f8b0:			; <UNDEFINED> instruction: 0xf7f26800
    f8b4:	strmi	lr, [r1], -r4, asr #28
    f8b8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    f8bc:			; <UNDEFINED> instruction: 0xf9b8f7fa
    f8c0:	mrscs	r2, (UNDEF: 0)
    f8c4:			; <UNDEFINED> instruction: 0xf7f2e7dd
    f8c8:	svclt	0x0000ed3e
    f8cc:	andeq	r6, r1, ip, lsl #9
    f8d0:	andeq	r0, r0, r4, ror #5
    f8d4:			; <UNDEFINED> instruction: 0xffffddab
    f8d8:	andeq	r6, r1, sl, asr r4
    f8dc:	andeq	r5, r0, sl, lsr #12
    f8e0:	stclvs	6, cr4, [r0], {3}
    f8e4:	mvnsle	r2, r0, lsl #16
    f8e8:	blvs	ff662100 <__assert_fail@plt+0xff65f70c>
    f8ec:	addsmi	r4, r1, #2046820352	; 0x7a000000
    f8f0:	ldcvs	15, cr11, [fp], {6}
    f8f4:			; <UNDEFINED> instruction: 0xf04f6818
    f8f8:			; <UNDEFINED> instruction: 0x477030ff
    f8fc:			; <UNDEFINED> instruction: 0xffffdd35
    f900:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
    f904:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
    f908:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
    f90c:	tsteq	r1, r4, asr #22
    f910:	blmi	14da8c <__assert_fail@plt+0x14b098>
    f914:	svclt	0x00004770
    f918:	ldrblt	r6, [r0, #2049]!	; 0x801
    f91c:			; <UNDEFINED> instruction: 0xf031461e
    f920:	addlt	r0, r3, r2, lsl #6
    f924:	ldrmi	r4, [r7], -r4, lsl #12
    f928:	stclvs	0, cr13, [r2], #120	; 0x78
    f92c:	andcs	r2, r0, r0, lsl #6
    f930:			; <UNDEFINED> instruction: 0x61a72100
    f934:	adcvs	r6, r3, #-2147483591	; 0x80000039
    f938:			; <UNDEFINED> instruction: 0x63a36223
    f93c:	smlabteq	r4, r4, r9, lr
    f940:	smlabteq	r2, r4, r9, lr
    f944:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
    f948:			; <UNDEFINED> instruction: 0xf7fa4478
    f94c:	vstmiavs	r3!, {s31-s39}
    f950:	blvs	ff87be44 <__assert_fail@plt+0xff879450>
    f954:	strtmi	r2, [r0], -r0, lsl #4
    f958:			; <UNDEFINED> instruction: 0xf858f7ff
    f95c:	blcs	2acf0 <__assert_fail@plt+0x282fc>
    f960:	strdcs	sp, [r0], -r7
    f964:	ldcllt	0, cr11, [r0, #12]!
    f968:	stclvs	6, cr4, [r4], #148	; 0x94
    f96c:	mvnsle	r2, r0, lsl #24
    f970:	blvs	ffaa25c0 <__assert_fail@plt+0xffa9fbcc>
    f974:	addsmi	r4, sl, #2063597568	; 0x7b000000
    f978:	stfvsd	f5, [r9], #-104	; 0xffffff98
    f97c:			; <UNDEFINED> instruction: 0x4633463a
    f980:	strls	r6, [r0], #-2056	; 0xfffff7f8
    f984:	ldcl	7, cr15, [r0, #-968]!	; 0xfffffc38
    f988:	svclt	0x000e3101
    f98c:	svccc	0x00fff1b0
    f990:	strtmi	r6, [ip], -ip, ror #5
    f994:			; <UNDEFINED> instruction: 0xf7f2d1c9
    f998:	stmdavs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    f99c:	stcl	7, cr15, [lr, #968]	; 0x3c8
    f9a0:	stmdami	r7, {r0, r9, sl, lr}
    f9a4:			; <UNDEFINED> instruction: 0xf7fa4478
    f9a8:			; <UNDEFINED> instruction: 0xf04ff943
    f9ac:			; <UNDEFINED> instruction: 0xe7d930ff
    f9b0:	rscscc	pc, pc, pc, asr #32
    f9b4:	svclt	0x0000e7d6
    f9b8:	andeq	r5, r0, r4, asr #11
    f9bc:			; <UNDEFINED> instruction: 0xffffdcad
    f9c0:	andeq	r5, r0, r4, asr r5
    f9c4:	smlabblt	fp, r3, ip, r6
    f9c8:			; <UNDEFINED> instruction: 0x47704618
    f9cc:	bllt	feecd9cc <__assert_fail@plt+0xfeecafd8>
    f9d0:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    f9d4:	stfvsp	f3, [r3], {32}
    f9d8:			; <UNDEFINED> instruction: 0x4618b11b
    f9dc:	mvnsle	r2, r0, lsl #16
    f9e0:	blvs	ff0617a8 <__assert_fail@plt+0xff05edb4>
    f9e4:	svclt	0x00064291
    f9e8:	andscc	r6, r4, r0, lsl #24
    f9ec:			; <UNDEFINED> instruction: 0x47704618
    f9f0:			; <UNDEFINED> instruction: 0xffffdc4f
    f9f4:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    f9f8:	stfvsp	f3, [r3], {32}
    f9fc:	ldrmi	fp, [r8], -fp, lsr #2
    fa00:	mvnsle	r2, r0, lsl #16
    fa04:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    fa08:	blvs	ff0e17d0 <__assert_fail@plt+0xff0deddc>
    fa0c:			; <UNDEFINED> instruction: 0xd1f94293
    fa10:	andscc	r6, r4, r0, lsl #24
    fa14:	svclt	0x00004770
    fa18:			; <UNDEFINED> instruction: 0xffffdc2b
    fa1c:	andeq	r5, r0, lr, lsr r5
    fa20:			; <UNDEFINED> instruction: 0x4604b570
    fa24:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
    fa28:	blmi	5fbf7c <__assert_fail@plt+0x5f9588>
    fa2c:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
    fa30:			; <UNDEFINED> instruction: 0xd11e4299
    fa34:	andcs	r4, r0, #32, 12	; 0x2000000
    fa38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    fa3c:	svclt	0x00e6f7fe
    fa40:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    fa44:			; <UNDEFINED> instruction: 0xf98cf7fa
    fa48:	strmi	lr, [sp], -pc, ror #15
    fa4c:			; <UNDEFINED> instruction: 0x21202001
    fa50:	svc	0x0056f7f2
    fa54:	tstcs	r1, r6, lsr #16
    fa58:	strmi	r2, [r2], -r0, lsl #6
    fa5c:	sbcsvs	r4, r1, r0, lsr #12
    fa60:	orrsvs	r4, r5, fp, lsl #18
    fa64:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
    fa68:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    fa6c:			; <UNDEFINED> instruction: 0xf7fe6053
    fa70:	blmi	23f6cc <__assert_fail@plt+0x23ccd8>
    fa74:	andsvs	pc, lr, #1325400064	; 0x4f000000
    fa78:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    fa7c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    fa80:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
    fa84:	blx	18cda74 <__assert_fail@plt+0x18cb080>
    fa88:			; <UNDEFINED> instruction: 0xfffff4f7
    fa8c:	andeq	r5, r0, r6, lsl #10
    fa90:			; <UNDEFINED> instruction: 0xfffff4bf
    fa94:	andeq	r5, r0, r0, ror #10
    fa98:	andeq	r4, r0, r2, ror #16
    fa9c:	andeq	r5, r0, sl, lsl #10
    faa0:	svcmi	0x00f0e92d
    faa4:			; <UNDEFINED> instruction: 0xf8d1b083
    faa8:	ldrmi	fp, [r1], r0
    faac:	ldrdge	pc, [r0], -r2
    fab0:	movwls	r4, #5658	; 0x161a
    fab4:			; <UNDEFINED> instruction: 0xf38bfabb
    fab8:			; <UNDEFINED> instruction: 0x46046817
    fabc:	tstls	r0, fp, asr r9
    fac0:	svceq	0x0001f1ba
    fac4:	sadd8mi	fp, sl, r4
    fac8:	andeq	pc, r1, #67	; 0x43
    facc:	svccs	0x0001b992
    fad0:	adchi	pc, r0, r0, asr #4
    fad4:	svcvc	0x0080f5b7
    fad8:			; <UNDEFINED> instruction: 0x465846ba
    fadc:			; <UNDEFINED> instruction: 0xf44fbf28
    fae0:	ldrbmi	r7, [r1], -r0, lsl #21
    fae4:	ldc	7, cr15, [r0, #-968]	; 0xfffffc38
    fae8:	strmi	r9, [r3], r0, lsl #22
    faec:			; <UNDEFINED> instruction: 0xf8c96018
    faf0:	and	sl, r6, r0
    faf4:	svceq	0x0001f1ba
    faf8:			; <UNDEFINED> instruction: 0xf043bf98
    fafc:	blcs	10708 <__assert_fail@plt+0xdd14>
    fb00:	bvs	9042a8 <__assert_fail@plt+0x9018b4>
    fb04:	ldrbmi	r2, [r8], r0, lsl #10
    fb08:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    fb0c:	addsmi	r1, r9, #671088640	; 0x28000000
    fb10:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
    fb14:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
    fb18:	movwcc	r3, #5377	; 0x1501
    fb1c:	blvs	8e7fb0 <__assert_fail@plt+0x8e55bc>
    fb20:	streq	pc, [r0], -r6, asr #2
    fb24:	cmnvs	r6, r0, lsr #5
    fb28:	mrrcpl	6, 4, r4, fp, cr6
    fb2c:	stmdacs	sl, {r3, r4, r9, sl, lr}
    fb30:	blcc	8db50 <__assert_fail@plt+0x8b15c>
    fb34:			; <UNDEFINED> instruction: 0xf10ad014
    fb38:	adcmi	r3, fp, #-67108861	; 0xfc000003
    fb3c:	ssatmi	sp, #17, r6
    fb40:	blcs	2a3d4 <__assert_fail@plt+0x279e0>
    fb44:	strtmi	sp, [r0], -r1, ror #1
    fb48:			; <UNDEFINED> instruction: 0xf85ef7ff
    fb4c:	suble	r1, r0, r3, asr #24
    fb50:	strbmi	r2, [r6], -sl, lsl #16
    fb54:			; <UNDEFINED> instruction: 0xf105b2c3
    fb58:			; <UNDEFINED> instruction: 0xf8060501
    fb5c:	mvnle	r3, r1, lsl #22
    fb60:	strtmi	r2, [r8], -r0, lsl #6
    fb64:	andlt	r7, r3, r3, lsr r0
    fb68:	svchi	0x00f0e8bd
    fb6c:			; <UNDEFINED> instruction: 0xd01d45ba
    fb70:	svcvs	0x0080f5ba
    fb74:	svclt	0x00344658
    fb78:	orrvc	pc, r0, pc, asr #8
    fb7c:	orrvs	pc, r0, pc, asr #8
    fb80:	ldrmi	r4, [sl, #1162]!	; 0x48a
    fb84:	ldrtmi	fp, [sl], r8, lsr #30
    fb88:			; <UNDEFINED> instruction: 0xf7f24651
    fb8c:	blls	4ae8c <__assert_fail@plt+0x48498>
    fb90:	andsvs	r1, r8, r6, asr #18
    fb94:			; <UNDEFINED> instruction: 0xf8c94683
    fb98:	ldrtmi	sl, [r0], r0
    fb9c:			; <UNDEFINED> instruction: 0x4620e7d0
    fba0:			; <UNDEFINED> instruction: 0xf832f7ff
    fba4:	andsle	r1, fp, r2, asr #24
    fba8:	andsle	r2, r9, sl, lsl #16
    fbac:	blcs	2a440 <__assert_fail@plt+0x27a4c>
    fbb0:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    fbb4:	addsmi	r0, r8, #671088640	; 0x28000000
    fbb8:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
    fbbc:	blvs	856ce0 <__assert_fail@plt+0x8542ec>
    fbc0:			; <UNDEFINED> instruction: 0x61233301
    fbc4:	adcvs	r6, r7, #1622016	; 0x18c000
    fbc8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    fbcc:	stfpls	f6, [r8], {99}	; 0x63
    fbd0:	strbmi	lr, [r6], -sl, ror #15
    fbd4:	strtmi	r2, [r8], -r0, lsl #6
    fbd8:	andlt	r7, r3, r3, lsr r0
    fbdc:	svchi	0x00f0e8bd
    fbe0:	andle	r4, fp, #750780416	; 0x2cc00000
    fbe4:	tstcs	sl, r1, lsl #20
    fbe8:			; <UNDEFINED> instruction: 0xf8882300
    fbec:	strtmi	r1, [r8], -r0
    fbf0:	movwcs	r6, #19
    fbf4:	andlt	r7, r3, r3, lsr r0
    fbf8:	svchi	0x00f0e8bd
    fbfc:			; <UNDEFINED> instruction: 0xf6404b0b
    fc00:	stmdbmi	fp, {r0, r5, r9, sp}
    fc04:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    fc08:			; <UNDEFINED> instruction: 0xf5034479
    fc0c:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
    fc10:	mrc	7, 7, APSR_nzcv, cr0, cr2, {7}
    fc14:			; <UNDEFINED> instruction: 0xf44f4b08
    fc18:	stmdbmi	r8, {r5, r9, sp, lr}
    fc1c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    fc20:			; <UNDEFINED> instruction: 0xf5034479
    fc24:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
    fc28:	mcr	7, 7, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
    fc2c:	ldrdeq	r5, [r0], -r6
    fc30:	ldrdeq	r4, [r0], -r8
    fc34:	andeq	r5, r0, r2, asr #7
    fc38:			; <UNDEFINED> instruction: 0x000053be
    fc3c:	andeq	r4, r0, r0, asr #13
    fc40:	andeq	r5, r0, r2, lsl #7
    fc44:			; <UNDEFINED> instruction: 0x4604b538
    fc48:			; <UNDEFINED> instruction: 0x460dbb9a
    fc4c:	bvs	8fc358 <__assert_fail@plt+0x8f9964>
    fc50:	bllt	fe4e14d8 <__assert_fail@plt+0xfe4deae4>
    fc54:	andne	lr, sl, #212, 18	; 0x350000
    fc58:	bl	fe8a06a4 <__assert_fail@plt+0xfe89dcb0>
    fc5c:	eorle	r0, ip, #67108864	; 0x4000000
    fc60:	svclt	0x002842ab
    fc64:	ldrmi	r4, [r8], -fp, lsr #12
    fc68:	movwcs	lr, #18900	; 0x49d4
    fc6c:	strmi	r1, [r1], #-2605	; 0xfffff5d3
    fc70:	adcvs	r1, r1, #1179648	; 0x120000
    fc74:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    fc78:	movwcs	lr, #18884	; 0x49c4
    fc7c:	mvnle	r2, r0, lsl #26
    fc80:	bvs	ff8bf168 <__assert_fail@plt+0xff8bc774>
    fc84:	addsmi	r6, r3, #667648	; 0xa3000
    fc88:	movweq	lr, #15266	; 0x3ba2
    fc8c:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
    fc90:	adcvs	r0, r2, #4, 2
    fc94:	bvs	fe8d5f9c <__assert_fail@plt+0xfe8d35a8>
    fc98:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    fc9c:	smlabteq	r4, r4, r9, lr
    fca0:	bl	fe8a06f4 <__assert_fail@plt+0xfe89dd00>
    fca4:	mvnsle	r0, #201326592	; 0xc000000
    fca8:			; <UNDEFINED> instruction: 0xf7fe4620
    fcac:	andcc	pc, r1, sp, lsr #31
    fcb0:	bvs	904050 <__assert_fail@plt+0x90165c>
    fcb4:	mvnsle	r2, r0, lsl #22
    fcb8:			; <UNDEFINED> instruction: 0xf7fee7e3
    fcbc:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
    fcc0:	sbcsle	r3, sp, r1
    fcc4:	bicle	r2, r2, r0, lsl #26
    fcc8:	svclt	0x0000e7da
    fccc:	andcs	r4, r1, #2048	; 0x800
    fcd0:	andsvs	r4, sl, fp, ror r4
    fcd4:	svclt	0x00004770
    fcd8:	andeq	r6, r1, ip, lsl r8
    fcdc:			; <UNDEFINED> instruction: 0x460db570
    fce0:	sbclt	r4, r8, r4, lsl r9
    fce4:			; <UNDEFINED> instruction: 0x46044b14
    fce8:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    fcec:	movtls	r6, #30747	; 0x781b
    fcf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fcf4:	mcrge	1, 0, fp, cr1, cr10, {1}
    fcf8:	ldrtmi	r2, [r2], -r0, lsl #2
    fcfc:	bl	fe5cdccc <__assert_fail@plt+0xfe5cb2d8>
    fd00:	blcs	69dd4 <__assert_fail@plt+0x673e0>
    fd04:	stmdage	r5!, {r0, r3, ip, lr, pc}
    fd08:			; <UNDEFINED> instruction: 0xf7f29524
    fd0c:	andcs	lr, r0, #104, 26	; 0x1a00
    fd10:	strtmi	sl, [r0], -r4, lsr #18
    fd14:			; <UNDEFINED> instruction: 0xf7f29245
    fd18:	bmi	24ab48 <__assert_fail@plt+0x248154>
    fd1c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    fd20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fd24:	subsmi	r9, sl, r7, asr #22
    fd28:	sublt	sp, r8, r1, lsl #2
    fd2c:			; <UNDEFINED> instruction: 0xf7f2bd70
    fd30:	svclt	0x0000eb0a
    fd34:	strdeq	r5, [r1], -r8
    fd38:	andeq	r0, r0, r4, ror #5
    fd3c:	andeq	r5, r1, r2, asr #31
    fd40:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    fd44:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    fd48:	addlt	r4, r3, sp, asr #28
    fd4c:			; <UNDEFINED> instruction: 0x4605685b
    fd50:	blcs	20f50 <__assert_fail@plt+0x1e55c>
    fd54:	addhi	pc, r7, r0, asr #32
    fd58:	tstcs	r1, sl, asr #22
    fd5c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    fd60:	qaddlt	r6, r9, r2
    fd64:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
    fd68:	andcs	r2, r2, r1, lsl #4
    fd6c:			; <UNDEFINED> instruction: 0xf7f24479
    fd70:	andcs	lr, r0, r4, ror #25
    fd74:	mcr2	7, 3, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    fd78:	teqlt	r0, r4, lsl #12
    fd7c:	mcrr	7, 15, pc, r0, cr2	; <UNPREDICTABLE>
    fd80:	strmi	r4, [r2], -r1, lsr #12
    fd84:			; <UNDEFINED> instruction: 0xf7f22002
    fd88:	stmdbmi	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    fd8c:	andcs	r2, r2, r9, lsl #4
    fd90:			; <UNDEFINED> instruction: 0xf7f24479
    fd94:	stclcs	12, cr14, [r0, #-840]	; 0xfffffcb8
    fd98:	blmi	f85ed0 <__assert_fail@plt+0xf834dc>
    fd9c:			; <UNDEFINED> instruction: 0xf85358f3
    fda0:	stmdbcs	r0, {r0, r2, r5, ip}
    fda4:	blmi	f04334 <__assert_fail@plt+0xf01940>
    fda8:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
    fdac:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    fdb0:	adcsmi	r4, r4, #48234496	; 0x2e00000
    fdb4:	vqshl.s8	q10, <illegal reg q13.5>, q3
    fdb8:	strmi	r6, [pc], -r7, ror #18
    fdbc:	ldrbtmi	r9, [sl], #769	; 0x301
    fdc0:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    fdc4:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
    fdc8:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fdcc:	stccs	13, cr13, [r1], {34}	; 0x22
    fdd0:			; <UNDEFINED> instruction: 0xf043bf08
    fdd4:	strtmi	r0, [r1], -r1, lsl #6
    fdd8:	blcs	216a0 <__assert_fail@plt+0x1ecac>
    fddc:			; <UNDEFINED> instruction: 0xf001d041
    fde0:	andcs	pc, r1, #812	; 0x32c
    fde4:			; <UNDEFINED> instruction: 0x46034651
    fde8:	ldmdblt	r3!, {r1, sp}
    fdec:	stc	7, cr15, [r4], #968	; 0x3c8
    fdf0:			; <UNDEFINED> instruction: 0x46214630
    fdf4:			; <UNDEFINED> instruction: 0xf90af002
    fdf8:	blx	fe26163a <__assert_fail@plt+0xfe25ec46>
    fdfc:			; <UNDEFINED> instruction: 0xf1b82304
    fe00:	b	13d1e0c <__assert_fail@plt+0x13cf418>
    fe04:	bl	ff12d19c <__assert_fail@plt+0xff12a7a8>
    fe08:	andsle	r0, r9, r3, lsr #9
    fe0c:			; <UNDEFINED> instruction: 0xf00742b4
    fe10:	ldclle	3, cr0, [ip], {1}
    fe14:	ldrtmi	r4, [r0], -r1, lsr #12
    fe18:			; <UNDEFINED> instruction: 0xffaef001
    fe1c:	andcs	r9, r1, #1024	; 0x400
    fe20:	pkhbtmi	r1, r3, r9, lsl #16
    fe24:			; <UNDEFINED> instruction: 0xf7f22002
    fe28:			; <UNDEFINED> instruction: 0xf1bbec88
    fe2c:	svclt	0x00180f00
    fe30:	ldrb	r2, [sp, r1, lsl #14]
    fe34:	andcs	r4, r1, #409600	; 0x64000
    fe38:	andcs	r4, r2, r9, ror r4
    fe3c:	ldcl	7, cr15, [ip], #-968	; 0xfffffc38
    fe40:	andscs	r4, r4, #376832	; 0x5c000
    fe44:	ldrbtmi	r2, [r9], #-2
    fe48:	ldcl	7, cr15, [r6], #-968	; 0xfffffc38
    fe4c:	strtmi	r2, [r8], -r0, lsl #4
    fe50:			; <UNDEFINED> instruction: 0xf7ff4611
    fe54:	strtmi	pc, [r8], -r3, asr #30
    fe58:	pop	{r0, r1, ip, sp, pc}
    fe5c:			; <UNDEFINED> instruction: 0xf7f24ff0
    fe60:	ldrmi	fp, [pc], -pc, ror #18
    fe64:			; <UNDEFINED> instruction: 0xf7f2e7c9
    fe68:	ldrb	lr, [r5, -lr, ror #18]!
    fe6c:	tstls	r1, r8, lsl #12
    fe70:	bl	ff1cde40 <__assert_fail@plt+0xff1cb44c>
    fe74:	strmi	r9, [r2], -r1, lsl #18
    fe78:	svclt	0x0000e7df
    fe7c:	andeq	r6, r1, r6, lsr #15
    fe80:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    fe84:	muleq	r1, r0, r7
    fe88:	andeq	r4, r0, r0, lsl #20
    fe8c:	andeq	r5, r0, r8, ror #6
    fe90:	andeq	r0, r0, ip, ror #5
    fe94:	andeq	r5, r0, r0, asr r3
    fe98:	andeq	r5, r0, r6, asr #6
    fe9c:	strdeq	r4, [r0], -ip
    fea0:	andeq	r5, r0, sl, asr #5
    fea4:	addlt	fp, r2, r0, ror r5
    fea8:	blmi	6fec50 <__assert_fail@plt+0x6fc25c>
    feac:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    feb0:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    feb4:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    feb8:	ldrmi	r2, [r9], -r2
    febc:	adcsvs	r9, r5, r1, lsl #6
    fec0:			; <UNDEFINED> instruction: 0xff0cf7ff
    fec4:	stmdbls	r1, {r0, r9, sp}
    fec8:			; <UNDEFINED> instruction: 0xf7ff4610
    fecc:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    fed0:	andcs	r2, pc, r1, lsl #4
    fed4:			; <UNDEFINED> instruction: 0xff02f7ff
    fed8:	andcs	r9, r1, #16384	; 0x4000
    fedc:			; <UNDEFINED> instruction: 0xf7ff2003
    fee0:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    fee4:	andcs	r2, fp, r1, lsl #4
    fee8:	mrc2	7, 7, pc, cr8, cr15, {7}
    feec:	strtmi	r4, [r2], -ip, lsl #18
    fef0:	ldrbtmi	r2, [r9], #-10
    fef4:	mrc2	7, 7, pc, cr2, cr15, {7}
    fef8:	tstcs	r1, r2, lsr #12
    fefc:	andlt	r2, r2, sp
    ff00:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ff04:	blmi	209ab4 <__assert_fail@plt+0x2070c0>
    ff08:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
    ff0c:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    ff10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ff14:	stcl	7, cr15, [lr, #-968]!	; 0xfffffc38
    ff18:			; <UNDEFINED> instruction: 0xfffffe8b
    ff1c:	andeq	r6, r1, r6, lsr r6
    ff20:			; <UNDEFINED> instruction: 0xfffffdd7
    ff24:	andeq	r5, r0, r6, ror r2
    ff28:	andeq	r5, r0, r8, lsl r2
    ff2c:	andeq	r5, r0, lr, lsr #4
    ff30:	adclt	fp, r5, r0, lsr r5
    ff34:	bmi	562f8c <__assert_fail@plt+0x560598>
    ff38:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    ff3c:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    ff40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ff44:			; <UNDEFINED> instruction: 0xf04f9323
    ff48:	ldmiblt	r5!, {r8, r9}
    ff4c:	tstls	r1, r3, lsl #18
    ff50:			; <UNDEFINED> instruction: 0xf7f24608
    ff54:			; <UNDEFINED> instruction: 0xf104eb8e
    ff58:	stmdbls	r1, {r4, r9}
    ff5c:			; <UNDEFINED> instruction: 0xf7f24628
    ff60:	bmi	34a560 <__assert_fail@plt+0x347b6c>
    ff64:	rscvs	r2, r3, r1, lsl #6
    ff68:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    ff6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ff70:	subsmi	r9, sl, r3, lsr #22
    ff74:	eorlt	sp, r5, r5, lsl #2
    ff78:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    ff7c:			; <UNDEFINED> instruction: 0xf7f94478
    ff80:			; <UNDEFINED> instruction: 0xf7f2fecd
    ff84:	svclt	0x0000e9e0
    ff88:			; <UNDEFINED> instruction: 0x000165b2
    ff8c:	andeq	r5, r1, r4, lsr #27
    ff90:	andeq	r0, r0, r4, ror #5
    ff94:	andeq	r5, r1, r6, ror sp
    ff98:	andeq	r5, r0, ip, asr #3
    ff9c:	cfstr32mi	mvfx11, [r8], {16}
    ffa0:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    ffa4:			; <UNDEFINED> instruction: 0xf104b143
    ffa8:	andcs	r0, r0, #16, 2
    ffac:			; <UNDEFINED> instruction: 0xf7f22002
    ffb0:	movwcs	lr, #2390	; 0x956
    ffb4:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    ffb8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    ffbc:	mcr2	7, 5, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    ffc0:	andeq	r6, r1, ip, asr #10
    ffc4:	andeq	r5, r0, lr, lsr #3
    ffc8:	svclt	0x00004770
    ffcc:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    ffd0:	movweq	pc, #16961	; 0x4241	; <UNPREDICTABLE>
    ffd4:	mvnsmi	lr, sp, lsr #18
    ffd8:	mrcmi	4, 1, r4, cr7, cr12, {7}
    ffdc:			; <UNDEFINED> instruction: 0xf500b082
    ffe0:	strmi	r5, [r4], -r0, lsl #15
    ffe4:	stmiapl	r2!, {r0, r2, r3, r9, sl, lr}^
    ffe8:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    ffec:	ldmdavs	r9!, {r3, r5, r9, sl, lr}
    fff0:	ldmdavs	r6!, {r0, r1, r3, r5, r6, r9, sl, lr}
    fff4:			; <UNDEFINED> instruction: 0xf04f9601
    fff8:	strcs	r0, [r0], -r0, lsl #12
    fffc:			; <UNDEFINED> instruction: 0xf7f29600
   10000:			; <UNDEFINED> instruction: 0xf8dfe8be
   10004:	ldrbtmi	r8, [r8], #184	; 0xb8
   10008:			; <UNDEFINED> instruction: 0xd12f2800
   1000c:	vmax.s8	d18, d1, d0
   10010:	stmdbls	r0, {r2}
   10014:	addmi	r5, sl, #2228224	; 0x220000
   10018:	ldmdavs	fp!, {r1, r2, r4, r5, r8, r9, ip, lr, pc}
   1001c:	strmi	r1, [fp], #-2642	; 0xfffff5ae
   10020:	blne	6e8114 <__assert_fail@plt+0x6e5720>
   10024:			; <UNDEFINED> instruction: 0xf5b35022
   10028:	ldmdale	r9!, {r7, r8, r9, sl, fp, ip, lr}
   1002c:	bmi	93c5ac <__assert_fail@plt+0x939bb8>
   10030:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   10034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10038:	subsmi	r9, sl, r1, lsl #22
   1003c:	ldrtmi	sp, [r0], -lr, lsr #2
   10040:	pop	{r1, ip, sp, pc}
   10044:			; <UNDEFINED> instruction: 0x462881f0
   10048:	stmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1004c:	rscle	r2, lr, r0, lsl #16
   10050:			; <UNDEFINED> instruction: 0xf8584b1c
   10054:	ldmdavs	ip, {r0, r1, ip, sp}
   10058:	b	ffcce028 <__assert_fail@plt+0xffccb634>
   1005c:	rscle	r2, r6, r0, lsl #16
   10060:	addlt	r0, r0, #39845888	; 0x2600000
   10064:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   10068:	strb	r4, [r0, r6, lsl #6]!
   1006c:			; <UNDEFINED> instruction: 0xf8584b15
   10070:	ldmdavs	lr, {r0, r1, ip, sp}
   10074:	b	ff94e044 <__assert_fail@plt+0xff94b650>
   10078:	sbcle	r2, r7, r0, lsl #16
   1007c:	addlt	r0, r0, #56623104	; 0x3600000
   10080:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   10084:	strb	r4, [r2, r6, lsl #6]
   10088:			; <UNDEFINED> instruction: 0xf44f4b0f
   1008c:	stmdbmi	pc, {r0, r1, r2, r3, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   10090:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   10094:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10098:			; <UNDEFINED> instruction: 0xff58f7f9
   1009c:	ldmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   100a0:	vqdmulh.s<illegal width 8>	d20, d0, d12
   100a4:	stmdbmi	ip, {r0, r5, r9, ip}
   100a8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   100ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   100b0:			; <UNDEFINED> instruction: 0xff4cf7f9
   100b4:	andeq	r5, r1, r8, lsl #26
   100b8:	andeq	r0, r0, r4, ror #5
   100bc:	ldrdeq	r5, [r1], -sl
   100c0:	andeq	r5, r1, lr, lsr #25
   100c4:	andeq	r0, r0, r8, lsl #6
   100c8:	strdeq	r5, [r0], -r2
   100cc:	andeq	r5, r0, r4, lsl #2
   100d0:	andeq	r5, r0, sl, lsl r1
   100d4:	ldrdeq	r5, [r0], -sl
   100d8:	andeq	r5, r0, ip, ror #1
   100dc:	andeq	r5, r0, sl, lsl r1
   100e0:	mvnsmi	lr, #737280	; 0xb4000
   100e4:	bmi	16e1940 <__assert_fail@plt+0x16def4c>
   100e8:	streq	pc, [r4], -r1, asr #4
   100ec:	addlt	r4, r3, sl, asr fp
   100f0:	stmibpl	r7, {r1, r3, r4, r5, r6, sl, lr}
   100f4:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   100f8:	stmpl	r0, {r8, sl, ip, sp, lr, pc}
   100fc:			; <UNDEFINED> instruction: 0x460458d3
   10100:	andcs	r4, r0, #-117440512	; 0xf9000000
   10104:	movwls	r6, #6171	; 0x181b
   10108:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1010c:	andls	r1, r0, #2146304	; 0x20c000
   10110:	eorsle	r2, sp, r0, lsl #30
   10114:			; <UNDEFINED> instruction: 0xf8d82300
   10118:	movwls	r1, #0
   1011c:	ldrtmi	fp, [sl], -sp, asr #6
   10120:	strtmi	r4, [r8], -fp, ror #12
   10124:	stmda	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10128:	cmnle	sp, r0, lsl #16
   1012c:	vhadd.s8	d18, d1, d0
   10130:	stmdbls	r0, {r2, r9, sl}
   10134:	addmi	r5, sl, #2654208	; 0x288000
   10138:			; <UNDEFINED> instruction: 0xf8d8d376
   1013c:	bne	149c144 <__assert_fail@plt+0x1499750>
   10140:			; <UNDEFINED> instruction: 0xf8c8440b
   10144:	blne	6dc14c <__assert_fail@plt+0x6d9758>
   10148:			; <UNDEFINED> instruction: 0xf5b351a2
   1014c:	ldmdale	r4, {r7, r8, r9, sl, fp, ip, lr}
   10150:	addlt	fp, r2, #120, 6	; 0xe0000001
   10154:	movweq	pc, #25160	; 0x6248	; <UNPREDICTABLE>
   10158:	mlale	r8, sl, r2, r4
   1015c:	blmi	fa2a64 <__assert_fail@plt+0xfa0070>
   10160:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10164:	blls	6a1d4 <__assert_fail@plt+0x677e0>
   10168:	cmple	fp, sl, asr r0
   1016c:	pop	{r0, r1, ip, sp, pc}
   10170:	blne	271138 <__assert_fail@plt+0x26e744>
   10174:	svcpl	0x0080f5b1
   10178:	blmi	ec65e4 <__assert_fail@plt+0xec3bf0>
   1017c:	andne	pc, r3, #64, 4
   10180:	ldmdami	sl!, {r0, r3, r4, r5, r8, fp, lr}
   10184:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10188:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   1018c:	mrc2	7, 6, pc, cr14, cr9, {7}
   10190:	vst1.8	{d20-d22}, [pc], r8
   10194:	strtmi	r5, [r1], -r0, lsl #5
   10198:	andmi	pc, r0, r8, asr #17
   1019c:	ldm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   101a0:	stmibpl	r7!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   101a4:	svcpl	0x0080f5b7
   101a8:	svccs	0x0000d849
   101ac:			; <UNDEFINED> instruction: 0x2000d1b2
   101b0:			; <UNDEFINED> instruction: 0x4628e7d4
   101b4:	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   101b8:	rscsle	r2, r8, r0, lsl #16
   101bc:	b	194e18c <__assert_fail@plt+0x194b798>
   101c0:	blcs	2ea1d4 <__assert_fail@plt+0x2e77e0>
   101c4:	blmi	ac4598 <__assert_fail@plt+0xac1ba4>
   101c8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   101cc:			; <UNDEFINED> instruction: 0xf7f2681c
   101d0:	stmdacs	r0, {r3, r4, r5, r9, fp, sp, lr, pc}
   101d4:	strteq	sp, [r4], -fp, ror #1
   101d8:			; <UNDEFINED> instruction: 0xf004b280
   101dc:			; <UNDEFINED> instruction: 0x432044fe
   101e0:	blmi	90a0d8 <__assert_fail@plt+0x9076e4>
   101e4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   101e8:			; <UNDEFINED> instruction: 0xf7f2681c
   101ec:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
   101f0:	addlt	sp, r3, #221	; 0xdd
   101f4:	vmax.s8	d16, d8, d20
   101f8:	addsmi	r0, r3, #1610612736	; 0x60000000
   101fc:	rscsmi	pc, lr, r4
   10200:	andeq	lr, r3, r0, asr #20
   10204:	sbfx	sp, r3, #1, #10
   10208:			; <UNDEFINED> instruction: 0xf8594b19
   1020c:	ldmdavs	lr, {r0, r1, ip, sp}
   10210:	b	5ce1e0 <__assert_fail@plt+0x5cb7ec>
   10214:	addle	r2, r9, r0, lsl #16
   10218:	addlt	r0, r0, #56623104	; 0x3600000
   1021c:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   10220:			; <UNDEFINED> instruction: 0xe7844330
   10224:	stm	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10228:			; <UNDEFINED> instruction: 0xf44f4b12
   1022c:	ldmdbmi	r2, {r7, r9, ip, sp, lr}
   10230:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   10234:	tstcc	r4, #2030043136	; 0x79000000
   10238:			; <UNDEFINED> instruction: 0xf7f94478
   1023c:	blmi	44fc60 <__assert_fail@plt+0x44d26c>
   10240:	ldmdbmi	r0, {r2, r4, r5, r6, r7, r9, sp}
   10244:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   10248:	tstcc	r4, #2030043136	; 0x79000000
   1024c:			; <UNDEFINED> instruction: 0xf7f94478
   10250:	svclt	0x0000fe7d
   10254:	strdeq	r5, [r1], -r0
   10258:	andeq	r0, r0, r4, ror #5
   1025c:	andeq	r5, r1, r0, ror #23
   10260:	andeq	r5, r1, r0, lsl #23
   10264:	andeq	r5, r0, r0, lsl #4
   10268:	andeq	r5, r0, r2, lsl r0
   1026c:	andeq	r5, r0, lr, lsr r0
   10270:	andeq	r0, r0, r8, lsl #6
   10274:	andeq	r5, r0, r2, asr r1
   10278:	andeq	r4, r0, r4, ror #30
   1027c:	andeq	r4, r0, r8, ror pc
   10280:	andeq	r5, r0, lr, lsr r1
   10284:	andeq	r4, r0, r0, asr pc
   10288:	andeq	r4, r0, r8, lsr #31
   1028c:	svcmi	0x00f0e92d
   10290:			; <UNDEFINED> instruction: 0xf8df4605
   10294:	strdlt	r8, [r3], r0
   10298:	ldrbtmi	r4, [r8], #1550	; 0x60e
   1029c:	rsble	r2, r7, r0, lsl #18
   102a0:	ldrdge	pc, [r4, #143]!	; 0x8f
   102a4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   102a8:	ldmdavs	r0!, {r1, r3, r4, r5, r6, r7, sl, lr}
   102ac:	b	12ce27c <__assert_fail@plt+0x12cb888>
   102b0:	strmi	r1, [r4], -r3, asr #24
   102b4:	stmdacs	sl, {r3, r5, ip, lr, pc}
   102b8:	ldmib	r5, {r0, r4, r5, ip, lr, pc}^
   102bc:	cdpne	0, 4, cr3, cr2, cr4, {0}
   102c0:	svclt	0x00384293
   102c4:	tstle	r6, #2867200	; 0x2bc000
   102c8:	cmnlt	r9, #6881280	; 0x690000
   102cc:	blvc	fe04d6d4 <__assert_fail@plt+0xfe04ace0>
   102d0:			; <UNDEFINED> instruction: 0xf7f14658
   102d4:	strmi	lr, [r7], -r6, asr #30
   102d8:			; <UNDEFINED> instruction: 0xf0002800
   102dc:	stmibvs	r9!, {r0, r2, r4, r5, r7, pc}
   102e0:	tstls	r1, sl, lsr #18
   102e4:	svc	0x00f2f7f1
   102e8:	strmi	r9, [r8], -r1, lsl #18
   102ec:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   102f0:	stmib	r5, {r0, r1, r3, r5, r8, fp, sp, lr}^
   102f4:	mrrcne	7, 0, fp, sl, cr5
   102f8:	ldrbtpl	r6, [ip], #298	; 0x12a
   102fc:			; <UNDEFINED> instruction: 0xf7f26830
   10300:	mcrrne	10, 2, lr, r3, cr2
   10304:	bicsle	r4, r6, r4, lsl #12
   10308:			; <UNDEFINED> instruction: 0xf7f26830
   1030c:			; <UNDEFINED> instruction: 0xb198e89c
   10310:			; <UNDEFINED> instruction: 0xf04379b3
   10314:			; <UNDEFINED> instruction: 0x71b30380
   10318:	pop	{r0, r1, ip, sp, pc}
   1031c:	strdcs	r8, [r0, -r0]
   10320:			; <UNDEFINED> instruction: 0xf7ff4628
   10324:			; <UNDEFINED> instruction: 0xe7c0ffb3
   10328:			; <UNDEFINED> instruction: 0xf7ff4628
   1032c:	stmibvs	pc!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   10330:			; <UNDEFINED> instruction: 0xf8c5692b
   10334:	ldrb	r9, [lr, ip]
   10338:			; <UNDEFINED> instruction: 0xf7f26830
   1033c:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
   10340:	blmi	14c46f0 <__assert_fail@plt+0x14c1cfc>
   10344:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   10348:			; <UNDEFINED> instruction: 0xf7f2681c
   1034c:			; <UNDEFINED> instruction: 0xb120e97a
   10350:	addlt	r0, r0, #36, 12	; 0x2400000
   10354:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   10358:	stmdavs	r9!, {r5, r8, r9, lr}
   1035c:			; <UNDEFINED> instruction: 0xf7f29101
   10360:	stmdbls	r1, {r1, r2, r7, r9, fp, sp, lr, pc}
   10364:	stmdami	sl, {r1, r9, sl, lr}^
   10368:			; <UNDEFINED> instruction: 0xf7f94478
   1036c:	strb	pc, [pc, r1, ror #24]	; <UNPREDICTABLE>
   10370:	blcs	2a784 <__assert_fail@plt+0x27d90>
   10374:	stmibvs	r2, {r0, r2, r4, r5, ip, lr, pc}
   10378:	ldrbpl	r2, [r6], #303	; 0x12f
   1037c:	tstvs	r6, r4, lsl #16
   10380:			; <UNDEFINED> instruction: 0xf7f24620
   10384:	addmi	lr, r4, #286720	; 0x46000
   10388:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1038c:			; <UNDEFINED> instruction: 0xf8d5d144
   10390:	stmibvs	lr!, {r2, pc}
   10394:	svceq	0x0000f1b8
   10398:	ldmdbmi	lr!, {r3, r5, ip, lr, pc}
   1039c:	ldrtmi	r2, [r0], -r9, lsl #4
   103a0:			; <UNDEFINED> instruction: 0xf7f24479
   103a4:	strmi	lr, [r7], -r2, ror #21
   103a8:	ldmiblt	r8!, {r0, ip, pc}^
   103ac:	blcc	106ed80 <__assert_fail@plt+0x106c38c>
   103b0:	ldmdale	fp, {r0, r3, r4, r8, r9, fp, sp}
   103b4:	streq	pc, [r9], #-262	; 0xfffffefa
   103b8:	strtmi	r2, [r0], -r0, lsr #2
   103bc:	ldmdb	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103c0:	stmdacs	r0, {r0, ip, pc}
   103c4:			; <UNDEFINED> instruction: 0x4606d035
   103c8:	blvc	8e3e8 <__assert_fail@plt+0x8b9f4>
   103cc:			; <UNDEFINED> instruction: 0xf7f54630
   103d0:	stmibvs	ip!, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   103d4:	ldrdhi	pc, [r4], -r5
   103d8:	stmiavs	r8!, {r0, r3, sl, ip, sp}
   103dc:			; <UNDEFINED> instruction: 0x46214632
   103e0:	movwcs	r4, #1984	; 0x7c0
   103e4:	andlt	r6, r3, fp, ror #1
   103e8:	svchi	0x00f0e8bd
   103ec:	stmiblt	r3, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   103f0:			; <UNDEFINED> instruction: 0xf7f24620
   103f4:	strtmi	lr, [r1], -r6, lsl #18
   103f8:	strmi	r4, [r2], -r7, lsl #12
   103fc:			; <UNDEFINED> instruction: 0xf7f24630
   10400:	ldmdblt	r8!, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   10404:			; <UNDEFINED> instruction: 0xf7f24630
   10408:	addmi	lr, r7, #252, 16	; 0xfc0000
   1040c:	lfmpl	f5, 3, [r3, #8]!
   10410:	andsle	r2, r3, sl, lsr fp
   10414:	and	r2, r5, sl, lsr r2
   10418:	blcs	2e52c <__assert_fail@plt+0x2bb38>
   1041c:	mcrrne	0, 11, sp, r4, cr7
   10420:	eorcs	lr, fp, #47448064	; 0x2d40000
   10424:			; <UNDEFINED> instruction: 0x4633481c
   10428:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1042c:	blx	ff3ce41a <__assert_fail@plt+0xff3cba26>
   10430:			; <UNDEFINED> instruction: 0x4630e7d7
   10434:	stmia	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10438:	strb	r4, [lr, r6, lsl #8]
   1043c:			; <UNDEFINED> instruction: 0x46314817
   10440:			; <UNDEFINED> instruction: 0xf7f94478
   10444:	strb	pc, [ip, r3, asr #23]	; <UNPREDICTABLE>
   10448:			; <UNDEFINED> instruction: 0xf8584b10
   1044c:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   10450:	ldm	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10454:	ldrteq	fp, [pc], -r0, lsr #2
   10458:			; <UNDEFINED> instruction: 0xf007b280
   1045c:	teqmi	r8, #66584576	; 0x3f80000
   10460:	b	14e430 <__assert_fail@plt+0x14ba3c>
   10464:	ldrbmi	r4, [r0], -r1, lsl #12
   10468:	blx	ff8ce456 <__assert_fail@plt+0xff8cba62>
   1046c:	ldrmi	r2, [r9], -r0, lsl #6
   10470:	strtmi	r6, [r8], -fp, rrx
   10474:			; <UNDEFINED> instruction: 0xff0af7ff
   10478:	stmdbvs	fp!, {r0, r1, r2, r3, r5, r7, r8, fp, sp, lr}
   1047c:	andls	pc, ip, r5, asr #17
   10480:	svclt	0x0000e739
   10484:	andeq	r5, r1, r6, asr #20
   10488:	andeq	r4, r0, r8, lsr #31
   1048c:	andeq	r0, r0, r8, lsl #6
   10490:	andeq	r4, r0, r4, asr #29
   10494:	andeq	r4, r0, r4, ror lr
   10498:	strdeq	r4, [r0], -r6
   1049c:	andeq	r2, r0, r8, lsl #3
   104a0:	svcmi	0x00f0e92d
   104a4:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   104a8:	strmi	r8, [r4], r4, lsl #22
   104ac:			; <UNDEFINED> instruction: 0x5604f8df
   104b0:	strcs	r4, [r0], #-1558	; 0xfffff9ea
   104b4:	ldrbtmi	r2, [sp], #-544	; 0xfffffde0
   104b8:	bvs	44bce0 <__assert_fail@plt+0x4492ec>
   104bc:			; <UNDEFINED> instruction: 0xf8dfb0ab
   104c0:	ldmdbge	sl, {r3, r4, r5, r6, r7, r8, sl, sp, lr}
   104c4:	smlatbls	r7, r8, sl, r6
   104c8:	bvs	ffa616c8 <__assert_fail@plt+0xffa5ecd4>
   104cc:	beq	1c4c908 <__assert_fail@plt+0x1c49f14>
   104d0:			; <UNDEFINED> instruction: 0xf10d9d07
   104d4:	strls	r0, [r6, -r4, asr #22]
   104d8:	bgt	fe44bd00 <__assert_fail@plt+0xfe44930c>
   104dc:	andeq	lr, r3, r5, lsl #17
   104e0:			; <UNDEFINED> instruction: 0xf8df461d
   104e4:			; <UNDEFINED> instruction: 0x462135d8
   104e8:	ldmpl	r3!, {r4, r6, r9, sl, lr}^
   104ec:			; <UNDEFINED> instruction: 0x9329681b
   104f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   104f4:	mvnscc	pc, #79	; 0x4f
   104f8:	blls	e35130 <__assert_fail@plt+0xe3273c>
   104fc:	strmi	lr, [sp], #-2509	; 0xfffff633
   10500:	strmi	lr, [pc], #-2509	; 10508 <__assert_fail@plt+0xdb14>
   10504:	bcc	44bd30 <__assert_fail@plt+0x44933c>
   10508:	movwls	r9, #35641	; 0x8b39
   1050c:	movwls	r9, #39738	; 0x9b3a
   10510:	stmia	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10514:	vqshl.s8	d25, d1, d1
   10518:	stmib	fp, {r3}^
   1051c:	stmib	fp, {r0, sl, lr}^
   10520:	stmib	fp, {r0, r1, sl, lr}^
   10524:			; <UNDEFINED> instruction: 0xf7f14405
   10528:			; <UNDEFINED> instruction: 0xf8dfee1c
   1052c:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
   10530:	strmi	r9, [r7], -sl, lsl #6
   10534:			; <UNDEFINED> instruction: 0xf0002800
   10538:			; <UNDEFINED> instruction: 0xf50082a7
   1053c:	vhsub.s8	d21, d17, d0
   10540:	vmla.i8	d16, d1, d4
   10544:	andsvs	r0, r7, r8
   10548:	andmi	pc, r9, r7, asr #16
   1054c:	mcr	7, 0, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   10550:	stmdacs	r0, {r7, r9, sl, lr}
   10554:	addhi	pc, sl, #0
   10558:	addpl	pc, r0, #0, 10
   1055c:	andeq	pc, r8, r1, asr #4
   10560:	andhi	pc, r0, r2, asr #17
   10564:	andmi	pc, r9, r8, asr #16
   10568:	ldcl	7, cr15, [sl, #964]!	; 0x3c4
   1056c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   10570:	rsbhi	pc, fp, #0
   10574:			; <UNDEFINED> instruction: 0xf5009b08
   10578:	vst1.32	{d21-d24}, [pc], r0
   1057c:	stcl	0, cr7, [sp, #512]	; 0x200
   10580:	andsvs	r8, r6, r1, lsl sl
   10584:	blls	2751d4 <__assert_fail@plt+0x2727e0>
   10588:	andmi	pc, r9, r6, asr #16
   1058c:	tstls	r3, #22
   10590:	stcl	7, cr15, [r6, #964]!	; 0x3c4
   10594:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
   10598:	subshi	pc, r7, #0
   1059c:	suble	r2, r8, r0, lsl #26
   105a0:	stmdbge	lr, {r0, r1, r2, fp, ip, pc}
   105a4:			; <UNDEFINED> instruction: 0xf0002201
   105a8:			; <UNDEFINED> instruction: 0x4604fddf
   105ac:			; <UNDEFINED> instruction: 0xf0402800
   105b0:	bge	930cdc <__assert_fail@plt+0x92e2e8>
   105b4:	ldrdgt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   105b8:			; <UNDEFINED> instruction: 0xf04f9208
   105bc:			; <UNDEFINED> instruction: 0x461033ff
   105c0:	strcs	pc, [r0, #-2271]	; 0xfffff721
   105c4:	tstcs	r4, r9, lsl r3
   105c8:	ldrbtmi	r4, [sl], #-1635	; 0xfffff99d
   105cc:	rsbgt	pc, r0, sp, asr #17
   105d0:	stmia	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   105d4:			; <UNDEFINED> instruction: 0xf8d39b06
   105d8:			; <UNDEFINED> instruction: 0xf1b99000
   105dc:			; <UNDEFINED> instruction: 0xf0000f00
   105e0:			; <UNDEFINED> instruction: 0xf8df8212
   105e4:	strtmi	r1, [r2], -r4, ror #9
   105e8:	bpl	fe44be14 <__assert_fail@plt+0xfe449420>
   105ec:	ldrbtmi	r4, [r9], #-1612	; 0xfffff9b4
   105f0:	andslt	pc, ip, sp, asr #17
   105f4:	ssatmi	r4, #28, r9, lsl #13
   105f8:	ldrtmi	r4, [r7], -sp, lsl #12
   105fc:	and	r4, r5, r6, lsl r6
   10600:	svcmi	0x0004f859
   10604:	stccs	6, cr3, [r0], {1}
   10608:	bicshi	pc, r6, r0
   1060c:	strtmi	r4, [r0], -r9, lsr #12
   10610:	ldcl	7, cr15, [r8, #964]	; 0x3c4
   10614:	mvnsle	r2, r0, lsl #16
   10618:	strtmi	r4, [r1], fp, asr #12
   1061c:	blls	221e94 <__assert_fail@plt+0x21f4a0>
   10620:	ldrtmi	r9, [lr], -fp, lsl #12
   10624:	bpl	fe44be90 <__assert_fail@plt+0xfe44949c>
   10628:	eorvs	r4, r3, pc, asr r6
   1062c:			; <UNDEFINED> instruction: 0xb01cf8dd
   10630:	strtmi	lr, [r9], r3
   10634:	mvnscc	pc, #79	; 0x4f
   10638:	mrc	3, 0, r9, cr8, cr8, {0}
   1063c:	tstlt	r3, r0, lsl sl
   10640:	stmdbls	r6, {r0, r2, r3, r8, r9, fp, sp, pc}
   10644:	movwls	r2, #4624	; 0x1210
   10648:	andls	sl, r0, #12, 22	; 0x3000
   1064c:	movwls	sl, #18968	; 0x4a18
   10650:	vmov.32	sl, d8[0]
   10654:	movwls	r0, #14992	; 0x3a90
   10658:	movwls	sl, #11023	; 0x2b0f
   1065c:			; <UNDEFINED> instruction: 0xf0002300
   10660:	blls	6cfc94 <__assert_fail@plt+0x6cd2a0>
   10664:			; <UNDEFINED> instruction: 0x46041c59
   10668:	ldrmi	sp, [r8], -r2
   1066c:	ldmib	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10670:	svceq	0x0000f1b9
   10674:	blls	1c4688 <__assert_fail@plt+0x1c1c94>
   10678:			; <UNDEFINED> instruction: 0xf8439a0b
   1067c:	stccs	0, cr9, [r0], {34}	; 0x22
   10680:	orrhi	pc, pc, r0, asr #32
   10684:			; <UNDEFINED> instruction: 0x3074f89d
   10688:			; <UNDEFINED> instruction: 0xf0439a0d
   1068c:			; <UNDEFINED> instruction: 0xf88d0302
   10690:	mrc	0, 0, r3, cr8, cr4, {3}
   10694:	andsls	r3, ip, #16, 20	; 0x10000
   10698:			; <UNDEFINED> instruction: 0xf0002b00
   1069c:	bls	3f0c2c <__assert_fail@plt+0x3ee238>
   106a0:			; <UNDEFINED> instruction: 0x307cf89d
   106a4:	stmdbls	lr, {r4, fp, ip, pc}
   106a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   106ac:			; <UNDEFINED> instruction: 0xf88d921e
   106b0:			; <UNDEFINED> instruction: 0xf89d307c
   106b4:			; <UNDEFINED> instruction: 0xf89d2084
   106b8:			; <UNDEFINED> instruction: 0xf042308c
   106bc:	eorls	r0, r0, r1, lsl #4
   106c0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   106c4:			; <UNDEFINED> instruction: 0xf88d9122
   106c8:			; <UNDEFINED> instruction: 0xf88d2084
   106cc:	stccs	0, cr3, [r0, #-560]	; 0xfffffdd0
   106d0:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   106d4:	stmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   106d8:			; <UNDEFINED> instruction: 0x307ef99d
   106dc:	ble	11b2e4 <__assert_fail@plt+0x1188f0>
   106e0:	umullcc	pc, r6, sp, r9	; <UNPREDICTABLE>
   106e4:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   106e8:			; <UNDEFINED> instruction: 0xf04f8098
   106ec:	strdcs	r3, [r4, -pc]
   106f0:			; <UNDEFINED> instruction: 0xf7f14650
   106f4:	mcrrne	15, 2, lr, r2, cr10
   106f8:	teqhi	sl, r0	; <UNPREDICTABLE>
   106fc:			; <UNDEFINED> instruction: 0xf0002800
   10700:			; <UNDEFINED> instruction: 0xf89d8086
   10704:			; <UNDEFINED> instruction: 0x079b3075
   10708:			; <UNDEFINED> instruction: 0xf89dd421
   1070c:	ldreq	r3, [ip, sp, lsl #1]
   10710:	cfstr32cs	mvfx13, [r0, #-64]	; 0xffffffc0
   10714:	orrhi	pc, lr, r0
   10718:	strtmi	r9, [r9], -r2, lsr #20
   1071c:			; <UNDEFINED> instruction: 0xf7ff4630
   10720:			; <UNDEFINED> instruction: 0x4604fcdf
   10724:			; <UNDEFINED> instruction: 0xf0402800
   10728:			; <UNDEFINED> instruction: 0x462880fe
   1072c:	mcr	7, 4, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   10730:	cmple	r3, r0, lsl #16
   10734:			; <UNDEFINED> instruction: 0x307df89d
   10738:	ldrtle	r0, [r0], #-2008	; 0xfffff828
   1073c:	umullcc	pc, r5, sp, r8	; <UNPREDICTABLE>
   10740:	strble	r0, [r9, #2009]	; 0x7d9
   10744:	ldrbmi	r4, [r8], -r9, asr #12
   10748:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   1074c:	cdp	7, 1, cr14, cr8, cr4, {6}
   10750:			; <UNDEFINED> instruction: 0x46381a10
   10754:			; <UNDEFINED> instruction: 0xf7ff9a1c
   10758:	strmi	pc, [r4], -r3, asr #25
   1075c:			; <UNDEFINED> instruction: 0xf0402800
   10760:	mrc	1, 0, r8, cr8, cr4, {1}
   10764:			; <UNDEFINED> instruction: 0xf7f10a10
   10768:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   1076c:	ldmdbls	ip, {r0, r2, r3, r6, r7, ip, lr, pc}
   10770:			; <UNDEFINED> instruction: 0xf7ff4638
   10774:			; <UNDEFINED> instruction: 0xf248fc2b
   10778:	addlt	r0, r2, #402653184	; 0x18000000
   1077c:	addsmi	r4, sl, #4, 12	; 0x400000
   10780:	stmdacs	r0, {r1, r3, r5, r7, ip, lr, pc}
   10784:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   10788:			; <UNDEFINED> instruction: 0x3076f89d
   1078c:			; <UNDEFINED> instruction: 0xf043980d
   10790:			; <UNDEFINED> instruction: 0xf88d0380
   10794:			; <UNDEFINED> instruction: 0xf7f13076
   10798:	strls	lr, [sp], #-3724	; 0xfffff174
   1079c:	mrc	7, 0, lr, cr9, cr5, {5}
   107a0:			; <UNDEFINED> instruction: 0x46402a10
   107a4:			; <UNDEFINED> instruction: 0xf7ff991e
   107a8:			; <UNDEFINED> instruction: 0x4604fc9b
   107ac:			; <UNDEFINED> instruction: 0xf0402800
   107b0:	ldmdals	lr, {r1, r2, r4, r8, pc}
   107b4:	mcr	7, 2, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   107b8:	adcsle	r2, pc, r0, lsl #16
   107bc:	bne	44c028 <__assert_fail@plt+0x449634>
   107c0:			; <UNDEFINED> instruction: 0xf7ff4640
   107c4:	strmi	pc, [r4], -r3, lsl #24
   107c8:			; <UNDEFINED> instruction: 0xf0402800
   107cc:			; <UNDEFINED> instruction: 0xf89d811f
   107d0:			; <UNDEFINED> instruction: 0xf043307e
   107d4:			; <UNDEFINED> instruction: 0xf88d0380
   107d8:			; <UNDEFINED> instruction: 0xe7af307e
   107dc:	ldrtmi	r9, [r0], -r2, lsr #18
   107e0:	blx	ffd4e7e6 <__assert_fail@plt+0xffd4bdf2>
   107e4:	movweq	pc, #25160	; 0x6248	; <UNPREDICTABLE>
   107e8:	strmi	fp, [r4], -r2, lsl #5
   107ec:			; <UNDEFINED> instruction: 0xf43f429a
   107f0:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   107f4:	rscshi	pc, sp, r0, asr #32
   107f8:	umullcc	pc, lr, sp, r8	; <UNPREDICTABLE>
   107fc:			; <UNDEFINED> instruction: 0xf043980e
   10800:			; <UNDEFINED> instruction: 0xf88d0380
   10804:			; <UNDEFINED> instruction: 0xf7f1308e
   10808:	strls	lr, [lr], #-3668	; 0xfffff1ac
   1080c:	stmiami	pc!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   10810:	bne	fe44c078 <__assert_fail@plt+0xfe449684>
   10814:			; <UNDEFINED> instruction: 0xf7f94478
   10818:	smlatbcs	r0, r3, sl, pc	; <UNPREDICTABLE>
   1081c:			; <UNDEFINED> instruction: 0xf7ff4658
   10820:	stmdals	sp, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   10824:	mcr	7, 2, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   10828:	strcs	r9, [r0], #-2062	; 0xfffff7f2
   1082c:			; <UNDEFINED> instruction: 0xf7f1940d
   10830:	stmdals	pc, {r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   10834:			; <UNDEFINED> instruction: 0xf7f1940e
   10838:	ldmdals	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   1083c:			; <UNDEFINED> instruction: 0xf7f1940f
   10840:			; <UNDEFINED> instruction: 0x4623ee38
   10844:	beq	fe44c0ac <__assert_fail@plt+0xfe4496b8>
   10848:	andcs	r9, r1, #12, 18	; 0x30000
   1084c:			; <UNDEFINED> instruction: 0xf0009410
   10850:			; <UNDEFINED> instruction: 0xf04ffe09
   10854:	movwls	r3, #50175	; 0xc3ff
   10858:	stccs	6, cr4, [r0], {4}
   1085c:	stmdals	sp, {r2, r3, r5, r6, r8, ip, lr, pc}
   10860:	mcr	7, 1, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   10864:			; <UNDEFINED> instruction: 0xf7f1980e
   10868:	stmdals	pc, {r2, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1086c:	mcr	7, 1, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   10870:			; <UNDEFINED> instruction: 0xf7f19810
   10874:	stmdals	ip, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
   10878:	andle	r1, r7, r3, asr #24
   1087c:	movwcs	r4, #1537	; 0x601
   10880:	beq	fe44c0e8 <__assert_fail@plt+0xfe4496f4>
   10884:			; <UNDEFINED> instruction: 0xf0002201
   10888:	stmdals	ip, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1088c:			; <UNDEFINED> instruction: 0xffc6f000
   10890:	vst4.16	{d27,d29,d31,d33}, [pc :128]
   10894:	ldrtmi	r5, [r8], -r0, lsl #3
   10898:	blx	19ce886 <__assert_fail@plt+0x19cbe92>
   1089c:	orrpl	pc, r0, #29360128	; 0x1c00000
   108a0:	andeq	pc, r4, #268435460	; 0x10000004
   108a4:	andsvs	r2, r9, r0, lsl #2
   108a8:	mvnscc	pc, #79	; 0x4f
   108ac:			; <UNDEFINED> instruction: 0x463850bb
   108b0:	stc	7, cr15, [r0, #-964]!	; 0xfffffc3c
   108b4:	svceq	0x0000f1b8
   108b8:	vst4.8	{d29-d32}, [pc], lr
   108bc:	strbmi	r5, [r0], -r0, lsl #3
   108c0:	blx	14ce8ae <__assert_fail@plt+0x14cbeba>
   108c4:	orrpl	pc, r0, #8, 10	; 0x2000000
   108c8:	andeq	pc, r4, #268435460	; 0x10000004
   108cc:	andsvs	r2, r9, r0, lsl #2
   108d0:	mvnscc	pc, #79	; 0x4f
   108d4:	andcc	pc, r2, r8, asr #16
   108d8:			; <UNDEFINED> instruction: 0xf7f14640
   108dc:	cmnlt	lr, ip, lsl #26
   108e0:	orrpl	pc, r0, pc, asr #8
   108e4:			; <UNDEFINED> instruction: 0xf7f94630
   108e8:			; <UNDEFINED> instruction: 0xf506fb3f
   108ec:	vcgt.s8	d21, d17, d0
   108f0:	tstcs	r0, r4, lsl #4
   108f4:			; <UNDEFINED> instruction: 0xf04f6019
   108f8:	ldrshtpl	r3, [r3], pc
   108fc:			; <UNDEFINED> instruction: 0xf7f14630
   10900:	ldmdals	r7, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   10904:	ldcl	7, cr15, [r6], #964	; 0x3c4
   10908:	blmi	1b232d4 <__assert_fail@plt+0x1b208e0>
   1090c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10910:	blls	a6a980 <__assert_fail@plt+0xa67f8c>
   10914:			; <UNDEFINED> instruction: 0xf040405a
   10918:	strtmi	r8, [r0], -r6, asr #1
   1091c:	ldc	0, cr11, [sp], #172	; 0xac
   10920:	pop	{r2, r8, r9, fp, pc}
   10924:			; <UNDEFINED> instruction: 0xf7f18ff0
   10928:	cdp	15, 1, cr14, cr8, cr2, {5}
   1092c:			; <UNDEFINED> instruction: 0x46021a90
   10930:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   10934:			; <UNDEFINED> instruction: 0xf97cf7f9
   10938:	mcrrne	8, 0, r9, r2, cr12
   1093c:			; <UNDEFINED> instruction: 0xf001d08f
   10940:	usad8	ip, r1, r8
   10944:	svc	0x0092f7f1
   10948:	stmdami	r3!, {r0, r9, sl, lr}^
   1094c:			; <UNDEFINED> instruction: 0xf7f94478
   10950:	ldrb	pc, [r1, pc, ror #18]!	; <UNPREDICTABLE>
   10954:	umullcc	pc, lr, sp, r8	; <UNPREDICTABLE>
   10958:	orreq	pc, r0, #67	; 0x43
   1095c:	addcc	pc, lr, sp, lsl #17
   10960:			; <UNDEFINED> instruction: 0xf89de6b8
   10964:			; <UNDEFINED> instruction: 0xf0433076
   10968:			; <UNDEFINED> instruction: 0xf88d0380
   1096c:			; <UNDEFINED> instruction: 0xe6963076
   10970:	blmi	16b71a0 <__assert_fail@plt+0x16b47ac>
   10974:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10978:	mcr	7, 3, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   1097c:			; <UNDEFINED> instruction: 0xb1284604
   10980:	addlt	r0, r0, #45088768	; 0x2b00000
   10984:	mvnsmi	pc, #3
   10988:	streq	lr, [r0], #-2627	; 0xfffff5bd
   1098c:			; <UNDEFINED> instruction: 0xf7f14620
   10990:	cdp	15, 1, cr14, cr8, cr14, {3}
   10994:			; <UNDEFINED> instruction: 0x46021a90
   10998:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   1099c:			; <UNDEFINED> instruction: 0xf948f7f9
   109a0:			; <UNDEFINED> instruction: 0x4620e75b
   109a4:	svc	0x0062f7f1
   109a8:	bne	fe44c210 <__assert_fail@plt+0xfe44981c>
   109ac:	stmdami	sp, {r1, r9, sl, lr}^
   109b0:			; <UNDEFINED> instruction: 0xf7f94478
   109b4:			; <UNDEFINED> instruction: 0xe7bff93d
   109b8:	strtmi	r9, [r1], fp, lsl #12
   109bc:	mrc	6, 0, r4, cr9, cr14, {1}
   109c0:			; <UNDEFINED> instruction: 0x465f5a90
   109c4:			; <UNDEFINED> instruction: 0xb01cf8dd
   109c8:			; <UNDEFINED> instruction: 0xf7f1e637
   109cc:	mrc	15, 0, lr, cr8, cr0, {2}
   109d0:			; <UNDEFINED> instruction: 0x46021a90
   109d4:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   109d8:			; <UNDEFINED> instruction: 0xf92af7f9
   109dc:			; <UNDEFINED> instruction: 0xf7f1e7ac
   109e0:	cdp	15, 1, cr14, cr8, cr6, {2}
   109e4:			; <UNDEFINED> instruction: 0x46021a90
   109e8:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   109ec:			; <UNDEFINED> instruction: 0xf920f7f9
   109f0:			; <UNDEFINED> instruction: 0xf7f1e7a2
   109f4:	mrc	15, 0, lr, cr8, cr12, {1}
   109f8:			; <UNDEFINED> instruction: 0x46021a90
   109fc:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   10a00:			; <UNDEFINED> instruction: 0xf916f7f9
   10a04:			; <UNDEFINED> instruction: 0xf8cde798
   10a08:	ldr	r9, [r6], -ip, lsr #32
   10a0c:	svc	0x002ef7f1
   10a10:	bne	fe44c278 <__assert_fail@plt+0xfe449884>
   10a14:	ldmdami	r7!, {r1, r9, sl, lr}
   10a18:			; <UNDEFINED> instruction: 0xf7f94478
   10a1c:	str	pc, [fp, r9, lsl #18]
   10a20:	svc	0x0024f7f1
   10a24:	bne	fe44c28c <__assert_fail@plt+0xfe449898>
   10a28:	ldmdami	r3!, {r1, r9, sl, lr}
   10a2c:			; <UNDEFINED> instruction: 0xf7f94478
   10a30:			; <UNDEFINED> instruction: 0xe781f8ff
   10a34:			; <UNDEFINED> instruction: 0xf44f4b31
   10a38:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, sp, lr}
   10a3c:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
   10a40:	teqcc	r0, #2030043136	; 0x79000000
   10a44:			; <UNDEFINED> instruction: 0xf7f94478
   10a48:	bls	2cf454 <__assert_fail@plt+0x2cca60>
   10a4c:	ldmpl	r3, {r0, r1, r5, r8, r9, fp, lr}^
   10a50:			; <UNDEFINED> instruction: 0xf7f1681d
   10a54:			; <UNDEFINED> instruction: 0x4604edf6
   10a58:			; <UNDEFINED> instruction: 0xf43f2800
   10a5c:	strteq	sl, [fp], -r0, lsl #30
   10a60:			; <UNDEFINED> instruction: 0xf003b280
   10a64:	b	10e1a64 <__assert_fail@plt+0x10df070>
   10a68:	ldrbt	r0, [r6], r0, lsl #8
   10a6c:	bls	2a36e0 <__assert_fail@plt+0x2a0cec>
   10a70:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a74:	stcl	7, cr15, [r4, #964]!	; 0x3c4
   10a78:			; <UNDEFINED> instruction: 0x0624b1b8
   10a7c:			; <UNDEFINED> instruction: 0xf004b280
   10a80:			; <UNDEFINED> instruction: 0x464644fe
   10a84:	strbt	r4, [r8], r4, lsl #6
   10a88:	bls	2a36e0 <__assert_fail@plt+0x2a0cec>
   10a8c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a90:	ldcl	7, cr15, [r6, #964]	; 0x3c4
   10a94:	strteq	fp, [r4], -r8, asr #2
   10a98:			; <UNDEFINED> instruction: 0xf004b280
   10a9c:			; <UNDEFINED> instruction: 0x463e44fe
   10aa0:	ldrtmi	r4, [r8], r4, lsl #6
   10aa4:			; <UNDEFINED> instruction: 0xf7f1e6d9
   10aa8:	strcs	lr, [r0], -lr, asr #24
   10aac:			; <UNDEFINED> instruction: 0x463446b0
   10ab0:	svclt	0x0000e6d5
   10ab4:	andeq	r4, r0, lr, asr #29
   10ab8:	andeq	r5, r1, r8, lsl r8
   10abc:	andeq	r0, r0, r4, ror #5
   10ac0:			; <UNDEFINED> instruction: 0x000157b2
   10ac4:	andeq	r4, r0, r2, ror #25
   10ac8:	andeq	r4, r0, r6, asr #25
   10acc:	ldrdeq	r4, [r0], -ip
   10ad0:	ldrdeq	r5, [r1], -r4
   10ad4:	andeq	r4, r0, r6, ror #19
   10ad8:	andeq	r4, r0, r0, lsr r9
   10adc:	andeq	r0, r0, r8, lsl #6
   10ae0:	andeq	r4, r0, lr, lsr r9
   10ae4:	andeq	r4, r0, r0, lsl r9
   10ae8:	andeq	r4, r0, r2, asr #18
   10aec:	andeq	r4, r0, r6, asr r9
   10af0:	andeq	r4, r0, sl, lsl r9
   10af4:	andeq	r4, r0, r8, lsr #18
   10af8:	andeq	r4, r0, ip, ror #17
   10afc:	andeq	r4, r0, r6, asr #18
   10b00:	andeq	r4, r0, r8, asr r7
   10b04:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   10b08:	ldrbmi	lr, [r0, sp, lsr #18]!
   10b0c:	bmi	1a22364 <__assert_fail@plt+0x1a1f970>
   10b10:	blmi	1a22394 <__assert_fail@plt+0x1a1f9a0>
   10b14:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   10b18:			; <UNDEFINED> instruction: 0xa19cf8df
   10b1c:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   10b20:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   10b24:	ldrbtmi	r4, [sl], #1672	; 0x688
   10b28:	movwls	r6, #22555	; 0x581b
   10b2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10b30:	eorsvs	r2, fp, r0, lsl #6
   10b34:	svceq	0x0000f1b9
   10b38:			; <UNDEFINED> instruction: 0xf8c9d001
   10b3c:	orrslt	r3, r4, r0
   10b40:	cdpmi	6, 5, cr4, cr14, cr0, {1}
   10b44:	ldcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   10b48:	ldrbtmi	r4, [lr], #-2909	; 0xfffff4a3
   10b4c:	movwls	r4, #9339	; 0x247b
   10b50:	stmib	sp, {r8, r9, sp}^
   10b54:	strmi	r3, [r2], -r0, lsl #12
   10b58:	ldrmi	r4, [r1], -r0, lsr #12
   10b5c:	svc	0x0044f7f1
   10b60:	stmdacs	r0, {r2, r9, sl, lr}
   10b64:	ldmdbmi	r7, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
   10b68:	ldrbtmi	r2, [r9], #-0
   10b6c:	stcl	7, cr15, [lr, #-964]!	; 0xfffffc3c
   10b70:	stmdacs	r0, {r1, r2, r9, sl, lr}
   10b74:	movwcs	sp, #70	; 0x46
   10b78:	strbmi	r9, [r1], -r0
   10b7c:	strtmi	r4, [r2], -r8, lsr #12
   10b80:	movwcc	lr, #6605	; 0x19cd
   10b84:	stc2	7, cr15, [ip], {255}	; 0xff
   10b88:	lslslt	r4, r5, #12
   10b8c:			; <UNDEFINED> instruction: 0xf7f14620
   10b90:			; <UNDEFINED> instruction: 0x4630ec90
   10b94:	stc	7, cr15, [ip], {241}	; 0xf1
   10b98:			; <UNDEFINED> instruction: 0xf7f16838
   10b9c:	movwcs	lr, #2988	; 0xbac
   10ba0:	bmi	1268c94 <__assert_fail@plt+0x12662a0>
   10ba4:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   10ba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10bac:	subsmi	r9, sl, r5, lsl #22
   10bb0:			; <UNDEFINED> instruction: 0x4628d175
   10bb4:	pop	{r1, r2, ip, sp, pc}
   10bb8:			; <UNDEFINED> instruction: 0x463087f0
   10bbc:	bl	ffd4eb88 <__assert_fail@plt+0xffd4c194>
   10bc0:	strtmi	r4, [r9], -sl, lsr #12
   10bc4:	ldrtmi	r4, [r0], -r0, lsl #13
   10bc8:	mrc	7, 1, APSR_nzcv, cr14, cr1, {7}
   10bcc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10bd0:			; <UNDEFINED> instruction: 0xf108d1dc
   10bd4:			; <UNDEFINED> instruction: 0xf7f10001
   10bd8:	eorsvs	lr, r8, r4, asr #21
   10bdc:	suble	r2, ip, r0, lsl #16
   10be0:	svceq	0x0000f1b8
   10be4:	movwcs	sp, #317	; 0x13d
   10be8:	andcc	pc, r8, r0, lsl #16
   10bec:	svceq	0x0000f1b9
   10bf0:			; <UNDEFINED> instruction: 0xf8c9d001
   10bf4:	strtmi	r8, [r0], -r0
   10bf8:	mrrc	7, 15, pc, sl, cr1	; <UNPREDICTABLE>
   10bfc:			; <UNDEFINED> instruction: 0xf7f14630
   10c00:			; <UNDEFINED> instruction: 0xe7ceec58
   10c04:			; <UNDEFINED> instruction: 0xf85a4b31
   10c08:			; <UNDEFINED> instruction: 0xf8d33003
   10c0c:			; <UNDEFINED> instruction: 0xf7f18000
   10c10:			; <UNDEFINED> instruction: 0x4605ed18
   10c14:			; <UNDEFINED> instruction: 0x4620b930
   10c18:	mcrr	7, 15, pc, sl, cr1	; <UNPREDICTABLE>
   10c1c:			; <UNDEFINED> instruction: 0xf7f14628
   10c20:	ldr	lr, [lr, r8, asr #24]!
   10c24:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   10c28:			; <UNDEFINED> instruction: 0xf008b280
   10c2c:	b	122302c <__assert_fail@plt+0x1220638>
   10c30:	strtmi	r0, [r0], -r0, lsl #10
   10c34:	ldc	7, cr15, [ip], #-964	; 0xfffffc3c
   10c38:			; <UNDEFINED> instruction: 0xf7f14630
   10c3c:	stccs	12, cr14, [r0, #-232]	; 0xffffff18
   10c40:	strcs	sp, [r0, #-426]	; 0xfffffe56
   10c44:	blmi	88ab00 <__assert_fail@plt+0x88810c>
   10c48:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10c4c:			; <UNDEFINED> instruction: 0xf7f1681d
   10c50:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   10c54:			; <UNDEFINED> instruction: 0x062dd0f5
   10c58:			; <UNDEFINED> instruction: 0xf005b280
   10c5c:	movwmi	r4, #22014	; 0x55fe
   10c60:			; <UNDEFINED> instruction: 0x4601e79f
   10c64:	strbmi	sl, [r2], -r4, lsl #22
   10c68:			; <UNDEFINED> instruction: 0xf7f14630
   10c6c:	stmdblt	r0!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   10c70:	strbmi	r9, [r3, #-2820]	; 0xfffff4fc
   10c74:	ldmdavs	r8!, {r0, r2, r4, r8, ip, lr, pc}
   10c78:	blmi	54ab54 <__assert_fail@plt+0x548160>
   10c7c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10c80:	ldrdhi	pc, [r0], -r3
   10c84:	ldcl	7, cr15, [ip], {241}	; 0xf1
   10c88:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10c8c:	b	1404f60 <__assert_fail@plt+0x140256c>
   10c90:	addlt	r6, r0, #8, 6	; 0x20000000
   10c94:	mvnsmi	pc, #3
   10c98:	streq	lr, [r0, #-2627]	; 0xfffff5bd
   10c9c:			; <UNDEFINED> instruction: 0xf7f1e7c9
   10ca0:	stmdbmi	fp, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   10ca4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   10ca8:	hvccc	33864	; 0x8448
   10cac:			; <UNDEFINED> instruction: 0xfffcf7f8
   10cb0:	andeq	r5, r1, sl, asr #3
   10cb4:	andeq	r0, r0, r4, ror #5
   10cb8:			; <UNDEFINED> instruction: 0x000151ba
   10cbc:			; <UNDEFINED> instruction: 0xfffff47b
   10cc0:	andeq	r1, r0, ip, ror #31
   10cc4:	andeq	r1, r0, r6, lsr #30
   10cc8:	andeq	r5, r1, sl, lsr r1
   10ccc:	andeq	r0, r0, r8, lsl #6
   10cd0:	ldrdeq	r4, [r0], -lr
   10cd4:			; <UNDEFINED> instruction: 0x000046bc
   10cd8:	mvnsmi	lr, sp, lsr #18
   10cdc:	ldrmi	r4, [r6], -sp, lsl #12
   10ce0:			; <UNDEFINED> instruction: 0x46044698
   10ce4:	ldcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   10ce8:	ldrbtmi	r4, [pc], #-3891	; 10cf0 <__assert_fail@plt+0xe2fc>
   10cec:	andsle	r3, fp, r1
   10cf0:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   10cf4:	svceq	0x0000f1b8
   10cf8:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
   10cfc:			; <UNDEFINED> instruction: 0xf7f14479
   10d00:			; <UNDEFINED> instruction: 0x2600ebfe
   10d04:	orrslt	r6, r0, #40	; 0x28
   10d08:	pop	{r4, r5, r9, sl, lr}
   10d0c:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
   10d10:	svceq	0x0000f1b8
   10d14:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
   10d18:			; <UNDEFINED> instruction: 0xe7f04479
   10d1c:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   10d20:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10d24:			; <UNDEFINED> instruction: 0xe7ea4479
   10d28:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
   10d2c:			; <UNDEFINED> instruction: 0xf7f1681f
   10d30:	strmi	lr, [r6], -r8, lsl #25
   10d34:	ldrteq	fp, [pc], -r0, lsr #2
   10d38:			; <UNDEFINED> instruction: 0xf007b286
   10d3c:	teqmi	lr, #66584576	; 0x3f80000
   10d40:	andcs	r4, r5, #573440	; 0x8c000
   10d44:	ldrbtmi	r2, [r9], #-0
   10d48:	b	ffdced14 <__assert_fail@plt+0xffdcc320>
   10d4c:	ldrtmi	r4, [r0], -r7, lsl #12
   10d50:	stc	7, cr15, [ip, #964]	; 0x3c4
   10d54:	ldrtmi	r4, [r8], -r1, lsl #12
   10d58:			; <UNDEFINED> instruction: 0xff6af7f8
   10d5c:	mvnscc	pc, #79	; 0x4f
   10d60:	stmib	r4, {r9, sp}^
   10d64:	ldrtmi	r3, [r0], -r0, lsl #6
   10d68:	pop	{r1, r3, r5, sp, lr}
   10d6c:	blmi	5f1534 <__assert_fail@plt+0x5eeb40>
   10d70:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   10d74:	stcl	7, cr15, [r4], #-964	; 0xfffffc3c
   10d78:			; <UNDEFINED> instruction: 0xb1204606
   10d7c:	addlt	r0, r6, #47185920	; 0x2d00000
   10d80:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   10d84:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
   10d88:	andcs	r2, r0, r5, lsl #4
   10d8c:			; <UNDEFINED> instruction: 0xf7f14479
   10d90:			; <UNDEFINED> instruction: 0x4605ead4
   10d94:			; <UNDEFINED> instruction: 0xf7f14630
   10d98:	strmi	lr, [r1], -sl, ror #26
   10d9c:			; <UNDEFINED> instruction: 0xf7f84628
   10da0:	stmdavs	r0!, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10da4:	ldcl	7, cr15, [sl, #964]!	; 0x3c4
   10da8:			; <UNDEFINED> instruction: 0xf7f16860
   10dac:			; <UNDEFINED> instruction: 0xf04fedf8
   10db0:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   10db4:	str	r3, [r7, r0, lsl #6]!
   10db8:	strdeq	r4, [r1], -r6
   10dbc:	andeq	r2, r0, r0, lsl #21
   10dc0:	andeq	r1, r0, r4, lsl #30
   10dc4:	andeq	r4, r0, sl, asr #13
   10dc8:			; <UNDEFINED> instruction: 0x000046b8
   10dcc:	andeq	r0, r0, r8, lsl #6
   10dd0:	andeq	r4, r0, lr, lsr #13
   10dd4:	andeq	r4, r0, r4, lsl #13
   10dd8:			; <UNDEFINED> instruction: 0x4605b538
   10ddc:	stcl	7, cr15, [r0], #964	; 0x3c4
   10de0:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   10de4:	svclt	0x00183001
   10de8:	andle	r2, r0, r0
   10dec:	blmi	2802d4 <__assert_fail@plt+0x27d8e0>
   10df0:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   10df4:	stc	7, cr15, [r4], #-964	; 0xfffffc3c
   10df8:	strteq	fp, [r4], -r8, lsr #2
   10dfc:			; <UNDEFINED> instruction: 0xf004b283
   10e00:	b	1122200 <__assert_fail@plt+0x111f80c>
   10e04:			; <UNDEFINED> instruction: 0xf04f0003
   10e08:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   10e0c:	ldclt	3, cr3, [r8, #-0]
   10e10:	strdeq	r4, [r1], -lr
   10e14:	andeq	r0, r0, r8, lsl #6
   10e18:	blmi	b636d0 <__assert_fail@plt+0xb60cdc>
   10e1c:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
   10e20:	addlt	fp, r9, r0, lsr r5
   10e24:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   10e28:	ldrbtcc	pc, [pc], #79	; 10e30 <__assert_fail@plt+0xe43c>	; <UNPREDICTABLE>
   10e2c:	movwls	r6, #30747	; 0x781b
   10e30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e34:	bl	124ee00 <__assert_fail@plt+0x124c40c>
   10e38:			; <UNDEFINED> instruction: 0xb3284605
   10e3c:			; <UNDEFINED> instruction: 0xf7f14628
   10e40:	orrlt	lr, r0, sl, lsl #26
   10e44:	blcc	c30158 <__assert_fail@plt+0xc2d764>
   10e48:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
   10e4c:	andcs	r3, sl, #19
   10e50:			; <UNDEFINED> instruction: 0xf7f12100
   10e54:	addmi	lr, r4, #204, 18	; 0x330000
   10e58:			; <UNDEFINED> instruction: 0x4604bfb8
   10e5c:			; <UNDEFINED> instruction: 0xf7f14628
   10e60:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   10e64:	strtmi	sp, [r8], -lr, ror #3
   10e68:	ldc	7, cr15, [r2, #964]!	; 0x3c4
   10e6c:	svclt	0x00181c61
   10e70:	andle	r1, r9, r0, ror #24
   10e74:	blmi	5a36dc <__assert_fail@plt+0x5a0ce8>
   10e78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e7c:	blls	1eaeec <__assert_fail@plt+0x1e84f8>
   10e80:	qsuble	r4, sl, r1
   10e84:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   10e88:	andcs	sl, r7, r2, lsl #18
   10e8c:			; <UNDEFINED> instruction: 0xf7f19101
   10e90:	stmdbls	r1, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
   10e94:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
   10e98:	andle	r1, r6, r2, asr #24
   10e9c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   10ea0:	svclt	0x00084298
   10ea4:	addvc	pc, r0, pc, asr #8
   10ea8:	andcs	lr, r7, r4, ror #15
   10eac:	b	1a4ee78 <__assert_fail@plt+0x1a4c484>
   10eb0:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
   10eb4:	mvnsle	r1, r3, asr #24
   10eb8:			; <UNDEFINED> instruction: 0xf7f12004
   10ebc:	stmdacs	r0, {r4, r6, r9, fp, sp, lr, pc}
   10ec0:			; <UNDEFINED> instruction: 0x2014bfb8
   10ec4:	ubfx	sp, r6, #23, #10
   10ec8:	b	f4ee94 <__assert_fail@plt+0xf4c4a0>
   10ecc:	andeq	r4, r1, r4, asr #29
   10ed0:	andeq	r0, r0, r4, ror #5
   10ed4:	andeq	r4, r0, r2, lsl r6
   10ed8:	andeq	r4, r1, r8, ror #28
   10edc:			; <UNDEFINED> instruction: 0x4604b5f8
   10ee0:			; <UNDEFINED> instruction: 0xf7ff460d
   10ee4:			; <UNDEFINED> instruction: 0x4607ff99
   10ee8:	adcmi	fp, r0, #1073741887	; 0x4000003f
   10eec:	strcs	fp, [r0], -r8, asr #31
   10ef0:			; <UNDEFINED> instruction: 0xf855dd12
   10ef4:	mrrcne	0, 2, r3, sl, cr6
   10ef8:	shadd16mi	fp, r2, r8
   10efc:	ands	sp, r0, r4, lsl #2
   10f00:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   10f04:	andle	r1, ip, r9, asr ip
   10f08:			; <UNDEFINED> instruction: 0xf10242a3
   10f0c:	mvnsle	r0, r1, lsl #4
   10f10:	strcc	r4, [r1], #-1558	; 0xfffff9ea
   10f14:	mvnle	r4, r7, lsr #5
   10f18:	ldrhtmi	lr, [r8], #141	; 0x8d
   10f1c:			; <UNDEFINED> instruction: 0xf7f12000
   10f20:	strtmi	fp, [r0], -fp, lsl #25
   10f24:	ldc	7, cr15, [sl, #-964]!	; 0xfffffc3c
   10f28:	adcmi	lr, r0, #63700992	; 0x3cc0000
   10f2c:			; <UNDEFINED> instruction: 0x4620ddf4
   10f30:			; <UNDEFINED> instruction: 0xf7f13401
   10f34:	adcmi	lr, r7, #52, 26	; 0xd00
   10f38:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   10f3c:	strdcs	r4, [r0], -r8
   10f40:	ldcllt	7, cr15, [sl], #-964	; 0xfffffc3c
   10f44:	svcmi	0x00f0e92d
   10f48:	strmi	fp, [r5], -r7, lsl #1
   10f4c:	andls	r4, r2, #4849664	; 0x4a0000
   10f50:	bmi	12a2998 <__assert_fail@plt+0x129ffa4>
   10f54:	mrcls	4, 0, r4, cr0, cr8, {3}
   10f58:	stmpl	r2, {r2, r3, r9, sl, lr}
   10f5c:	ldmdavs	r2, {r3, r9, sl, lr}
   10f60:			; <UNDEFINED> instruction: 0xf04f9205
   10f64:	strls	r0, [r4], -r0, lsl #4
   10f68:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   10f6c:	cmplt	r1, r1, lsl r6
   10f70:	teqlt	r0, r8, lsl #16
   10f74:	andcs	r4, r0, sl, lsl #12
   10f78:	svcne	0x0004f852
   10f7c:	stmdbcs	r0, {r0, ip, sp}
   10f80:	strdcs	sp, [r4, -sl]
   10f84:			; <UNDEFINED> instruction: 0xf7f13002
   10f88:			; <UNDEFINED> instruction: 0x212fecbc
   10f8c:	strtmi	r4, [r8], -r1, lsl #13
   10f90:	ldc	7, cr15, [lr], #-964	; 0xfffffc3c
   10f94:	andeq	pc, r0, r9, asr #17
   10f98:	subsle	r2, r0, r0, lsl #16
   10f9c:			; <UNDEFINED> instruction: 0xf8c93001
   10fa0:	mrslt	r0, (UNDEF: 76)
   10fa4:	teqlt	fp, r3, lsr #16
   10fa8:	strbmi	r4, [sl], -r1, lsr #12
   10fac:	svccc	0x0004f842
   10fb0:	svccc	0x0004f851
   10fb4:	mvnsle	r2, r0, lsl #22
   10fb8:	ldrdlt	pc, [r4], #143	; 0x8f
   10fbc:	svccc	0x00fff1b8
   10fc0:	beq	34d3fc <__assert_fail@plt+0x34aa08>
   10fc4:	streq	pc, [r0], #-79	; 0xffffffb1
   10fc8:	strdle	r4, [r7], -fp
   10fcc:	cfstrscs	mvf3, [r3], {1}
   10fd0:			; <UNDEFINED> instruction: 0xf85ad019
   10fd4:			; <UNDEFINED> instruction: 0xf1b88b04
   10fd8:	ldrshle	r3, [r7, #255]!	; 0xff
   10fdc:	ldrbmi	r1, [r8], -r1, lsr #28
   10fe0:	tstcs	r1, r8, lsl pc
   10fe4:	bl	fcefb0 <__assert_fail@plt+0xfcc5bc>
   10fe8:	stceq	8, cr15, [r4], {74}	; 0x4a
   10fec:	mvnle	r3, r1
   10ff0:	bl	12cefbc <__assert_fail@plt+0x12cc5c8>
   10ff4:			; <UNDEFINED> instruction: 0xf7f16800
   10ff8:	ldrbmi	lr, [r9], -r2, lsr #21
   10ffc:	stmdami	r1!, {r1, r9, sl, lr}
   11000:			; <UNDEFINED> instruction: 0xf7f84478
   11004:			; <UNDEFINED> instruction: 0xf10dfe51
   11008:	strcs	r0, [r0], #-2056	; 0xfffff7f8
   1100c:	bleq	14f174 <__assert_fail@plt+0x14c780>
   11010:	andle	r4, r4, r0, lsr #5
   11014:			; <UNDEFINED> instruction: 0xf7f14621
   11018:	andcc	lr, r1, r8, lsr #19
   1101c:	strcc	sp, [r1], #-21	; 0xffffffeb
   11020:	mvnsle	r2, r3, lsl #24
   11024:			; <UNDEFINED> instruction: 0x46204639
   11028:			; <UNDEFINED> instruction: 0xff58f7ff
   1102c:	ldrmi	fp, [r0, r6, lsl #2]!
   11030:	strtmi	r4, [r8], -r9, asr #12
   11034:	bl	44f000 <__assert_fail@plt+0x44c60c>
   11038:			; <UNDEFINED> instruction: 0xf7f1207f
   1103c:	strtmi	lr, [r8], -r2, asr #18
   11040:	bl	fe54f00c <__assert_fail@plt+0xfe54c618>
   11044:	andeq	pc, r0, r9, asr #17
   11048:			; <UNDEFINED> instruction: 0xb124e7ab
   1104c:	andsle	r2, r0, r1, lsl #24
   11050:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   11054:	stmdbmi	sp, {r0, sp, lr, pc}
   11058:	tstls	r1, r9, ror r4
   1105c:	bl	54f028 <__assert_fail@plt+0x54c634>
   11060:			; <UNDEFINED> instruction: 0xf7f16800
   11064:	stmdbls	r1, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   11068:	stmdami	r9, {r1, r9, sl, lr}
   1106c:			; <UNDEFINED> instruction: 0xf7f84478
   11070:	stmdbmi	r8, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   11074:			; <UNDEFINED> instruction: 0xe7f04479
   11078:	andeq	r4, r1, ip, lsl #27
   1107c:	andeq	r0, r0, r4, ror #5
   11080:	andeq	r2, r0, r0, lsr #20
   11084:	andeq	r4, r0, r0, asr r4
   11088:	strdeq	r4, [r0], -sl
   1108c:	andeq	r3, r0, r0, lsl r9
   11090:	andeq	r4, r0, r0, lsl #8
   11094:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   11098:	blmi	ba3954 <__assert_fail@plt+0xba0f60>
   1109c:	push	{r1, r3, r4, r5, r6, sl, lr}
   110a0:			; <UNDEFINED> instruction: 0xb09c47f0
   110a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   110a8:			; <UNDEFINED> instruction: 0xf04f931b
   110ac:			; <UNDEFINED> instruction: 0xf7ff0300
   110b0:			; <UNDEFINED> instruction: 0x2104feb3
   110b4:	eorcs	r4, r0, r1, lsl #13
   110b8:	ldmda	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   110bc:	orrslt	r4, r0, #128, 12	; 0x8000000
   110c0:	svceq	0x0000f1b9
   110c4:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
   110c8:	strtmi	r4, [ip], -sl, ror #13
   110cc:	ands	r2, r6, r0, lsr #12
   110d0:	adcsmi	r1, r7, #28416	; 0x6f00
   110d4:			; <UNDEFINED> instruction: 0xf5b6d30d
   110d8:	strbmi	r7, [r0], -r0, lsl #31
   110dc:			; <UNDEFINED> instruction: 0x2320bf34
   110e0:	orrvc	pc, r0, #1325400064	; 0x4f000000
   110e4:	adcseq	r4, r1, lr, lsl r4
   110e8:	ldmdb	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110ec:	movtlt	r4, #1539	; 0x603
   110f0:			; <UNDEFINED> instruction: 0xf8484680
   110f4:	strcc	r4, [r1], #-37	; 0xffffffdb
   110f8:	ldrtmi	r4, [sp], -r1, lsr #11
   110fc:	ldrbmi	sp, [r2], -lr
   11100:	andcs	r4, r3, r1, lsr #12
   11104:	stmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11108:	mvnle	r3, r1
   1110c:	b	fef4f0d8 <__assert_fail@plt+0xfef4c6e4>
   11110:	blcs	26b124 <__assert_fail@plt+0x268730>
   11114:	strcc	sp, [r1], #-476	; 0xfffffe24
   11118:	mvnsle	r4, r1, lsr #11
   1111c:	streq	lr, [r5, #2824]	; 0xb08
   11120:	mvnscc	pc, #79	; 0x4f
   11124:	bmi	3291d8 <__assert_fail@plt+0x3267e4>
   11128:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   1112c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11130:	subsmi	r9, sl, fp, lsl fp
   11134:	strbmi	sp, [r0], -sl, lsl #2
   11138:	pop	{r2, r3, r4, ip, sp, pc}
   1113c:			; <UNDEFINED> instruction: 0x460587f0
   11140:	strbmi	lr, [r0], -lr, ror #15
   11144:			; <UNDEFINED> instruction: 0xf7f14698
   11148:			; <UNDEFINED> instruction: 0xe7ece898
   1114c:	ldm	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11150:	andeq	r4, r1, r4, asr #24
   11154:	andeq	r0, r0, r4, ror #5
   11158:			; <UNDEFINED> instruction: 0x00014bb6
   1115c:	tstlt	r9, r3, lsl r6
   11160:	ldr	r2, [r9, #512]!	; 0x200
   11164:	svclt	0x0000e638
   11168:	tstlt	r9, r3, lsl r6
   1116c:	ldr	r2, [r3, #513]!	; 0x201
   11170:	svclt	0x0000e632
   11174:	svclt	0x0000e630
   11178:	svcmi	0x00f0e92d
   1117c:	mcrmi	0, 4, fp, cr13, cr5, {4}
   11180:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   11184:	strmi	r7, [r6], r7, lsl #4
   11188:	bmi	fe2e2388 <__assert_fail@plt+0xfe2df994>
   1118c:			; <UNDEFINED> instruction: 0xf10d9309
   11190:	ldm	r6, {r2, r4, r5, sl, fp}
   11194:	ldrbtmi	r0, [sl], #-3
   11198:			; <UNDEFINED> instruction: 0xf10d4b88
   1119c:	vldrls.16	s0, [pc, #-120]	; 1112c <__assert_fail@plt+0xe738>	; <UNPREDICTABLE>
   111a0:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   111a4:	ands	pc, r8, sp, asr #17
   111a8:	andeq	lr, r3, ip, lsl #17
   111ac:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
   111b0:			; <UNDEFINED> instruction: 0xf8df2200
   111b4:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
   111b8:			; <UNDEFINED> instruction: 0xf04f9313
   111bc:	ldmib	sp, {r8, r9}^
   111c0:	ldrbtmi	r6, [fp], #1824	; 0x720
   111c4:	ldrdge	pc, [r8], sp
   111c8:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
   111cc:	andeq	lr, r3, r9, lsl #17
   111d0:	andcs	lr, sl, #3358720	; 0x334000
   111d4:	andeq	lr, r3, r8, lsl #17
   111d8:	tstlt	r5, ip, lsl #4
   111dc:	tstlt	lr, sl, lsr #32
   111e0:	eorsvs	r2, r2, r0, lsl #4
   111e4:	andcs	fp, r0, #-1073741821	; 0xc0000003
   111e8:			; <UNDEFINED> instruction: 0xf04f603a
   111ec:			; <UNDEFINED> instruction: 0xf8ca32ff
   111f0:	mrslt	r2, (UNDEF: 77)
   111f4:	strbtmi	sl, [r0], -sl, lsl #18
   111f8:	movwls	r2, #20993	; 0x5201
   111fc:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   11200:	strmi	r9, [r4], -r5, lsl #22
   11204:	teqle	r6, r0, lsl #16
   11208:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
   1120c:	andcs	r4, r0, #72, 12	; 0x4800000
   11210:			; <UNDEFINED> instruction: 0xf7ff9305
   11214:	blls	1907a0 <__assert_fail@plt+0x18ddac>
   11218:	stmdacs	r0, {r2, r9, sl, lr}
   1121c:	teqlt	pc, ip, asr #2
   11220:	strbmi	sl, [r0], -ip, lsl #18
   11224:			; <UNDEFINED> instruction: 0xf7ff2200
   11228:			; <UNDEFINED> instruction: 0x4604fd57
   1122c:			; <UNDEFINED> instruction: 0xd12e2800
   11230:	b	ff6cf1fc <__assert_fail@plt+0xff6cc808>
   11234:			; <UNDEFINED> instruction: 0xf8ca1c44
   11238:	suble	r0, r6, r0
   1123c:			; <UNDEFINED> instruction: 0xf0002800
   11240:	stmdals	sp, {r5, r7, pc}
   11244:	andle	r1, r1, r1, asr #24
   11248:	bl	fea4f214 <__assert_fail@plt+0xfea4c820>
   1124c:	mcrrne	8, 1, r9, r2, cr0
   11250:			; <UNDEFINED> instruction: 0xf7f1d001
   11254:	ldmdals	r2, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   11258:	andle	r1, r1, r3, asr #24
   1125c:	bl	fe7cf228 <__assert_fail@plt+0xfe7cc834>
   11260:	blls	2bd69c <__assert_fail@plt+0x2baca8>
   11264:	tstlt	lr, fp, lsr #32
   11268:	eorsvs	r9, r3, fp, lsl #22
   1126c:	tstlt	r7, ip, lsr r6
   11270:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   11274:	bmi	14e9368 <__assert_fail@plt+0x14e6974>
   11278:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   1127c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11280:	subsmi	r9, sl, r3, lsl fp
   11284:			; <UNDEFINED> instruction: 0x4620d17b
   11288:	pop	{r0, r2, r4, ip, sp, pc}
   1128c:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11290:	subsle	r2, r0, r0, lsl #16
   11294:	stmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11298:	mcrrne	8, 0, r9, r7, cr13
   1129c:			; <UNDEFINED> instruction: 0xf7f1d001
   112a0:	stmdals	fp, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   112a4:	suble	r2, ip, r0, lsl #16
   112a8:	stmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   112ac:	mcrrne	8, 1, r9, r5, cr0
   112b0:			; <UNDEFINED> instruction: 0xf7f1d0e1
   112b4:			; <UNDEFINED> instruction: 0xe7deeb74
   112b8:	stmdacs	r0, {r1, r3, fp, ip, pc}
   112bc:			; <UNDEFINED> instruction: 0xf7f1d047
   112c0:	stmdals	sp, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   112c4:	sbcsle	r1, r6, r2, asr #24
   112c8:	blmi	100b29c <__assert_fail@plt+0x10088a8>
   112cc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   112d0:			; <UNDEFINED> instruction: 0xf7f1681d
   112d4:			; <UNDEFINED> instruction: 0x4604e9b6
   112d8:	strteq	fp, [sp], -r8, lsr #2
   112dc:			; <UNDEFINED> instruction: 0xf005b280
   112e0:	b	1162ae0 <__assert_fail@plt+0x11600ec>
   112e4:	ldmdbmi	r9!, {sl}
   112e8:	andcs	r2, r0, r5, lsl #4
   112ec:			; <UNDEFINED> instruction: 0xf7f14479
   112f0:	strmi	lr, [r5], -r4, lsr #16
   112f4:			; <UNDEFINED> instruction: 0xf7f14620
   112f8:			; <UNDEFINED> instruction: 0x4601eaba
   112fc:			; <UNDEFINED> instruction: 0xf7f84628
   11300:	stmdals	sl, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   11304:			; <UNDEFINED> instruction: 0xf7f1b348
   11308:	stmdals	sp, {r2, r4, r6, r7, fp, sp, lr, pc}
   1130c:	andle	r1, r1, r2, asr #24
   11310:	bl	114f2dc <__assert_fail@plt+0x114c8e8>
   11314:	teqlt	r0, #720896	; 0xb0000
   11318:	stmia	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1131c:	mcrrne	8, 1, r9, r7, cr0
   11320:			; <UNDEFINED> instruction: 0xf7f1d001
   11324:	stmdals	ip, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   11328:			; <UNDEFINED> instruction: 0xf7f1b318
   1132c:	ldmdals	r2, {r1, r6, r7, fp, sp, lr, pc}
   11330:	adcle	r1, r0, r5, asr #24
   11334:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11338:	adcle	r1, sp, r3, asr #24
   1133c:	bl	bcf308 <__assert_fail@plt+0xbcc914>
   11340:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   11344:	adcsle	r1, r1, r6, asr #24
   11348:	bl	a4f314 <__assert_fail@plt+0xa4c920>
   1134c:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   11350:	adcsle	r1, r6, r1, asr #24
   11354:	bl	8cf320 <__assert_fail@plt+0x8cc92c>
   11358:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1135c:	sbcsle	r1, r4, r1, asr #24
   11360:	bl	74f32c <__assert_fail@plt+0x74c938>
   11364:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   11368:	sbcsle	r1, r7, r3, asr #24
   1136c:	bl	5cf338 <__assert_fail@plt+0x5cc944>
   11370:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   11374:	sbcsle	r1, sl, r6, asr #24
   11378:	bl	44f344 <__assert_fail@plt+0x44c950>
   1137c:			; <UNDEFINED> instruction: 0xf7f0e7d7
   11380:	andscs	lr, r9, r2, ror #31
   11384:	b	fe7cf350 <__assert_fail@plt+0xfe7cc95c>
   11388:			; <UNDEFINED> instruction: 0xf7f1980a
   1138c:	stmdals	fp, {r1, r4, r7, fp, sp, lr, pc}
   11390:	stm	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11394:			; <UNDEFINED> instruction: 0xf7f1980c
   11398:	bls	28b5d0 <__assert_fail@plt+0x288bdc>
   1139c:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
   113a0:	ldmib	sp, {r1, r9, ip, pc}^
   113a4:	movwls	r1, #519	; 0x207
   113a8:	andls	r9, r1, #16, 22	; 0x4000
   113ac:			; <UNDEFINED> instruction: 0xf7ff9a0d
   113b0:	svclt	0x0000fdc9
   113b4:	andeq	r4, r0, r0, lsr r4
   113b8:	andeq	r4, r1, sl, asr #22
   113bc:	andeq	r0, r0, r4, ror #5
   113c0:	andeq	r4, r1, lr, lsl fp
   113c4:	andeq	r4, r1, r6, ror #20
   113c8:	andeq	r0, r0, r8, lsl #6
   113cc:	muleq	r0, r8, r1
   113d0:	mvnsmi	lr, #737280	; 0xb4000
   113d4:	ldrmi	fp, [r0], r5, lsl #1
   113d8:	mcrls	6, 0, r4, cr13, cr9, {4}
   113dc:	strmi	r4, [pc], -r5, lsl #12
   113e0:	b	cf3ac <__assert_fail@plt+0xcc9b8>
   113e4:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   113e8:	eorsvs	r1, r0, r2, asr #24
   113ec:	strmi	sp, [r4], -r6
   113f0:	strcs	fp, [r0], #-800	; 0xfffffce0
   113f4:	andlt	r4, r5, r0, lsr #12
   113f8:	mvnshi	lr, #12386304	; 0xbd0000
   113fc:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   11400:			; <UNDEFINED> instruction: 0xf7f1681d
   11404:			; <UNDEFINED> instruction: 0x4604e91e
   11408:	strteq	fp, [sp], -r0, lsr #2
   1140c:			; <UNDEFINED> instruction: 0xf005b284
   11410:	movwmi	r4, #16638	; 0x40fe
   11414:	andcs	r4, r5, #294912	; 0x48000
   11418:	ldrbtmi	r2, [r9], #-0
   1141c:	svc	0x008cf7f0
   11420:			; <UNDEFINED> instruction: 0xf7f14605
   11424:	stmdavs	r0, {r1, r4, r5, r8, fp, sp, lr, pc}
   11428:	stm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1142c:	strtmi	r4, [r8], -r1, lsl #12
   11430:	blx	fffcf41a <__assert_fail@plt+0xfffcca26>
   11434:	andlt	r4, r5, r0, lsr #12
   11438:	mvnshi	lr, #12386304	; 0xbd0000
   1143c:			; <UNDEFINED> instruction: 0xf7f12019
   11440:	bls	34bd50 <__assert_fail@plt+0x34935c>
   11444:	ldrtmi	r4, [r9], -fp, asr #12
   11448:	stmib	sp, {r3, r5, r9, sl, lr}^
   1144c:	andls	r4, r0, #16777216	; 0x1000000
   11450:			; <UNDEFINED> instruction: 0xf7ff4642
   11454:	svclt	0x0000fd77
   11458:	strdeq	r4, [r1], -sl
   1145c:	andeq	r0, r0, r8, lsl #6
   11460:	andeq	r4, r0, sl, rrx
   11464:	mvnsmi	lr, #737280	; 0xb4000
   11468:	stmdami	r2, {r0, r7, r9, sl, lr}^
   1146c:	stmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
   11470:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   11474:	stmdapl	r1, {r3, r4, r7, r9, sl, lr}^
   11478:	tstls	r1, r9, lsl #16
   1147c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   11480:			; <UNDEFINED> instruction: 0xf04fb11b
   11484:			; <UNDEFINED> instruction: 0xf8c833ff
   11488:	ldclne	0, cr3, [r1], #-0
   1148c:	blx	fecc55ec <__assert_fail@plt+0xfecc2bf8>
   11490:	strbtmi	pc, [pc], -r2, lsl #11	; <UNPREDICTABLE>
   11494:	and	r0, r5, sp, ror #18
   11498:	ldm	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1149c:	stmdavs	r0, {r2, r9, sl, lr}
   114a0:			; <UNDEFINED> instruction: 0xd12e2804
   114a4:	ldrtmi	r4, [r9], -sl, lsr #12
   114a8:			; <UNDEFINED> instruction: 0xf7f04630
   114ac:	mcrrne	15, 14, lr, r3, cr10
   114b0:	ldmdblt	r8, {r1, r4, r5, r6, r7, ip, lr, pc}^
   114b4:	bmi	c595b4 <__assert_fail@plt+0xc56bc0>
   114b8:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   114bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   114c0:	subsmi	r9, sl, r1, lsl #22
   114c4:	andlt	sp, r3, r4, asr r1
   114c8:	mvnshi	lr, #12386304	; 0xbd0000
   114cc:			; <UNDEFINED> instruction: 0xf0109800
   114d0:	tstle	fp, pc, ror r2
   114d4:	andcs	pc, r7, r0, asr #7
   114d8:	eorsle	r2, r1, pc, ror r8
   114dc:			; <UNDEFINED> instruction: 0xf1b8b340
   114e0:	eorsle	r0, r8, r0, lsl #30
   114e4:	andeq	pc, r0, r8, asr #17
   114e8:	strb	r2, [r4, r1]!
   114ec:	andcs	r4, r5, #36, 18	; 0x90000
   114f0:	ldrbtmi	r2, [r9], #-0
   114f4:	svc	0x0020f7f0
   114f8:			; <UNDEFINED> instruction: 0xf7f84649
   114fc:	mulcs	r1, r9, fp
   11500:			; <UNDEFINED> instruction: 0xf7f0e7d9
   11504:	ldmdbmi	pc, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   11508:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1150c:	andcs	r4, r0, r5, lsl #12
   11510:	svc	0x0012f7f0
   11514:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   11518:	ldmda	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1151c:			; <UNDEFINED> instruction: 0x46024631
   11520:			; <UNDEFINED> instruction: 0xf7f84638
   11524:	adclt	pc, r8, #136192	; 0x21400
   11528:	bicle	r2, r4, r0, lsl #26
   1152c:	strb	r2, [r2, r0]
   11530:	svceq	0x0000f1b8
   11534:			; <UNDEFINED> instruction: 0xf8c8d0fa
   11538:	ldr	r0, [ip, r0]!
   1153c:			; <UNDEFINED> instruction: 0xe7ba2037
   11540:			; <UNDEFINED> instruction: 0x46104911
   11544:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11548:	mrc	7, 7, APSR_nzcv, cr6, cr0, {7}
   1154c:			; <UNDEFINED> instruction: 0xf7f84649
   11550:	rsbscs	pc, r3, pc, ror #22
   11554:	stmdbmi	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   11558:	strbmi	r2, [r0], -r5, lsl #4
   1155c:			; <UNDEFINED> instruction: 0xf7f04479
   11560:			; <UNDEFINED> instruction: 0xf89deeec
   11564:	strbmi	r2, [r9], -r1
   11568:	blx	18cf552 <__assert_fail@plt+0x18ccb5e>
   1156c:	str	r2, [r2, r1]!
   11570:	mcr	7, 7, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   11574:	andeq	r4, r1, lr, ror #16
   11578:	andeq	r0, r0, r4, ror #5
   1157c:	andeq	r4, r1, r6, lsr #16
   11580:	strdeq	r3, [r0], -lr
   11584:	andeq	r4, r0, r6
   11588:	andeq	r3, r0, sl, asr pc
   1158c:	andeq	r3, r0, r0, ror pc
   11590:	svcmi	0x00f0e92d
   11594:	ldrmi	fp, [r1], fp, lsl #1
   11598:	movwls	r4, #23189	; 0x5a95
   1159c:	ldcls	6, cr4, [r4, #-48]	; 0xffffffd0
   115a0:	blmi	fe522790 <__assert_fail@plt+0xfe51fd9c>
   115a4:	strls	r9, [r2, #-6]
   115a8:	sublt	pc, ip, #14614528	; 0xdf0000
   115ac:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   115b0:	movwls	r6, #38939	; 0x981b
   115b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   115b8:			; <UNDEFINED> instruction: 0xf0002d00
   115bc:	movwcs	r8, #247	; 0xf7
   115c0:			; <UNDEFINED> instruction: 0xf1b99304
   115c4:			; <UNDEFINED> instruction: 0xf0000f00
   115c8:	svcne	0x002680fa
   115cc:	strls	r9, [r3], -r2, lsl #22
   115d0:			; <UNDEFINED> instruction: 0xf85646ca
   115d4:	blcc	1191ec <__assert_fail@plt+0x1167f8>
   115d8:	movwls	r2, #29696	; 0x7400
   115dc:	ldrmi	r1, [r8], r8, asr #24
   115e0:	blmi	fe1c5668 <__assert_fail@plt+0xfe1c2c74>
   115e4:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   115e8:			; <UNDEFINED> instruction: 0xb32b683b
   115ec:	and	r4, r2, sp, lsr r6
   115f0:	streq	pc, [r8, #-256]	; 0xffffff00
   115f4:	ldmdavs	sl, {r0, r1, r8, r9, ip, sp, pc}
   115f8:	ldmvs	fp, {r3, r4, r9, sl, lr}
   115fc:			; <UNDEFINED> instruction: 0xd1f74291
   11600:	stclne	0, cr6, [r5], #-172	; 0xffffff54
   11604:			; <UNDEFINED> instruction: 0xf10a6843
   11608:	movwls	r3, #6911	; 0x1aff
   1160c:	mrc	7, 3, APSR_nzcv, cr2, cr0, {7}
   11610:	strmi	r9, [r9, #2817]!	; 0xb01
   11614:	svccc	0x0004f848
   11618:			; <UNDEFINED> instruction: 0xf856d015
   1161c:	strtmi	r1, [ip], -r4, lsl #30
   11620:	bicsle	r1, lr, r8, asr #24
   11624:			; <UNDEFINED> instruction: 0xf85b4b76
   11628:	ldmdavs	r8, {r0, r1, ip, sp}
   1162c:			; <UNDEFINED> instruction: 0xf0000600
   11630:			; <UNDEFINED> instruction: 0xf04040fe
   11634:	adds	r0, r2, r7, lsr r0
   11638:			; <UNDEFINED> instruction: 0xf04f1c65
   1163c:	strmi	r3, [r9, #1023]!	; 0x3ff
   11640:	svccc	0x0004f848
   11644:			; <UNDEFINED> instruction: 0xf1bad1e9
   11648:	eorsle	r0, r3, r0, lsl #30
   1164c:			; <UNDEFINED> instruction: 0xf10d9b05
   11650:	blx	fecd36d8 <__assert_fail@plt+0xfecd0ce4>
   11654:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
   11658:			; <UNDEFINED> instruction: 0xf7f1e004
   1165c:	stmdavs	r3, {r1, r2, r4, fp, sp, lr, pc}
   11660:			; <UNDEFINED> instruction: 0xd12a2b04
   11664:			; <UNDEFINED> instruction: 0x46414632
   11668:	rscscc	pc, pc, pc, asr #32
   1166c:	svc	0x0008f7f0
   11670:	svccc	0x00fff1b0
   11674:	rscsle	r4, r0, r3, lsl #13
   11678:			; <UNDEFINED> instruction: 0xf0002800
   1167c:	stmdals	r3, {r1, r5, r7, pc}
   11680:	and	r2, r4, r0, lsl #6
   11684:			; <UNDEFINED> instruction: 0xf10342a3
   11688:	rsbsle	r0, r8, r1, lsl #4
   1168c:			; <UNDEFINED> instruction: 0xf8504613
   11690:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
   11694:	addsmi	sp, sp, #-2147483587	; 0x8000003d
   11698:	bls	c5864 <__assert_fail@plt+0xc2e70>
   1169c:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   116a0:			; <UNDEFINED> instruction: 0xf0403201
   116a4:	bls	2318f0 <__assert_fail@plt+0x22eefc>
   116a8:	beq	8dd98 <__assert_fail@plt+0x8b3a4>
   116ac:			; <UNDEFINED> instruction: 0xf8419902
   116b0:	bicsle	r2, r7, r3, lsr #32
   116b4:	bleq	4d7f8 <__assert_fail@plt+0x4ae04>
   116b8:			; <UNDEFINED> instruction: 0x461ae015
   116bc:	ldrmi	r4, [r0], -r3, lsl #12
   116c0:			; <UNDEFINED> instruction: 0xf7f09301
   116c4:	stmdbmi	pc, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   116c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   116cc:	andcs	r4, r0, r3, lsl #13
   116d0:	mrc	7, 1, APSR_nzcv, cr2, cr0, {7}
   116d4:	strmi	r9, [r4], -r1, lsl #22
   116d8:			; <UNDEFINED> instruction: 0xf7f06818
   116dc:			; <UNDEFINED> instruction: 0x4601ef30
   116e0:			; <UNDEFINED> instruction: 0xf7f84620
   116e4:	vstrmi	s31, [r8, #-660]	; 0xfffffd6c
   116e8:	cdpmi	12, 4, cr9, cr8, cr6, {0}
   116ec:	svcmi	0x0048447d
   116f0:	stmibeq	r9, {r2, r8, r9, fp, sp, lr, pc}
   116f4:			; <UNDEFINED> instruction: 0x801cf8dd
   116f8:	ldrbtmi	r4, [pc], #-1150	; 11700 <__assert_fail@plt+0xed0c>
   116fc:	strtmi	lr, [r9], -ip
   11700:	andcs	r2, r0, r5, lsl #4
   11704:	bleq	8d848 <__assert_fail@plt+0x8ae54>
   11708:	mrc	7, 0, APSR_nzcv, cr6, cr0, {7}
   1170c:			; <UNDEFINED> instruction: 0xf7f86821
   11710:	strcc	pc, [r4], #-2703	; 0xfffff571
   11714:	andsle	r4, sp, r1, lsr #11
   11718:	svccc	0x0004f858
   1171c:	rscsle	r1, r8, sl, asr ip
   11720:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   11724:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q9.5>, d3[6]
   11728:	blcs	1fda34c <__assert_fail@plt+0x1fd7958>
   1172c:	blcs	45804 <__assert_fail@plt+0x42e10>
   11730:	bls	145af4 <__assert_fail@plt+0x143100>
   11734:	andcs	fp, r5, #-2147483588	; 0x8000003c
   11738:			; <UNDEFINED> instruction: 0xf7f04631
   1173c:	strcc	lr, [r4], #-3582	; 0xfffff202
   11740:	stcne	8, cr15, [r4], {84}	; 0x54
   11744:	bleq	8d888 <__assert_fail@plt+0x8ae94>
   11748:	mulcs	r1, r8, r8
   1174c:	blx	1c4f734 <__assert_fail@plt+0x1c4cd40>
   11750:	mvnle	r4, r1, lsr #11
   11754:			; <UNDEFINED> instruction: 0xf7f09804
   11758:	blx	80ce98 <__assert_fail@plt+0x80a4a4>
   1175c:	bmi	b8d990 <__assert_fail@plt+0xb8af9c>
   11760:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   11764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11768:	subsmi	r9, sl, r9, lsl #22
   1176c:	andlt	sp, fp, r7, lsr r1
   11770:	svchi	0x00f0e8bd
   11774:	bleq	8d8b8 <__assert_fail@plt+0x8aec4>
   11778:	andcc	pc, r0, r8, asr #17
   1177c:	bls	24b6a8 <__assert_fail@plt+0x248cb4>
   11780:	andls	r2, r1, #12
   11784:	stcl	7, cr15, [ip], #960	; 0x3c0
   11788:	cmplt	r0, #4096	; 0x1000
   1178c:	stmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   11790:	eorsvs	fp, r8, r0, lsl #4
   11794:	strb	r6, [r5, -r3, lsl #1]!
   11798:	andcs	r4, r5, #59768832	; 0x3900000
   1179c:	stcl	7, cr15, [ip, #960]	; 0x3c0
   117a0:			; <UNDEFINED> instruction: 0xf04f6821
   117a4:			; <UNDEFINED> instruction: 0xf7f80b73
   117a8:	ldr	pc, [r2, r3, asr #20]!
   117ac:	addeq	lr, r9, pc, asr #20
   117b0:	ldcl	7, cr15, [r6], {240}	; 0xf0
   117b4:	cmnlt	r8, r2
   117b8:	movwls	r9, #19202	; 0x4b02
   117bc:	strbmi	lr, [fp], r1, lsl #14
   117c0:			; <UNDEFINED> instruction: 0xf04fe7c8
   117c4:			; <UNDEFINED> instruction: 0xe78e0b3e
   117c8:			; <UNDEFINED> instruction: 0x46594813
   117cc:	bleq	8d910 <__assert_fail@plt+0x8af1c>
   117d0:			; <UNDEFINED> instruction: 0xf7f84478
   117d4:	str	pc, [r6, sp, lsr #20]
   117d8:	svc	0x0032f7f0
   117dc:			; <UNDEFINED> instruction: 0xf7f0e7bf
   117e0:			; <UNDEFINED> instruction: 0xf7f0edb2
   117e4:	strmi	lr, [r3], lr, lsr #30
   117e8:			; <UNDEFINED> instruction: 0xf47f2800
   117ec:			; <UNDEFINED> instruction: 0xe739af7c
   117f0:	andeq	r4, r1, r0, asr #14
   117f4:	andeq	r0, r0, r4, ror #5
   117f8:	andeq	r4, r1, r2, lsr r7
   117fc:	andeq	r0, r0, r0, lsl #6
   11800:	andeq	r0, r0, r8, lsl #6
   11804:	andeq	r3, r0, sl, lsl #29
   11808:	andeq	r3, r0, r4, lsl #28
   1180c:	ldrdeq	r3, [r0], -r4
   11810:	andeq	r3, r0, r6, lsr #27
   11814:	andeq	r4, r1, lr, ror r5
   11818:	andeq	r3, r0, r0, ror sp
   1181c:	svclt	0x00004770
   11820:	mvnsmi	lr, sp, lsr #18
   11824:	strmi	fp, [pc], -r4, lsl #1
   11828:			; <UNDEFINED> instruction: 0x46054616
   1182c:	ldc	7, cr15, [r0, #-960]	; 0xfffffc40
   11830:			; <UNDEFINED> instruction: 0x811cf8df
   11834:			; <UNDEFINED> instruction: 0x460444f8
   11838:	ldcl	7, cr15, [sl, #960]	; 0x3c0
   1183c:	andle	r4, fp, r4, lsl #5
   11840:			; <UNDEFINED> instruction: 0xf8584b44
   11844:	ldmdavs	r8, {r0, r1, ip, sp}
   11848:			; <UNDEFINED> instruction: 0xf0000600
   1184c:			; <UNDEFINED> instruction: 0xf04040fe
   11850:	andlt	r0, r4, fp, lsr r0
   11854:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11858:	strtmi	r2, [r8], -r1, lsl #2
   1185c:	svc	0x008cf7f0
   11860:	ldmiblt	r8, {r2, r9, sl, lr}^
   11864:	svc	0x00c0f7f0
   11868:	eorle	r1, lr, r2, asr #24
   1186c:	andscs	fp, r9, r8, lsl fp
   11870:	stmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11874:	mrc	7, 6, APSR_nzcv, cr0, cr0, {7}
   11878:	subsle	r3, r0, r1
   1187c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   11880:	ldc	7, cr15, [r0, #960]!	; 0x3c0
   11884:	stmdacs	r0, {r2, r9, sl, lr}
   11888:			; <UNDEFINED> instruction: 0xf7f0d149
   1188c:	mcrrne	15, 10, lr, r3, cr14
   11890:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   11894:	strtmi	sp, [r0], -r6, asr #32
   11898:	ldc	7, cr15, [r2, #-960]	; 0xfffffc40
   1189c:			; <UNDEFINED> instruction: 0xf8584b2d
   118a0:	ldmdavs	ip, {r0, r1, ip, sp}
   118a4:	mcr	7, 6, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   118a8:			; <UNDEFINED> instruction: 0x0624b158
   118ac:			; <UNDEFINED> instruction: 0xf004b282
   118b0:	tstmi	r0, #254	; 0xfe
   118b4:	strtmi	lr, [r2], -sp, asr #15
   118b8:			; <UNDEFINED> instruction: 0xf7f04621
   118bc:	andcc	lr, r1, r2, ror #27
   118c0:	andcs	sp, r0, r1, lsr #32
   118c4:	pop	{r2, ip, sp, pc}
   118c8:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   118cc:	strtmi	r2, [r0], -r5, lsl #4
   118d0:			; <UNDEFINED> instruction: 0xf7f04479
   118d4:			; <UNDEFINED> instruction: 0x4604ed32
   118d8:	mrc	7, 6, APSR_nzcv, cr6, cr0, {7}
   118dc:			; <UNDEFINED> instruction: 0xf7f06800
   118e0:	strmi	lr, [r1], -lr, lsr #28
   118e4:			; <UNDEFINED> instruction: 0xf7f84620
   118e8:	blmi	6cff7c <__assert_fail@plt+0x6cd588>
   118ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   118f0:			; <UNDEFINED> instruction: 0xf7f0681c
   118f4:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   118f8:	strteq	sp, [r4], -r3, ror #1
   118fc:			; <UNDEFINED> instruction: 0xf004b283
   11900:	tstmi	r8, #254	; 0xfe
   11904:			; <UNDEFINED> instruction: 0xf7f0e7a5
   11908:	stmdavs	r0, {r6, r7, r9, sl, fp, sp, lr, pc}
   1190c:	mrc	7, 0, APSR_nzcv, cr6, cr0, {7}
   11910:	ldmdami	r3, {r0, r9, sl, lr}
   11914:			; <UNDEFINED> instruction: 0xf7f84478
   11918:	strtmi	pc, [r0], -fp, lsl #19
   1191c:	mulcs	r1, r9, r7
   11920:	stcl	7, cr15, [lr], {240}	; 0xf0
   11924:	mvfccsm	f3, #0.5
   11928:			; <UNDEFINED> instruction: 0xf7f0e003
   1192c:			; <UNDEFINED> instruction: 0xf7f0ef20
   11930:			; <UNDEFINED> instruction: 0xf856ef62
   11934:	stmdacs	r0, {r2, r8, r9, sl, fp}
   11938:			; <UNDEFINED> instruction: 0xf04fd1f7
   1193c:	strcs	r3, [r0], #-1023	; 0xfffffc01
   11940:			; <UNDEFINED> instruction: 0x46284639
   11944:	movwls	r4, #1562	; 0x61a
   11948:	strmi	lr, [r1], #-2509	; 0xfffff633
   1194c:	blx	ffecf950 <__assert_fail@plt+0xffeccf5c>
   11950:	andeq	r4, r1, ip, lsr #9
   11954:	andeq	r0, r0, r8, lsl #6
   11958:	andeq	r1, r0, sl, lsl #30
   1195c:			; <UNDEFINED> instruction: 0x00003bb4
   11960:	andeq	r3, r0, r0, ror ip
   11964:	tstle	r0, r3, asr #24
   11968:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
   1196c:	mrclt	7, 0, APSR_nzcv, cr6, cr0, {7}
   11970:	svcmi	0x00f0e92d
   11974:	strmi	fp, [fp], r3, lsl #1
   11978:	stmib	sp, {r6, r8, sp}^
   1197c:			; <UNDEFINED> instruction: 0xf7f0b200
   11980:			; <UNDEFINED> instruction: 0xf8dfee52
   11984:			; <UNDEFINED> instruction: 0xf8df9088
   11988:	ldrbtmi	r8, [r9], #136	; 0x88
   1198c:			; <UNDEFINED> instruction: 0x460544f8
   11990:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   11994:	ldrtmi	r2, [r0], -r0, asr #2
   11998:	mcr	7, 2, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   1199c:	blcc	106fb50 <__assert_fail@plt+0x106d15c>
   119a0:			; <UNDEFINED> instruction: 0x46042b19
   119a4:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   119a8:	andlt	r4, r3, r0, lsr #12
   119ac:	svchi	0x00f0e8bd
   119b0:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   119b4:	strtmi	sp, [ip], -sp, ror #3
   119b8:	andlt	r4, r3, r0, lsr #12
   119bc:	svchi	0x00f0e8bd
   119c0:	strbmi	r1, [fp], r7, lsl #23
   119c4:			; <UNDEFINED> instruction: 0xf04f2005
   119c8:	and	r0, r9, r0, lsl #20
   119cc:	beq	8ddfc <__assert_fail@plt+0x8b408>
   119d0:	svceq	0x000af1ba
   119d4:			; <UNDEFINED> instruction: 0xf858d0ec
   119d8:			; <UNDEFINED> instruction: 0x4658b03a
   119dc:	mrc	7, 0, APSR_nzcv, cr0, cr0, {7}
   119e0:	mvnsle	r4, r7, lsl #5
   119e4:			; <UNDEFINED> instruction: 0x463a4658
   119e8:			; <UNDEFINED> instruction: 0xf7f04631
   119ec:	stmdacs	r0, {r1, r3, r7, sl, fp, sp, lr, pc}
   119f0:	blls	461a8 <__assert_fail@plt+0x437b4>
   119f4:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   119f8:	bl	a9a74 <__assert_fail@plt+0xa7080>
   119fc:	bls	5292c <__assert_fail@plt+0x4ff38>
   11a00:	ldmdavs	ip, {r2, r4, sp, lr}^
   11a04:	andlt	r4, r3, r0, lsr #12
   11a08:	svchi	0x00f0e8bd
   11a0c:	andeq	r3, r0, r6, lsr ip
   11a10:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11a14:	andeq	r4, r1, sl, lsl #3
   11a18:	str	fp, [r9, r0, lsl #2]!
   11a1c:	svclt	0x00004770
   11a20:	bmi	ee3f10 <__assert_fail@plt+0xee151c>
   11a24:	blmi	ee2c10 <__assert_fail@plt+0xee021c>
   11a28:	mvnsmi	lr, #737280	; 0xb4000
   11a2c:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   11a30:			; <UNDEFINED> instruction: 0x4606447b
   11a34:	andls	r6, r7, #1179648	; 0x120000
   11a38:	andeq	pc, r0, #79	; 0x4f
   11a3c:	orrlt	r6, r3, fp, lsl r8
   11a40:	addsmi	r6, r6, #5898240	; 0x5a0000
   11a44:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   11a48:	bmi	cfe000 <__assert_fail@plt+0xcfb60c>
   11a4c:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   11a50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11a54:	subsmi	r9, sl, r7, lsl #22
   11a58:	strtmi	sp, [r0], -ip, asr #2
   11a5c:	pop	{r0, r3, ip, sp, pc}
   11a60:	mcrcs	3, 0, r8, cr0, cr0, {7}
   11a64:			; <UNDEFINED> instruction: 0xf10dd044
   11a68:	svcge	0x00010808
   11a6c:			; <UNDEFINED> instruction: 0x46424630
   11a70:			; <UNDEFINED> instruction: 0xf7ff4639
   11a74:			; <UNDEFINED> instruction: 0x4605ff7d
   11a78:	eorsle	r2, r9, r0, lsl #16
   11a7c:			; <UNDEFINED> instruction: 0xf10d4630
   11a80:			; <UNDEFINED> instruction: 0xf7f0090c
   11a84:			; <UNDEFINED> instruction: 0x4634edbe
   11a88:	strbmi	r4, [r8], -r1, lsl #12
   11a8c:			; <UNDEFINED> instruction: 0xf0003164
   11a90:	bls	8fc0c <__assert_fail@plt+0x8d218>
   11a94:	strbmi	r4, [r8], -r1, lsr #12
   11a98:			; <UNDEFINED> instruction: 0xf0001b12
   11a9c:	strtmi	pc, [r9], -fp, lsl #17
   11aa0:			; <UNDEFINED> instruction: 0xf0004648
   11aa4:	stcls	8, cr15, [r2], {193}	; 0xc1
   11aa8:	ldrtmi	r4, [r9], -r2, asr #12
   11aac:	strtmi	r3, [r0], -r1, lsl #8
   11ab0:			; <UNDEFINED> instruction: 0xff5ef7ff
   11ab4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11ab8:	strtmi	sp, [r1], -fp, ror #3
   11abc:			; <UNDEFINED> instruction: 0xf0004648
   11ac0:	ldmdbmi	r6, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   11ac4:	strbmi	r2, [r8], -r1, lsl #4
   11ac8:			; <UNDEFINED> instruction: 0xf0004479
   11acc:			; <UNDEFINED> instruction: 0x4629f873
   11ad0:			; <UNDEFINED> instruction: 0xf0004648
   11ad4:	strmi	pc, [r4], -r9, lsl #18
   11ad8:	andcs	fp, ip, r0, ror r1
   11adc:	bl	7cfaa4 <__assert_fail@plt+0x7cd0b0>
   11ae0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   11ae4:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   11ae8:	andsvs	r6, r8, r1, lsl #8
   11aec:	str	r6, [ip, r2]!
   11af0:			; <UNDEFINED> instruction: 0xe7aa4634
   11af4:	stc	7, cr15, [r6], #-960	; 0xfffffc40
   11af8:	stcl	7, cr15, [r6, #960]	; 0x3c0
   11afc:			; <UNDEFINED> instruction: 0xf7f06800
   11b00:			; <UNDEFINED> instruction: 0x4601ed1e
   11b04:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   11b08:			; <UNDEFINED> instruction: 0xf8cef7f8
   11b0c:			; <UNDEFINED> instruction: 0x000142bc
   11b10:	andeq	r0, r0, r4, ror #5
   11b14:	andeq	r4, r1, ip, asr #22
   11b18:	muleq	r1, r2, r2
   11b1c:	andeq	r1, r0, r8, asr r5
   11b20:	muleq	r1, sl, sl
   11b24:	andeq	r3, r0, r2, asr #21
   11b28:			; <UNDEFINED> instruction: 0x4604b510
   11b2c:	teqlt	r8, r0, lsl #17
   11b30:			; <UNDEFINED> instruction: 0xf7f86821
   11b34:	stmiavs	r0!, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
   11b38:	bl	ff74fb00 <__assert_fail@plt+0xff74d10c>
   11b3c:	adcvs	r2, r3, r0, lsl #6
   11b40:			; <UNDEFINED> instruction: 0xf7f068e0
   11b44:	andcs	lr, r0, ip, ror lr
   11b48:	svclt	0x0000bd10
   11b4c:			; <UNDEFINED> instruction: 0x4604b510
   11b50:	strmi	r2, [r8], -r0, lsl #6
   11b54:	eorvs	r6, r3, r1, rrx
   11b58:			; <UNDEFINED> instruction: 0xf7f060e3
   11b5c:	adcvs	lr, r0, r2, lsl #22
   11b60:	ldfltd	f3, [r0, #-0]
   11b64:	ldc	7, cr15, [r0, #960]	; 0x3c0
   11b68:	rscvs	r6, r3, r3, lsl #16
   11b6c:	svclt	0x0000bd10
   11b70:			; <UNDEFINED> instruction: 0x4604b510
   11b74:	strmi	r2, [r8], -r0, lsl #6
   11b78:	eorvs	r6, r3, r1, rrx
   11b7c:			; <UNDEFINED> instruction: 0xf7f060e3
   11b80:	strhtvs	lr, [r0], r8
   11b84:	ldfltd	f3, [r0, #-0]
   11b88:	ldcl	7, cr15, [lr, #-960]!	; 0xfffffc40
   11b8c:	rscvs	r6, r3, r3, lsl #16
   11b90:	svclt	0x0000bd10
   11b94:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   11b98:	addmi	r6, sl, #131072	; 0x20000
   11b9c:	andvs	sp, r3, r2, lsl #16
   11ba0:			; <UNDEFINED> instruction: 0x47704770
   11ba4:	bne	14abdb8 <__assert_fail@plt+0x14a93c4>
   11ba8:	ldrmi	r6, [r9], #-2
   11bac:			; <UNDEFINED> instruction: 0xf7f04618
   11bb0:	svclt	0x0000bb5b
   11bb4:			; <UNDEFINED> instruction: 0xf382fab2
   11bb8:			; <UNDEFINED> instruction: 0x4604b570
   11bbc:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   11bc0:	svclt	0x00182800
   11bc4:	tstlt	r3, r1, lsl #6
   11bc8:			; <UNDEFINED> instruction: 0x4615bd70
   11bcc:	andcc	lr, r0, #212, 18	; 0x350000
   11bd0:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   11bd4:	addsmi	r1, r1, #1458176	; 0x164000
   11bd8:			; <UNDEFINED> instruction: 0xf505d308
   11bdc:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   11be0:			; <UNDEFINED> instruction: 0xf7f06061
   11be4:	ldrsblt	lr, [r0, #-208]	; 0xffffff30
   11be8:	adcvs	r6, r0, r3, lsr #16
   11bec:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   11bf0:			; <UNDEFINED> instruction: 0xf7f04631
   11bf4:	stmdavs	r2!, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   11bf8:	eorvs	r4, r2, sl, lsr #8
   11bfc:			; <UNDEFINED> instruction: 0xf7f0bd70
   11c00:	stmdavs	r1!, {r2, r6, r8, sl, fp, sp, lr, pc}
   11c04:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   11c08:	svclt	0x00082b00
   11c0c:	rscvs	r2, r3, ip, lsl #6
   11c10:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11c14:	stmiblt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c18:	strlt	fp, [r8, #-289]	; 0xfffffedf
   11c1c:			; <UNDEFINED> instruction: 0xffcaf7ff
   11c20:	stclt	0, cr2, [r8, #-0]
   11c24:	ldrbmi	r2, [r0, -r0]!
   11c28:	addlt	fp, r2, r0, lsl r5
   11c2c:	strmi	r4, [r8], -r4, lsl #12
   11c30:			; <UNDEFINED> instruction: 0xf7f09101
   11c34:	stmdbls	r1, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
   11c38:	strtmi	r4, [r0], -r2, lsl #12
   11c3c:	pop	{r1, ip, sp, pc}
   11c40:			; <UNDEFINED> instruction: 0xf7ff4010
   11c44:	svclt	0x0000bfb7
   11c48:			; <UNDEFINED> instruction: 0xf8dfb40e
   11c4c:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   11c50:	bge	27de74 <__assert_fail@plt+0x27b480>
   11c54:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   11c58:			; <UNDEFINED> instruction: 0xf8524604
   11c5c:	stmdage	r4, {r2, r8, r9, fp, ip}
   11c60:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   11c64:	movwls	r6, #22555	; 0x581b
   11c68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11c6c:			; <UNDEFINED> instruction: 0xf7f09203
   11c70:	stmdacs	r0, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
   11c74:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   11c78:	tstls	r1, r8, lsl #12
   11c7c:	stcl	7, cr15, [r0], {240}	; 0xf0
   11c80:	strmi	r9, [r2], -r1, lsl #18
   11c84:			; <UNDEFINED> instruction: 0xf7ff4620
   11c88:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11c8c:	bl	ccfc54 <__assert_fail@plt+0xccd260>
   11c90:	blmi	3244cc <__assert_fail@plt+0x321ad8>
   11c94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11c98:	blls	16bd08 <__assert_fail@plt+0x169314>
   11c9c:	qaddle	r4, sl, ip
   11ca0:	pop	{r0, r1, r2, ip, sp, pc}
   11ca4:	andlt	r4, r3, r0, lsl r0
   11ca8:			; <UNDEFINED> instruction: 0xf7f04770
   11cac:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   11cb0:	svclt	0x00082b00
   11cb4:	rscvs	r2, r3, ip, lsl #6
   11cb8:			; <UNDEFINED> instruction: 0xf7f0e7ea
   11cbc:	svclt	0x0000eb44
   11cc0:	andeq	r4, r1, sl, lsl #1
   11cc4:	andeq	r0, r0, r4, ror #5
   11cc8:	andeq	r4, r1, ip, asr #32
   11ccc:	strmi	r6, [r3], -r2, asr #17
   11cd0:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   11cd4:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   11cd8:	tstcs	r0, sl
   11cdc:	stmib	r3, {r2, r3, r9, sp}^
   11ce0:	ldrbmi	r1, [r0, -r2, lsl #4]!
   11ce4:	svclt	0x0000e720
   11ce8:	blmi	6a4554 <__assert_fail@plt+0x6a1b60>
   11cec:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   11cf0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   11cf4:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   11cf8:			; <UNDEFINED> instruction: 0xf04f9301
   11cfc:	mvnlt	r0, r0, lsl #6
   11d00:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   11d04:	andcs	r6, ip, #65536	; 0x10000
   11d08:	eorvs	r6, r9, r4, lsl #17
   11d0c:	andcc	lr, r2, #192, 18	; 0x300000
   11d10:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   11d14:	bmi	440260 <__assert_fail@plt+0x43d86c>
   11d18:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   11d1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d20:	subsmi	r9, sl, r1, lsl #22
   11d24:			; <UNDEFINED> instruction: 0x4620d111
   11d28:	ldclt	0, cr11, [r0, #-12]!
   11d2c:			; <UNDEFINED> instruction: 0xf7f04620
   11d30:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   11d34:			; <UNDEFINED> instruction: 0x4604bf18
   11d38:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   11d3c:	blcs	236f8 <__assert_fail@plt+0x20d04>
   11d40:			; <UNDEFINED> instruction: 0xf7ffd0e0
   11d44:			; <UNDEFINED> instruction: 0x4604fef1
   11d48:			; <UNDEFINED> instruction: 0xf7f0e7e2
   11d4c:	svclt	0x0000eafc
   11d50:	strdeq	r3, [r1], -r4
   11d54:	andeq	r0, r0, r4, ror #5
   11d58:	andeq	r3, r1, r6, asr #31
   11d5c:	strmi	fp, [r3], -r8, lsl #10
   11d60:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   11d64:			; <UNDEFINED> instruction: 0xb1096898
   11d68:	andvs	r6, fp, fp, lsl r8
   11d6c:			; <UNDEFINED> instruction: 0xf7f0bd08
   11d70:	andcs	lr, r0, r6, ror #26
   11d74:	svclt	0x0000bd08
   11d78:			; <UNDEFINED> instruction: 0xf0002900
   11d7c:	b	fe03227c <__assert_fail@plt+0xfe02f888>
   11d80:	svclt	0x00480c01
   11d84:	cdpne	2, 4, cr4, cr10, cr9, {2}
   11d88:	tsthi	pc, r0	; <UNPREDICTABLE>
   11d8c:	svclt	0x00480003
   11d90:	addmi	r4, fp, #805306372	; 0x30000004
   11d94:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   11d98:			; <UNDEFINED> instruction: 0xf0004211
   11d9c:	blx	fecf2230 <__assert_fail@plt+0xfecef83c>
   11da0:	blx	fec8e7b4 <__assert_fail@plt+0xfec8bdc0>
   11da4:	bl	fe84dfb0 <__assert_fail@plt+0xfe84b5bc>
   11da8:			; <UNDEFINED> instruction: 0xf1c20202
   11dac:	andge	r0, r4, pc, lsl r2
   11db0:	andne	lr, r2, #0, 22
   11db4:	andeq	pc, r0, pc, asr #32
   11db8:	svclt	0x00004697
   11dbc:	andhi	pc, r0, pc, lsr #7
   11dc0:	svcvc	0x00c1ebb3
   11dc4:	bl	10419cc <__assert_fail@plt+0x103efd8>
   11dc8:	svclt	0x00280000
   11dcc:	bicvc	lr, r1, #166912	; 0x28c00
   11dd0:	svcvc	0x0081ebb3
   11dd4:	bl	10419dc <__assert_fail@plt+0x103efe8>
   11dd8:	svclt	0x00280000
   11ddc:	orrvc	lr, r1, #166912	; 0x28c00
   11de0:	svcvc	0x0041ebb3
   11de4:	bl	10419ec <__assert_fail@plt+0x103eff8>
   11de8:	svclt	0x00280000
   11dec:	movtvc	lr, #7075	; 0x1ba3
   11df0:	svcvc	0x0001ebb3
   11df4:	bl	10419fc <__assert_fail@plt+0x103f008>
   11df8:	svclt	0x00280000
   11dfc:	movwvc	lr, #7075	; 0x1ba3
   11e00:	svcvs	0x00c1ebb3
   11e04:	bl	1041a0c <__assert_fail@plt+0x103f018>
   11e08:	svclt	0x00280000
   11e0c:	bicvs	lr, r1, #166912	; 0x28c00
   11e10:	svcvs	0x0081ebb3
   11e14:	bl	1041a1c <__assert_fail@plt+0x103f028>
   11e18:	svclt	0x00280000
   11e1c:	orrvs	lr, r1, #166912	; 0x28c00
   11e20:	svcvs	0x0041ebb3
   11e24:	bl	1041a2c <__assert_fail@plt+0x103f038>
   11e28:	svclt	0x00280000
   11e2c:	movtvs	lr, #7075	; 0x1ba3
   11e30:	svcvs	0x0001ebb3
   11e34:	bl	1041a3c <__assert_fail@plt+0x103f048>
   11e38:	svclt	0x00280000
   11e3c:	movwvs	lr, #7075	; 0x1ba3
   11e40:	svcpl	0x00c1ebb3
   11e44:	bl	1041a4c <__assert_fail@plt+0x103f058>
   11e48:	svclt	0x00280000
   11e4c:	bicpl	lr, r1, #166912	; 0x28c00
   11e50:	svcpl	0x0081ebb3
   11e54:	bl	1041a5c <__assert_fail@plt+0x103f068>
   11e58:	svclt	0x00280000
   11e5c:	orrpl	lr, r1, #166912	; 0x28c00
   11e60:	svcpl	0x0041ebb3
   11e64:	bl	1041a6c <__assert_fail@plt+0x103f078>
   11e68:	svclt	0x00280000
   11e6c:	movtpl	lr, #7075	; 0x1ba3
   11e70:	svcpl	0x0001ebb3
   11e74:	bl	1041a7c <__assert_fail@plt+0x103f088>
   11e78:	svclt	0x00280000
   11e7c:	movwpl	lr, #7075	; 0x1ba3
   11e80:	svcmi	0x00c1ebb3
   11e84:	bl	1041a8c <__assert_fail@plt+0x103f098>
   11e88:	svclt	0x00280000
   11e8c:	bicmi	lr, r1, #166912	; 0x28c00
   11e90:	svcmi	0x0081ebb3
   11e94:	bl	1041a9c <__assert_fail@plt+0x103f0a8>
   11e98:	svclt	0x00280000
   11e9c:	orrmi	lr, r1, #166912	; 0x28c00
   11ea0:	svcmi	0x0041ebb3
   11ea4:	bl	1041aac <__assert_fail@plt+0x103f0b8>
   11ea8:	svclt	0x00280000
   11eac:	movtmi	lr, #7075	; 0x1ba3
   11eb0:	svcmi	0x0001ebb3
   11eb4:	bl	1041abc <__assert_fail@plt+0x103f0c8>
   11eb8:	svclt	0x00280000
   11ebc:	movwmi	lr, #7075	; 0x1ba3
   11ec0:	svccc	0x00c1ebb3
   11ec4:	bl	1041acc <__assert_fail@plt+0x103f0d8>
   11ec8:	svclt	0x00280000
   11ecc:	biccc	lr, r1, #166912	; 0x28c00
   11ed0:	svccc	0x0081ebb3
   11ed4:	bl	1041adc <__assert_fail@plt+0x103f0e8>
   11ed8:	svclt	0x00280000
   11edc:	orrcc	lr, r1, #166912	; 0x28c00
   11ee0:	svccc	0x0041ebb3
   11ee4:	bl	1041aec <__assert_fail@plt+0x103f0f8>
   11ee8:	svclt	0x00280000
   11eec:	movtcc	lr, #7075	; 0x1ba3
   11ef0:	svccc	0x0001ebb3
   11ef4:	bl	1041afc <__assert_fail@plt+0x103f108>
   11ef8:	svclt	0x00280000
   11efc:	movwcc	lr, #7075	; 0x1ba3
   11f00:	svccs	0x00c1ebb3
   11f04:	bl	1041b0c <__assert_fail@plt+0x103f118>
   11f08:	svclt	0x00280000
   11f0c:	biccs	lr, r1, #166912	; 0x28c00
   11f10:	svccs	0x0081ebb3
   11f14:	bl	1041b1c <__assert_fail@plt+0x103f128>
   11f18:	svclt	0x00280000
   11f1c:	orrcs	lr, r1, #166912	; 0x28c00
   11f20:	svccs	0x0041ebb3
   11f24:	bl	1041b2c <__assert_fail@plt+0x103f138>
   11f28:	svclt	0x00280000
   11f2c:	movtcs	lr, #7075	; 0x1ba3
   11f30:	svccs	0x0001ebb3
   11f34:	bl	1041b3c <__assert_fail@plt+0x103f148>
   11f38:	svclt	0x00280000
   11f3c:	movwcs	lr, #7075	; 0x1ba3
   11f40:	svcne	0x00c1ebb3
   11f44:	bl	1041b4c <__assert_fail@plt+0x103f158>
   11f48:	svclt	0x00280000
   11f4c:	bicne	lr, r1, #166912	; 0x28c00
   11f50:	svcne	0x0081ebb3
   11f54:	bl	1041b5c <__assert_fail@plt+0x103f168>
   11f58:	svclt	0x00280000
   11f5c:	orrne	lr, r1, #166912	; 0x28c00
   11f60:	svcne	0x0041ebb3
   11f64:	bl	1041b6c <__assert_fail@plt+0x103f178>
   11f68:	svclt	0x00280000
   11f6c:	movtne	lr, #7075	; 0x1ba3
   11f70:	svcne	0x0001ebb3
   11f74:	bl	1041b7c <__assert_fail@plt+0x103f188>
   11f78:	svclt	0x00280000
   11f7c:	movwne	lr, #7075	; 0x1ba3
   11f80:	svceq	0x00c1ebb3
   11f84:	bl	1041b8c <__assert_fail@plt+0x103f198>
   11f88:	svclt	0x00280000
   11f8c:	biceq	lr, r1, #166912	; 0x28c00
   11f90:	svceq	0x0081ebb3
   11f94:	bl	1041b9c <__assert_fail@plt+0x103f1a8>
   11f98:	svclt	0x00280000
   11f9c:	orreq	lr, r1, #166912	; 0x28c00
   11fa0:	svceq	0x0041ebb3
   11fa4:	bl	1041bac <__assert_fail@plt+0x103f1b8>
   11fa8:	svclt	0x00280000
   11fac:	movteq	lr, #7075	; 0x1ba3
   11fb0:	svceq	0x0001ebb3
   11fb4:	bl	1041bbc <__assert_fail@plt+0x103f1c8>
   11fb8:	svclt	0x00280000
   11fbc:	movweq	lr, #7075	; 0x1ba3
   11fc0:	svceq	0x0000f1bc
   11fc4:	submi	fp, r0, #72, 30	; 0x120
   11fc8:	b	fe723d90 <__assert_fail@plt+0xfe72139c>
   11fcc:	svclt	0x00480f00
   11fd0:	ldrbmi	r4, [r0, -r0, asr #4]!
   11fd4:	andcs	fp, r0, r8, lsr pc
   11fd8:	b	1401bf0 <__assert_fail@plt+0x13ff1fc>
   11fdc:			; <UNDEFINED> instruction: 0xf04070ec
   11fe0:	ldrbmi	r0, [r0, -r1]!
   11fe4:			; <UNDEFINED> instruction: 0xf281fab1
   11fe8:	andseq	pc, pc, #-2147483600	; 0x80000030
   11fec:	svceq	0x0000f1bc
   11ff0:			; <UNDEFINED> instruction: 0xf002fa23
   11ff4:	submi	fp, r0, #72, 30	; 0x120
   11ff8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   11ffc:			; <UNDEFINED> instruction: 0xf06fbfc8
   12000:	svclt	0x00b84000
   12004:	andmi	pc, r0, pc, asr #32
   12008:	ldmdalt	r6!, {ip, sp, lr, pc}^
   1200c:	rscsle	r2, r4, r0, lsl #18
   12010:	andmi	lr, r3, sp, lsr #18
   12014:	mrc2	7, 5, pc, cr3, cr15, {7}
   12018:			; <UNDEFINED> instruction: 0x4006e8bd
   1201c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   12020:	smlatbeq	r3, r1, fp, lr
   12024:	svclt	0x00004770
   12028:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   1202c:	svclt	0x00be2900
   12030:			; <UNDEFINED> instruction: 0xf04f2000
   12034:	and	r4, r6, r0, lsl #2
   12038:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1203c:			; <UNDEFINED> instruction: 0xf06fbf1c
   12040:			; <UNDEFINED> instruction: 0xf04f4100
   12044:			; <UNDEFINED> instruction: 0xf00030ff
   12048:			; <UNDEFINED> instruction: 0xf1adb857
   1204c:	stmdb	sp!, {r3, sl, fp}^
   12050:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   12054:	blcs	48c80 <__assert_fail@plt+0x4628c>
   12058:			; <UNDEFINED> instruction: 0xf000db1a
   1205c:			; <UNDEFINED> instruction: 0xf8ddf853
   12060:	ldmib	sp, {r2, sp, lr, pc}^
   12064:	andlt	r2, r4, r2, lsl #6
   12068:	submi	r4, r0, #112, 14	; 0x1c00000
   1206c:	cmpeq	r1, r1, ror #22
   12070:	blle	6dcc78 <__assert_fail@plt+0x6da284>
   12074:			; <UNDEFINED> instruction: 0xf846f000
   12078:	ldrd	pc, [r4], -sp
   1207c:	movwcs	lr, #10717	; 0x29dd
   12080:	submi	fp, r0, #4
   12084:	cmpeq	r1, r1, ror #22
   12088:	bl	18e29d8 <__assert_fail@plt+0x18dffe4>
   1208c:	ldrbmi	r0, [r0, -r3, asr #6]!
   12090:	bl	18e29e0 <__assert_fail@plt+0x18dffec>
   12094:			; <UNDEFINED> instruction: 0xf0000343
   12098:			; <UNDEFINED> instruction: 0xf8ddf835
   1209c:	ldmib	sp, {r2, sp, lr, pc}^
   120a0:	andlt	r2, r4, r2, lsl #6
   120a4:	bl	18629ac <__assert_fail@plt+0x185ffb8>
   120a8:	ldrbmi	r0, [r0, -r1, asr #2]!
   120ac:	bl	18e29fc <__assert_fail@plt+0x18e0008>
   120b0:			; <UNDEFINED> instruction: 0xf0000343
   120b4:			; <UNDEFINED> instruction: 0xf8ddf827
   120b8:	ldmib	sp, {r2, sp, lr, pc}^
   120bc:	andlt	r2, r4, r2, lsl #6
   120c0:	bl	18e2a10 <__assert_fail@plt+0x18e001c>
   120c4:	ldrbmi	r0, [r0, -r3, asr #6]!
   120c8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   120cc:	svclt	0x00082900
   120d0:	svclt	0x001c2800
   120d4:	mvnscc	pc, pc, asr #32
   120d8:	rscscc	pc, pc, pc, asr #32
   120dc:	stmdalt	ip, {ip, sp, lr, pc}
   120e0:	stfeqd	f7, [r8], {173}	; 0xad
   120e4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   120e8:			; <UNDEFINED> instruction: 0xf80cf000
   120ec:	ldrd	pc, [r4], -sp
   120f0:	movwcs	lr, #10717	; 0x29dd
   120f4:	ldrbmi	fp, [r0, -r4]!
   120f8:			; <UNDEFINED> instruction: 0xf04fb502
   120fc:			; <UNDEFINED> instruction: 0xf7f00008
   12100:	stclt	8, cr14, [r2, #-136]	; 0xffffff78
   12104:	svclt	0x00084299
   12108:	push	{r4, r7, r9, lr}
   1210c:			; <UNDEFINED> instruction: 0x46044ff0
   12110:	andcs	fp, r0, r8, lsr pc
   12114:			; <UNDEFINED> instruction: 0xf8dd460d
   12118:	svclt	0x0038c024
   1211c:	cmnle	fp, #1048576	; 0x100000
   12120:			; <UNDEFINED> instruction: 0x46994690
   12124:			; <UNDEFINED> instruction: 0xf283fab3
   12128:	rsbsle	r2, r0, r0, lsl #22
   1212c:			; <UNDEFINED> instruction: 0xf385fab5
   12130:	rsble	r2, r8, r0, lsl #26
   12134:			; <UNDEFINED> instruction: 0xf1a21ad2
   12138:	blx	2559c0 <__assert_fail@plt+0x252fcc>
   1213c:	blx	250d4c <__assert_fail@plt+0x24e358>
   12140:			; <UNDEFINED> instruction: 0xf1c2f30e
   12144:	b	12d3dcc <__assert_fail@plt+0x12d13d8>
   12148:	blx	a14d5c <__assert_fail@plt+0xa12368>
   1214c:	b	130ed70 <__assert_fail@plt+0x130c37c>
   12150:	blx	214d64 <__assert_fail@plt+0x212370>
   12154:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   12158:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   1215c:	andcs	fp, r0, ip, lsr pc
   12160:	movwle	r4, #42497	; 0xa601
   12164:	bl	fed1a170 <__assert_fail@plt+0xfed1777c>
   12168:	blx	13198 <__assert_fail@plt+0x107a4>
   1216c:	blx	84e5ac <__assert_fail@plt+0x84bbb8>
   12170:	bl	198ed94 <__assert_fail@plt+0x198c3a0>
   12174:	tstmi	r9, #46137344	; 0x2c00000
   12178:	bcs	223c0 <__assert_fail@plt+0x1f9cc>
   1217c:	b	1406274 <__assert_fail@plt+0x1403880>
   12180:	b	13d42f0 <__assert_fail@plt+0x13d18fc>
   12184:	b	12146f8 <__assert_fail@plt+0x1211d04>
   12188:	ldrmi	r7, [r6], -fp, asr #17
   1218c:	bl	fed4a1c0 <__assert_fail@plt+0xfed477cc>
   12190:	bl	1952db8 <__assert_fail@plt+0x19503c4>
   12194:	ldmne	fp, {r0, r3, r9, fp}^
   12198:	beq	2ccec8 <__assert_fail@plt+0x2ca4d4>
   1219c:			; <UNDEFINED> instruction: 0xf14a1c5c
   121a0:	cfsh32cc	mvfx0, mvfx1, #0
   121a4:	strbmi	sp, [sp, #-7]
   121a8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   121ac:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   121b0:	adfccsz	f4, f1, #5.0
   121b4:	blx	186998 <__assert_fail@plt+0x183fa4>
   121b8:	blx	94fddc <__assert_fail@plt+0x94d3e8>
   121bc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   121c0:	vseleq.f32	s30, s28, s11
   121c4:	blx	9585cc <__assert_fail@plt+0x955bd8>
   121c8:	b	11101d8 <__assert_fail@plt+0x110d7e4>
   121cc:			; <UNDEFINED> instruction: 0xf1a2040e
   121d0:			; <UNDEFINED> instruction: 0xf1c20720
   121d4:	blx	213a5c <__assert_fail@plt+0x211068>
   121d8:	blx	14ede8 <__assert_fail@plt+0x14c3f4>
   121dc:	blx	14fe00 <__assert_fail@plt+0x14d40c>
   121e0:	b	110e9f0 <__assert_fail@plt+0x110bffc>
   121e4:	blx	912e08 <__assert_fail@plt+0x910414>
   121e8:	bl	118fa08 <__assert_fail@plt+0x118d014>
   121ec:	teqmi	r3, #1073741824	; 0x40000000
   121f0:	strbmi	r1, [r5], -r0, lsl #21
   121f4:	tsteq	r3, r1, ror #22
   121f8:	svceq	0x0000f1bc
   121fc:	stmib	ip, {r0, ip, lr, pc}^
   12200:	pop	{r8, sl, lr}
   12204:	blx	fed361cc <__assert_fail@plt+0xfed337d8>
   12208:	msrcc	CPSR_, #132, 6	; 0x10000002
   1220c:	blx	fee4c05c <__assert_fail@plt+0xfee49668>
   12210:	blx	fed8ec38 <__assert_fail@plt+0xfed8c244>
   12214:	eorcc	pc, r0, #335544322	; 0x14000002
   12218:	orrle	r2, fp, r0, lsl #26
   1221c:	svclt	0x0000e7f3
   12220:	mvnsmi	lr, #737280	; 0xb4000
   12224:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   12228:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1222c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   12230:	svc	0x0064f7ef
   12234:	blne	1da3430 <__assert_fail@plt+0x1da0a3c>
   12238:	strhle	r1, [sl], -r6
   1223c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   12240:	svccc	0x0004f855
   12244:	strbmi	r3, [sl], -r1, lsl #8
   12248:	ldrtmi	r4, [r8], -r1, asr #12
   1224c:	adcmi	r4, r6, #152, 14	; 0x2600000
   12250:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   12254:	svclt	0x000083f8
   12258:	andeq	r3, r1, r2, asr #18
   1225c:	andeq	r3, r1, r8, lsr r9
   12260:	svclt	0x00004770
   12264:	tstcs	r0, r2, lsl #22
   12268:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1226c:	blt	950234 <__assert_fail@plt+0x94d840>
   12270:	muleq	r1, r8, sp

Disassembly of section .fini:

00012274 <.fini>:
   12274:	push	{r3, lr}
   12278:	pop	{r3, pc}
