// Seed: 69077531
module module_0;
  wire id_2;
  assign module_1.type_26 = 0;
  reg id_3, id_4;
  wire id_5;
  always_ff
  `define pp_6 0
  assign `pp_6 = id_5;
  reg  id_7 = id_1;
  wire id_8 = id_7 + 1 == id_1;
  supply1 id_9, id_10;
  initial @(posedge 1) @(posedge id_10) id_3 <= id_7;
  wor id_11 = 1'h0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri id_8,
    output tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wand id_16,
    output supply0 id_17,
    output wire id_18,
    output supply1 id_19,
    input uwire id_20
);
  module_0 modCall_1 ();
endmodule
