$date
	Tue Oct 15 10:47:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task3_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$var reg 1 ( g $end
$var reg 1 ) h $end
$var reg 1 * s0 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$var wire 1 ) h $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var wire 1 - out1 $end
$var wire 1 . out0 $end
$var wire 1 ! out $end
$scope module obj0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 * select0 $end
$var wire 1 + select1 $end
$var wire 1 / out1 $end
$var wire 1 0 out0 $end
$var wire 1 . out $end
$scope module obj0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 * select $end
$var reg 1 0 out $end
$upscope $end
$scope module obj1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 * select $end
$var reg 1 / out $end
$upscope $end
$scope module obj2 $end
$var wire 1 0 a $end
$var wire 1 / b $end
$var wire 1 + select $end
$var reg 1 . out $end
$upscope $end
$upscope $end
$scope module obj1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 * select0 $end
$var wire 1 + select1 $end
$var wire 1 1 out1 $end
$var wire 1 2 out0 $end
$var wire 1 - out $end
$scope module obj0 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * select $end
$var reg 1 2 out $end
$upscope $end
$scope module obj1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * select $end
$var reg 1 1 out $end
$upscope $end
$scope module obj2 $end
$var wire 1 2 a $end
$var wire 1 1 b $end
$var wire 1 + select $end
$var reg 1 - out $end
$upscope $end
$upscope $end
$scope module obj2 $end
$var wire 1 . a $end
$var wire 1 - b $end
$var wire 1 , select $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#120
