<html><pre><h2>
Empirical Evaluation of Some Features
of Instruction Set Processor Architectures</h2><div>Snippet 1:<p>This paper presents methods for empirical evaluation <br>of features of Instruction Set Processors <br>(ISPs) </p></div><div>Snippet 2:<p>The methods are based on analysis of traces of program <br>executions </p></div></pre></html>