var pairs =
{
"performing":{"mixed-language":1,"simulation":1}
,"mixed-language":{"verilog":1,"simulation":1,"design":1,"designs":1}
,"verilog":{"vhdl":1,"design":1,"source":1}
,"vhdl":{"simulation":1,"mixed-language":1,"source":1,"design":1,"library":1,"work":1,"ecp5u":1}
,"simulation":{"synopsys":1,"vcs":1,"vcs-mx":1,"vhdl":1,"blackbox":1,"executable":1}
,"synopsys":{"vcs-mx":1,"vcs":1}
,"order":{"run":1,"simulate":1}
,"run":{"mixed-language":1}
,"vcs":{"special":1,"describes":1,"command":1,"vcs":1,"mxi":1}
,"special":{"license":1}
,"license":{"vcs-mx":1}
,"vcs-mx":{"contact":1,"tools":1}
,"contact":{"synopsys":1}
,"describes":{"simulate":1}
,"simulate":{"verilog-only":1,"vhdl-only":1,"test":1}
,"verilog-only":{"design":1}
,"design":{"simply":1,"extra":1,"contains":1,"instantiates":1,"within":1,"consists":1,"files":1,"test":1}
,"simply":{"using":1}
,"using":{"vcs":1,"vhdlan":1}
,"command":{"order":1}
,"vhdl-only":{"verilog":1}
,"extra":{"steps":1,"commands":1}
,"steps":{"required":1}
,"required":{"extra":1}
,"commands":{"general":1}
,"general":{"design":1}
,"contains":{"vhdl":1}
,"source":{"code":1,"files":1,"file":1,"follows":1}
,"code":{"analyze":1}
,"analyze":{"using":1,"ecp5u":1,"black":1,"vhdl":1}
,"vhdlan":{"utility":1,"work":1,"design_name":1}
,"utility":{"vhdl":1,"mixed-language":1}
,"instantiates":{"verilog":1}
,"within":{"vlogan":1}
,"vlogan":{"utility":1,"work":1}
,"designs":{"categorized":1,"procedure":1}
,"categorized":{"either":1}
,"either":{"vhdl-top":1}
,"vhdl-top":{"verilog-top":1}
,"verilog-top":{"designs":1}
,"procedure":{"running":1,"used":1}
,"running":{"simulation":1}
,"tools":{"details":1}
,"details":{"refer":1}
,"refer":{"vcs":1}
,"mxi":{"user":1}
,"user":{"guide":1}
,"following":{"example":1,"lines":1}
,"example":{"procedure":1}
,"used":{"simulating":1}
,"simulating":{"verilog":1}
,"consists":{"vhdl":1}
,"files":{"ecp5u":1}
,"ecp5u":{"vhdl":1,"black":1,"ecp5u_vhdl":1,"ecp5u_vhdl_src_folder":1,"src":1,"install_dir":1}
,"library":{"source":1}
,"black":{"boxes":1,"box":1}
,"boxes":{"encrypted":1}
,"encrypted":{"verilog":1}
,"create":{"local":1,"modify":1}
,"local":{"folders":1,"synopsys_sim.setup":1}
,"folders":{"ecp5u":1}
,"work":{"libraries":1,"default":1,"ecp5u":1}
,"mkdir":{"ecp5u_vhdl":1}
,"ecp5u_vhdl":{"work":1}
,"modify":{"local":1}
,"synopsys_sim.setup":{"file":1}
,"file":{"add":1}
,"add":{"following":1}
,"default":{"work":1}
,"ecp5u_vhdl_src_folder":{"ecp5ucomp.vhd":1,"ecp5u_seq.vhd":1,"ecp5u_io.vhd":1,"orca_cmb.vhd":1,"orca_mem.vhd":1,"orca_misc.vhd":1,"orca_lut.vhd":1,"gsr_pur_assign.vhd":1,"ecp5u_sl.vhd":1,"refers":1}
,"refers":{"install_dir":1}
,"install_dir":{"cae_library":1}
,"cae_library":{"simulation":1}
,"box":{"modules":1}
,"modules":{"encrypted":1}
,"blackbox":{"ecp5u_black_boxes-vcs.vp":1}
,"test":{"bench":1}
,"bench":{"files":1,"running":1}
,"design_name":{".vhd":1}
,".vhd":{"test_bench":1}
,"test_bench":{".vhd":1}
,"compile":{"simulation":1}
,"executable":{"top-level":1}
,"top-level":{"unit":1}
,"unit":{"test":1}
,"scs":{"mhdl":1}
,"mhdl":{"test_bench":1}
,"third-party":{"simulators":1}
}
;Search.control.loadWordPairs(pairs);
