xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_vram.v,verilog,xil_defaultlib,../../../../rapidx_basys3.gen/sources_1/ip/blk_vram/sim/blk_vram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
