(pcb D:\kicad\save_files\VCF_LowPass\VCF_LowPass.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.12)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  105664 -164592  44196 -164592  44196 -76200  105664 -76200
            105664 -164592)
    )
    (keepout "" (polygon signal 0  49532.7 -158941  49287.6 -159000  49054.7 -159097  48839.8 -159228
            48648.1 -159392  48484.4 -159584  48352.7 -159799  48256.2 -160032
            48197.3 -160277  48177.6 -160528  48197.3 -160779  48256.2 -161024
            48352.7 -161257  48484.4 -161472  48648.1 -161664  48839.8 -161828
            49054.7 -161959  49287.6 -162056  49532.7 -162115  49784 -162134
            50035.3 -162115  50280.4 -162056  50513.3 -161959  50728.2 -161828
            50919.9 -161664  51083.6 -161472  51215.3 -161257  51311.8 -161024
            51370.7 -160779  51390.4 -160528  51370.7 -160277  51311.8 -160032
            51215.3 -159799  51083.6 -159584  50919.9 -159392  50728.2 -159228
            50513.3 -159097  50280.4 -159000  50035.3 -158941  49784 -158922
            49532.7 -158941))
    (keepout "" (polygon signal 0  100333 -158941  100088 -159000  99854.7 -159097  99639.8 -159228
            99448.1 -159392  99284.4 -159584  99152.7 -159799  99056.2 -160032
            98997.3 -160277  98977.6 -160528  98997.3 -160779  99056.2 -161024
            99152.7 -161257  99284.4 -161472  99448.1 -161664  99639.8 -161828
            99854.7 -161959  100088 -162056  100333 -162115  100584 -162134
            100835 -162115  101080 -162056  101313 -161959  101528 -161828
            101720 -161664  101884 -161472  102015 -161257  102112 -161024
            102171 -160779  102190 -160528  102171 -160277  102112 -160032
            102015 -159799  101884 -159584  101720 -159392  101528 -159228
            101313 -159097  101080 -159000  100835 -158941  100584 -158922
            100333 -158941))
    (keepout "" (polygon signal 0  49024.7 -79185.3  48779.6 -79244.2  48546.7 -79340.7
            48331.8 -79472.4  48140.1 -79636.1  47976.4 -79827.8  47844.7 -80042.7
            47748.2 -80275.6  47689.3 -80520.7  47669.6 -80772  47689.3 -81023.3
            47748.2 -81268.4  47844.7 -81501.3  47976.4 -81716.2  48140.1 -81907.9
            48331.8 -82071.6  48546.7 -82203.3  48779.6 -82299.8  49024.7 -82358.7
            49276 -82378.4  49527.3 -82358.7  49772.4 -82299.8  50005.3 -82203.3
            50220.2 -82071.6  50411.9 -81907.9  50575.6 -81716.2  50707.3 -81501.3
            50803.8 -81268.4  50862.7 -81023.3  50882.4 -80772  50862.7 -80520.7
            50803.8 -80275.6  50707.3 -80042.7  50575.6 -79827.8  50411.9 -79636.1
            50220.2 -79472.4  50005.3 -79340.7  49772.4 -79244.2  49527.3 -79185.3
            49276 -79165.6  49024.7 -79185.3))
    (keepout "" (polygon signal 0  100841 -79185.3  100596 -79244.2  100363 -79340.7  100148 -79472.4
            99956.1 -79636.1  99792.4 -79827.8  99660.7 -80042.7  99564.2 -80275.6
            99505.3 -80520.7  99485.6 -80772  99505.3 -81023.3  99564.2 -81268.4
            99660.7 -81501.3  99792.4 -81716.2  99956.1 -81907.9  100148 -82071.6
            100363 -82203.3  100596 -82299.8  100841 -82358.7  101092 -82378.4
            101343 -82358.7  101588 -82299.8  101821 -82203.3  102036 -82071.6
            102228 -81907.9  102392 -81716.2  102523 -81501.3  102620 -81268.4
            102679 -81023.3  102698 -80772  102679 -80520.7  102620 -80275.6
            102523 -80042.7  102392 -79827.8  102228 -79636.1  102036 -79472.4
            101821 -79340.7  101588 -79244.2  101343 -79185.3  101092 -79165.6
            100841 -79185.3))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 304.8)
      (clearance 304.9)
      (clearance 304.9 (type default_smd))
      (clearance 76.2 (type smd_smd))
    )
  )
  (placement
    (component custom:POT_3_THT
      (place RV4 95504 -122555 front 180 (PN 100k))
      (place RV1 64389 -148590 front 180 (PN 10k))
      (place RV3 87884 -148844 front 180 (PN 10k))
      (place RV2 76374 -148590 front 180 (PN 10k))
    )
    (component "custom:THONK-AudioJack-PJ398SM-W3.5mm"
      (place J5 95504 -114808 front 180 (PN Output))
      (place J1 59436 -155956 front 0 (PN In1))
      (place J2 71374 -155956 front 0 (PN In2))
      (place J3 82804 -155956 front 0 (PN In3))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place IC1 70104 -92075 front 0 (PN LM13700N_NOPB))
    )
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (place C2 91440 -107696 front 0 (PN 1nF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J4 72644 -85725 front 90 (PN "CV-Current"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J6 95504 -134620 front 270 (PN Power))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 58039 -142240 front 0 (PN 10k))
      (place R3 89789 -142240 front 180 (PN 10k))
      (place R6 54864 -123825 front 0 (PN 10k))
      (place R8 62484 -92075 front 180 (PN 1k))
      (place R10 62484 -98425 front 180 (PN 1k))
      (place R12 96139 -94615 front 180 (PN 1k))
      (place R13 96139 -88265 front 180 (PN 50k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 70104 -142240 front 0 (PN 10k))
      (place R4 62484 -136525 front 180 (PN 10k))
      (place R5 54864 -130175 front 0 (PN 10k))
      (place R7 54864 -85725 front 0 (PN 50k))
      (place R9 54864 -117475 front 0 (PN 50k))
      (place R11 54864 -104775 front 0 (PN 50k))
      (place R14 96139 -100965 front 180 (PN 1k))
      (place R15 95504 -128905 front 180 (PN 100k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (place U1 70104 -118110 front 0 (PN TL074))
    )
    (component "Crystal:Resonator-3Pin_W7.0mm_H2.5mm"
      (place C1 56174 -111125 front 0 (PN 1nF))
    )
  )
  (library
    (image custom:POT_3_THT
      (outline (path signal 50  6500 1700  -1500 1700))
      (outline (path signal 50  6500 -1700  6500 1700))
      (outline (path signal 50  -1500 -1700  6500 -1700))
      (outline (path signal 50  -1500 1700  -1500 -1700))
      (outline (path signal 120  250 -1450  4750 -1450))
      (outline (path signal 120  250 1450  4750 1450))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (pin Round[A]Pad_1700_um 3 5000 0)
      (pin Round[A]Pad_1700_um 2 2500 0)
      (pin Round[A]Pad_1700_um 1 0 0)
    )
    (image "custom:THONK-AudioJack-PJ398SM-W3.5mm"
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 120  250 1450  4750 1450))
      (outline (path signal 120  250 -1450  4750 -1450))
      (outline (path signal 50  -1500 1700  -1500 -1700))
      (outline (path signal 50  -1500 -1700  6500 -1700))
      (outline (path signal 50  6500 -1700  6500 1700))
      (outline (path signal 50  6500 1700  -1500 1700))
      (pin Round[A]Pad_1700_um TN 5000 0)
      (pin Round[A]Pad_1700_um T 2500 0)
      (pin Round[A]Pad_1700_um S 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -19170))
      (outline (path signal 120  -1440 -19170  9060 -19170))
      (outline (path signal 120  9060 -19170  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (outline (path signal 100  -650 1300  -650 -1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  3550 1550  -1050 1550))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -16630))
      (outline (path signal 120  -1440 -16630  9060 -16630))
      (outline (path signal 120  9060 -16630  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Crystal:Resonator-3Pin_W7.0mm_H2.5mm"
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 120  250 1450  4750 1450))
      (outline (path signal 120  250 -1450  4750 -1450))
      (outline (path signal 50  -1500 1700  -1500 -1700))
      (outline (path signal 50  -1500 -1700  6500 -1700))
      (outline (path signal 50  6500 -1700  6500 1700))
      (outline (path signal 50  6500 1700  -1500 1700))
      (pin Round[A]Pad_1700_um 1 0 0)
      (pin Round[A]Pad_1700_um 2 2500 0)
      (pin Round[A]Pad_1700_um 3 5000 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins RV4-3 RV4-2 U1-8 C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins IC1-7 IC1-5 C1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins IC1-12 IC1-10 C2-1)
    )
    (net GND
      (pins J5-T J5-S RV1-3 RV3-3 RV2-3 J1-T J1-S J2-T J2-S J3-T J3-S C2-2 J6-2 R8-1
        R10-1 R12-1 R14-1 R15-1 U1-3 U1-5)
    )
    (net "Net-(IC1-Pad1)"
      (pins IC1-1 J4-1)
    )
    (net "Net-(IC1-Pad2)"
      (pins IC1-2)
    )
    (net "Net-(IC1-Pad3)"
      (pins IC1-3 R7-1 R8-2)
    )
    (net "Net-(IC1-Pad4)"
      (pins IC1-4 R9-1 R10-2)
    )
    (net -12V
      (pins IC1-6 J6-1 U1-11)
    )
    (net "Net-(IC1-Pad8)"
      (pins IC1-8 R9-2 R11-2)
    )
    (net "Net-(IC1-Pad9)"
      (pins J5-TN IC1-9 R13-2 U1-10)
    )
    (net +12V
      (pins IC1-11 J6-3 U1-4)
    )
    (net "Net-(IC1-Pad13)"
      (pins IC1-13 R13-1 R14-2)
    )
    (net "Net-(IC1-Pad14)"
      (pins IC1-14 R11-1 R12-2)
    )
    (net "Net-(IC1-Pad15)"
      (pins IC1-15)
    )
    (net "Net-(IC1-Pad16)"
      (pins IC1-16 J4-2)
    )
    (net "Net-(J1-PadTN)"
      (pins RV1-1 J1-TN)
    )
    (net "Net-(J2-PadTN)"
      (pins RV2-1 J2-TN)
    )
    (net "Net-(J3-PadTN)"
      (pins RV3-1 J3-TN)
    )
    (net +5V
      (pins J6-4)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R2-2 R3-2 R4-2 U1-2)
    )
    (net "Net-(R1-Pad1)"
      (pins RV1-2 R1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins RV2-2 R2-1)
    )
    (net "Net-(R3-Pad1)"
      (pins RV3-2 R3-1)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 R5-1 U1-1)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 R6-1 U1-6)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 R7-2 U1-7)
    )
    (net "Net-(R15-Pad2)"
      (pins RV4-1 R15-2 U1-9)
    )
    (class kicad_default "" +12V +5V -12V GND "Net-(C1-Pad1)" "Net-(C1-Pad2)"
      "Net-(C2-Pad1)" "Net-(IC1-Pad1)" "Net-(IC1-Pad13)" "Net-(IC1-Pad14)"
      "Net-(IC1-Pad15)" "Net-(IC1-Pad16)" "Net-(IC1-Pad2)" "Net-(IC1-Pad3)"
      "Net-(IC1-Pad4)" "Net-(IC1-Pad8)" "Net-(IC1-Pad9)" "Net-(J1-PadTN)"
      "Net-(J2-PadTN)" "Net-(J3-PadTN)" "Net-(R1-Pad1)" "Net-(R1-Pad2)" "Net-(R15-Pad2)"
      "Net-(R2-Pad1)" "Net-(R3-Pad1)" "Net-(R4-Pad1)" "Net-(R5-Pad2)" "Net-(R6-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 304.8)
        (clearance 304.9)
      )
    )
    (class Power
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 304.8)
        (clearance 304.9)
      )
    )
  )
  (wiring
  )
)
