<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443702525834" xml:lang="en-us">
  <title class="- topic/title ">TRCSSCSR0, Single-Shot Comparator Status Register 0</title>
  <shortdesc class="- topic/shortdesc ">The TRCSSCSR0 indicates the status of the single-shot comparator.
    TRCSSCSR0 is sensitive to instruction addresses.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCSSCSR0 is a 32-bit register</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TRCSSCSR0 bit assignments</title>
        <image class="- topic/image " href="lau1443702563846.svg" placement="inline">
          <alt class="- topic/alt ">TRCSSCSR0 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">STATUS, [31]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Single-shot status. This indicates whether any of
            the selected comparators have matched:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Match has not occurred.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Match has occurred at least once.</dd>
              </dlentry>
            </dl><p class="- topic/p ">When programming the ETM trace unit, if TRCSSCCRn.RST is b0, the
              STATUS bit must be explicitly written to 0 to enable this single-shot comparator
              control.</p></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [30:3]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">DV, [2]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Data value comparator support:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Single-shot data value comparisons not supported.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">DA, [1]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Data address comparator support:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Single-shot data address comparisons not supported.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">INST, [0]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Instruction address comparator support:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Single-shot instruction address comparisons supported.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The TRCSSCSR0 can be accessed through the external debug interface, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">2A0</ph></codeph>.</p>
      
    </section>
  </refbody>
</reference>