
*** Running vivado
    with args -log design_1_Counter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Counter_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Counter_0_0.tcl -notrace
Command: synth_design -top design_1_Counter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11602 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1312.430 ; gain = 65.988 ; free physical = 879 ; free virtual = 3052
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Counter_0_0' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_Counter_0_0/synth/design_1_Counter_0_0.vhd:65]
	Parameter MAX_COUNT bound to: 307200 - type: integer 
	Parameter COUNT_WIDTH bound to: 19 - type: integer 
	Parameter USE_ENABLE bound to: 1 - type: bool 
	Parameter USE_RESET bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Counter' declared at '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/imports/src/counter.vhd:35' bound to instance 'U0' of component 'Counter' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_Counter_0_0/synth/design_1_Counter_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Counter' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/imports/src/counter.vhd:50]
	Parameter MAX_COUNT bound to: 307200 - type: integer 
	Parameter COUNT_WIDTH bound to: 19 - type: integer 
	Parameter USE_ENABLE bound to: 1 - type: bool 
	Parameter USE_RESET bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Counter' (1#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/imports/src/counter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_Counter_0_0' (2#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_Counter_0_0/synth/design_1_Counter_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1356.039 ; gain = 109.598 ; free physical = 893 ; free virtual = 3067
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.039 ; gain = 109.598 ; free physical = 892 ; free virtual = 3065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.039 ; gain = 109.598 ; free physical = 892 ; free virtual = 3065
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1633.031 ; gain = 0.000 ; free physical = 555 ; free virtual = 2728
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.031 ; gain = 386.590 ; free physical = 697 ; free virtual = 2871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.031 ; gain = 386.590 ; free physical = 697 ; free virtual = 2870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.031 ; gain = 386.590 ; free physical = 699 ; free virtual = 2872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.031 ; gain = 386.590 ; free physical = 690 ; free virtual = 2864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[30]' (FDCE) to 'U0/count_sig_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[29]' (FDCE) to 'U0/count_sig_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[27]' (FDCE) to 'U0/count_sig_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[28]' (FDCE) to 'U0/count_sig_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[21]' (FDCE) to 'U0/count_sig_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[22]' (FDCE) to 'U0/count_sig_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[19]' (FDCE) to 'U0/count_sig_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[20]' (FDCE) to 'U0/count_sig_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[25]' (FDCE) to 'U0/count_sig_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[26]' (FDCE) to 'U0/count_sig_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/count_sig_reg[23]' (FDCE) to 'U0/count_sig_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/count_sig_reg[24] )
INFO: [Synth 8-3332] Sequential element (U0/count_sig_reg[24]) is unused and will be removed from module design_1_Counter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.031 ; gain = 386.590 ; free physical = 679 ; free virtual = 2855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT5   |     1|
|4     |LUT6   |    19|
|5     |FDCE   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    45|
|2     |  U0     |Counter |    45|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.031 ; gain = 391.590 ; free physical = 547 ; free virtual = 2722
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1638.031 ; gain = 114.598 ; free physical = 603 ; free virtual = 2778
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1638.039 ; gain = 391.590 ; free physical = 612 ; free virtual = 2787
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 1653.031 ; gain = 467.066 ; free physical = 596 ; free virtual = 2771
INFO: [Common 17-1381] The checkpoint '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_Counter_0_0_synth_1/design_1_Counter_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_Counter_0_0_synth_1/design_1_Counter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Counter_0_0_utilization_synth.rpt -pb design_1_Counter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1653.031 ; gain = 0.000 ; free physical = 596 ; free virtual = 2771
INFO: [Common 17-206] Exiting Vivado at Sun Sep 16 00:50:31 2018...
