{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 15:32:19 2015 " "Info: Processing started: Sat Jan 03 15:32:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder_64bit -c adder_64bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_64bit -c adder_64bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register sum2_reg1\[8\] register sum3_reg1\[8\] 176.74 MHz 5.658 ns Internal " "Info: Clock \"clk\" has Internal fmax of 176.74 MHz between source register \"sum2_reg1\[8\]\" and destination register \"sum3_reg1\[8\]\" (period= 5.658 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.419 ns + Longest register register " "Info: + Longest register to register delay is 5.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sum2_reg1\[8\] 1 REG LCFF_X18_Y18_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y18_N27; Fanout = 2; REG Node = 'sum2_reg1\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum2_reg1[8] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.512 ns) 2.326 ns Add3~1 2 COMB LCCOMB_X44_Y18_N10 2 " "Info: 2: + IC(1.814 ns) + CELL(0.512 ns) = 2.326 ns; Loc. = LCCOMB_X44_Y18_N10; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { sum2_reg1[8] Add3~1 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.408 ns Add3~3 3 COMB LCCOMB_X44_Y18_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 2.408 ns; Loc. = LCCOMB_X44_Y18_N12; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.180 ns) 2.588 ns Add3~5 4 COMB LCCOMB_X44_Y18_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.180 ns) = 2.588 ns; Loc. = LCCOMB_X44_Y18_N14; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Add3~3 Add3~5 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.670 ns Add3~7 5 COMB LCCOMB_X44_Y18_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 2.670 ns; Loc. = LCCOMB_X44_Y18_N16; Fanout = 2; COMB Node = 'Add3~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { Add3~5 Add3~7 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.752 ns Add3~9 6 COMB LCCOMB_X44_Y18_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.082 ns) = 2.752 ns; Loc. = LCCOMB_X44_Y18_N18; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { Add3~7 Add3~9 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 3.226 ns Add3~10 7 COMB LCCOMB_X44_Y18_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.474 ns) = 3.226 ns; Loc. = LCCOMB_X44_Y18_N20; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { Add3~9 Add3~10 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.512 ns) 4.583 ns sum3_reg1\[5\]~20 8 COMB LCCOMB_X43_Y18_N12 2 " "Info: 8: + IC(0.845 ns) + CELL(0.512 ns) = 4.583 ns; Loc. = LCCOMB_X43_Y18_N12; Fanout = 2; COMB Node = 'sum3_reg1\[5\]~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { Add3~10 sum3_reg1[5]~20 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.180 ns) 4.763 ns sum3_reg1\[6\]~22 9 COMB LCCOMB_X43_Y18_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.180 ns) = 4.763 ns; Loc. = LCCOMB_X43_Y18_N14; Fanout = 2; COMB Node = 'sum3_reg1\[6\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { sum3_reg1[5]~20 sum3_reg1[6]~22 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 4.845 ns sum3_reg1\[7\]~24 10 COMB LCCOMB_X43_Y18_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.082 ns) = 4.845 ns; Loc. = LCCOMB_X43_Y18_N16; Fanout = 1; COMB Node = 'sum3_reg1\[7\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum3_reg1[6]~22 sum3_reg1[7]~24 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 5.319 ns sum3_reg1\[8\]~25 11 COMB LCCOMB_X43_Y18_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.474 ns) = 5.319 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 1; COMB Node = 'sum3_reg1\[8\]~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sum3_reg1[7]~24 sum3_reg1[8]~25 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.419 ns sum3_reg1\[8\] 12 REG LCFF_X43_Y18_N19 2 " "Info: 12: + IC(0.000 ns) + CELL(0.100 ns) = 5.419 ns; Loc. = LCFF_X43_Y18_N19; Fanout = 2; REG Node = 'sum3_reg1\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { sum3_reg1[8]~25 sum3_reg1[8] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.760 ns ( 50.93 % ) " "Info: Total cell delay = 2.760 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.659 ns ( 49.07 % ) " "Info: Total interconnect delay = 2.659 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { sum2_reg1[8] Add3~1 Add3~3 Add3~5 Add3~7 Add3~9 Add3~10 sum3_reg1[5]~20 sum3_reg1[6]~22 sum3_reg1[7]~24 sum3_reg1[8]~25 sum3_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { sum2_reg1[8] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~7 {} Add3~9 {} Add3~10 {} sum3_reg1[5]~20 {} sum3_reg1[6]~22 {} sum3_reg1[7]~24 {} sum3_reg1[8]~25 {} sum3_reg1[8] {} } { 0.000ns 1.814ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.082ns 0.180ns 0.082ns 0.082ns 0.474ns 0.512ns 0.180ns 0.082ns 0.474ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.952 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 577 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 577; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.623 ns) 2.952 ns sum3_reg1\[8\] 3 REG LCFF_X43_Y18_N19 2 " "Info: 3: + IC(1.024 ns) + CELL(0.623 ns) = 2.952 ns; Loc. = LCFF_X43_Y18_N19; Fanout = 2; REG Node = 'sum3_reg1\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk~clkctrl sum3_reg1[8] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.98 % ) " "Info: Total cell delay = 1.682 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.270 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl sum3_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} sum3_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.024ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.944 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 577 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 577; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.623 ns) 2.944 ns sum2_reg1\[8\] 3 REG LCFF_X18_Y18_N27 2 " "Info: 3: + IC(1.016 ns) + CELL(0.623 ns) = 2.944 ns; Loc. = LCFF_X18_Y18_N27; Fanout = 2; REG Node = 'sum2_reg1\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { clk~clkctrl sum2_reg1[8] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.13 % ) " "Info: Total cell delay = 1.682 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.262 ns ( 42.87 % ) " "Info: Total interconnect delay = 1.262 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl sum2_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} sum2_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.016ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl sum3_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} sum3_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.024ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl sum2_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} sum2_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.016ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 171 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { sum2_reg1[8] Add3~1 Add3~3 Add3~5 Add3~7 Add3~9 Add3~10 sum3_reg1[5]~20 sum3_reg1[6]~22 sum3_reg1[7]~24 sum3_reg1[8]~25 sum3_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { sum2_reg1[8] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~7 {} Add3~9 {} Add3~10 {} sum3_reg1[5]~20 {} sum3_reg1[6]~22 {} sum3_reg1[7]~24 {} sum3_reg1[8]~25 {} sum3_reg1[8] {} } { 0.000ns 1.814ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.082ns 0.180ns 0.082ns 0.082ns 0.474ns 0.512ns 0.180ns 0.082ns 0.474ns 0.100ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl sum3_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} sum3_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.024ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl sum2_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} sum2_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.016ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sum1_reg1\[8\] data_in_b\[1\] clk 6.468 ns register " "Info: tsu for register \"sum1_reg1\[8\]\" (data pin = \"data_in_b\[1\]\", clock pin = \"clk\") is 6.468 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.459 ns + Longest pin register " "Info: + Longest pin to register delay is 9.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns data_in_b\[1\] 1 PIN PIN_B13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_B13; Fanout = 2; PIN Node = 'data_in_b\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_b[1] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.406 ns) + CELL(0.512 ns) 7.808 ns sum1_reg1\[1\]~12 2 COMB LCCOMB_X19_Y16_N12 2 " "Info: 2: + IC(6.406 ns) + CELL(0.512 ns) = 7.808 ns; Loc. = LCCOMB_X19_Y16_N12; Fanout = 2; COMB Node = 'sum1_reg1\[1\]~12'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { data_in_b[1] sum1_reg1[1]~12 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.180 ns) 7.988 ns sum1_reg1\[2\]~14 3 COMB LCCOMB_X19_Y16_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.180 ns) = 7.988 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 2; COMB Node = 'sum1_reg1\[2\]~14'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { sum1_reg1[1]~12 sum1_reg1[2]~14 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.070 ns sum1_reg1\[3\]~16 4 COMB LCCOMB_X19_Y16_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 8.070 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 2; COMB Node = 'sum1_reg1\[3\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum1_reg1[2]~14 sum1_reg1[3]~16 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.152 ns sum1_reg1\[4\]~18 5 COMB LCCOMB_X19_Y16_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 8.152 ns; Loc. = LCCOMB_X19_Y16_N18; Fanout = 2; COMB Node = 'sum1_reg1\[4\]~18'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum1_reg1[3]~16 sum1_reg1[4]~18 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.234 ns sum1_reg1\[5\]~20 6 COMB LCCOMB_X19_Y16_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.082 ns) = 8.234 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 2; COMB Node = 'sum1_reg1\[5\]~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum1_reg1[4]~18 sum1_reg1[5]~20 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.316 ns sum1_reg1\[6\]~22 7 COMB LCCOMB_X19_Y16_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.082 ns) = 8.316 ns; Loc. = LCCOMB_X19_Y16_N22; Fanout = 2; COMB Node = 'sum1_reg1\[6\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum1_reg1[5]~20 sum1_reg1[6]~22 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.398 ns sum1_reg1\[7\]~24 8 COMB LCCOMB_X19_Y16_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 8.398 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 1; COMB Node = 'sum1_reg1\[7\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum1_reg1[6]~22 sum1_reg1[7]~24 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 8.872 ns sum1_reg1\[8\]~25 9 COMB LCCOMB_X19_Y16_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.474 ns) = 8.872 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'sum1_reg1\[8\]~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sum1_reg1[7]~24 sum1_reg1[8]~25 } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.184 ns) 9.359 ns sum1_reg1\[8\]~feeder 10 COMB LCCOMB_X19_Y16_N0 1 " "Info: 10: + IC(0.303 ns) + CELL(0.184 ns) = 9.359 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 1; COMB Node = 'sum1_reg1\[8\]~feeder'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { sum1_reg1[8]~25 sum1_reg1[8]~feeder } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 9.459 ns sum1_reg1\[8\] 11 REG LCFF_X19_Y16_N1 1 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 9.459 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 1; REG Node = 'sum1_reg1\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { sum1_reg1[8]~feeder sum1_reg1[8] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.750 ns ( 29.07 % ) " "Info: Total cell delay = 2.750 ns ( 29.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.709 ns ( 70.93 % ) " "Info: Total interconnect delay = 6.709 ns ( 70.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.459 ns" { data_in_b[1] sum1_reg1[1]~12 sum1_reg1[2]~14 sum1_reg1[3]~16 sum1_reg1[4]~18 sum1_reg1[5]~20 sum1_reg1[6]~22 sum1_reg1[7]~24 sum1_reg1[8]~25 sum1_reg1[8]~feeder sum1_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.459 ns" { data_in_b[1] {} data_in_b[1]~combout {} sum1_reg1[1]~12 {} sum1_reg1[2]~14 {} sum1_reg1[3]~16 {} sum1_reg1[4]~18 {} sum1_reg1[5]~20 {} sum1_reg1[6]~22 {} sum1_reg1[7]~24 {} sum1_reg1[8]~25 {} sum1_reg1[8]~feeder {} sum1_reg1[8] {} } { 0.000ns 0.000ns 6.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.303ns 0.000ns } { 0.000ns 0.890ns 0.512ns 0.180ns 0.082ns 0.082ns 0.082ns 0.082ns 0.082ns 0.474ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.952 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 577 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 577; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.623 ns) 2.952 ns sum1_reg1\[8\] 3 REG LCFF_X19_Y16_N1 1 " "Info: 3: + IC(1.024 ns) + CELL(0.623 ns) = 2.952 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 1; REG Node = 'sum1_reg1\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk~clkctrl sum1_reg1[8] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.98 % ) " "Info: Total cell delay = 1.682 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.270 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl sum1_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} sum1_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.024ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.459 ns" { data_in_b[1] sum1_reg1[1]~12 sum1_reg1[2]~14 sum1_reg1[3]~16 sum1_reg1[4]~18 sum1_reg1[5]~20 sum1_reg1[6]~22 sum1_reg1[7]~24 sum1_reg1[8]~25 sum1_reg1[8]~feeder sum1_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.459 ns" { data_in_b[1] {} data_in_b[1]~combout {} sum1_reg1[1]~12 {} sum1_reg1[2]~14 {} sum1_reg1[3]~16 {} sum1_reg1[4]~18 {} sum1_reg1[5]~20 {} sum1_reg1[6]~22 {} sum1_reg1[7]~24 {} sum1_reg1[8]~25 {} sum1_reg1[8]~feeder {} sum1_reg1[8] {} } { 0.000ns 0.000ns 6.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.303ns 0.000ns } { 0.000ns 0.890ns 0.512ns 0.180ns 0.082ns 0.082ns 0.082ns 0.082ns 0.082ns 0.474ns 0.184ns 0.100ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl sum1_reg1[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} sum1_reg1[8] {} } { 0.000ns 0.000ns 0.246ns 1.024ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sum\[14\] altshift_taps:sum2_reg2_rtl_2\|shift_taps_gem:auto_generated\|altsyncram_iqa1:altsyncram2\|ram_block5a6 9.027 ns memory " "Info: tco from clock \"clk\" to destination pin \"sum\[14\]\" through memory \"altshift_taps:sum2_reg2_rtl_2\|shift_taps_gem:auto_generated\|altsyncram_iqa1:altsyncram2\|ram_block5a6\" is 9.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.005 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 3.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 577 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 577; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.753 ns) 3.005 ns altshift_taps:sum2_reg2_rtl_2\|shift_taps_gem:auto_generated\|altsyncram_iqa1:altsyncram2\|ram_block5a6 3 MEM M4K_X17_Y18 1 " "Info: 3: + IC(0.947 ns) + CELL(0.753 ns) = 3.005 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'altshift_taps:sum2_reg2_rtl_2\|shift_taps_gem:auto_generated\|altsyncram_iqa1:altsyncram2\|ram_block5a6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clk~clkctrl altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 } "NODE_NAME" } } { "db/altsyncram_iqa1.tdf" "" { Text "G:/project/64位8级流水线加法器/db/altsyncram_iqa1.tdf" 219 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 60.30 % ) " "Info: Total cell delay = 1.812 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.193 ns ( 39.70 % ) " "Info: Total interconnect delay = 1.193 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { clk clk~clkctrl altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} clk~clkctrl {} altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 {} } { 0.000ns 0.000ns 0.246ns 0.947ns } { 0.000ns 1.059ns 0.000ns 0.753ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.242 ns + " "Info: + Micro clock to output delay of source is 0.242 ns" {  } { { "db/altsyncram_iqa1.tdf" "" { Text "G:/project/64位8级流水线加法器/db/altsyncram_iqa1.tdf" 219 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.780 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.101 ns) 0.101 ns altshift_taps:sum2_reg2_rtl_2\|shift_taps_gem:auto_generated\|altsyncram_iqa1:altsyncram2\|ram_block5a6 1 MEM M4K_X17_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.101 ns) = 0.101 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'altshift_taps:sum2_reg2_rtl_2\|shift_taps_gem:auto_generated\|altsyncram_iqa1:altsyncram2\|ram_block5a6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 } "NODE_NAME" } } { "db/altsyncram_iqa1.tdf" "" { Text "G:/project/64位8级流水线加法器/db/altsyncram_iqa1.tdf" 219 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(3.087 ns) 5.780 ns sum\[14\] 2 PIN PIN_Y9 0 " "Info: 2: + IC(2.592 ns) + CELL(3.087 ns) = 5.780 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'sum\[14\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 sum[14] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.188 ns ( 55.16 % ) " "Info: Total cell delay = 3.188 ns ( 55.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 44.84 % ) " "Info: Total interconnect delay = 2.592 ns ( 44.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.780 ns" { altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 sum[14] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.780 ns" { altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 {} sum[14] {} } { 0.000ns 2.592ns } { 0.101ns 3.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { clk clk~clkctrl altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} clk~clkctrl {} altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 {} } { 0.000ns 0.000ns 0.246ns 0.947ns } { 0.000ns 1.059ns 0.000ns 0.753ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.780 ns" { altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 sum[14] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.780 ns" { altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ram_block5a6 {} sum[14] {} } { 0.000ns 2.592ns } { 0.101ns 3.087ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_in_a3_reg1\[0\] data_in_a\[16\] clk 0.693 ns register " "Info: th for register \"data_in_a3_reg1\[0\]\" (data pin = \"data_in_a\[16\]\", clock pin = \"clk\") is 0.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.953 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 577 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 577; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.623 ns) 2.953 ns data_in_a3_reg1\[0\] 3 REG LCFF_X44_Y18_N5 1 " "Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.953 ns; Loc. = LCFF_X44_Y18_N5; Fanout = 1; REG Node = 'data_in_a3_reg1\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clk~clkctrl data_in_a3_reg1[0] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.96 % ) " "Info: Total cell delay = 1.682 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clk clk~clkctrl data_in_a3_reg1[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clk {} clk~combout {} clk~clkctrl {} data_in_a3_reg1[0] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.556 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns data_in_a\[16\] 1 PIN PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'data_in_a\[16\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_a[16] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.184 ns) 2.456 ns data_in_a3_reg1\[0\]~feeder 2 COMB LCCOMB_X44_Y18_N4 1 " "Info: 2: + IC(1.213 ns) + CELL(0.184 ns) = 2.456 ns; Loc. = LCCOMB_X44_Y18_N4; Fanout = 1; COMB Node = 'data_in_a3_reg1\[0\]~feeder'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { data_in_a[16] data_in_a3_reg1[0]~feeder } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.556 ns data_in_a3_reg1\[0\] 3 REG LCFF_X44_Y18_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 2.556 ns; Loc. = LCFF_X44_Y18_N5; Fanout = 1; REG Node = 'data_in_a3_reg1\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { data_in_a3_reg1[0]~feeder data_in_a3_reg1[0] } "NODE_NAME" } } { "adder_64bit.v" "" { Text "G:/project/64位8级流水线加法器/adder_64bit.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 52.54 % ) " "Info: Total cell delay = 1.343 ns ( 52.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 47.46 % ) " "Info: Total interconnect delay = 1.213 ns ( 47.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { data_in_a[16] data_in_a3_reg1[0]~feeder data_in_a3_reg1[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.556 ns" { data_in_a[16] {} data_in_a[16]~combout {} data_in_a3_reg1[0]~feeder {} data_in_a3_reg1[0] {} } { 0.000ns 0.000ns 1.213ns 0.000ns } { 0.000ns 1.059ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clk clk~clkctrl data_in_a3_reg1[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clk {} clk~combout {} clk~clkctrl {} data_in_a3_reg1[0] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { data_in_a[16] data_in_a3_reg1[0]~feeder data_in_a3_reg1[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.556 ns" { data_in_a[16] {} data_in_a[16]~combout {} data_in_a3_reg1[0]~feeder {} data_in_a3_reg1[0] {} } { 0.000ns 0.000ns 1.213ns 0.000ns } { 0.000ns 1.059ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 15:32:21 2015 " "Info: Processing ended: Sat Jan 03 15:32:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
