// Generated by CIRCT firtool-1.128.0
module ALU(	// src/main/scala/mycpu/core/components/ALU.scala:7:7
  input  [31:0] io_a,	// src/main/scala/mycpu/core/components/ALU.scala:8:14
                io_b,	// src/main/scala/mycpu/core/components/ALU.scala:8:14
  input  [3:0]  io_op,	// src/main/scala/mycpu/core/components/ALU.scala:8:14
  output [31:0] io_out	// src/main/scala/mycpu/core/components/ALU.scala:8:14
);

  wire [62:0]       _out_T_11 = {31'h0, io_a} << io_b[4:0];	// src/main/scala/mycpu/core/components/ALU.scala:16:19, :29:25, :33:33
  wire [31:0]       _GEN = {27'h0, io_b[4:0]};	// src/main/scala/mycpu/core/components/ALU.scala:16:19, :34:33
  wire [15:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {io_b},
     {io_a},
     {$signed($signed(io_a) >>> _GEN)},
     {io_a >> _GEN},
     {_out_T_11[31:0]},
     {{31'h0, io_a < io_b}},
     {{31'h0, $signed(io_a) < $signed(io_b)}},
     {io_a ^ io_b},
     {io_a | io_b},
     {io_a & io_b},
     {io_a - io_b},
     {io_a + io_b}};	// src/main/scala/mycpu/core/components/ALU.scala:18:17, :20:{25,33}, :21:{25,33}, :24:{25,33}, :25:{25,33}, :26:{25,33}, :29:{25,41}, :30:{25,34}, :33:{25,33}, :34:{25,33}, :35:{25,41}, :38:28, :39:28
  assign io_out = _GEN_0[io_op];	// src/main/scala/mycpu/core/components/ALU.scala:7:7, :18:17, :20:25, :21:25, :24:25, :25:25, :26:25, :29:25, :30:25, :33:25, :34:25, :35:25, :38:28, :39:28
endmodule

