# Image_Equalization
Progetto Reti logiche 2020-2021

## Overview
Implementation of a FSM in hardware using Xilinx-Vivado.

The module is an implementation of an equalizator of BW image, with max dimensione 128x128x pixels.

## Architecture
- single process architecture
- optimization of number of states and clock cycles

## Documents
* [specification](https://github.com/LorenzoMotelli/Image_Equalization/blob/main/Documents/Specifica%20Progetto%20%20AA%202020-2021.pdf)
* [report](https://github.com/LorenzoMotelli/Image_Equalization/blob/main/Documents/Report%20(ITA).pdf)
