<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MacceleratorSE                      Date: 10- 3-2021,  5:11AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
85 /144 ( 59%) 253 /720  ( 35%) 168/432 ( 39%)   63 /144 ( 44%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       25/54       43/90      10/11
FB2          11/18       26/54       45/90       9/10
FB3           5/18       12/54       11/90       9/10
FB4          12/18       26/54       25/90      10/10*
FB5          12/18       26/54       17/90       7/10
FB6           5/18        1/54        1/90       8/10
FB7          13/18       26/54       74/90       8/10
FB8          16/18       26/54       37/90       6/10
             -----       -----       -----      -----    
             85/144     168/432     253/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK2X_IOB' mapped onto global clock net GCK1.
Signal 'CLK_FSB' mapped onto global clock net GCK2.
Signal 'CLK_IOB' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   32          32    |  I/O              :    60      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     4       4
GCK           :    3           3    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     67          67

** Power Data **

There are 85 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MacceleratorSE.ise'.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
nDTACK_FSB          3     6     FB1_2   11   I/O     O       STD  FAST RESET
nDinOE              3     5     FB1_6   14   I/O     O       STD  FAST 
nVPA_FSB            3     6     FB1_11  17   I/O     O       STD  FAST RESET
nROMCS              2     5     FB1_15  20   I/O     O       STD  FAST 
nBERR_FSB           9     15    FB2_11  6    I/O     O       STD  FAST 
nOE                 6     9     FB2_14  8    I/O     O       STD  FAST 
nROMWE              4     9     FB2_15  9    I/O     O       STD  FAST 
RA<10>              1     1     FB2_17  10   I/O     O       STD  FAST 
nDoutOE             2     7     FB3_5   24   I/O     O       STD  FAST RESET
nAS_IOB             1     5     FB3_11  29   I/O     O       STD  FAST RESET
nDinLE              1     2     FB3_15  33   I/O     O       STD  FAST RESET
nRAS                3     7     FB4_2   87   I/O     O       STD  FAST 
nRAMLWE             1     4     FB4_8   91   I/O     O       STD  FAST 
nRAMUWE             1     4     FB4_12  94   I/O     O       STD  FAST 
RA<5>               2     3     FB5_2   35   I/O     O       STD  FAST 
RA<7>               2     3     FB5_6   37   I/O     O       STD  FAST 
RA<8>               2     3     FB5_9   40   I/O     O       STD  FAST 
RA<9>               2     3     FB5_12  42   I/O     O       STD  FAST 
RA<11>              1     1     FB5_15  46   I/O     O       STD  FAST 
nAoutOE             0     0     FB6_2   74   I/O     O       STD  FAST 
nADoutLE0           0     0     FB6_6   77   I/O     O       STD  FAST 
nCAS                1     1     FB6_9   79   I/O     O       STD  FAST RESET
nLDS_IOB            0     0     FB6_12  81   I/O     O       STD  FAST RESET
nUDS_IOB            0     0     FB6_15  85   I/O     O       STD  FAST RESET
nADoutLE1           11    15    FB7_2   50   I/O     O       STD  FAST SET
RA<0>               2     3     FB7_8   54   I/O     O       STD  FAST 
RA<2>               2     3     FB7_12  58   I/O     O       STD  FAST 
RA<6>               2     3     FB7_17  61   I/O     O       STD  FAST 
RA<1>               2     3     FB8_2   63   I/O     O       STD  FAST 
RA<3>               2     3     FB8_8   66   I/O     O       STD  FAST 
RA<4>               2     3     FB8_12  70   I/O     O       STD  FAST 
nVMA_IOB            2     8     FB8_17  73   I/O     O       STD  FAST RESET

** 53 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
ram/RAMEN           16    18    FB1_1   STD  RESET
ram/RS_FSM_FFd5     1     1     FB1_9   STD  RESET
iobm/IOS_FSM_FFd5   1     1     FB1_10  STD  RESET
iobm/IOS_FSM_FFd4   1     1     FB1_12  STD  RESET
iobm/IOS_FSM_FFd1   1     1     FB1_13  STD  RESET
iobm/IOREQr         1     1     FB1_14  STD  RESET
ram/RS_FSM_FFd10    11    12    FB1_17  STD  SET
ram/RS_FSM_FFd6     1     1     FB2_8   STD  RESET
ram/RS_FSM_FFd4     1     1     FB2_9   STD  RESET
ram/RS_FSM_FFd9     2     7     FB2_10  STD  RESET
ram/Once            3     8     FB2_12  STD  RESET
ram/RS_FSM_FFd7     4     11    FB2_13  STD  RESET
ram/RS_FSM_FFd8     6     10    FB2_16  STD  RESET
ram/RASEL           8     14    FB2_18  STD  RESET
iobm/IOS_FSM_FFd6   1     1     FB3_17  STD  RESET
IOACT               6     10    FB3_18  STD  RESET
fsb/RefCnt<7>       1     7     FB4_9   STD  RESET
fsb/RefCnt<6>       1     6     FB4_10  STD  RESET
fsb/RefCnt<5>       1     5     FB4_11  STD  RESET
fsb/RefCnt<4>       1     4     FB4_13  STD  RESET
fsb/RefCnt<3>       1     3     FB4_14  STD  RESET
fsb/RefCnt<2>       1     2     FB4_15  STD  RESET
fsb/RefCnt<1>       1     1     FB4_16  STD  RESET
fsb/FBERRArmed      1     9     FB4_17  STD  RESET
fsb/FBERR           12    22    FB4_18  STD  RESET
ram/RefRAS          1     2     FB5_10  STD  RESET
ram/RS_FSM_FFd3     1     1     FB5_11  STD  RESET
ram/RS_FSM_FFd2     1     1     FB5_13  STD  RESET
ram/RS_FSM_FFd1     1     1     FB5_14  STD  RESET
nRESr0              1     1     FB5_16  STD  RESET
iobs/IOACTr         1     1     FB5_17  STD  RESET
fsb/RefDone         2     15    FB5_18  STD  RESET
iobs/IORW1          16    16    FB7_1   STD  RESET
iobs/PS_FSM_FFd1    2     3     FB7_4   STD  RESET
fsb/RefCnt<0>       0     0     FB7_6   STD  RESET
fsb/ASrf            1     1     FB7_7   STD  RESET
iobs/PS_FSM_FFd2    7     16    FB7_9   STD  RESET
IOREQ               8     16    FB7_10  STD  RESET
cs/nOverlay         2     5     FB7_11  STD  RESET
IORW0               10    17    FB7_14  STD  RESET

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
iobs/Once           11    15    FB7_15  STD  RESET
iobm/IOS_FSM_FFd7   1     3     FB8_4   STD  RESET
iobm/Er2            1     1     FB8_5   STD  RESET
iobm/Er             1     1     FB8_6   STD  RESET
iobm/ETACK          1     6     FB8_7   STD  RESET
iobm/IOS_FSM_FFd8   2     4     FB8_9   STD  SET
iobm/IOS_FSM_FFd2   2     4     FB8_10  STD  RESET
iobm/IOS_FSM_FFd3   3     5     FB8_11  STD  RESET
iobm/ES<3>          3     6     FB8_13  STD  RESET
iobm/ES<1>          3     4     FB8_14  STD  RESET
iobm/ES<0>          3     7     FB8_15  STD  RESET
iobm/ES<4>          4     7     FB8_16  STD  RESET
iobm/ES<2>          5     7     FB8_18  STD  RESET

** 35 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
nBERR_IOB           FB1_5   13   I/O     I
A_FSB<2>            FB1_8   15   I/O     I
nDTACK_IOB          FB1_9   16   I/O     I
A_FSB<15>           FB1_12  18   I/O     I
A_FSB<6>            FB1_14  19   I/O     I
CLK2X_IOB           FB1_17  22~  GCK/I/O GCK
A_FSB<4>            FB2_5   1    GTS/I/O I
A_FSB<10>           FB2_6   2    GTS/I/O I
A_FSB<22>           FB2_8   3    GTS/I/O I
A_FSB<14>           FB2_9   4    GTS/I/O I
A_FSB<16>           FB2_12  7    I/O     I
CLK_FSB             FB3_2   23~  GCK/I/O GCK
A_FSB<21>           FB3_6   25   I/O     I
CLK_IOB             FB3_8   27~  GCK/I/O GCK/I
A_FSB<9>            FB3_9   28   I/O     I
A_FSB<11>           FB3_12  30   I/O     I
A_FSB<13>           FB3_14  32   I/O     I
nAS_FSB             FB4_5   89   I/O     I
A_FSB<5>            FB4_6   90   I/O     I
nLDS_FSB            FB4_9   92   I/O     I
A_FSB<23>           FB4_11  93   I/O     I
nWE_FSB             FB4_14  95   I/O     I
A_FSB<18>           FB4_15  96   I/O     I
A_FSB<17>           FB4_17  97   I/O     I
nRES                FB5_8   39   I/O     I
nVPA_IOB            FB5_14  43   I/O     I
A_FSB<7>            FB6_8   78   I/O     I
nUDS_FSB            FB6_11  80   I/O     I
E_IOB               FB6_17  86   I/O     I
A_FSB<1>            FB7_5   52   I/O     I
A_FSB<3>            FB7_6   53   I/O     I
A_FSB<8>            FB7_11  56   I/O     I
A_FSB<19>           FB7_14  59   I/O     I
A_FSB<12>           FB8_11  68   I/O     I
A_FSB<20>           FB8_14  71   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ram/RAMEN            16      11<-   0   0     FB1_1         (b)     (b)
nDTACK_FSB            3       1<- /\3   0     FB1_2   11    I/O     O
(unused)              0       0   /\1   4     FB1_3   12    I/O     (b)
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   13    I/O     I
nDinOE                3       0     0   2     FB1_6   14    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   15    I/O     I
ram/RS_FSM_FFd5       1       0     0   4     FB1_9   16    I/O     I
iobm/IOS_FSM_FFd5     1       0     0   4     FB1_10        (b)     (b)
nVPA_FSB              3       0     0   2     FB1_11  17    I/O     O
iobm/IOS_FSM_FFd4     1       0     0   4     FB1_12  18    I/O     I
iobm/IOS_FSM_FFd1     1       0     0   4     FB1_13        (b)     (b)
iobm/IOREQr           1       0   \/1   3     FB1_14  19    I/O     I
nROMCS                2       1<- \/4   0     FB1_15  20    I/O     O
(unused)              0       0   \/5   0     FB1_16        (b)     (b)
ram/RS_FSM_FFd10     11       9<- \/3   0     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<20>         10: iobm/IOS_FSM_FFd2  18: ram/RS_FSM_FFd2 
  2: A_FSB<21>         11: iobm/IOS_FSM_FFd5  19: ram/RS_FSM_FFd3 
  3: A_FSB<22>         12: iobm/IOS_FSM_FFd6  20: ram/RS_FSM_FFd4 
  4: A_FSB<23>         13: nAS_FSB            21: ram/RS_FSM_FFd5 
  5: IOREQ             14: nWE_FSB            22: ram/RS_FSM_FFd6 
  6: cs/nOverlay       15: ram/Once           23: ram/RS_FSM_FFd7 
  7: fsb/ASrf          16: ram/RS_FSM_FFd1    24: ram/RS_FSM_FFd8 
  8: fsb/RefCnt<7>     17: ram/RS_FSM_FFd10   25: ram/RS_FSM_FFd9 
  9: fsb/RefDone      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RAMEN            .XXX.XXXX...X.X.XXXXXXXXX............... 18
nDTACK_FSB           XXXX..X.....X........................... 6
nDinOE               XXXX.........X.......................... 5
ram/RS_FSM_FFd5      .....................X.................. 1
iobm/IOS_FSM_FFd5    ...........X............................ 1
nVPA_FSB             XXXX..X.....X........................... 6
iobm/IOS_FSM_FFd4    ..........X............................. 1
iobm/IOS_FSM_FFd1    .........X.............................. 1
iobm/IOREQr          ....X................................... 1
nROMCS               XXXX.X.................................. 5
ram/RS_FSM_FFd10     .XXX.XXXX...X.XXX...X................... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O 
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
(unused)              0       0     0   5     FB2_6   2     GTS/I/O I
(unused)              0       0     0   5     FB2_7         (b)     
ram/RS_FSM_FFd6       1       0     0   4     FB2_8   3     GTS/I/O I
ram/RS_FSM_FFd4       1       0     0   4     FB2_9   4     GTS/I/O I
ram/RS_FSM_FFd9       2       0   \/2   1     FB2_10        (b)     (b)
nBERR_FSB             9       4<-   0   0     FB2_11  6     I/O     O
ram/Once              3       0   /\2   0     FB2_12  7     I/O     I
ram/RS_FSM_FFd7       4       0   \/1   0     FB2_13        (b)     (b)
nOE                   6       1<-   0   0     FB2_14  8     I/O     O
nROMWE                4       0   \/1   0     FB2_15  9     I/O     O
ram/RS_FSM_FFd8       6       1<-   0   0     FB2_16        (b)     (b)
RA<10>                1       0   \/3   1     FB2_17  10    I/O     O
ram/RASEL             8       3<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         10: fsb/ASrf          19: nVPA_FSB 
  2: A_FSB<17>         11: fsb/FBERR         20: nWE_FSB 
  3: A_FSB<18>         12: fsb/RefCnt<7>     21: ram/Once 
  4: A_FSB<19>         13: fsb/RefDone       22: ram/RS_FSM_FFd10 
  5: A_FSB<20>         14: nAS_FSB           23: ram/RS_FSM_FFd5 
  6: A_FSB<21>         15: nBERR_IOB         24: ram/RS_FSM_FFd7 
  7: A_FSB<22>         16: nDTACK_FSB        25: ram/RS_FSM_FFd8 
  8: A_FSB<23>         17: nLDS_FSB          26: ram/RS_FSM_FFd9 
  9: cs/nOverlay       18: nUDS_FSB         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RS_FSM_FFd6      .........................X.............. 1
ram/RS_FSM_FFd4      .......................X................ 1
ram/RS_FSM_FFd9      .....XXXX....X......XX.................. 7
nBERR_FSB            XXXXXXXXX.X..XXX..XX.................... 15
ram/Once             .....XXXXX...X......XX.................. 8
ram/RS_FSM_FFd7      .....XXXXX.XXX.......XX.X............... 11
nOE                  ....XXXXX....X..XX.X.................... 9
nROMWE               ....XXXXX....X..XX.X.................... 9
ram/RS_FSM_FFd8      .....XXXX..XXX......XXX................. 10
RA<10>               .....X.................................. 1
ram/RASEL            .....XXXXX.XXX......XXXXXX.............. 14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O GCK
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
nDoutOE               2       0     0   3     FB3_5   24    I/O     O
(unused)              0       0     0   5     FB3_6   25    I/O     I
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O GCK/I
(unused)              0       0     0   5     FB3_9   28    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
nAS_IOB               1       0     0   4     FB3_11  29    I/O     O
(unused)              0       0     0   5     FB3_12  30    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    I/O     I
nDinLE                1       0     0   4     FB3_15  33    I/O     O
(unused)              0       0     0   5     FB3_16        (b)     
iobm/IOS_FSM_FFd6     1       0   \/1   3     FB3_17  34    I/O     (b)
IOACT                 6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK_IOB            5: iobm/IOS_FSM_FFd2   9: iobm/IOS_FSM_FFd6 
  2: IORW0              6: iobm/IOS_FSM_FFd3  10: iobm/IOS_FSM_FFd7 
  3: iobm/ETACK         7: iobm/IOS_FSM_FFd4  11: iobm/IOS_FSM_FFd8 
  4: iobm/IOREQr        8: iobm/IOS_FSM_FFd5  12: nDTACK_IOB 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nDoutOE              .X..XXXXXX.............................. 7
nAS_IOB              .....XXXXX.............................. 5
nDinLE               .....XX................................. 2
iobm/IOS_FSM_FFd6    .........X.............................. 1
IOACT                X.XX.XXXXXXX............................ 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB4_1         (b)     (b)
nRAS                  3       0     0   2     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   89    I/O     I
(unused)              0       0     0   5     FB4_6   90    I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
nRAMLWE               1       0     0   4     FB4_8   91    I/O     O
fsb/RefCnt<7>         1       0     0   4     FB4_9   92    I/O     I
fsb/RefCnt<6>         1       0     0   4     FB4_10        (b)     (b)
fsb/RefCnt<5>         1       0     0   4     FB4_11  93    I/O     I
nRAMUWE               1       0     0   4     FB4_12  94    I/O     O
fsb/RefCnt<4>         1       0     0   4     FB4_13        (b)     (b)
fsb/RefCnt<3>         1       0     0   4     FB4_14  95    I/O     I
fsb/RefCnt<2>         1       0     0   4     FB4_15  96    I/O     I
fsb/RefCnt<1>         1       0     0   4     FB4_16        (b)     (b)
fsb/FBERRArmed        1       0   \/2   2     FB4_17  97    I/O     I
fsb/FBERR            12       7<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         10: fsb/ASrf          19: fsb/RefCnt<6> 
  2: A_FSB<17>         11: fsb/FBERR         20: fsb/RefCnt<7> 
  3: A_FSB<18>         12: fsb/FBERRArmed    21: nAS_FSB 
  4: A_FSB<19>         13: fsb/RefCnt<0>     22: nLDS_FSB 
  5: A_FSB<20>         14: fsb/RefCnt<1>     23: nUDS_FSB 
  6: A_FSB<21>         15: fsb/RefCnt<2>     24: nWE_FSB 
  7: A_FSB<22>         16: fsb/RefCnt<3>     25: ram/RAMEN 
  8: A_FSB<23>         17: fsb/RefCnt<4>     26: ram/RefRAS 
  9: cs/nOverlay       18: fsb/RefCnt<5>    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nRAS                 .....XXXX...........X...XX.............. 7
nRAMLWE              ....................XX.XX............... 4
fsb/RefCnt<7>        ............XXXXXXX..................... 7
fsb/RefCnt<6>        ............XXXXXX...................... 6
fsb/RefCnt<5>        ............XXXXX....................... 5
nRAMUWE              ....................X.XXX............... 4
fsb/RefCnt<4>        ............XXXX........................ 4
fsb/RefCnt<3>        ............XXX......................... 3
fsb/RefCnt<2>        ............XX.......................... 2
fsb/RefCnt<1>        ............X........................... 1
fsb/FBERRArmed       ............XXXXXXXXX................... 9
fsb/FBERR            XXXXXXXXXXXXXXXXXXXXX..X................ 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
RA<5>                 2       0     0   3     FB5_2   35    I/O     O
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     
RA<7>                 2       0     0   3     FB5_6   37    I/O     O
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     I
RA<8>                 2       0     0   3     FB5_9   40    I/O     O
ram/RefRAS            1       0     0   4     FB5_10        (b)     (b)
ram/RS_FSM_FFd3       1       0     0   4     FB5_11  41    I/O     (b)
RA<9>                 2       0     0   3     FB5_12  42    I/O     O
ram/RS_FSM_FFd2       1       0     0   4     FB5_13        (b)     (b)
ram/RS_FSM_FFd1       1       0     0   4     FB5_14  43    I/O     I
RA<11>                1       0     0   4     FB5_15  46    I/O     O
nRESr0                1       0     0   4     FB5_16        (b)     (b)
iobs/IOACTr           1       0     0   4     FB5_17  49    I/O     (b)
fsb/RefDone           2       0     0   3     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<15>         10: fsb/RefCnt<0>     19: nRES 
  2: A_FSB<17>         11: fsb/RefCnt<1>     20: ram/RASEL 
  3: A_FSB<18>         12: fsb/RefCnt<2>     21: ram/RS_FSM_FFd1 
  4: A_FSB<19>         13: fsb/RefCnt<3>     22: ram/RS_FSM_FFd2 
  5: A_FSB<20>         14: fsb/RefCnt<4>     23: ram/RS_FSM_FFd3 
  6: A_FSB<6>          15: fsb/RefCnt<5>     24: ram/RS_FSM_FFd4 
  7: A_FSB<8>          16: fsb/RefCnt<6>     25: ram/RS_FSM_FFd7 
  8: A_FSB<9>          17: fsb/RefCnt<7>     26: ram/RS_FSM_FFd8 
  9: IOACT             18: fsb/RefDone      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RA<5>                X....X.............X.................... 3
RA<7>                .X....X............X.................... 3
RA<8>                ..X....X...........X.................... 3
ram/RefRAS           .......................XX............... 2
ram/RS_FSM_FFd3      .......................X................ 1
RA<9>                ...XX..............X.................... 3
ram/RS_FSM_FFd2      ......................X................. 1
ram/RS_FSM_FFd1      .....................X.................. 1
RA<11>               ...X.................................... 1
nRESr0               ..................X..................... 1
iobs/IOACTr          ........X............................... 1
fsb/RefDone          .........XXXXXXXXX..XXXXXX.............. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
nAoutOE               0       0     0   5     FB6_2   74    I/O     O
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     
nADoutLE0             0       0     0   5     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
nCAS                  1       0     0   4     FB6_9   79    I/O     O
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     I
nLDS_IOB              0       0     0   5     FB6_12  81    I/O     O
(unused)              0       0     0   5     FB6_13        (b)     
(unused)              0       0     0   5     FB6_14  82    I/O     
nUDS_IOB              0       0     0   5     FB6_15  85    I/O     O
(unused)              0       0     0   5     FB6_16        (b)     
(unused)              0       0     0   5     FB6_17  86    I/O     I
(unused)              0       0     0   5     FB6_18        (b)     

Signals Used by Logic in Function Block
  1: ram/RASEL        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nAoutOE              ........................................ 0
nADoutLE0            ........................................ 0
nCAS                 X....................................... 1
nLDS_IOB             ........................................ 0
nUDS_IOB             ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobs/IORW1           16      11<-   0   0     FB7_1         (b)     (b)
nADoutLE1            11       9<- /\3   0     FB7_2   50    I/O     O
(unused)              0       0   /\5   0     FB7_3         (b)     (b)
iobs/PS_FSM_FFd1      2       1<- /\4   0     FB7_4         (b)     (b)
(unused)              0       0   /\1   4     FB7_5   52    I/O     I
fsb/RefCnt<0>         0       0     0   5     FB7_6   53    I/O     I
fsb/ASrf              1       0     0   4     FB7_7         (b)     (b)
RA<0>                 2       0   \/2   1     FB7_8   54    I/O     O
iobs/PS_FSM_FFd2      7       2<-   0   0     FB7_9   55    I/O     (b)
IOREQ                 8       3<-   0   0     FB7_10        (b)     (b)
cs/nOverlay           2       0   /\3   0     FB7_11  56    I/O     I
RA<2>                 2       0   \/1   2     FB7_12  58    I/O     O
(unused)              0       0   \/5   0     FB7_13        (b)     (b)
IORW0                10       6<- \/1   0     FB7_14  59    I/O     I
iobs/Once            11       6<-   0   0     FB7_15  60    I/O     (b)
(unused)              0       0   /\5   0     FB7_16        (b)     (b)
RA<6>                 2       0   \/3   0     FB7_17  61    I/O     O
(unused)              0       0   \/5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<10>         10: A_FSB<22>         19: iobs/Once 
  2: A_FSB<12>         11: A_FSB<23>         20: iobs/PS_FSM_FFd1 
  3: A_FSB<16>         12: A_FSB<3>          21: iobs/PS_FSM_FFd2 
  4: A_FSB<17>         13: A_FSB<7>          22: nADoutLE1 
  5: A_FSB<18>         14: IORW0             23: nAS_FSB 
  6: A_FSB<19>         15: cs/nOverlay       24: nRESr0 
  7: A_FSB<1>          16: fsb/ASrf          25: nWE_FSB 
  8: A_FSB<20>         17: iobs/IOACTr       26: ram/RASEL 
  9: A_FSB<21>         18: iobs/IORW1       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobs/IORW1           ..XXXX.XXXX...X..XXXXXX.X............... 16
nADoutLE1            ..XXXX.XXXX...X...XXXXX.X............... 15
iobs/PS_FSM_FFd1     ................X..XX................... 3
fsb/RefCnt<0>        ........................................ 0
fsb/ASrf             ......................X................. 1
RA<0>                X.....X..................X.............. 3
iobs/PS_FSM_FFd2     ..XXXX.XXXX...X.X.XXXXX.X............... 16
IOREQ                ..XXXX.XXXX...X.X.XXXXX.X............... 16
cs/nOverlay          .......XXXX............X................ 5
RA<2>                .X.........X.............X.............. 3
IORW0                ..XXXX.XXXX..XX..XXXXXX.X............... 17
iobs/Once            ..XXXX.XXXX...XX..XXX.X.X............... 15
RA<6>                ..X.........X............X.............. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
RA<1>                 2       0     0   3     FB8_2   63    I/O     O
(unused)              0       0     0   5     FB8_3         (b)     
iobm/IOS_FSM_FFd7     1       0     0   4     FB8_4         (b)     (b)
iobm/Er2              1       0     0   4     FB8_5   64    I/O     (b)
iobm/Er               1       0     0   4     FB8_6   65    I/O     (b)
iobm/ETACK            1       0     0   4     FB8_7         (b)     (b)
RA<3>                 2       0     0   3     FB8_8   66    I/O     O
iobm/IOS_FSM_FFd8     2       0     0   3     FB8_9   67    I/O     (b)
iobm/IOS_FSM_FFd2     2       0     0   3     FB8_10        (b)     (b)
iobm/IOS_FSM_FFd3     3       0     0   2     FB8_11  68    I/O     I
RA<4>                 2       0     0   3     FB8_12  70    I/O     O
iobm/ES<3>            3       0     0   2     FB8_13        (b)     (b)
iobm/ES<1>            3       0     0   2     FB8_14  71    I/O     I
iobm/ES<0>            3       0     0   2     FB8_15  72    I/O     (b)
iobm/ES<4>            4       0     0   1     FB8_16        (b)     (b)
nVMA_IOB              2       0     0   3     FB8_17  73    I/O     O
iobm/ES<2>            5       0     0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<11>         10: iobm/ES<0>        19: iobm/IOS_FSM_FFd1 
  2: A_FSB<13>         11: iobm/ES<1>        20: iobm/IOS_FSM_FFd3 
  3: A_FSB<14>         12: iobm/ES<2>        21: iobm/IOS_FSM_FFd4 
  4: A_FSB<2>          13: iobm/ES<3>        22: iobm/IOS_FSM_FFd8 
  5: A_FSB<4>          14: iobm/ES<4>        23: nDTACK_IOB 
  6: A_FSB<5>          15: iobm/ETACK        24: nVMA_IOB 
  7: CLK_IOB           16: iobm/Er           25: nVPA_IOB 
  8: E_IOB             17: iobm/Er2          26: ram/RASEL 
  9: IOACT             18: iobm/IOREQr      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RA<1>                X..X.....................X.............. 3
iobm/IOS_FSM_FFd7    ......X..........X...X.................. 3
iobm/Er2             ...............X........................ 1
iobm/Er              .......X................................ 1
iobm/ETACK           .........XXXXX.........X................ 6
RA<3>                .X..X....................X.............. 3
iobm/IOS_FSM_FFd8    ......X..........XX..X.................. 4
iobm/IOS_FSM_FFd2    ......X.......X....X..X................. 4
iobm/IOS_FSM_FFd3    ......X.......X....XX.X................. 5
RA<4>                ..X..X...................X.............. 3
iobm/ES<3>           .........XXXX..XX....................... 6
iobm/ES<1>           .........XX....XX....................... 4
iobm/ES<0>           .........XXXXX.XX....................... 7
iobm/ES<4>           .........XXXXX.XX....................... 7
nVMA_IOB             ........XXXXXX.........XX............... 8
iobm/ES<2>           .........XXXXX.XX....................... 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********



















FDCPE_IOACT: FDCPE port map (IOACT,IOACT_D,CLK2X_IOB,'0','0');
IOACT_D <= ((NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOS_FSM_FFd8 AND 
	NOT nDTACK_IOB)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8)
	OR (NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND iobm/ETACK AND NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND iobm/ETACK AND 
	NOT iobm/IOS_FSM_FFd8)
	OR (NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOREQr AND NOT nDTACK_IOB));

FDCPE_IOREQ: FDCPE port map (IOREQ,IOREQ_D,CLK_FSB,'0','0');
IOREQ_D <= ((A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr)
	OR (NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT cs/nOverlay AND NOT iobs/Once AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND cs/nOverlay AND 
	NOT iobs/Once AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1));

FTCPE_IORW0: FTCPE port map (IORW0,IORW0_T,CLK_FSB,'0','0');
IORW0_T <= ((RA_2_OBUF.EXP)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT cs/nOverlay AND NOT iobs/Once AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (IORW0 AND NOT iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT IORW0 AND iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1));


RA(0) <= ((ram/RASEL AND A_FSB(1))
	OR (NOT ram/RASEL AND A_FSB(10)));


RA(1) <= ((ram/RASEL AND A_FSB(2))
	OR (NOT ram/RASEL AND A_FSB(11)));


RA(2) <= ((ram/RASEL AND A_FSB(3))
	OR (NOT ram/RASEL AND A_FSB(12)));


RA(3) <= ((ram/RASEL AND A_FSB(4))
	OR (NOT ram/RASEL AND A_FSB(13)));


RA(4) <= ((ram/RASEL AND A_FSB(5))
	OR (NOT ram/RASEL AND A_FSB(14)));


RA(5) <= ((ram/RASEL AND A_FSB(6))
	OR (NOT ram/RASEL AND A_FSB(15)));


RA(6) <= ((A_FSB(16) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(7)));


RA(7) <= ((A_FSB(17) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(8)));


RA(8) <= ((A_FSB(18) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(9)));


RA(9) <= ((A_FSB(20) AND ram/RASEL)
	OR (A_FSB(19) AND NOT ram/RASEL));


RA(10) <= A_FSB(21);


RA(11) <= A_FSB(19);

FDCPE_cs/nOverlay: FDCPE port map (cs/nOverlay,'1',CLK_FSB,NOT nRESr0,'0',cs/nOverlay_CE);
cs/nOverlay_CE <= (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20));

FDCPE_fsb/ASrf: FDCPE port map (fsb/ASrf,NOT nAS_FSB,NOT CLK_FSB,'0','0');

FTCPE_fsb/FBERR: FTCPE port map (fsb/FBERR,fsb/FBERR_T,CLK_FSB,'0','0');
fsb/FBERR_T <= ((NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	nWE_FSB AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	cs/nOverlay AND NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND 
	NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND 
	NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (nAS_FSB AND fsb/FBERR AND NOT fsb/ASrf)
	OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(22) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT cs/nOverlay AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed));

FDCPE_fsb/FBERRArmed: FDCPE port map (fsb/FBERRArmed,fsb/FBERRArmed_D,CLK_FSB,'0','0');
fsb/FBERRArmed_D <= (NOT nAS_FSB AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND 
	NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND 
	NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7));

FTCPE_fsb/RefCnt0: FTCPE port map (fsb/RefCnt(0),'1',CLK_FSB,'0','0');

FTCPE_fsb/RefCnt1: FTCPE port map (fsb/RefCnt(1),fsb/RefCnt(0),CLK_FSB,'0','0');

FTCPE_fsb/RefCnt2: FTCPE port map (fsb/RefCnt(2),fsb/RefCnt_T(2),CLK_FSB,'0','0');
fsb/RefCnt_T(2) <= (fsb/RefCnt(0) AND fsb/RefCnt(1));

FTCPE_fsb/RefCnt3: FTCPE port map (fsb/RefCnt(3),fsb/RefCnt_T(3),CLK_FSB,'0','0');
fsb/RefCnt_T(3) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2));

FTCPE_fsb/RefCnt4: FTCPE port map (fsb/RefCnt(4),fsb/RefCnt_T(4),CLK_FSB,'0','0');
fsb/RefCnt_T(4) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3));

FTCPE_fsb/RefCnt5: FTCPE port map (fsb/RefCnt(5),fsb/RefCnt_T(5),CLK_FSB,'0','0');
fsb/RefCnt_T(5) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4));

FTCPE_fsb/RefCnt6: FTCPE port map (fsb/RefCnt(6),fsb/RefCnt_T(6),CLK_FSB,'0','0');
fsb/RefCnt_T(6) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5));

FTCPE_fsb/RefCnt7: FTCPE port map (fsb/RefCnt(7),fsb/RefCnt_T(7),CLK_FSB,'0','0');
fsb/RefCnt_T(7) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5) AND fsb/RefCnt(6));

FDCPE_fsb/RefDone: FDCPE port map (fsb/RefDone,fsb/RefDone_D,CLK_FSB,'0','0');
fsb/RefDone_D <= ((NOT fsb/RefDone AND NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4 AND 
	NOT ram/RS_FSM_FFd8 AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3 AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7)));

FTCPE_iobm/ES0: FTCPE port map (iobm/ES(0),iobm/ES_T(0),CLK2X_IOB,'0','0');
iobm/ES_T(0) <= ((iobm/ES(0) AND NOT iobm/Er AND iobm/Er2)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND iobm/Er)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND NOT iobm/Er2));

FDCPE_iobm/ES1: FDCPE port map (iobm/ES(1),iobm/ES_D(1),CLK2X_IOB,'0','0');
iobm/ES_D(1) <= ((iobm/ES(0) AND iobm/ES(1))
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1))
	OR (NOT iobm/Er AND iobm/Er2));

FDCPE_iobm/ES2: FDCPE port map (iobm/ES(2),iobm/ES_D(2),CLK2X_IOB,'0','0');
iobm/ES_D(2) <= ((NOT iobm/ES(0) AND NOT iobm/ES(2))
	OR (NOT iobm/ES(1) AND NOT iobm/ES(2))
	OR (NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2))
	OR (NOT iobm/ES(2) AND NOT iobm/ES(3) AND iobm/ES(4)));

FTCPE_iobm/ES3: FTCPE port map (iobm/ES(3),iobm/ES_T(3),CLK2X_IOB,'0','0');
iobm/ES_T(3) <= ((iobm/ES(3) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND NOT iobm/Er2));

FTCPE_iobm/ES4: FTCPE port map (iobm/ES(4),iobm/ES_T(4),CLK2X_IOB,'0','0');
iobm/ES_T(4) <= ((iobm/ES(4) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND NOT iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4)));

FDCPE_iobm/ETACK: FDCPE port map (iobm/ETACK,iobm/ETACK_D,CLK2X_IOB,'0','0');
iobm/ETACK_D <= (NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4));

FDCPE_iobm/Er: FDCPE port map (iobm/Er,E_IOB,NOT CLK_IOB,'0','0');

FDCPE_iobm/Er2: FDCPE port map (iobm/Er2,iobm/Er,CLK2X_IOB,'0','0');

FDCPE_iobm/IOREQr: FDCPE port map (iobm/IOREQr,IOREQ,NOT CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd1: FDCPE port map (iobm/IOS_FSM_FFd1,iobm/IOS_FSM_FFd2,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd2: FDCPE port map (iobm/IOS_FSM_FFd2,iobm/IOS_FSM_FFd2_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd2_D <= ((iobm/IOS_FSM_FFd3 AND CLK_IOB AND iobm/ETACK)
	OR (iobm/IOS_FSM_FFd3 AND CLK_IOB AND NOT nDTACK_IOB));

FDCPE_iobm/IOS_FSM_FFd3: FDCPE port map (iobm/IOS_FSM_FFd3,iobm/IOS_FSM_FFd3_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd3_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB)
	OR (iobm/IOS_FSM_FFd3 AND NOT iobm/ETACK AND nDTACK_IOB));

FDCPE_iobm/IOS_FSM_FFd4: FDCPE port map (iobm/IOS_FSM_FFd4,iobm/IOS_FSM_FFd5,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd5: FDCPE port map (iobm/IOS_FSM_FFd5,iobm/IOS_FSM_FFd6,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd6: FDCPE port map (iobm/IOS_FSM_FFd6,iobm/IOS_FSM_FFd7,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd7: FDCPE port map (iobm/IOS_FSM_FFd7,iobm/IOS_FSM_FFd7_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd7_D <= (NOT CLK_IOB AND iobm/IOREQr AND iobm/IOS_FSM_FFd8);

FDCPE_iobm/IOS_FSM_FFd8: FDCPE port map (iobm/IOS_FSM_FFd8,iobm/IOS_FSM_FFd8_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd8_D <= ((NOT iobm/IOS_FSM_FFd8 AND NOT iobm/IOS_FSM_FFd1)
	OR (NOT CLK_IOB AND iobm/IOREQr AND NOT iobm/IOS_FSM_FFd1));

FDCPE_iobs/IOACTr: FDCPE port map (iobs/IOACTr,IOACT,CLK_FSB,'0','0');

FTCPE_iobs/IORW1: FTCPE port map (iobs/IORW1,iobs/IORW1_T,CLK_FSB,'0','0');
iobs/IORW1_T <= ((A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT cs/nOverlay AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (RA_6_OBUF.EXP)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1));

FTCPE_iobs/Once: FTCPE port map (iobs/Once,iobs/Once_T,CLK_FSB,'0','0');
iobs/Once_T <= ((A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT cs/nOverlay AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT cs/nOverlay AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND cs/nOverlay AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/PS_FSM_FFd2)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND cs/nOverlay AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/PS_FSM_FFd1)
	OR (nAS_FSB AND iobs/Once AND NOT fsb/ASrf)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2));

FDCPE_iobs/PS_FSM_FFd1: FDCPE port map (iobs/PS_FSM_FFd1,iobs/PS_FSM_FFd1_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd1_D <= ((iobs/PS_FSM_FFd2)
	OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr));

FTCPE_iobs/PS_FSM_FFd2: FTCPE port map (iobs/PS_FSM_FFd2,iobs/PS_FSM_FFd2_T,CLK_FSB,'0','0');
iobs/PS_FSM_FFd2_T <= ((iobs/PS_FSM_FFd1 AND iobs/IOACTr)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT cs/nOverlay AND NOT iobs/Once AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND NOT A_FSB(22) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND cs/nOverlay AND 
	NOT iobs/Once AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));


nADoutLE0 <= '0';

FTCPE_nADoutLE1: FTCPE port map (nADoutLE1,nADoutLE1_T,CLK_FSB,'0','0');
nADoutLE1_T <= ((iobs/PS_FSM_FFd1.EXP)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1));

FDCPE_nAS_IOB: FDCPE port map (nAS_IOB,nAS_IOB_D,NOT CLK2X_IOB,'0','0');
nAS_IOB_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7);


nAoutOE <= '0';


nBERR_FSB <= NOT (((NOT A_FSB(22) AND NOT A_FSB(20) AND NOT nAS_FSB AND nDTACK_FSB AND 
	nVPA_FSB AND fsb/FBERR)
	OR (NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND nDTACK_FSB AND 
	nVPA_FSB AND fsb/FBERR)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	nDTACK_FSB AND nVPA_FSB AND NOT nBERR_IOB)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	nDTACK_FSB AND nVPA_FSB AND NOT nBERR_IOB)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND nDTACK_FSB AND 
	nVPA_FSB AND NOT nBERR_IOB)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND nDTACK_FSB AND 
	nVPA_FSB AND fsb/FBERR)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT nAS_FSB AND nDTACK_FSB AND 
	nVPA_FSB AND fsb/FBERR)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND nDTACK_FSB AND nVPA_FSB AND 
	NOT cs/nOverlay AND NOT nWE_FSB AND NOT nBERR_IOB)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND nDTACK_FSB AND 
	nVPA_FSB AND cs/nOverlay AND NOT nWE_FSB AND NOT nBERR_IOB)));

FDCPE_nCAS: FDCPE port map (nCAS,NOT ram/RASEL,NOT CLK_FSB,'0','0');

FDCPE_nDTACK_FSB: FDCPE port map (nDTACK_FSB,nDTACK_FSB_D,CLK_FSB,'0','0',nDTACK_FSB_CE);
nDTACK_FSB_D <= ((A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20))
	OR (nAS_FSB AND NOT fsb/ASrf));
nDTACK_FSB_CE <= (nAS_FSB AND NOT fsb/ASrf);

FDCPE_nDinLE: FDCPE port map (nDinLE,nDinLE_D,NOT CLK2X_IOB,'0','0');
nDinLE_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4);


nDinOE <= ((A_FSB(23) AND A_FSB(20) AND nWE_FSB)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nWE_FSB)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND nWE_FSB));

FDCPE_nDoutOE: FDCPE port map (nDoutOE,nDoutOE_D,CLK2X_IOB,'0','0');
nDoutOE_D <= ((NOT IORW0)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd2));

FDCPE_nLDS_IOB: FDCPE port map (nLDS_IOB,'1',NOT CLK2X_IOB,'0','0');


nOE <= NOT (((NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND cs/nOverlay AND 
	nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND cs/nOverlay AND 
	nWE_FSB AND NOT nLDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	nWE_FSB AND NOT nLDS_FSB)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND nWE_FSB AND NOT nLDS_FSB)));


nRAMLWE <= NOT ((NOT nAS_FSB AND NOT nWE_FSB AND ram/RAMEN AND NOT nLDS_FSB));


nRAMUWE <= NOT ((NOT nAS_FSB AND NOT nWE_FSB AND ram/RAMEN AND NOT nUDS_FSB));


nRAS <= NOT (((ram/RefRAS)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND cs/nOverlay AND 
	ram/RAMEN)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND ram/RAMEN)));

FDCPE_nRESr0: FDCPE port map (nRESr0,nRES,NOT CLK_FSB,'0','0');


nROMCS <= NOT (((NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT cs/nOverlay)
	OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20))));


nROMWE <= NOT (((NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nAS_FSB AND NOT nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nAS_FSB AND NOT nWE_FSB AND NOT nLDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND NOT nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND NOT nWE_FSB AND NOT nLDS_FSB)));

FDCPE_nUDS_IOB: FDCPE port map (nUDS_IOB,'1',NOT CLK2X_IOB,'0','0');

FTCPE_nVMA_IOB: FTCPE port map (nVMA_IOB,nVMA_IOB_T,CLK2X_IOB,'0','0');
nVMA_IOB_T <= ((NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4))
	OR (nVMA_IOB AND NOT nVPA_IOB AND iobm/ES(0) AND iobm/ES(1) AND 
	iobm/ES(2) AND NOT iobm/ES(3) AND NOT iobm/ES(4) AND IOACT));

FDCPE_nVPA_FSB: FDCPE port map (nVPA_FSB,nVPA_FSB_D,CLK_FSB,'0','0',nVPA_FSB_CE);
nVPA_FSB_D <= ((A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	NOT nAS_FSB)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	fsb/ASrf));
nVPA_FSB_CE <= (nAS_FSB AND NOT fsb/ASrf);

FTCPE_ram/Once: FTCPE port map (ram/Once,ram/Once_T,CLK_FSB,'0','0');
ram/Once_T <= ((nAS_FSB AND ram/Once AND NOT fsb/ASrf)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RAMEN: FDCPE port map (ram/RAMEN,ram/RAMEN_D,CLK_FSB,'0','0');
ram/RAMEN_D <= ((ram/RS_FSM_FFd9)
	OR (ram/RS_FSM_FFd6)
	OR (NOT A_FSB(22) AND nAS_FSB AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay AND 
	ram/RS_FSM_FFd10 AND NOT fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10 AND NOT fsb/RefCnt(7))
	OR (ram/RS_FSM_FFd10.EXP)
	OR (ram/RS_FSM_FFd5 AND NOT fsb/RefCnt(7))
	OR (A_FSB(23) AND nAS_FSB AND ram/RS_FSM_FFd10)
	OR (nAS_FSB AND ram/RS_FSM_FFd10 AND fsb/ASrf)
	OR (nAS_FSB AND ram/RS_FSM_FFd5 AND fsb/ASrf)
	OR (A_FSB(22) AND nAS_FSB AND cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (fsb/RefDone AND ram/RS_FSM_FFd10)
	OR (fsb/RefDone AND ram/RS_FSM_FFd5)
	OR (NOT A_FSB(21) AND nAS_FSB AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10));

FDCPE_ram/RASEL: FDCPE port map (ram/RASEL,ram/RASEL_D,CLK_FSB,'0','0');
ram/RASEL_D <= ((ram/RS_FSM_FFd7)
	OR (ram/RS_FSM_FFd8)
	OR (ram/RS_FSM_FFd9)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND nAS_FSB AND NOT fsb/RefDone AND 
	cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nAS_FSB AND 
	NOT fsb/RefDone AND NOT cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7))
	OR (nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RS_FSM_FFd1: FDCPE port map (ram/RS_FSM_FFd1,ram/RS_FSM_FFd2,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd10: FDCPE port map (ram/RS_FSM_FFd10,ram/RS_FSM_FFd10_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd10_D <= ((nROMCS_OBUF.EXP)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND fsb/RefCnt(7) AND 
	NOT ram/RS_FSM_FFd1)
	OR (A_FSB(23) AND NOT nAS_FSB AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT ram/RS_FSM_FFd10 AND NOT ram/RS_FSM_FFd5 AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(21) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1));

FDCPE_ram/RS_FSM_FFd2: FDCPE port map (ram/RS_FSM_FFd2,ram/RS_FSM_FFd3,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd3: FDCPE port map (ram/RS_FSM_FFd3,ram/RS_FSM_FFd4,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd4: FDCPE port map (ram/RS_FSM_FFd4,ram/RS_FSM_FFd7,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd5: FDCPE port map (ram/RS_FSM_FFd5,ram/RS_FSM_FFd6,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd6: FDCPE port map (ram/RS_FSM_FFd6,ram/RS_FSM_FFd9,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd7: FDCPE port map (ram/RS_FSM_FFd7,ram/RS_FSM_FFd7_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd7_D <= ((ram/RS_FSM_FFd8)
	OR (nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND nAS_FSB AND NOT fsb/RefDone AND 
	cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nAS_FSB AND 
	NOT fsb/RefDone AND NOT cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd8: FDCPE port map (ram/RS_FSM_FFd8,ram/RS_FSM_FFd8_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd8_D <= ((NOT A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (A_FSB(23) AND NOT nAS_FSB AND NOT fsb/RefDone AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	fsb/RefCnt(7))
	OR (A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT A_FSB(21) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/Once AND 
	ram/RS_FSM_FFd10 AND fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd9: FDCPE port map (ram/RS_FSM_FFd9,ram/RS_FSM_FFd9_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd9_D <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RefRAS: FDCPE port map (ram/RefRAS,ram/RefRAS_D,CLK_FSB,'0','0');
ram/RefRAS_D <= (NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 A_FSB<4>                         51 VCC                           
  2 A_FSB<10>                        52 A_FSB<1>                      
  3 A_FSB<22>                        53 A_FSB<3>                      
  4 A_FSB<14>                        54 RA<0>                         
  5 VCC                              55 KPR                           
  6 nBERR_FSB                        56 A_FSB<8>                      
  7 A_FSB<16>                        57 VCC                           
  8 nOE                              58 RA<2>                         
  9 nROMWE                           59 A_FSB<19>                     
 10 RA<10>                           60 KPR                           
 11 nDTACK_FSB                       61 RA<6>                         
 12 KPR                              62 GND                           
 13 nBERR_IOB                        63 RA<1>                         
 14 nDinOE                           64 KPR                           
 15 A_FSB<2>                         65 KPR                           
 16 nDTACK_IOB                       66 RA<3>                         
 17 nVPA_FSB                         67 KPR                           
 18 A_FSB<15>                        68 A_FSB<12>                     
 19 A_FSB<6>                         69 GND                           
 20 nROMCS                           70 RA<4>                         
 21 GND                              71 A_FSB<20>                     
 22 CLK2X_IOB                        72 KPR                           
 23 CLK_FSB                          73 nVMA_IOB                      
 24 nDoutOE                          74 nAoutOE                       
 25 A_FSB<21>                        75 GND                           
 26 VCC                              76 KPR                           
 27 CLK_IOB                          77 nADoutLE0                     
 28 A_FSB<9>                         78 A_FSB<7>                      
 29 nAS_IOB                          79 nCAS                          
 30 A_FSB<11>                        80 nUDS_FSB                      
 31 GND                              81 nLDS_IOB                      
 32 A_FSB<13>                        82 KPR                           
 33 nDinLE                           83 TDO                           
 34 KPR                              84 GND                           
 35 RA<5>                            85 nUDS_IOB                      
 36 KPR                              86 E_IOB                         
 37 RA<7>                            87 nRAS                          
 38 VCC                              88 VCC                           
 39 nRES                             89 nAS_FSB                       
 40 RA<8>                            90 A_FSB<5>                      
 41 KPR                              91 nRAMLWE                       
 42 RA<9>                            92 nLDS_FSB                      
 43 nVPA_IOB                         93 A_FSB<23>                     
 44 GND                              94 nRAMUWE                       
 45 TDI                              95 nWE_FSB                       
 46 RA<11>                           96 A_FSB<18>                     
 47 TMS                              97 A_FSB<17>                     
 48 TCK                              98 VCC                           
 49 KPR                              99 KPR                           
 50 nADoutLE1                       100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
