

Implementation tool: Xilinx Vivado v.2016.4
Project:             solution
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sun Nov 24 13:42:30 CST 2019

#=== Post-Implementation Resource usage ===
SLICE:         8080
LUT:          18591
FF:           13988
DSP:             89
BRAM:            83
SRL:           7734
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.751
CP achieved post-implemetation:    8.977
Timing met
