--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml board_top.twx board_top.ncd -o board_top.twr board_top.pcf -ucf
board_top.ucf

Design file:              board_top.ncd
Physical constraint file: board_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_xtal_i = PERIOD TIMEGRP "xtal_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203107 paths analyzed, 3042 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.191ns.
--------------------------------------------------------------------------------

Paths for end point rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (SLICE_X12Y34.F3), 392 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/Y_rot/i_3_1 (FF)
  Destination:          rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.097 - 0.127)
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/Y_rot/i_3_1 to rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.XQ       Tcko                  0.592   rotator/Y_rot/i_3_1
                                                       rotator/Y_rot/i_3_1
    SLICE_X2Y67.G2       net (fanout=1)        0.435   rotator/Y_rot/i_3_1
    SLICE_X2Y67.Y        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00001
                                                       rotator/Y_rot/Mrom_x1_aux_rom0000131
    SLICE_X3Y68.G2       net (fanout=13)       0.724   rotator/Y_rot/N14
    SLICE_X3Y68.Y        Tilo                  0.704   rotator/Y_rot/Mrom_rom_atan_i_rom000010
                                                       rotator/Y_rot/Mrom_x1_aux_rom000021
    MULT18X18_X0Y8.A2    net (fanout=1)        0.690   rotator/Y_rot/Mrom_x1_aux_rom00002
    MULT18X18_X0Y8.P21   Tmult                 4.873   rotator/Y_rot/Mmult_y1_aux
                                                       rotator/Y_rot/Mmult_y1_aux
    SLICE_X13Y59.F2      net (fanout=1)        2.056   rotator/Y_rot/Mmult_y1_aux_P_to_Adder_A_21
    SLICE_X13Y59.COUT    Topcyf                1.162   rotator/yrot_y1<13>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_lut<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.X       Tcinx                 0.462   rotator/yrot_y1<15>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_xor<23>
    SLICE_X13Y35.G2      net (fanout=5)        1.891   rotator/yrot_y1<15>
    SLICE_X13Y35.Y       Tilo                  0.704   N318
                                                       rotator/Z_rot/Mmux_x0_init_48
    SLICE_X13Y37.G4      net (fanout=4)        0.375   rotator/Z_rot/Mmux_x0_init_47
    SLICE_X13Y37.Y       Tilo                  0.704   N312
                                                       rotator/Z_rot/Mmux_x0_init_38_SW2_G
    SLICE_X12Y34.F3      net (fanout=2)        0.745   N322
    SLICE_X12Y34.CLK     Tfck                  1.285   rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
                                                       rotator/Z_rot/x_in_reg<16>1_G
                                                       rotator/Z_rot/x_in_reg<16>1
                                                       rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.161ns (11.245ns logic, 6.916ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/Y_rot/i_4_1 (FF)
  Destination:          rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.149ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.097 - 0.126)
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/Y_rot/i_4_1 to rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y67.XQ       Tcko                  0.591   rotator/Y_rot/i_4_1
                                                       rotator/Y_rot/i_4_1
    SLICE_X2Y67.G4       net (fanout=1)        0.424   rotator/Y_rot/i_4_1
    SLICE_X2Y67.Y        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00001
                                                       rotator/Y_rot/Mrom_x1_aux_rom0000131
    SLICE_X3Y68.G2       net (fanout=13)       0.724   rotator/Y_rot/N14
    SLICE_X3Y68.Y        Tilo                  0.704   rotator/Y_rot/Mrom_rom_atan_i_rom000010
                                                       rotator/Y_rot/Mrom_x1_aux_rom000021
    MULT18X18_X0Y8.A2    net (fanout=1)        0.690   rotator/Y_rot/Mrom_x1_aux_rom00002
    MULT18X18_X0Y8.P21   Tmult                 4.873   rotator/Y_rot/Mmult_y1_aux
                                                       rotator/Y_rot/Mmult_y1_aux
    SLICE_X13Y59.F2      net (fanout=1)        2.056   rotator/Y_rot/Mmult_y1_aux_P_to_Adder_A_21
    SLICE_X13Y59.COUT    Topcyf                1.162   rotator/yrot_y1<13>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_lut<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.X       Tcinx                 0.462   rotator/yrot_y1<15>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_xor<23>
    SLICE_X13Y35.G2      net (fanout=5)        1.891   rotator/yrot_y1<15>
    SLICE_X13Y35.Y       Tilo                  0.704   N318
                                                       rotator/Z_rot/Mmux_x0_init_48
    SLICE_X13Y37.G4      net (fanout=4)        0.375   rotator/Z_rot/Mmux_x0_init_47
    SLICE_X13Y37.Y       Tilo                  0.704   N312
                                                       rotator/Z_rot/Mmux_x0_init_38_SW2_G
    SLICE_X12Y34.F3      net (fanout=2)        0.745   N322
    SLICE_X12Y34.CLK     Tfck                  1.285   rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
                                                       rotator/Z_rot/x_in_reg<16>1_G
                                                       rotator/Z_rot/x_in_reg<16>1
                                                       rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.149ns (11.244ns logic, 6.905ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/Y_rot/i_3_1 (FF)
  Destination:          rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.089ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.097 - 0.127)
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/Y_rot/i_3_1 to rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.XQ       Tcko                  0.592   rotator/Y_rot/i_3_1
                                                       rotator/Y_rot/i_3_1
    SLICE_X2Y67.G2       net (fanout=1)        0.435   rotator/Y_rot/i_3_1
    SLICE_X2Y67.Y        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00001
                                                       rotator/Y_rot/Mrom_x1_aux_rom0000131
    SLICE_X2Y63.F3       net (fanout=13)       0.345   rotator/Y_rot/N14
    SLICE_X2Y63.X        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00004
                                                       rotator/Y_rot/Mrom_x1_aux_rom000041
    MULT18X18_X0Y8.A4    net (fanout=1)        0.942   rotator/Y_rot/Mrom_x1_aux_rom00004
    MULT18X18_X0Y8.P21   Tmult                 4.873   rotator/Y_rot/Mmult_y1_aux
                                                       rotator/Y_rot/Mmult_y1_aux
    SLICE_X13Y59.F2      net (fanout=1)        2.056   rotator/Y_rot/Mmult_y1_aux_P_to_Adder_A_21
    SLICE_X13Y59.COUT    Topcyf                1.162   rotator/yrot_y1<13>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_lut<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.X       Tcinx                 0.462   rotator/yrot_y1<15>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_xor<23>
    SLICE_X13Y35.G2      net (fanout=5)        1.891   rotator/yrot_y1<15>
    SLICE_X13Y35.Y       Tilo                  0.704   N318
                                                       rotator/Z_rot/Mmux_x0_init_48
    SLICE_X13Y37.G4      net (fanout=4)        0.375   rotator/Z_rot/Mmux_x0_init_47
    SLICE_X13Y37.Y       Tilo                  0.704   N312
                                                       rotator/Z_rot/Mmux_x0_init_38_SW2_G
    SLICE_X12Y34.F3      net (fanout=2)        0.745   N322
    SLICE_X12Y34.CLK     Tfck                  1.285   rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
                                                       rotator/Z_rot/x_in_reg<16>1_G
                                                       rotator/Z_rot/x_in_reg<16>1
                                                       rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.089ns (11.300ns logic, 6.789ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (SLICE_X12Y34.G3), 392 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/Y_rot/i_3_1 (FF)
  Destination:          rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.097 - 0.127)
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/Y_rot/i_3_1 to rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.XQ       Tcko                  0.592   rotator/Y_rot/i_3_1
                                                       rotator/Y_rot/i_3_1
    SLICE_X2Y67.G2       net (fanout=1)        0.435   rotator/Y_rot/i_3_1
    SLICE_X2Y67.Y        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00001
                                                       rotator/Y_rot/Mrom_x1_aux_rom0000131
    SLICE_X3Y68.G2       net (fanout=13)       0.724   rotator/Y_rot/N14
    SLICE_X3Y68.Y        Tilo                  0.704   rotator/Y_rot/Mrom_rom_atan_i_rom000010
                                                       rotator/Y_rot/Mrom_x1_aux_rom000021
    MULT18X18_X0Y8.A2    net (fanout=1)        0.690   rotator/Y_rot/Mrom_x1_aux_rom00002
    MULT18X18_X0Y8.P21   Tmult                 4.873   rotator/Y_rot/Mmult_y1_aux
                                                       rotator/Y_rot/Mmult_y1_aux
    SLICE_X13Y59.F2      net (fanout=1)        2.056   rotator/Y_rot/Mmult_y1_aux_P_to_Adder_A_21
    SLICE_X13Y59.COUT    Topcyf                1.162   rotator/yrot_y1<13>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_lut<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.X       Tcinx                 0.462   rotator/yrot_y1<15>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_xor<23>
    SLICE_X13Y35.G2      net (fanout=5)        1.891   rotator/yrot_y1<15>
    SLICE_X13Y35.Y       Tilo                  0.704   N318
                                                       rotator/Z_rot/Mmux_x0_init_48
    SLICE_X13Y37.G4      net (fanout=4)        0.375   rotator/Z_rot/Mmux_x0_init_47
    SLICE_X13Y37.Y       Tilo                  0.704   N312
                                                       rotator/Z_rot/Mmux_x0_init_38_SW2_G
    SLICE_X12Y34.G3      net (fanout=2)        0.745   N322
    SLICE_X12Y34.CLK     Tgck                  1.285   rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
                                                       rotator/Z_rot/x_in_reg<16>1_F
                                                       rotator/Z_rot/x_in_reg<16>1
                                                       rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.161ns (11.245ns logic, 6.916ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/Y_rot/i_4_1 (FF)
  Destination:          rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.149ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.097 - 0.126)
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/Y_rot/i_4_1 to rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y67.XQ       Tcko                  0.591   rotator/Y_rot/i_4_1
                                                       rotator/Y_rot/i_4_1
    SLICE_X2Y67.G4       net (fanout=1)        0.424   rotator/Y_rot/i_4_1
    SLICE_X2Y67.Y        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00001
                                                       rotator/Y_rot/Mrom_x1_aux_rom0000131
    SLICE_X3Y68.G2       net (fanout=13)       0.724   rotator/Y_rot/N14
    SLICE_X3Y68.Y        Tilo                  0.704   rotator/Y_rot/Mrom_rom_atan_i_rom000010
                                                       rotator/Y_rot/Mrom_x1_aux_rom000021
    MULT18X18_X0Y8.A2    net (fanout=1)        0.690   rotator/Y_rot/Mrom_x1_aux_rom00002
    MULT18X18_X0Y8.P21   Tmult                 4.873   rotator/Y_rot/Mmult_y1_aux
                                                       rotator/Y_rot/Mmult_y1_aux
    SLICE_X13Y59.F2      net (fanout=1)        2.056   rotator/Y_rot/Mmult_y1_aux_P_to_Adder_A_21
    SLICE_X13Y59.COUT    Topcyf                1.162   rotator/yrot_y1<13>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_lut<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.X       Tcinx                 0.462   rotator/yrot_y1<15>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_xor<23>
    SLICE_X13Y35.G2      net (fanout=5)        1.891   rotator/yrot_y1<15>
    SLICE_X13Y35.Y       Tilo                  0.704   N318
                                                       rotator/Z_rot/Mmux_x0_init_48
    SLICE_X13Y37.G4      net (fanout=4)        0.375   rotator/Z_rot/Mmux_x0_init_47
    SLICE_X13Y37.Y       Tilo                  0.704   N312
                                                       rotator/Z_rot/Mmux_x0_init_38_SW2_G
    SLICE_X12Y34.G3      net (fanout=2)        0.745   N322
    SLICE_X12Y34.CLK     Tgck                  1.285   rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
                                                       rotator/Z_rot/x_in_reg<16>1_F
                                                       rotator/Z_rot/x_in_reg<16>1
                                                       rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.149ns (11.244ns logic, 6.905ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/Y_rot/i_3_1 (FF)
  Destination:          rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.089ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.097 - 0.127)
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/Y_rot/i_3_1 to rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.XQ       Tcko                  0.592   rotator/Y_rot/i_3_1
                                                       rotator/Y_rot/i_3_1
    SLICE_X2Y67.G2       net (fanout=1)        0.435   rotator/Y_rot/i_3_1
    SLICE_X2Y67.Y        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00001
                                                       rotator/Y_rot/Mrom_x1_aux_rom0000131
    SLICE_X2Y63.F3       net (fanout=13)       0.345   rotator/Y_rot/N14
    SLICE_X2Y63.X        Tilo                  0.759   rotator/Y_rot/Mrom_x1_aux_rom00004
                                                       rotator/Y_rot/Mrom_x1_aux_rom000041
    MULT18X18_X0Y8.A4    net (fanout=1)        0.942   rotator/Y_rot/Mrom_x1_aux_rom00004
    MULT18X18_X0Y8.P21   Tmult                 4.873   rotator/Y_rot/Mmult_y1_aux
                                                       rotator/Y_rot/Mmult_y1_aux
    SLICE_X13Y59.F2      net (fanout=1)        2.056   rotator/Y_rot/Mmult_y1_aux_P_to_Adder_A_21
    SLICE_X13Y59.COUT    Topcyf                1.162   rotator/yrot_y1<13>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_lut<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<21>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   rotator/Y_rot/Mmult_y1_aux0_Madd_cy<22>
    SLICE_X13Y60.X       Tcinx                 0.462   rotator/yrot_y1<15>
                                                       rotator/Y_rot/Mmult_y1_aux0_Madd_xor<23>
    SLICE_X13Y35.G2      net (fanout=5)        1.891   rotator/yrot_y1<15>
    SLICE_X13Y35.Y       Tilo                  0.704   N318
                                                       rotator/Z_rot/Mmux_x0_init_48
    SLICE_X13Y37.G4      net (fanout=4)        0.375   rotator/Z_rot/Mmux_x0_init_47
    SLICE_X13Y37.Y       Tilo                  0.704   N312
                                                       rotator/Z_rot/Mmux_x0_init_38_SW2_G
    SLICE_X12Y34.G3      net (fanout=2)        0.745   N322
    SLICE_X12Y34.CLK     Tgck                  1.285   rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
                                                       rotator/Z_rot/x_in_reg<16>1_F
                                                       rotator/Z_rot/x_in_reg<16>1
                                                       rotator/Z_rot/reg_x/cicle[16].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.089ns (11.300ns logic, 6.789ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q (SLICE_X20Y74.G2), 273 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/X_rot/i_4_1 (FF)
  Destination:          rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.055ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/X_rot/i_4_1 to rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.YQ      Tcko                  0.587   rotator/X_rot/i_4_1
                                                       rotator/X_rot/i_4_1
    SLICE_X15Y44.G1      net (fanout=1)        0.533   rotator/X_rot/i_4_1
    SLICE_X15Y44.Y       Tilo                  0.704   rotator/X_rot/Mrom_x1_aux_rom00002
                                                       rotator/X_rot/Mrom_x1_aux_rom0000131
    SLICE_X15Y44.F2      net (fanout=13)       1.117   rotator/X_rot/N14
    SLICE_X15Y44.X       Tilo                  0.704   rotator/X_rot/Mrom_x1_aux_rom00002
                                                       rotator/X_rot/Mrom_x1_aux_rom000021
    MULT18X18_X0Y6.A2    net (fanout=2)        1.540   rotator/X_rot/Mrom_x1_aux_rom00002
    MULT18X18_X0Y6.P18   Tmult                 4.873   rotator/X_rot/Mmult_y1_aux
                                                       rotator/X_rot/Mmult_y1_aux
    SLICE_X14Y59.G2      net (fanout=1)        1.084   rotator/X_rot/Mmult_y1_aux_P_to_Adder_A_18
    SLICE_X14Y59.COUT    Topcyg                1.131   rotator/xrot_y1<9>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_lut<18>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<18>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   rotator/X_rot/Mmult_y1_aux0_Madd_cy<18>
    SLICE_X14Y60.COUT    Tbyp                  0.130   rotator/xrot_y1<11>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<19>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<20>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   rotator/X_rot/Mmult_y1_aux0_Madd_cy<20>
    SLICE_X14Y61.X       Tcinx                 0.497   rotator/xrot_y1<13>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_xor<21>
    SLICE_X20Y70.G1      net (fanout=3)        1.471   rotator/xrot_y1<13>
    SLICE_X20Y70.Y       Tilo                  0.759   N334
                                                       rotator/Y_rot/Mmux_x0_init_44
    SLICE_X20Y70.F4      net (fanout=2)        0.042   rotator/Y_rot/Mmux_x0_init_44
    SLICE_X20Y70.X       Tilo                  0.759   N334
                                                       rotator/Y_rot/Mmux_x0_init_34_SW0_G
    SLICE_X20Y74.G2      net (fanout=2)        0.839   N334
    SLICE_X20Y74.CLK     Tgck                  1.285   rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
                                                       rotator/Y_rot/x_in_reg<13>1_F
                                                       rotator/Y_rot/x_in_reg<13>1
                                                       rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     18.055ns (11.429ns logic, 6.626ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/X_rot/i_4_1 (FF)
  Destination:          rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.979ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/X_rot/i_4_1 to rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.YQ      Tcko                  0.587   rotator/X_rot/i_4_1
                                                       rotator/X_rot/i_4_1
    SLICE_X15Y44.G1      net (fanout=1)        0.533   rotator/X_rot/i_4_1
    SLICE_X15Y44.Y       Tilo                  0.704   rotator/X_rot/Mrom_x1_aux_rom00002
                                                       rotator/X_rot/Mrom_x1_aux_rom0000131
    SLICE_X14Y45.G3      net (fanout=13)       1.039   rotator/X_rot/N14
    SLICE_X14Y45.Y       Tilo                  0.759   rotator/X_rot/Mrom_x1_aux_rom00004
                                                       rotator/X_rot/Mrom_x1_aux_rom000011
    MULT18X18_X0Y6.A0    net (fanout=2)        1.487   rotator/X_rot/Mrom_x1_aux_rom0000
    MULT18X18_X0Y6.P18   Tmult                 4.873   rotator/X_rot/Mmult_y1_aux
                                                       rotator/X_rot/Mmult_y1_aux
    SLICE_X14Y59.G2      net (fanout=1)        1.084   rotator/X_rot/Mmult_y1_aux_P_to_Adder_A_18
    SLICE_X14Y59.COUT    Topcyg                1.131   rotator/xrot_y1<9>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_lut<18>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<18>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   rotator/X_rot/Mmult_y1_aux0_Madd_cy<18>
    SLICE_X14Y60.COUT    Tbyp                  0.130   rotator/xrot_y1<11>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<19>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<20>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   rotator/X_rot/Mmult_y1_aux0_Madd_cy<20>
    SLICE_X14Y61.X       Tcinx                 0.497   rotator/xrot_y1<13>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_xor<21>
    SLICE_X20Y70.G1      net (fanout=3)        1.471   rotator/xrot_y1<13>
    SLICE_X20Y70.Y       Tilo                  0.759   N334
                                                       rotator/Y_rot/Mmux_x0_init_44
    SLICE_X20Y70.F4      net (fanout=2)        0.042   rotator/Y_rot/Mmux_x0_init_44
    SLICE_X20Y70.X       Tilo                  0.759   N334
                                                       rotator/Y_rot/Mmux_x0_init_34_SW0_G
    SLICE_X20Y74.G2      net (fanout=2)        0.839   N334
    SLICE_X20Y74.CLK     Tgck                  1.285   rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
                                                       rotator/Y_rot/x_in_reg<13>1_F
                                                       rotator/Y_rot/x_in_reg<13>1
                                                       rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     17.979ns (11.484ns logic, 6.495ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotator/X_rot/i_3_1 (FF)
  Destination:          rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.939ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         xtal_i_BUFGP rising at 0.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotator/X_rot/i_3_1 to rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.YQ      Tcko                  0.652   rotator/X_rot/i_3_1
                                                       rotator/X_rot/i_3_1
    SLICE_X15Y44.G4      net (fanout=1)        0.352   rotator/X_rot/i_3_1
    SLICE_X15Y44.Y       Tilo                  0.704   rotator/X_rot/Mrom_x1_aux_rom00002
                                                       rotator/X_rot/Mrom_x1_aux_rom0000131
    SLICE_X15Y44.F2      net (fanout=13)       1.117   rotator/X_rot/N14
    SLICE_X15Y44.X       Tilo                  0.704   rotator/X_rot/Mrom_x1_aux_rom00002
                                                       rotator/X_rot/Mrom_x1_aux_rom000021
    MULT18X18_X0Y6.A2    net (fanout=2)        1.540   rotator/X_rot/Mrom_x1_aux_rom00002
    MULT18X18_X0Y6.P18   Tmult                 4.873   rotator/X_rot/Mmult_y1_aux
                                                       rotator/X_rot/Mmult_y1_aux
    SLICE_X14Y59.G2      net (fanout=1)        1.084   rotator/X_rot/Mmult_y1_aux_P_to_Adder_A_18
    SLICE_X14Y59.COUT    Topcyg                1.131   rotator/xrot_y1<9>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_lut<18>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<18>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   rotator/X_rot/Mmult_y1_aux0_Madd_cy<18>
    SLICE_X14Y60.COUT    Tbyp                  0.130   rotator/xrot_y1<11>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<19>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_cy<20>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   rotator/X_rot/Mmult_y1_aux0_Madd_cy<20>
    SLICE_X14Y61.X       Tcinx                 0.497   rotator/xrot_y1<13>
                                                       rotator/X_rot/Mmult_y1_aux0_Madd_xor<21>
    SLICE_X20Y70.G1      net (fanout=3)        1.471   rotator/xrot_y1<13>
    SLICE_X20Y70.Y       Tilo                  0.759   N334
                                                       rotator/Y_rot/Mmux_x0_init_44
    SLICE_X20Y70.F4      net (fanout=2)        0.042   rotator/Y_rot/Mmux_x0_init_44
    SLICE_X20Y70.X       Tilo                  0.759   N334
                                                       rotator/Y_rot/Mmux_x0_init_34_SW0_G
    SLICE_X20Y74.G2      net (fanout=2)        0.839   N334
    SLICE_X20Y74.CLK     Tgck                  1.285   rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
                                                       rotator/Y_rot/x_in_reg<13>1_F
                                                       rotator/Y_rot/x_in_reg<13>1
                                                       rotator/Y_rot/reg_x/cicle[13].ffd_inst/Q
    -------------------------------------------------  ---------------------------
    Total                                     17.939ns (11.494ns logic, 6.445ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xtal_i = PERIOD TIMEGRP "xtal_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point leds_out_6_OBUF_shift2 (SLICE_X1Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leds_out_6_OBUF_shift1 (FF)
  Destination:          leds_out_6_OBUF_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         xtal_i_BUFGP rising at 20.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: leds_out_6_OBUF_shift1 to leds_out_6_OBUF_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.YQ       Tcko                  0.470   leds_out_6_OBUF_shift2
                                                       leds_out_6_OBUF_shift1
    SLICE_X1Y53.BX       net (fanout=1)        0.364   leds_out_6_OBUF_shift1
    SLICE_X1Y53.CLK      Tckdi       (-Th)    -0.093   leds_out_6_OBUF_shift2
                                                       leds_out_6_OBUF_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point leds_out_6_OBUF_shift10 (SLICE_X1Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leds_out_6_OBUF_shift9 (FF)
  Destination:          leds_out_6_OBUF_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         xtal_i_BUFGP rising at 20.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: leds_out_6_OBUF_shift9 to leds_out_6_OBUF_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.YQ       Tcko                  0.470   leds_out_6_OBUF_shift10
                                                       leds_out_6_OBUF_shift9
    SLICE_X1Y50.BX       net (fanout=1)        0.364   leds_out_6_OBUF_shift9
    SLICE_X1Y50.CLK      Tckdi       (-Th)    -0.093   leds_out_6_OBUF_shift10
                                                       leds_out_6_OBUF_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ext_RAM/data_in_aux_1 (SLICE_X1Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_loader/data_out_1 (FF)
  Destination:          ext_RAM/data_in_aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         xtal_i_BUFGP rising at 20.000ns
  Destination Clock:    xtal_i_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: data_loader/data_out_1 to ext_RAM/data_in_aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.XQ       Tcko                  0.473   data_loader/data_out<1>
                                                       data_loader/data_out_1
    SLICE_X1Y36.BX       net (fanout=1)        0.377   data_loader/data_out<1>
    SLICE_X1Y36.CLK      Tckdi       (-Th)    -0.093   ext_RAM/data_in_aux<1>
                                                       ext_RAM/data_in_aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.566ns logic, 0.377ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xtal_i = PERIOD TIMEGRP "xtal_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: read_extram_counter/counter_aux<0>/SR
  Logical resource: read_extram_counter/counter_aux_0/SR
  Location pin: SLICE_X3Y55.SR
  Clock network: reset_read_extram_counter
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: read_extram_counter/counter_aux<0>/SR
  Logical resource: read_extram_counter/counter_aux_0/SR
  Location pin: SLICE_X3Y55.SR
  Clock network: reset_read_extram_counter
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: read_extram_counter/counter_aux<0>/SR
  Logical resource: read_extram_counter/counter_aux_1/SR
  Location pin: SLICE_X3Y55.SR
  Clock network: reset_read_extram_counter
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock xtal_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xtal_i         |   18.191|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 203107 paths, 0 nets, and 9499 connections

Design statistics:
   Minimum period:  18.191ns{1}   (Maximum frequency:  54.972MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  2 21:51:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



