// Seed: 268142265
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  assign id_3 = 1;
  wire id_4;
  assign id_4 = id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    output tri0  id_2,
    output wor   id_3,
    input  uwire id_4,
    output wand  id_5
);
  pullup (1, 1);
  module_0 modCall_1 (
      id_1,
      id_4
  );
  assign modCall_1.type_0 = 0;
  wire id_7;
  assign id_3 = 1;
  tri0 id_8;
  assign id_0 = 1;
  assign id_5 = id_8;
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = id_4;
endmodule
