Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 12:57:11 2023
| Host         : DESKTOP-URGPKP9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file miller_rabin_control_sets_placed.rpt
| Design       : miller_rabin
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           32 |
| Yes          | No                    | No                     |             159 |           53 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             280 |          102 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | d[30]_i_1_n_0              | d[31]_i_1_n_0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | prime_i_1_n_0              | reset_IBUF               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                            | reset_IBUF               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                            |                          |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | myrand/E[0]                | reset_IBUF               |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG | d[30]_i_1_n_0              |                          |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG | intermediate1_i_1_n_0      | intermediate[31]_i_1_n_0 |               20 |             31 |         1.55 |
|  clk_IBUF_BUFG | mod_exp_result[31]_i_1_n_0 |                          |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | count_to_s[31]_i_1_n_0     | reset_IBUF               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | exponent2__0               |                          |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | k[0]_i_1_n_0               | reset_IBUF               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | s[0]_i_1_n_0               | reset_IBUF               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | reset_IBUF                 |                          |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG | myrand/state_reg[0]_0      | reset_IBUF               |               46 |            120 |         2.61 |
|  clk_IBUF_BUFG |                            | rand_reset               |               29 |            123 |         4.24 |
+----------------+----------------------------+--------------------------+------------------+----------------+--------------+


