Classic Timing Analyzer report for SlowMultiplier
Sat Apr 23 08:54:30 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                   ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.241 ns                                       ; S                      ; SlowMultiplier:inst|Y.S4 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.908 ns                                       ; COUNTER4:inst1|TEMP[3] ; CNTRA[3]                 ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.411 ns                                       ; S                      ; LDAn                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.614 ns                                      ; S                      ; SlowMultiplier:inst|Y.S1 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1] ; COUNTER4:inst2|TEMP[3]   ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                        ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst2|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst2|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst2|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst2|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[2]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[1]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst2|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[0]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[2]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[1]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.148 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst1|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst1|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst1|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst1|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.084 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst1|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.084 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst1|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst1|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[3]           ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[0]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst1|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst1|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; COUNTER4:inst1|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.936 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[1]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.911 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.901 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst1|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst1|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S3         ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; SlowMultiplier:inst|Y.S3         ; CLK        ; CLK      ; None                        ; None                      ; 0.871 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S3         ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[3]           ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst1|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[2]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; SlowMultiplier:inst|Y.S3         ; CLK        ; CLK      ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S4         ; SlowMultiplier:inst|Y.S0         ; CLK        ; CLK      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst1|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst1|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S0         ; SlowMultiplier:inst|Y.S1         ; CLK        ; CLK      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; COUNTER4:inst1|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[2]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[3]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[2]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[2]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[3]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[4]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; SlowMultiplier:inst|Y.S3         ; CLK        ; CLK      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[2]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[3]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[4]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[5]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; SlowMultiplier:inst|Y.S3         ; CLK        ; CLK      ; None                        ; None                      ; 0.697 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst1|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[2]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[3]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[4]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[5]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[6]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S1         ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[0]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[0]           ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[0]           ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.648 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S1         ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[1]           ; COUNTER8:inst3|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[2]           ; COUNTER8:inst3|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[3]           ; COUNTER8:inst3|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[4]           ; COUNTER8:inst3|TEMP[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[5]           ; COUNTER8:inst3|TEMP[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[6]           ; COUNTER8:inst3|TEMP[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[7]           ; COUNTER8:inst3|TEMP[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[1]           ; COUNTER4:inst1|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[1]           ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[0]           ; SlowMultiplier:inst|Y.S3         ; CLK        ; CLK      ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER8:inst3|TEMP[0]           ; COUNTER8:inst3|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[2]           ; COUNTER4:inst1|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S2         ; SlowMultiplier:inst|Y.S2         ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S0         ; SlowMultiplier:inst|Y.S0         ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[2]           ; COUNTER4:inst2|TEMP[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[1]           ; COUNTER4:inst2|TEMP[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[0]           ; COUNTER4:inst2|TEMP[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst2|TEMP[3]           ; COUNTER4:inst2|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SlowMultiplier:inst|Y.S4         ; SlowMultiplier:inst|Y.S4         ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER4:inst1|TEMP[3]           ; COUNTER4:inst1|TEMP[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                       ; To Clock ;
+-------+--------------+------------+------+--------------------------+----------+
; N/A   ; None         ; 3.241 ns   ; S    ; SlowMultiplier:inst|Y.S4 ; CLK      ;
; N/A   ; None         ; 2.858 ns   ; S    ; SlowMultiplier:inst|Y.S0 ; CLK      ;
; N/A   ; None         ; 2.853 ns   ; S    ; SlowMultiplier:inst|Y.S1 ; CLK      ;
+-------+--------------+------------+------+--------------------------+----------+


+------------------------------------------------------------------------------------------------+
; tco                                                                                            ;
+-------+--------------+------------+----------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------+------------+------------+
; N/A   ; None         ; 6.908 ns   ; COUNTER4:inst1|TEMP[3]           ; CNTRA[3]   ; CLK        ;
; N/A   ; None         ; 6.631 ns   ; COUNTER4:inst2|TEMP[3]           ; CNTRB[3]   ; CLK        ;
; N/A   ; None         ; 6.531 ns   ; SlowMultiplier:inst|Y.S0         ; LDAn       ; CLK        ;
; N/A   ; None         ; 6.405 ns   ; COUNTER4:inst2|TEMP[1]           ; CNTRB[1]   ; CLK        ;
; N/A   ; None         ; 6.399 ns   ; COUNTER4:inst2|TEMP[2]           ; LDAn       ; CLK        ;
; N/A   ; None         ; 6.378 ns   ; COUNTER4:inst2|TEMP[1]           ; LDAn       ; CLK        ;
; N/A   ; None         ; 6.255 ns   ; COUNTER8:inst3|TEMP[6]           ; PRODUCT[6] ; CLK        ;
; N/A   ; None         ; 6.250 ns   ; COUNTER4:inst2|TEMP[0]           ; LDAn       ; CLK        ;
; N/A   ; None         ; 6.237 ns   ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; MCANDn     ; CLK        ;
; N/A   ; None         ; 6.231 ns   ; SlowMultiplier:inst|Y.S0         ; LDBn       ; CLK        ;
; N/A   ; None         ; 6.230 ns   ; SlowMultiplier:inst|Y.S0         ; LDCn       ; CLK        ;
; N/A   ; None         ; 6.155 ns   ; COUNTER4:inst1|TEMP[2]           ; MCANDn     ; CLK        ;
; N/A   ; None         ; 6.120 ns   ; COUNTER4:inst1|TEMP[0]           ; MCANDn     ; CLK        ;
; N/A   ; None         ; 6.063 ns   ; SlowMultiplier:inst|Y.S3         ; LDAn       ; CLK        ;
; N/A   ; None         ; 6.045 ns   ; COUNTER4:inst2|TEMP[3]           ; LDAn       ; CLK        ;
; N/A   ; None         ; 6.043 ns   ; COUNTER4:inst1|TEMP[2]           ; ENCn       ; CLK        ;
; N/A   ; None         ; 6.010 ns   ; COUNTER4:inst1|TEMP[2]           ; ENAn       ; CLK        ;
; N/A   ; None         ; 6.008 ns   ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; ENCn       ; CLK        ;
; N/A   ; None         ; 5.988 ns   ; COUNTER4:inst1|TEMP[1]           ; MCANDn     ; CLK        ;
; N/A   ; None         ; 5.975 ns   ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; ENAn       ; CLK        ;
; N/A   ; None         ; 5.891 ns   ; COUNTER4:inst1|TEMP[0]           ; ENCn       ; CLK        ;
; N/A   ; None         ; 5.869 ns   ; COUNTER8:inst3|TEMP[7]           ; PRODUCT[7] ; CLK        ;
; N/A   ; None         ; 5.864 ns   ; COUNTER4:inst1|TEMP[1]           ; ENBn       ; CLK        ;
; N/A   ; None         ; 5.858 ns   ; COUNTER4:inst1|TEMP[0]           ; ENAn       ; CLK        ;
; N/A   ; None         ; 5.855 ns   ; COUNTER4:inst2|TEMP[2]           ; CNTRB[2]   ; CLK        ;
; N/A   ; None         ; 5.834 ns   ; COUNTER4:inst1|TEMP[1]           ; ENCn       ; CLK        ;
; N/A   ; None         ; 5.827 ns   ; COUNTER4:inst2|TEMP[2]           ; MLTPn      ; CLK        ;
; N/A   ; None         ; 5.821 ns   ; COUNTER8:inst3|TEMP[1]           ; PRODUCT[1] ; CLK        ;
; N/A   ; None         ; 5.806 ns   ; COUNTER4:inst2|TEMP[1]           ; MLTPn      ; CLK        ;
; N/A   ; None         ; 5.804 ns   ; SlowMultiplier:inst|Y.S2         ; ENBn       ; CLK        ;
; N/A   ; None         ; 5.801 ns   ; COUNTER4:inst1|TEMP[1]           ; ENAn       ; CLK        ;
; N/A   ; None         ; 5.779 ns   ; COUNTER4:inst2|TEMP[0]           ; CNTRB[0]   ; CLK        ;
; N/A   ; None         ; 5.750 ns   ; SlowMultiplier:inst|Y.S2         ; ENCn       ; CLK        ;
; N/A   ; None         ; 5.735 ns   ; COUNTER4:inst1|TEMP[2]           ; ENBn       ; CLK        ;
; N/A   ; None         ; 5.717 ns   ; SlowMultiplier:inst|Y.S2         ; ENAn       ; CLK        ;
; N/A   ; None         ; 5.690 ns   ; COUNTER4:inst1|TEMP[3]~DUPLICATE ; ENBn       ; CLK        ;
; N/A   ; None         ; 5.678 ns   ; COUNTER4:inst2|TEMP[0]           ; MLTPn      ; CLK        ;
; N/A   ; None         ; 5.598 ns   ; COUNTER4:inst1|TEMP[2]           ; CNTRA[2]   ; CLK        ;
; N/A   ; None         ; 5.510 ns   ; COUNTER4:inst1|TEMP[0]           ; ENBn       ; CLK        ;
; N/A   ; None         ; 5.473 ns   ; COUNTER4:inst2|TEMP[3]           ; MLTPn      ; CLK        ;
; N/A   ; None         ; 5.457 ns   ; COUNTER4:inst1|TEMP[0]           ; CNTRA[0]   ; CLK        ;
; N/A   ; None         ; 5.339 ns   ; SlowMultiplier:inst|Y.S4         ; DONE       ; CLK        ;
; N/A   ; None         ; 5.320 ns   ; COUNTER8:inst3|TEMP[0]           ; PRODUCT[0] ; CLK        ;
; N/A   ; None         ; 5.196 ns   ; COUNTER4:inst1|TEMP[1]           ; CNTRA[1]   ; CLK        ;
; N/A   ; None         ; 5.194 ns   ; COUNTER8:inst3|TEMP[4]           ; PRODUCT[4] ; CLK        ;
; N/A   ; None         ; 5.191 ns   ; COUNTER8:inst3|TEMP[2]           ; PRODUCT[2] ; CLK        ;
; N/A   ; None         ; 5.191 ns   ; COUNTER8:inst3|TEMP[3]           ; PRODUCT[3] ; CLK        ;
; N/A   ; None         ; 5.146 ns   ; COUNTER8:inst3|TEMP[5]           ; PRODUCT[5] ; CLK        ;
+-------+--------------+------------+----------------------------------+------------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 8.411 ns        ; S    ; LDAn ;
; N/A   ; None              ; 8.111 ns        ; S    ; LDBn ;
; N/A   ; None              ; 8.110 ns        ; S    ; LDCn ;
+-------+-------------------+-----------------+------+------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                       ; To Clock ;
+---------------+-------------+-----------+------+--------------------------+----------+
; N/A           ; None        ; -2.614 ns ; S    ; SlowMultiplier:inst|Y.S1 ; CLK      ;
; N/A           ; None        ; -2.619 ns ; S    ; SlowMultiplier:inst|Y.S0 ; CLK      ;
; N/A           ; None        ; -3.002 ns ; S    ; SlowMultiplier:inst|Y.S4 ; CLK      ;
+---------------+-------------+-----------+------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Apr 23 08:54:30 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SlowMultiplier -c SlowMultiplier --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "COUNTER4:inst1|TEMP[1]" and destination register "COUNTER4:inst2|TEMP[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.707 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 8; REG Node = 'COUNTER4:inst1|TEMP[1]'
            Info: 2: + IC(0.370 ns) + CELL(0.346 ns) = 0.716 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; COMB Node = 'SlowMultiplier:inst|ENBn~0'
            Info: 3: + IC(0.245 ns) + CELL(0.746 ns) = 1.707 ns; Loc. = LCFF_X31_Y4_N19; Fanout = 4; REG Node = 'COUNTER4:inst2|TEMP[2]'
            Info: Total cell delay = 1.092 ns ( 63.97 % )
            Info: Total interconnect delay = 0.615 ns ( 36.03 % )
        Info: - Smallest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.484 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N19; Fanout = 4; REG Node = 'COUNTER4:inst2|TEMP[2]'
                Info: Total cell delay = 1.472 ns ( 59.26 % )
                Info: Total interconnect delay = 1.012 ns ( 40.74 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 8; REG Node = 'COUNTER4:inst1|TEMP[1]'
                Info: Total cell delay = 1.472 ns ( 59.33 % )
                Info: Total interconnect delay = 1.009 ns ( 40.67 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "SlowMultiplier:inst|Y.S4" (data pin = "S", clock pin = "CLK") is 3.241 ns
    Info: + Longest pin to register delay is 5.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 3; PIN Node = 'S'
        Info: 2: + IC(4.255 ns) + CELL(0.378 ns) = 5.480 ns; Loc. = LCCOMB_X31_Y4_N2; Fanout = 1; COMB Node = 'SlowMultiplier:inst|Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.635 ns; Loc. = LCFF_X31_Y4_N3; Fanout = 3; REG Node = 'SlowMultiplier:inst|Y.S4'
        Info: Total cell delay = 1.380 ns ( 24.49 % )
        Info: Total interconnect delay = 4.255 ns ( 75.51 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N3; Fanout = 3; REG Node = 'SlowMultiplier:inst|Y.S4'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
Info: tco from clock "CLK" to destination pin "CNTRA[3]" through register "COUNTER4:inst1|TEMP[3]" is 6.908 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N17; Fanout = 2; REG Node = 'COUNTER4:inst1|TEMP[3]'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N17; Fanout = 2; REG Node = 'COUNTER4:inst1|TEMP[3]'
        Info: 2: + IC(2.381 ns) + CELL(1.952 ns) = 4.333 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'CNTRA[3]'
        Info: Total cell delay = 1.952 ns ( 45.05 % )
        Info: Total interconnect delay = 2.381 ns ( 54.95 % )
Info: Longest tpd from source pin "S" to destination pin "LDAn" is 8.411 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 3; PIN Node = 'S'
    Info: 2: + IC(4.192 ns) + CELL(0.053 ns) = 5.092 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 5; COMB Node = 'SlowMultiplier:inst|Selector3~0'
    Info: 3: + IC(0.318 ns) + CELL(0.225 ns) = 5.635 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 2; COMB Node = 'SlowMultiplier:inst|Selector3~1'
    Info: 4: + IC(0.824 ns) + CELL(1.952 ns) = 8.411 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'LDAn'
    Info: Total cell delay = 3.077 ns ( 36.58 % )
    Info: Total interconnect delay = 5.334 ns ( 63.42 % )
Info: th for register "SlowMultiplier:inst|Y.S1" (data pin = "S", clock pin = "CLK") is -2.614 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N27; Fanout = 2; REG Node = 'SlowMultiplier:inst|Y.S1'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 3; PIN Node = 'S'
        Info: 2: + IC(4.192 ns) + CELL(0.053 ns) = 5.092 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 5; COMB Node = 'SlowMultiplier:inst|Selector3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.247 ns; Loc. = LCFF_X31_Y4_N27; Fanout = 2; REG Node = 'SlowMultiplier:inst|Y.S1'
        Info: Total cell delay = 1.055 ns ( 20.11 % )
        Info: Total interconnect delay = 4.192 ns ( 79.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Sat Apr 23 08:54:30 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


