\hypertarget{_u_a_r_t__interface_8h}{}\doxysection{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.h File Reference}
\label{_u_a_r_t__interface_8h}\index{COTS/MCAL/UART/UART\_interface.h@{COTS/MCAL/UART/UART\_interface.h}}


This file contains the interfacing information of UART driver.  


\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}}
\begin{DoxyCompactList}\small\item\em USART declaration structure for its registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___init_type}{USART\+\_\+\+Init\+Type}}
\begin{DoxyCompactList}\small\item\em USART Clock declaration structure for. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USART Clock declaration structure for its registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}{USART1\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40011000)
\item 
\#define \mbox{\hyperlink{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}{USART2\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40004400)
\item 
\#define \mbox{\hyperlink{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}{USART6\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40011400)
\item 
\#define \mbox{\hyperlink{group__uart__registers_ga38f9de19e0022108a0536f7b88267d5e}{USART1\+\_\+\+REG}}~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}{USART1\+\_\+\+BASE\+\_\+\+ADDRESS}})
\item 
\#define \mbox{\hyperlink{group__uart__registers_ga1a4ecad9a4dcd0594be0f53e2017dc66}{USART2\+\_\+\+REG}}~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}{USART2\+\_\+\+BASE\+\_\+\+ADDRESS}})
\item 
\#define \mbox{\hyperlink{group__uart__registers_gac07061e10fa07006ad02f7810500ff91}{USART6\+\_\+\+REG}}~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}{USART6\+\_\+\+BASE\+\_\+\+ADDRESS}})
\item 
\#define \mbox{\hyperlink{group__uart__over__sampling_gaf8c5da91760498f5e23684c559d9d0d1}{OVER\+\_\+\+SAMPLING\+\_\+16}}~(0)
\item 
\#define \mbox{\hyperlink{group__uart__over__sampling_ga6d7508f36c8dde4eed0ab2ad952e344c}{OVER\+\_\+\+SAMPLING\+\_\+8}}~(1)
\item 
\#define \mbox{\hyperlink{group__uart__operating__modes_ga68e18d9e86deac2cd5519242d9cbacfa}{TX\+\_\+\+ONLY}}~(0)
\item 
\#define \mbox{\hyperlink{group__uart__operating__modes_ga74cf94a9df9d9b857d11b2befc9eaf1a}{RX\+\_\+\+ONLY}}~(1)
\item 
\#define \mbox{\hyperlink{group__uart__operating__modes_gac320fb8cc73d1635bf24181d566e708c}{TX\+\_\+\+RX}}~(2)
\item 
\#define \mbox{\hyperlink{group__uart__parity_ga30a963ff1432e4cfbdd83e74045ef142}{EVEN\+\_\+\+PARITY}}~(0)
\item 
\#define \mbox{\hyperlink{group__uart__parity_ga898d7631f24dd6b1deebf808a2214ea2}{ODD\+\_\+\+PARITY}}~(1)
\item 
\#define \mbox{\hyperlink{group__uart__bit__sizes_gaee68d10bce9651f8903872f9e1e8753c}{MODE\+\_\+8\+BIT}}~(0)
\item 
\#define \mbox{\hyperlink{group__uart__bit__sizes_ga034730cadeba4657ae21a0bbb35bcb16}{MODE\+\_\+9\+BIT}}~(1)
\item 
\#define \mbox{\hyperlink{group__uart__stop__bits_ga22de6895caca557a97364a36572ca319}{STOP\+\_\+\+BIT\+\_\+1}}~(0)
\item 
\#define \mbox{\hyperlink{group__uart__stop__bits_ga85d5bd1feb713cdf0f59068366e8ab99}{STOP\+\_\+\+BIT\+\_\+0\+\_\+5}}~(1)
\item 
\#define \mbox{\hyperlink{group__uart__stop__bits_gafa1ce323ca9ac6fe9181f9f25eeb7953}{STOP\+\_\+\+BIT\+\_\+2}}~(2)
\item 
\#define \mbox{\hyperlink{group__uart__stop__bits_gaac9febcb73e8885a7d2ef78d6396a4e0}{STOP\+\_\+\+BIT\+\_\+1\+\_\+5}}~(3)
\item 
\#define \mbox{\hyperlink{_u_a_r_t__interface_8h_a514ad415fb6125ba296793df7d1a468a}{ENABLE}}~1
\item 
\#define \mbox{\hyperlink{_u_a_r_t__interface_8h_a99496f7308834e8b220f7894efa0b6ab}{DISABLE}}~0
\item 
\#define \mbox{\hyperlink{_u_a_r_t__interface_8h_a6d446b35159115d4080e505601938aac}{\+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+}}~9600
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a73bf3b20827ed61d222ae8dfb1eda45c}{MUSART\+\_\+v\+Init}} (\mbox{\hyperlink{struct_u_s_a_r_t___init_type}{USART\+\_\+\+Init\+Type}} $\ast$A\+\_\+\+Init\+Struct, \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}} $\ast$A\+\_\+\+Clock\+Init\+Struct, \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Sets a certain pin\textquotesingle{}s output value on a speific port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a4b385eba59231a73011eb70b55a8ffee}{MUSART\+\_\+v\+Enable}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Enables the USART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_acafcd6cc785d2b7d90f66b17a9f95ec2}{MUSART\+\_\+v\+Disable}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Disables the USART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a2ada5f0990eceabc128d3fcbeb79377c}{MUSART\+\_\+v\+Transmit\+Byte}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx, \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} A\+\_\+u8\+Byte)
\begin{DoxyCompactList}\small\item\em Transmits a byte using the USART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_aaf5b81f3e000ad569a835ff04fb24014}{MUSART\+\_\+v\+Transmit\+String}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx, \mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} $\ast$A\+\_\+ptrc8\+String)
\begin{DoxyCompactList}\small\item\em Transmits a string using the USART peripheral. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{_u_a_r_t__interface_8h_a4f947717a103374791c627ad6a7d23b1}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Non\+Blocking}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Receives a byte using the USART peripheral (non-\/blocking) \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{_u_a_r_t__interface_8h_a1c7805c08b1ccfe84258b0791bde3a8f}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Blocking}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Receives a byte using the USART peripheral (blocking) \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} $\ast$ \mbox{\hyperlink{_u_a_r_t__interface_8h_ae8b4dd1c6f12ebf2614390dd23877801}{MUSART\+\_\+ptr\+Receive\+String\+Synch\+Non\+Blocking}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Receives a string using the USART peripheral (non-\/blocking) \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a9012038beeb0224f40e9191a16255dda}{MUSART\+\_\+v\+Recieve\+String}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx, \mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} A\+\_\+c8\+Your\+String\mbox{[}$\,$\mbox{]})
\begin{DoxyCompactList}\small\item\em Receives a string using the USART peripheral (blocking) \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{_u_a_r_t__interface_8h_a963243cdece8f17e1245a78ea097b344}{MUSART\+\_\+u8\+Compare\+String}} (\mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} $\ast$String1, \mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} $\ast$String2)
\begin{DoxyCompactList}\small\item\em Compares two strings using the USART peripheral. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{_u_a_r_t__interface_8h_aa3fe2075503bcc8e72eacd6da0b8fcad}{MUSART\+\_\+u8\+Read\+Data\+Register}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Reads the status register of the USART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a4ab0324766d87def5f6b36bfd1863932}{MUSART\+\_\+v\+Clear\+Flags}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx)
\begin{DoxyCompactList}\small\item\em Clears the status register of the USART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a0d2b121793165ec2fa0091f7bdebd70b}{MUSART\+\_\+v\+Rx\+Int\+Set\+Status}} (\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$A\+\_\+\+USARTx, \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} A\+\_\+u8\+Status)
\begin{DoxyCompactList}\small\item\em Set the status of the RX interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a9ef0e7048b326b502767829152cb23f9}{MUSART1\+\_\+v\+Set\+Call\+Back}} (void($\ast$Fptr)(void))
\begin{DoxyCompactList}\small\item\em Set UART1 RX callback function. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_a85a06b37be14149456c2d8cc53b7f559}{MUSART2\+\_\+v\+Set\+Call\+Back}} (void($\ast$Fptr)(void))
\begin{DoxyCompactList}\small\item\em Set UART2 RX callback function. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_u_a_r_t__interface_8h_aac1d01690bcd0920bd5ced4670cef24f}{MUSART6\+\_\+v\+Set\+Call\+Back}} (void($\ast$Fptr)(void))
\begin{DoxyCompactList}\small\item\em Set UART6 RX callback function. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains the interfacing information of UART driver. 

\begin{DoxyAuthor}{Author}
Ali El Bana 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
10/14/2022 
\end{DoxyDate}


Definition in file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_u_a_r_t__interface_8h_a514ad415fb6125ba296793df7d1a468a}\label{_u_a_r_t__interface_8h_a514ad415fb6125ba296793df7d1a468a}} 
\index{UART\_interface.h@{UART\_interface.h}!ENABLE@{ENABLE}}
\index{ENABLE@{ENABLE}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{ENABLE}{ENABLE}}
{\footnotesize\ttfamily \#define ENABLE~1}

Enable Status 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00400}{400}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a99496f7308834e8b220f7894efa0b6ab}\label{_u_a_r_t__interface_8h_a99496f7308834e8b220f7894efa0b6ab}} 
\index{UART\_interface.h@{UART\_interface.h}!DISABLE@{DISABLE}}
\index{DISABLE@{DISABLE}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{DISABLE}{DISABLE}}
{\footnotesize\ttfamily \#define DISABLE~0}

Disable Status 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00406}{406}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a6d446b35159115d4080e505601938aac}\label{_u_a_r_t__interface_8h_a6d446b35159115d4080e505601938aac}} 
\index{UART\_interface.h@{UART\_interface.h}!\_\_BAUDRATE\_\_@{\_\_BAUDRATE\_\_}}
\index{\_\_BAUDRATE\_\_@{\_\_BAUDRATE\_\_}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{\_\_BAUDRATE\_\_}{\_\_BAUDRATE\_\_}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+~9600}

Default baud rate of the UART peripheral 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00412}{412}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_u_a_r_t__interface_8h_a73bf3b20827ed61d222ae8dfb1eda45c}\label{_u_a_r_t__interface_8h_a73bf3b20827ed61d222ae8dfb1eda45c}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vInit@{MUSART\_vInit}}
\index{MUSART\_vInit@{MUSART\_vInit}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vInit()}{MUSART\_vInit()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___init_type}{USART\+\_\+\+Init\+Type}} $\ast$}]{A\+\_\+\+Init\+Struct,  }\item[{\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}} $\ast$}]{A\+\_\+\+Clock\+Init\+Struct,  }\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Sets a certain pin\textquotesingle{}s output value on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+Init\+Struct} & Pointer to a structure that contains the configuration information for the specified USART peripheral. \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+\+Clock\+Init\+Struct} & Pointer to a structure that contains the configuration information for the specified USART peripheral. \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00037}{37}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00038 \{}
\DoxyCodeLine{00039 }
\DoxyCodeLine{00040     \textcolor{keywordflow}{if} (A\_USARTx == \mbox{\hyperlink{group__uart__registers_ga38f9de19e0022108a0536f7b88267d5e}{USART1\_REG}})}
\DoxyCodeLine{00041     \{}
\DoxyCodeLine{00042 }
\DoxyCodeLine{00043         \mbox{\hyperlink{_m_r_c_c__interface_8h_adf4049d31c5859572e821de89f05d6df}{MRCC\_vEnablePeriphralCLK}}(\mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\_APB2}}, \mbox{\hyperlink{group___peripheral_ga420f9a41acd93e242601bb3a43fbd0f8}{APB2ENR\_USART1EN}});}
\DoxyCodeLine{00044 }
\DoxyCodeLine{00045         \textcolor{comment}{/*configer Tx1 as alt fun*/}}
\DoxyCodeLine{00046         \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\_ConfigType}} TX1 =}
\DoxyCodeLine{00047             \{}
\DoxyCodeLine{00048                 .\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}} = USART1\_PORT, .Pin = TX1\_PIN, .Mode = \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\_MODE\_AF}}, .OutputType = \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\_PUSHPULL}}, .OutputSpeed = \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\_MediumSpeed}}, .InputType = \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\_NoPull}}, .AF\_Type = \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\_AF7}}\};}
\DoxyCodeLine{00049 }
\DoxyCodeLine{00050         \mbox{\hyperlink{_g_p_i_o__interface_8h_ae0822bea960c4226977e88ec16f3764e}{MGPIOx\_vInit}}(\&TX1);}
\DoxyCodeLine{00051 }
\DoxyCodeLine{00052         \textcolor{comment}{/*configer Rx1 as alt fun*/}}
\DoxyCodeLine{00053         \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\_ConfigType}} RX1 =}
\DoxyCodeLine{00054             \{}
\DoxyCodeLine{00055                 .\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}} = USART1\_PORT, .Pin = RX1\_PIN, .Mode = \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\_MODE\_AF}}, .OutputType = \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\_PUSHPULL}}, .OutputSpeed = \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\_MediumSpeed}}, .InputType = \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\_NoPull}}, .AF\_Type = \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\_AF7}}\};}
\DoxyCodeLine{00056 }
\DoxyCodeLine{00057         \mbox{\hyperlink{_g_p_i_o__interface_8h_ae0822bea960c4226977e88ec16f3764e}{MGPIOx\_vInit}}(\&RX1);}
\DoxyCodeLine{00058     \}}
\DoxyCodeLine{00059     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (A\_USARTx == \mbox{\hyperlink{group__uart__registers_ga1a4ecad9a4dcd0594be0f53e2017dc66}{USART2\_REG}})}
\DoxyCodeLine{00060     \{}
\DoxyCodeLine{00061 }
\DoxyCodeLine{00062         \mbox{\hyperlink{_m_r_c_c__interface_8h_adf4049d31c5859572e821de89f05d6df}{MRCC\_vEnablePeriphralCLK}}(\mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\_APB2}}, \mbox{\hyperlink{group___peripheral_ga9485c3e161e4c625e95e5a8f1aa05b30}{APB1ENR\_USART2EN}});}
\DoxyCodeLine{00063 }
\DoxyCodeLine{00064         \textcolor{comment}{/*configer Tx2 as alt fun*/}}
\DoxyCodeLine{00065         \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\_ConfigType}} TX2 =}
\DoxyCodeLine{00066             \{}
\DoxyCodeLine{00067                 .\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}} = USART2\_PORT, .Pin = TX2\_PIN, .Mode = \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\_MODE\_AF}}, .OutputType = \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\_PUSHPULL}}, .OutputSpeed = \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\_MediumSpeed}}, .InputType = \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\_NoPull}}, .AF\_Type = \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\_AF7}}\};}
\DoxyCodeLine{00068 }
\DoxyCodeLine{00069         \mbox{\hyperlink{_g_p_i_o__interface_8h_ae0822bea960c4226977e88ec16f3764e}{MGPIOx\_vInit}}(\&TX2);}
\DoxyCodeLine{00070 }
\DoxyCodeLine{00071         \textcolor{comment}{/*configer Rx2 as alt fun*/}}
\DoxyCodeLine{00072         \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\_ConfigType}} RX2 =}
\DoxyCodeLine{00073             \{}
\DoxyCodeLine{00074                 .\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}} = USART2\_PORT, .Pin = RX2\_PIN, .Mode = \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\_MODE\_AF}}, .OutputType = \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\_PUSHPULL}}, .OutputSpeed = \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\_MediumSpeed}}, .InputType = \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\_NoPull}}, .AF\_Type = \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\_AF7}}\};}
\DoxyCodeLine{00075 }
\DoxyCodeLine{00076         \mbox{\hyperlink{_g_p_i_o__interface_8h_ae0822bea960c4226977e88ec16f3764e}{MGPIOx\_vInit}}(\&RX2);}
\DoxyCodeLine{00077     \}}
\DoxyCodeLine{00078     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (A\_USARTx == \mbox{\hyperlink{group__uart__registers_gac07061e10fa07006ad02f7810500ff91}{USART6\_REG}})}
\DoxyCodeLine{00079     \{}
\DoxyCodeLine{00080 }
\DoxyCodeLine{00081         \mbox{\hyperlink{_m_r_c_c__interface_8h_adf4049d31c5859572e821de89f05d6df}{MRCC\_vEnablePeriphralCLK}}(\mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\_APB2}}, \mbox{\hyperlink{group___peripheral_ga84b80e93e2a2d9aa77ede6763f2f6ba1}{APB2ENR\_USART6EN}});}
\DoxyCodeLine{00082 }
\DoxyCodeLine{00083         \textcolor{comment}{/*configer Tx6 as alt fun*/}}
\DoxyCodeLine{00084         \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\_ConfigType}} TX6 =}
\DoxyCodeLine{00085             \{}
\DoxyCodeLine{00086                 .\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}} = USART6\_PORT, .Pin = TX6\_PIN, .Mode = \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\_MODE\_AF}}, .OutputType = \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\_PUSHPULL}}, .OutputSpeed = \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\_MediumSpeed}}, .InputType = \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\_NoPull}}, .AF\_Type = \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\_AF7}}\};}
\DoxyCodeLine{00087 }
\DoxyCodeLine{00088         \mbox{\hyperlink{_g_p_i_o__interface_8h_ae0822bea960c4226977e88ec16f3764e}{MGPIOx\_vInit}}(\&TX6);}
\DoxyCodeLine{00089 }
\DoxyCodeLine{00090         \textcolor{comment}{/*configer Rx6 as alt fun*/}}
\DoxyCodeLine{00091         \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\_ConfigType}} RX6 =}
\DoxyCodeLine{00092             \{}
\DoxyCodeLine{00093                 .\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}} = USART6\_PORT, .Pin = RX6\_PIN, .Mode = \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\_MODE\_AF}}, .OutputType = \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\_PUSHPULL}}, .OutputSpeed = \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\_MediumSpeed}}, .InputType = \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\_NoPull}}, .AF\_Type = \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\_AF7}}\};}
\DoxyCodeLine{00094 }
\DoxyCodeLine{00095         \mbox{\hyperlink{_g_p_i_o__interface_8h_ae0822bea960c4226977e88ec16f3764e}{MGPIOx\_vInit}}(\&RX6);}
\DoxyCodeLine{00096     \}}
\DoxyCodeLine{00097 }
\DoxyCodeLine{00098     \textcolor{comment}{// BuadRate/Over-\/sampling selections:}}
\DoxyCodeLine{00099     \textcolor{keywordflow}{switch} (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_a62c8fbf658e9677667a2f82aaae8ad8e}{Oversampling}})}
\DoxyCodeLine{00100     \{}
\DoxyCodeLine{00101 }
\DoxyCodeLine{00102     \textcolor{keywordflow}{case} \mbox{\hyperlink{group__uart__over__sampling_gaf8c5da91760498f5e23684c559d9d0d1}{OVER\_SAMPLING\_16}}:}
\DoxyCodeLine{00103 }
\DoxyCodeLine{00104         A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a2261448def1f381fb720aa1696ce6cc7}{BRR\_REG}} = UART\_BRR\_SAMPLING16(\_\_PCLK\_\_, A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_afa1b17287553d6f2ed8e4ded8067ce7d}{BaudRate}});}
\DoxyCodeLine{00105 }
\DoxyCodeLine{00106         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00107 }
\DoxyCodeLine{00108     \textcolor{keywordflow}{case} \mbox{\hyperlink{group__uart__over__sampling_ga6d7508f36c8dde4eed0ab2ad952e344c}{OVER\_SAMPLING\_8}}:}
\DoxyCodeLine{00109 }
\DoxyCodeLine{00110         A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a2261448def1f381fb720aa1696ce6cc7}{BRR\_REG}} = UART\_BRR\_SAMPLING16(\_\_PCLK\_\_, A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_afa1b17287553d6f2ed8e4ded8067ce7d}{BaudRate}});}
\DoxyCodeLine{00111 }
\DoxyCodeLine{00112         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00113     \}}
\DoxyCodeLine{00114 }
\DoxyCodeLine{00115     A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}} = (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_a62c8fbf658e9677667a2f82aaae8ad8e}{Oversampling}} << MUSART\_CR1\_OVER8\_BIT) |}
\DoxyCodeLine{00116                         (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_a732332f56fabda2390e935a042712ed0}{DataWidth}} << MUSART\_CR1\_M\_BIT) |}
\DoxyCodeLine{00117                         (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_affc0431b2a8516a92695a7250028bf57}{Parity\_Enable}} << MUSART\_CR1\_PCE\_BIT) |}
\DoxyCodeLine{00118                         (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_ae83afe06a0ae8c796873deee3203608e}{Parity\_Selection}} << MUSART\_CR1\_PS\_BIT);}
\DoxyCodeLine{00119 }
\DoxyCodeLine{00120     \textcolor{keywordflow}{switch} (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_ae274fe8182e9785a01cea7354892a9ec}{TransferDirection}})}
\DoxyCodeLine{00121     \{}
\DoxyCodeLine{00122     \textcolor{keywordflow}{case} \mbox{\hyperlink{group__uart__operating__modes_ga68e18d9e86deac2cd5519242d9cbacfa}{TX\_ONLY}}:}
\DoxyCodeLine{00123 }
\DoxyCodeLine{00124         \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_TE\_BIT);}
\DoxyCodeLine{00125 }
\DoxyCodeLine{00126         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00127 }
\DoxyCodeLine{00128     \textcolor{keywordflow}{case} RX\_ONLY:}
\DoxyCodeLine{00129 }
\DoxyCodeLine{00130         \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_RE\_BIT);}
\DoxyCodeLine{00131 }
\DoxyCodeLine{00132         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00133 }
\DoxyCodeLine{00134     \textcolor{keywordflow}{case} \mbox{\hyperlink{group__uart__operating__modes_gac320fb8cc73d1635bf24181d566e708c}{TX\_RX}}:}
\DoxyCodeLine{00135 }
\DoxyCodeLine{00136         \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_TE\_BIT);}
\DoxyCodeLine{00137         \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_RE\_BIT);}
\DoxyCodeLine{00138 }
\DoxyCodeLine{00139         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00140     \}}
\DoxyCodeLine{00141 }
\DoxyCodeLine{00142     A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_af226d966a116ce9a6a703070339ee580}{CR2\_REG}} = (A\_InitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___init_type_aeb52c37ce9ee7768af06e4d90d88d1a2}{StopBits}} << MUSART\_CR2\_STOP\_BIT) |}
\DoxyCodeLine{00143                         (A\_ClockInitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a0fdb99d837deb1ce696f2324fd6abc02}{ClockOutput}} << MUSART\_CR2\_CLKEN\_BIT) |}
\DoxyCodeLine{00144                         (A\_ClockInitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a86c0c9aaf06dd093b727020851b18258}{ClockPhase}} << MUSART\_CR2\_CPHA\_BIT) |}
\DoxyCodeLine{00145                         (A\_ClockInitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a196a11a0546d1589d06e484d0d92e093}{ClockPolarity}} << MUSART\_CR2\_CPOL\_BIT) |}
\DoxyCodeLine{00146                         (A\_ClockInitStruct-\/>\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a310fd344063c5472789d02c1f5732aa6}{LastBitClockPulse}} << MUSART\_CR2\_LBCL\_BIT);}
\DoxyCodeLine{00147 }
\DoxyCodeLine{00148     A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}} = 0; \textcolor{comment}{// Clear all the flags.}}
\DoxyCodeLine{00149 }
\DoxyCodeLine{00150     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_UE\_BIT); \textcolor{comment}{// EN the peripheral.}}
\DoxyCodeLine{00151 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00192}{APB1\+ENR\+\_\+\+USART2\+EN}}, \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00311}{APB2\+ENR\+\_\+\+USART1\+EN}}, \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00304}{APB2\+ENR\+\_\+\+USART6\+EN}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00113}{USART\+\_\+\+Init\+Type\+::\+Baud\+Rate}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00084}{USART\+\_\+\+Memory\+Map\+Type\+::\+BRR\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00154}{USART\+\_\+\+Clock\+Init\+Type\+Def\+::\+Clock\+Output}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00162}{USART\+\_\+\+Clock\+Init\+Type\+Def\+::\+Clock\+Phase}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00158}{USART\+\_\+\+Clock\+Init\+Type\+Def\+::\+Clock\+Polarity}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00088}{USART\+\_\+\+Memory\+Map\+Type\+::\+CR1\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00092}{USART\+\_\+\+Memory\+Map\+Type\+::\+CR2\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00117}{USART\+\_\+\+Init\+Type\+::\+Data\+Width}}, \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00513}{GPIOx\+\_\+\+AF7}}, \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00264}{GPIOx\+\_\+\+Medium\+Speed}}, \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00184}{GPIOx\+\_\+\+MODE\+\_\+\+AF}}, \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00293}{GPIOx\+\_\+\+No\+Pull}}, \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00242}{GPIOx\+\_\+\+PUSHPULL}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00166}{USART\+\_\+\+Clock\+Init\+Type\+Def\+::\+Last\+Bit\+Clock\+Pulse}}, \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}, \mbox{\hyperlink{_m_r_c_c__program_8c_source_l00400}{MRCC\+\_\+v\+Enable\+Periphral\+CLK()}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00037}{MUSART\+\_\+v\+Init()}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00296}{OVER\+\_\+\+SAMPLING\+\_\+16}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00302}{OVER\+\_\+\+SAMPLING\+\_\+8}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00142}{USART\+\_\+\+Init\+Type\+::\+Oversampling}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00125}{USART\+\_\+\+Init\+Type\+::\+Parity\+\_\+\+Enable}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00129}{USART\+\_\+\+Init\+Type\+::\+Parity\+\_\+\+Selection}}, \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00028}{MGPIOx\+\_\+\+Config\+Type\+::\+Port}}, \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00072}{RCC\+\_\+\+APB2}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00076}{USART\+\_\+\+Memory\+Map\+Type\+::\+SR\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00121}{USART\+\_\+\+Init\+Type\+::\+Stop\+Bits}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00134}{USART\+\_\+\+Init\+Type\+::\+Transfer\+Direction}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00314}{TX\+\_\+\+ONLY}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00326}{TX\+\_\+\+RX}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00051}{USART1\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00057}{USART2\+\_\+\+REG}}, and \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00063}{USART6\+\_\+\+REG}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00037}{MUSART\+\_\+v\+Init()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a4b385eba59231a73011eb70b55a8ffee}\label{_u_a_r_t__interface_8h_a4b385eba59231a73011eb70b55a8ffee}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vEnable@{MUSART\_vEnable}}
\index{MUSART\_vEnable@{MUSART\_vEnable}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vEnable()}{MUSART\_vEnable()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Enables the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00156}{156}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00157 \{}
\DoxyCodeLine{00158     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_UE\_BIT);}
\DoxyCodeLine{00159 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00088}{USART\+\_\+\+Memory\+Map\+Type\+::\+CR1\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00156}{MUSART\+\_\+v\+Enable()}}, and \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00156}{MUSART\+\_\+v\+Enable()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_acafcd6cc785d2b7d90f66b17a9f95ec2}\label{_u_a_r_t__interface_8h_acafcd6cc785d2b7d90f66b17a9f95ec2}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vDisable@{MUSART\_vDisable}}
\index{MUSART\_vDisable@{MUSART\_vDisable}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vDisable()}{MUSART\_vDisable()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Disables the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00164}{164}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00165 \{}
\DoxyCodeLine{00166     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, MUSART\_CR1\_UE\_BIT);}
\DoxyCodeLine{00167 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00088}{USART\+\_\+\+Memory\+Map\+Type\+::\+CR1\+\_\+\+REG}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00164}{MUSART\+\_\+v\+Disable()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00164}{MUSART\+\_\+v\+Disable()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a2ada5f0990eceabc128d3fcbeb79377c}\label{_u_a_r_t__interface_8h_a2ada5f0990eceabc128d3fcbeb79377c}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vTransmitByte@{MUSART\_vTransmitByte}}
\index{MUSART\_vTransmitByte@{MUSART\_vTransmitByte}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vTransmitByte()}{MUSART\_vTransmitByte()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Transmit\+Byte (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx,  }\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{A\+\_\+u8\+Byte }\end{DoxyParamCaption})}



Transmits a byte using the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Byte} & Byte to be transmitted \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00172}{172}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00173 \{}
\DoxyCodeLine{00174 }
\DoxyCodeLine{00175     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group__bitmath_ga675c41d461abd3b2224e9c3d99d7151a}{GET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}}, MUSART\_SR\_TXE\_BIT) == 0)}
\DoxyCodeLine{00176         ;}
\DoxyCodeLine{00177 }
\DoxyCodeLine{00178     A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}{DR\_REG}} = A\_u8Byte;}
\DoxyCodeLine{00179 }
\DoxyCodeLine{00180     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group__bitmath_ga675c41d461abd3b2224e9c3d99d7151a}{GET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}}, MUSART\_SR\_TC\_BIT) == 0)}
\DoxyCodeLine{00181         ;}
\DoxyCodeLine{00182 }
\DoxyCodeLine{00183     \textcolor{comment}{// Clear the TC flag:}}
\DoxyCodeLine{00184     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}}, MUSART\_SR\_TC\_BIT);}
\DoxyCodeLine{00185 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00080}{USART\+\_\+\+Memory\+Map\+Type\+::\+DR\+\_\+\+REG}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00044}{GET\+\_\+\+BIT}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00172}{MUSART\+\_\+v\+Transmit\+Byte()}}, and \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00076}{USART\+\_\+\+Memory\+Map\+Type\+::\+SR\+\_\+\+REG}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00172}{MUSART\+\_\+v\+Transmit\+Byte()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00190}{MUSART\+\_\+v\+Transmit\+String()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_aaf5b81f3e000ad569a835ff04fb24014}\label{_u_a_r_t__interface_8h_aaf5b81f3e000ad569a835ff04fb24014}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vTransmitString@{MUSART\_vTransmitString}}
\index{MUSART\_vTransmitString@{MUSART\_vTransmitString}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vTransmitString()}{MUSART\_vTransmitString()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Transmit\+String (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx,  }\item[{\mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} $\ast$}]{A\+\_\+ptrc8\+String }\end{DoxyParamCaption})}



Transmits a string using the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+ptrc8\+String} & Pointer to the string to be transmitted \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00190}{190}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00191 \{}
\DoxyCodeLine{00192 }
\DoxyCodeLine{00193     \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\_t}} loc\_u8Iterator = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}};}
\DoxyCodeLine{00194 }
\DoxyCodeLine{00195     \textcolor{keywordflow}{while} (A\_ptrc8String[loc\_u8Iterator] != \textcolor{charliteral}{'\(\backslash\)0'})}
\DoxyCodeLine{00196     \{}
\DoxyCodeLine{00197 }
\DoxyCodeLine{00198         \mbox{\hyperlink{_u_a_r_t__interface_8h_a2ada5f0990eceabc128d3fcbeb79377c}{MUSART\_vTransmitByte}}(A\_USARTx, A\_ptrc8String[loc\_u8Iterator]);}
\DoxyCodeLine{00199 }
\DoxyCodeLine{00200         loc\_u8Iterator++;}
\DoxyCodeLine{00201     \}}
\DoxyCodeLine{00202 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00056}{INITIAL\+\_\+\+ZERO}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00172}{MUSART\+\_\+v\+Transmit\+Byte()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00190}{MUSART\+\_\+v\+Transmit\+String()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00190}{MUSART\+\_\+v\+Transmit\+String()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a4f947717a103374791c627ad6a7d23b1}\label{_u_a_r_t__interface_8h_a4f947717a103374791c627ad6a7d23b1}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_u8ReceiveByteSynchNonBlocking@{MUSART\_u8ReceiveByteSynchNonBlocking}}
\index{MUSART\_u8ReceiveByteSynchNonBlocking@{MUSART\_u8ReceiveByteSynchNonBlocking}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_u8ReceiveByteSynchNonBlocking()}{MUSART\_u8ReceiveByteSynchNonBlocking()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Non\+Blocking (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Receives a byte using the USART peripheral (non-\/blocking) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Received byte from the USART peripheral 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00207}{207}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00208 \{}
\DoxyCodeLine{00209 }
\DoxyCodeLine{00210     \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\_t}} loc\_u8Data = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}};}
\DoxyCodeLine{00211 }
\DoxyCodeLine{00212     \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\_t}} loc\_u8TimeOut = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}};}
\DoxyCodeLine{00213 }
\DoxyCodeLine{00214     \textcolor{keywordflow}{while} ((\mbox{\hyperlink{group__bitmath_ga675c41d461abd3b2224e9c3d99d7151a}{GET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}}, MUSART\_SR\_RXNE\_BIT) == 0) \&\& (loc\_u8TimeOut < THRESHOLD\_VALUE))}
\DoxyCodeLine{00215     \{}
\DoxyCodeLine{00216         loc\_u8TimeOut++;}
\DoxyCodeLine{00217     \}}
\DoxyCodeLine{00218 }
\DoxyCodeLine{00219     \textcolor{keywordflow}{if} (loc\_u8TimeOut == THRESHOLD\_VALUE)}
\DoxyCodeLine{00220     \{}
\DoxyCodeLine{00221         loc\_u8Data = 255; \textcolor{comment}{// To detect the error.}}
\DoxyCodeLine{00222     \}}
\DoxyCodeLine{00223     \textcolor{keywordflow}{else}}
\DoxyCodeLine{00224     \{}
\DoxyCodeLine{00225         loc\_u8Data = A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}{DR\_REG}};}
\DoxyCodeLine{00226     \}}
\DoxyCodeLine{00227 }
\DoxyCodeLine{00228     \textcolor{keywordflow}{return} loc\_u8Data;}
\DoxyCodeLine{00229 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00080}{USART\+\_\+\+Memory\+Map\+Type\+::\+DR\+\_\+\+REG}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00044}{GET\+\_\+\+BIT}}, \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00056}{INITIAL\+\_\+\+ZERO}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00207}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Non\+Blocking()}}, and \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00076}{USART\+\_\+\+Memory\+Map\+Type\+::\+SR\+\_\+\+REG}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00246}{MUSART\+\_\+ptr\+Receive\+String\+Synch\+Non\+Blocking()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00207}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Non\+Blocking()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a1c7805c08b1ccfe84258b0791bde3a8f}\label{_u_a_r_t__interface_8h_a1c7805c08b1ccfe84258b0791bde3a8f}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_u8ReceiveByteSynchBlocking@{MUSART\_u8ReceiveByteSynchBlocking}}
\index{MUSART\_u8ReceiveByteSynchBlocking@{MUSART\_u8ReceiveByteSynchBlocking}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_u8ReceiveByteSynchBlocking()}{MUSART\_u8ReceiveByteSynchBlocking()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Blocking (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Receives a byte using the USART peripheral (blocking) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Received byte from the USART peripheral 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00234}{234}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00235 \{}
\DoxyCodeLine{00236 }
\DoxyCodeLine{00237     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group__bitmath_ga675c41d461abd3b2224e9c3d99d7151a}{GET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}}, MUSART\_SR\_RXNE\_BIT) == 0)}
\DoxyCodeLine{00238         ;}
\DoxyCodeLine{00239 }
\DoxyCodeLine{00240     \textcolor{keywordflow}{return} A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}{DR\_REG}};}
\DoxyCodeLine{00241 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00080}{USART\+\_\+\+Memory\+Map\+Type\+::\+DR\+\_\+\+REG}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00044}{GET\+\_\+\+BIT}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00234}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Blocking()}}, and \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00076}{USART\+\_\+\+Memory\+Map\+Type\+::\+SR\+\_\+\+REG}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00234}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Blocking()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00268}{MUSART\+\_\+v\+Recieve\+String()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_ae8b4dd1c6f12ebf2614390dd23877801}\label{_u_a_r_t__interface_8h_ae8b4dd1c6f12ebf2614390dd23877801}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_ptrReceiveStringSynchNonBlocking@{MUSART\_ptrReceiveStringSynchNonBlocking}}
\index{MUSART\_ptrReceiveStringSynchNonBlocking@{MUSART\_ptrReceiveStringSynchNonBlocking}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_ptrReceiveStringSynchNonBlocking()}{MUSART\_ptrReceiveStringSynchNonBlocking()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} $\ast$ MUSART\+\_\+ptr\+Receive\+String\+Synch\+Non\+Blocking (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Receives a string using the USART peripheral (non-\/blocking) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pointer to the received string from the USART peripheral 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00246}{246}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00247 \{}
\DoxyCodeLine{00248 }
\DoxyCodeLine{00249     \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\_t}} loc\_u8Iterator = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}};}
\DoxyCodeLine{00250 }
\DoxyCodeLine{00251     \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\_t}} loc\_u8DataCome;}
\DoxyCodeLine{00252 }
\DoxyCodeLine{00253     \textcolor{keywordflow}{while} ((loc\_u8DataCome = \mbox{\hyperlink{_u_a_r_t__interface_8h_a4f947717a103374791c627ad6a7d23b1}{MUSART\_u8ReceiveByteSynchNonBlocking}}(A\_USARTx)) != 13)}
\DoxyCodeLine{00254     \{}
\DoxyCodeLine{00255         G\_u8String[loc\_u8Iterator] = loc\_u8DataCome;}
\DoxyCodeLine{00256 }
\DoxyCodeLine{00257         loc\_u8Iterator++;}
\DoxyCodeLine{00258     \}}
\DoxyCodeLine{00259 }
\DoxyCodeLine{00260     G\_u8String[loc\_u8Iterator] = \textcolor{charliteral}{'\(\backslash\)0'};}
\DoxyCodeLine{00261 }
\DoxyCodeLine{00262     \textcolor{keywordflow}{return} (G\_u8String);}
\DoxyCodeLine{00263 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00056}{INITIAL\+\_\+\+ZERO}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00246}{MUSART\+\_\+ptr\+Receive\+String\+Synch\+Non\+Blocking()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00207}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Non\+Blocking()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00246}{MUSART\+\_\+ptr\+Receive\+String\+Synch\+Non\+Blocking()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a9012038beeb0224f40e9191a16255dda}\label{_u_a_r_t__interface_8h_a9012038beeb0224f40e9191a16255dda}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vRecieveString@{MUSART\_vRecieveString}}
\index{MUSART\_vRecieveString@{MUSART\_vRecieveString}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vRecieveString()}{MUSART\_vRecieveString()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Recieve\+String (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx,  }\item[{\mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}}}]{A\+\_\+c8\+Your\+String\mbox{[}$\,$\mbox{]} }\end{DoxyParamCaption})}



Receives a string using the USART peripheral (blocking) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+c8\+Your\+String} & Pointer to the string to be transmitted \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00268}{268}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00269 \{}
\DoxyCodeLine{00270 }
\DoxyCodeLine{00271     \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\_t}} L\_u32Counter = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}};}
\DoxyCodeLine{00272 }
\DoxyCodeLine{00273     A\_c8YourString[L\_u32Counter] = \mbox{\hyperlink{_u_a_r_t__interface_8h_a1c7805c08b1ccfe84258b0791bde3a8f}{MUSART\_u8ReceiveByteSynchBlocking}}(A\_USARTx);}
\DoxyCodeLine{00274 }
\DoxyCodeLine{00275     \textcolor{keywordflow}{while} (A\_c8YourString[L\_u32Counter] != \textcolor{charliteral}{'\(\backslash\)0'})}
\DoxyCodeLine{00276     \{}
\DoxyCodeLine{00277 }
\DoxyCodeLine{00278         L\_u32Counter++;}
\DoxyCodeLine{00279 }
\DoxyCodeLine{00280         A\_c8YourString[L\_u32Counter] = \mbox{\hyperlink{_u_a_r_t__interface_8h_a1c7805c08b1ccfe84258b0791bde3a8f}{MUSART\_u8ReceiveByteSynchBlocking}}(A\_USARTx);}
\DoxyCodeLine{00281 }
\DoxyCodeLine{00282         \textcolor{keywordflow}{if} ((A\_c8YourString[L\_u32Counter] == \textcolor{charliteral}{'\(\backslash\)n'}) || (A\_c8YourString[L\_u32Counter] == \textcolor{charliteral}{'\(\backslash\)r'}))}
\DoxyCodeLine{00283         \{}
\DoxyCodeLine{00284             A\_c8YourString[L\_u32Counter] = \textcolor{charliteral}{'\(\backslash\)0'};}
\DoxyCodeLine{00285         \}}
\DoxyCodeLine{00286     \}}
\DoxyCodeLine{00287 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00056}{INITIAL\+\_\+\+ZERO}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00234}{MUSART\+\_\+u8\+Receive\+Byte\+Synch\+Blocking()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00268}{MUSART\+\_\+v\+Recieve\+String()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00268}{MUSART\+\_\+v\+Recieve\+String()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a963243cdece8f17e1245a78ea097b344}\label{_u_a_r_t__interface_8h_a963243cdece8f17e1245a78ea097b344}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_u8CompareString@{MUSART\_u8CompareString}}
\index{MUSART\_u8CompareString@{MUSART\_u8CompareString}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_u8CompareString()}{MUSART\_u8CompareString()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} MUSART\+\_\+u8\+Compare\+String (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} $\ast$}]{String1,  }\item[{\mbox{\hyperlink{group__typedefs_ga4782c2e0e32746464299989e379e14a8}{c8\+\_\+t}} $\ast$}]{String2 }\end{DoxyParamCaption})}



Compares two strings using the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em String1} & Pointer to the first string \\
\hline
\mbox{\texttt{ in}}  & {\em String2} & Pointer to the second string \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
SAME\+\_\+\+STRING if the strings are equal, DIFFERENT\+\_\+\+STRING if not 
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group__standardvalues_ga7b8c0d456045358dc5197792205b20be}{SAME\+\_\+\+STRING}} \mbox{\hyperlink{group__standardvalues_gaa956229c39573f53bbcc5e20f445d6c8}{DIFFERENT\+\_\+\+STRING}} 
\end{DoxySeeAlso}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00292}{292}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00293 \{}
\DoxyCodeLine{00294 }
\DoxyCodeLine{00295     \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\_t}} L\_u8TheComparingResult = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}};}
\DoxyCodeLine{00296 }
\DoxyCodeLine{00297     \textcolor{keywordflow}{if} (strcmp(String1, String2) == \mbox{\hyperlink{group__standardvalues_ga7b8c0d456045358dc5197792205b20be}{SAME\_STRING}})}
\DoxyCodeLine{00298     \{}
\DoxyCodeLine{00299         L\_u8TheComparingResult = \mbox{\hyperlink{group__standardvalues_ga7b8c0d456045358dc5197792205b20be}{SAME\_STRING}};}
\DoxyCodeLine{00300     \}}
\DoxyCodeLine{00301     \textcolor{keywordflow}{else}}
\DoxyCodeLine{00302     \{}
\DoxyCodeLine{00303         L\_u8TheComparingResult = \mbox{\hyperlink{group__standardvalues_gaa956229c39573f53bbcc5e20f445d6c8}{DIFFERENT\_STRING}};}
\DoxyCodeLine{00304     \}}
\DoxyCodeLine{00305 }
\DoxyCodeLine{00306     \textcolor{keywordflow}{return} L\_u8TheComparingResult;}
\DoxyCodeLine{00307 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00129}{DIFFERENT\+\_\+\+STRING}}, \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00056}{INITIAL\+\_\+\+ZERO}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00292}{MUSART\+\_\+u8\+Compare\+String()}}, and \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00120}{SAME\+\_\+\+STRING}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00292}{MUSART\+\_\+u8\+Compare\+String()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_aa3fe2075503bcc8e72eacd6da0b8fcad}\label{_u_a_r_t__interface_8h_aa3fe2075503bcc8e72eacd6da0b8fcad}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_u8ReadDataRegister@{MUSART\_u8ReadDataRegister}}
\index{MUSART\_u8ReadDataRegister@{MUSART\_u8ReadDataRegister}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_u8ReadDataRegister()}{MUSART\_u8ReadDataRegister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} MUSART\+\_\+u8\+Read\+Data\+Register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Reads the status register of the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status register value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00312}{312}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00313 \{}
\DoxyCodeLine{00314     \textcolor{keywordflow}{return} A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}{DR\_REG}};}
\DoxyCodeLine{00315 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00080}{USART\+\_\+\+Memory\+Map\+Type\+::\+DR\+\_\+\+REG}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00312}{MUSART\+\_\+u8\+Read\+Data\+Register()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00312}{MUSART\+\_\+u8\+Read\+Data\+Register()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a4ab0324766d87def5f6b36bfd1863932}\label{_u_a_r_t__interface_8h_a4ab0324766d87def5f6b36bfd1863932}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vClearFlags@{MUSART\_vClearFlags}}
\index{MUSART\_vClearFlags@{MUSART\_vClearFlags}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vClearFlags()}{MUSART\_vClearFlags()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Clear\+Flags (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx }\end{DoxyParamCaption})}



Clears the status register of the USART peripheral. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00320}{320}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00321 \{}
\DoxyCodeLine{00322     A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\_REG}} = 0;}
\DoxyCodeLine{00323 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00320}{MUSART\+\_\+v\+Clear\+Flags()}}, and \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00076}{USART\+\_\+\+Memory\+Map\+Type\+::\+SR\+\_\+\+REG}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00320}{MUSART\+\_\+v\+Clear\+Flags()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a0d2b121793165ec2fa0091f7bdebd70b}\label{_u_a_r_t__interface_8h_a0d2b121793165ec2fa0091f7bdebd70b}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART\_vRxIntSetStatus@{MUSART\_vRxIntSetStatus}}
\index{MUSART\_vRxIntSetStatus@{MUSART\_vRxIntSetStatus}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART\_vRxIntSetStatus()}{MUSART\_vRxIntSetStatus()}}
{\footnotesize\ttfamily void MUSART\+\_\+v\+Rx\+Int\+Set\+Status (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$}]{A\+\_\+\+USARTx,  }\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{A\+\_\+u8\+Status }\end{DoxyParamCaption})}



Set the status of the RX interrupt. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+\+USARTx} & Pointer to USARTx registers map \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Status} & Status of the RX interrupt (ENABLE/\+DISABLE) \\
\hline
\end{DoxyParams}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_u_a_r_t__interface_8h_a514ad415fb6125ba296793df7d1a468a}{ENABLE}} \mbox{\hyperlink{_u_a_r_t__interface_8h_a99496f7308834e8b220f7894efa0b6ab}{DISABLE}} 
\end{DoxySeeAlso}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00328}{328}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00329 \{}
\DoxyCodeLine{00330 }
\DoxyCodeLine{00331     \textcolor{keywordflow}{switch} (A\_u8Status)}
\DoxyCodeLine{00332     \{}
\DoxyCodeLine{00333 }
\DoxyCodeLine{00334     \textcolor{keywordflow}{case} ENABLE:}
\DoxyCodeLine{00335         \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, (MUSART\_CR1\_RXNEIE\_BIT));}
\DoxyCodeLine{00336         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00337 }
\DoxyCodeLine{00338     \textcolor{keywordflow}{case} DISABLE:}
\DoxyCodeLine{00339         \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}(A\_USARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\_REG}}, (MUSART\_CR1\_RXNEIE\_BIT));}
\DoxyCodeLine{00340         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00341     \}}
\DoxyCodeLine{00342 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00088}{USART\+\_\+\+Memory\+Map\+Type\+::\+CR1\+\_\+\+REG}}, \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00328}{MUSART\+\_\+v\+Rx\+Int\+Set\+Status()}}, and \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00328}{MUSART\+\_\+v\+Rx\+Int\+Set\+Status()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a9ef0e7048b326b502767829152cb23f9}\label{_u_a_r_t__interface_8h_a9ef0e7048b326b502767829152cb23f9}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART1\_vSetCallBack@{MUSART1\_vSetCallBack}}
\index{MUSART1\_vSetCallBack@{MUSART1\_vSetCallBack}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART1\_vSetCallBack()}{MUSART1\_vSetCallBack()}}
{\footnotesize\ttfamily void MUSART1\+\_\+v\+Set\+Call\+Back (\begin{DoxyParamCaption}\item[{void($\ast$)(void)}]{Fptr }\end{DoxyParamCaption})}



Set UART1 RX callback function. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em Fptr} & Pointer to the callback function \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00347}{347}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00348 \{}
\DoxyCodeLine{00349     MUSART1\_CallBack = Fptr;}
\DoxyCodeLine{00350 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00347}{MUSART1\+\_\+v\+Set\+Call\+Back()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00347}{MUSART1\+\_\+v\+Set\+Call\+Back()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_a85a06b37be14149456c2d8cc53b7f559}\label{_u_a_r_t__interface_8h_a85a06b37be14149456c2d8cc53b7f559}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART2\_vSetCallBack@{MUSART2\_vSetCallBack}}
\index{MUSART2\_vSetCallBack@{MUSART2\_vSetCallBack}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART2\_vSetCallBack()}{MUSART2\_vSetCallBack()}}
{\footnotesize\ttfamily void MUSART2\+\_\+v\+Set\+Call\+Back (\begin{DoxyParamCaption}\item[{void($\ast$)(void)}]{Fptr }\end{DoxyParamCaption})}



Set UART2 RX callback function. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em Fptr} & Pointer to the callback function \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00355}{355}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00356 \{}
\DoxyCodeLine{00357     MUSART2\_CallBack = Fptr;}
\DoxyCodeLine{00358 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00355}{MUSART2\+\_\+v\+Set\+Call\+Back()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00355}{MUSART2\+\_\+v\+Set\+Call\+Back()}}.

\mbox{\Hypertarget{_u_a_r_t__interface_8h_aac1d01690bcd0920bd5ced4670cef24f}\label{_u_a_r_t__interface_8h_aac1d01690bcd0920bd5ced4670cef24f}} 
\index{UART\_interface.h@{UART\_interface.h}!MUSART6\_vSetCallBack@{MUSART6\_vSetCallBack}}
\index{MUSART6\_vSetCallBack@{MUSART6\_vSetCallBack}!UART\_interface.h@{UART\_interface.h}}
\doxysubsubsection{\texorpdfstring{MUSART6\_vSetCallBack()}{MUSART6\_vSetCallBack()}}
{\footnotesize\ttfamily void MUSART6\+\_\+v\+Set\+Call\+Back (\begin{DoxyParamCaption}\item[{void($\ast$)(void)}]{Fptr }\end{DoxyParamCaption})}



Set UART6 RX callback function. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em Fptr} & Pointer to the callback function \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00363}{363}} of file \mbox{\hyperlink{_u_a_r_t__program_8c_source}{UART\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00364 \{}
\DoxyCodeLine{00365     MUSART6\_CallBack = Fptr;}
\DoxyCodeLine{00366 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00363}{MUSART6\+\_\+v\+Set\+Call\+Back()}}.



Referenced by \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00363}{MUSART6\+\_\+v\+Set\+Call\+Back()}}.

