#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Dec 29 23:13:53 2016
# Process ID: 17520
# Current directory: C:/Users/Emre/Desktop/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log Tetris.vds -mode batch -messageDb vivado.pb -notrace -source Tetris.tcl
# Log file: C:/Users/Emre/Desktop/project_2/project_2.runs/synth_1/Tetris.vds
# Journal file: C:/Users/Emre/Desktop/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Tetris.tcl -notrace
Command: synth_design -top Tetris -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 265.793 ; gain = 94.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Tetris' [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:23]
	Parameter debounceConstant bound to: 1000000 - type: integer 
WARNING: [Synth 8-387] label required on module instance [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:56]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/ClockDivider.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/ClockDivider.sv:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:220]
INFO: [Synth 8-638] synthesizing module 'SevSeg_4digit' [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/SevSeg_4digit.sv:33]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevSeg_4digit' (2#1) [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/SevSeg_4digit.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:392]
WARNING: [Synth 8-87] always_comb on 'boolean_reg' did not result in combinational logic [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:393]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:48]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:50]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:49]
INFO: [Synth 8-256] done synthesizing module 'Tetris' (3#1) [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 305.770 ; gain = 134.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 305.770 ; gain = 134.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Emre/Desktop/project_2/project_2.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/Emre/Desktop/project_2/project_2.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Emre/Desktop/project_2/project_2.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Tetris_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Tetris_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 597.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dForTempCathodes" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clockDebounce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "jA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clockDForTempCathodes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tempEightthCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempEightthCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tempEightthCathode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tempSeventhCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempSixthCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempFivethCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempFourthCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempThirdCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempSecondCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempSecondCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempFirstCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "in0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "IntersectionChecker" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boolean" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dForTempCathodes" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clockDebounce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "jA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clockDForTempCathodes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tempEightthCathode0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tempEightthCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tempEightthCathode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempSeventhCathode0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tempSixthCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempFivethCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempFourthCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempThirdCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempSecondCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempSecondCathode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempFirstCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "IntersectionChecker" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "boolean" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tempSeventhCathode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkIntersection6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'boolean_reg' [C:/Users/Emre/Desktop/project_2/project_2.srcs/sources_1/new/Tetris.sv:393]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     24 Bit        Muxes := 16    
	   8 Input     24 Bit        Muxes := 4     
	   7 Input     24 Bit        Muxes := 2     
	   6 Input     24 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
	   8 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Tetris 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     24 Bit        Muxes := 16    
	   8 Input     24 Bit        Muxes := 4     
	   7 Input     24 Bit        Muxes := 2     
	   6 Input     24 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
	   8 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "a" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dForTempCathodes" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clockDebounce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tempFirstCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempEightthCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tempSecondCathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "jA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 597.684 ; gain = 426.172

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[1] ' (FDE) to '\IntersectionChecker_reg[2] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[2] ' (FDE) to '\IntersectionChecker_reg[3] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[3] ' (FDE) to '\IntersectionChecker_reg[4] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[4] ' (FDE) to '\IntersectionChecker_reg[5] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[5] ' (FDE) to '\IntersectionChecker_reg[6] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[6] ' (FDE) to '\IntersectionChecker_reg[7] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[7] ' (FDE) to '\IntersectionChecker_reg[8] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[8] ' (FDE) to '\IntersectionChecker_reg[9] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[9] ' (FDE) to '\IntersectionChecker_reg[10] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[10] ' (FDE) to '\IntersectionChecker_reg[11] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[11] ' (FDE) to '\IntersectionChecker_reg[12] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[12] ' (FDE) to '\IntersectionChecker_reg[13] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[13] ' (FDE) to '\IntersectionChecker_reg[14] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[14] ' (FDE) to '\IntersectionChecker_reg[15] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[15] ' (FDE) to '\IntersectionChecker_reg[16] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[16] ' (FDE) to '\IntersectionChecker_reg[17] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[17] ' (FDE) to '\IntersectionChecker_reg[18] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[18] ' (FDE) to '\IntersectionChecker_reg[19] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[19] ' (FDE) to '\IntersectionChecker_reg[20] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[20] ' (FDE) to '\IntersectionChecker_reg[21] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[21] ' (FDE) to '\IntersectionChecker_reg[22] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[22] ' (FDE) to '\IntersectionChecker_reg[23] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[23] ' (FDE) to '\IntersectionChecker_reg[24] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[24] ' (FDE) to '\IntersectionChecker_reg[25] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[25] ' (FDE) to '\IntersectionChecker_reg[26] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[26] ' (FDE) to '\IntersectionChecker_reg[27] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[27] ' (FDE) to '\IntersectionChecker_reg[28] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[28] ' (FDE) to '\IntersectionChecker_reg[29] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[29] ' (FDE) to '\IntersectionChecker_reg[30] '
INFO: [Synth 8-3886] merging instance '\IntersectionChecker_reg[30] ' (FDE) to '\IntersectionChecker_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IntersectionChecker_reg[31] )
INFO: [Synth 8-3886] merging instance '\blue_reg[7] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3886] merging instance '\blue_reg[6] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3886] merging instance '\blue_reg[5] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3886] merging instance '\blue_reg[4] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3886] merging instance '\blue_reg[3] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3886] merging instance '\blue_reg[2] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3886] merging instance '\blue_reg[1] ' (LD) to '\blue_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blue_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\blue_reg[7] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[6] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[5] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[4] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[3] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[2] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[1] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[0] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[31] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[30] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[29] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[28] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[27] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[26] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[25] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[24] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[23] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[22] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[21] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[20] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[19] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[18] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[17] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[16] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[15] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[14] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[13] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[12] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[11] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[10] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[9] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[8] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[7] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[6] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[5] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[4] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[3] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[2] ) is unused and will be removed from module Tetris.
WARNING: [Synth 8-3332] Sequential element (\IntersectionChecker_reg[1] ) is unused and will be removed from module Tetris.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 597.684 ; gain = 426.172

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 597.684 ; gain = 426.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 660.504 ; gain = 488.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   131|
|3     |LUT1   |   258|
|4     |LUT2   |   285|
|5     |LUT3   |   164|
|6     |LUT4   |   191|
|7     |LUT5   |   104|
|8     |LUT6   |   305|
|9     |MUXF7  |    16|
|10    |FDCE   |    52|
|11    |FDRE   |   308|
|12    |FDSE   |     1|
|13    |LD     |    16|
|14    |IBUF   |     4|
|15    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  1863|
|2     |  nolabel_line56  |ClockDivider  |    21|
|3     |  nolabel_line220 |SevSeg_4digit |    52|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 660.504 ; gain = 169.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 488.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Tetris' is not ideal for floorplanning, since the cellview 'Tetris' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 40 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 660.504 ; gain = 473.125
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 660.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 23:14:57 2016...
