#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 03 16:58:52 2017
# Process ID: 9788
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1
# Command line: vivado.exe -log teste_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source teste_wrapper.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/teste_wrapper.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source teste_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jduarte/Documents/GitHub/CR/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:IterativeSorter:1.0'. The one found in IP location 'c:/Users/jduarte/Documents/GitHub/CR/Repository/IterativeSorter/IterativeSorter.srcs/sources_1/generic' will take precedence over the same IP in location c:/Users/jduarte/Documents/GitHub/CR/Repository/IterativeSorter/IterativeSorter.srcs/sources_1/new
Command: synth_design -top teste_wrapper -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 293.172 ; gain = 83.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'teste_wrapper' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'teste' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:14' bound to instance 'teste_i' of component 'teste' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'teste' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:26]
INFO: [Synth 8-3491] module 'teste_ClkDividerN_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_ClkDividerN_0_0_stub.vhdl:5' bound to instance 'ClkDividerN_0' of component 'teste_ClkDividerN_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:70]
INFO: [Synth 8-638] synthesizing module 'teste_ClkDividerN_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_ClkDividerN_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'teste_counter_between_x_and_y_1_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_counter_between_x_and_y_1_0_stub.vhdl:5' bound to instance 'counter_between_x_and_y_1' of component 'teste_counter_between_x_and_y_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:76]
INFO: [Synth 8-638] synthesizing module 'teste_counter_between_x_and_y_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_counter_between_x_and_y_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'teste_xlconstant_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'teste_xlconstant_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:83]
INFO: [Synth 8-638] synthesizing module 'teste_xlconstant_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'teste_xlslice_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'teste_xlslice_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:87]
INFO: [Synth 8-638] synthesizing module 'teste_xlslice_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'teste_xlslice_1_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'teste_xlslice_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:92]
INFO: [Synth 8-638] synthesizing module 'teste_xlslice_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/realtime/teste_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'teste' (1#1) [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'teste_wrapper' (2#1) [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.547 ; gain = 121.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.547 ; gain = 121.172
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'teste_ClkDividerN_0_0' instantiated as 'teste_i/ClkDividerN_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:70]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'teste_counter_between_x_and_y_1_0' instantiated as 'teste_i/counter_between_x_and_y_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:76]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'teste_xlconstant_0_0' instantiated as 'teste_i/xlconstant_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:83]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'teste_xlslice_0_0' instantiated as 'teste_i/xlslice_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:87]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'teste_xlslice_1_0' instantiated as 'teste_i/xlslice_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/sources_1/bd/teste/hdl/teste.vhd:92]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp/teste_ClkDividerN_0_0_in_context.xdc] for cell 'teste_i/ClkDividerN_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp/teste_ClkDividerN_0_0_in_context.xdc] for cell 'teste_i/ClkDividerN_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_2/teste_xlconstant_0_0_in_context.xdc] for cell 'teste_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_2/teste_xlconstant_0_0_in_context.xdc] for cell 'teste_i/xlconstant_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_3/teste_xlslice_0_0_in_context.xdc] for cell 'teste_i/xlslice_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_3/teste_xlslice_0_0_in_context.xdc] for cell 'teste_i/xlslice_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_4/teste_xlslice_0_1_in_context.xdc] for cell 'teste_i/xlslice_1'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_4/teste_xlslice_0_1_in_context.xdc] for cell 'teste_i/xlslice_1'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_5/teste_counter_between_x_and_y_1_0_in_context.xdc] for cell 'teste_i/counter_between_x_and_y_1'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/.Xil/Vivado-9788-Inator/dcp_5/teste_counter_between_x_and_y_1_0_in_context.xdc] for cell 'teste_i/counter_between_x_and_y_1'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/teste_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/teste_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/teste_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 569.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 569.707 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 569.707 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for teste_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for teste_i/ClkDividerN_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for teste_i/counter_between_x_and_y_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for teste_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for teste_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for teste_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 569.707 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 569.707 ; gain = 360.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 569.707 ; gain = 360.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 572.621 ; gain = 363.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 572.621 ; gain = 363.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |teste_ClkDividerN_0_0             |         1|
|2     |teste_counter_between_x_and_y_1_0 |         1|
|3     |teste_xlconstant_0_0              |         1|
|4     |teste_xlslice_0_0                 |         1|
|5     |teste_xlslice_1_0                 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |teste_ClkDividerN_0_0_bbox             |     1|
|2     |teste_counter_between_x_and_y_1_0_bbox |     1|
|3     |teste_xlconstant_0_0_bbox              |     1|
|4     |teste_xlslice_0_0_bbox                 |     1|
|5     |teste_xlslice_1_0_bbox                 |     1|
|6     |IBUF                                   |    17|
|7     |OBUF                                   |     8|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    51|
|2     |  teste_i |teste  |    26|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 582.309 ; gain = 117.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 582.309 ; gain = 372.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 69 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 596.352 ; gain = 380.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2_counter/ex2_counter.runs/synth_1/teste_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 596.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 03 16:59:25 2017...
