Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.13-s033_1, built Thu Feb 15 2018
Options: -abort_on_error -no_gui -batch -files tcl/synth_mtmAlu.tcl -log genus_mtm -overwrite 
Date:    Wed Sep 11 20:02:11 2019
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129332KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

#@ Processing -files option
@genus 1> source tcl/synth_mtmAlu.tcl
#@ Begin verbose source tcl/synth_mtmAlu.tcl
@file(synth_mtmAlu.tcl) 9: set_db information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synth_mtmAlu.tcl) 12: source tcl/flow_config.tcl
Sourcing './tcl/flow_config.tcl' (Wed Sep 11 20:02:18 CEST 2019)...
#@ Begin verbose source tcl/flow_config.tcl
@file(flow_config.tcl) 5: set_db design_process_node 180
  Setting attribute of root '/': 'design_process_node' = 180
@file(flow_config.tcl) 7: set_db syn_generic_effort express
  Setting attribute of root '/': 'syn_generic_effort' = express
@file(flow_config.tcl) 8: set_db syn_map_effort express
  Setting attribute of root '/': 'syn_map_effort' = express
@file(flow_config.tcl) 9: set_db syn_opt_effort express
  Setting attribute of root '/': 'syn_opt_effort' = express
@file(flow_config.tcl) 11: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 12: set_db optimize_merge_flops false 
  Setting attribute of root '/': 'optimize_merge_flops' = false
@file(flow_config.tcl) 14: set_db max_cpus_per_server 1 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(flow_config.tcl) 16: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 19: set_db hdl_use_cw_first false 
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 20: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 23: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 25: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 26: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
#@ End verbose source tcl/flow_config.tcl
@file(synth_mtmAlu.tcl) 17: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Wed Sep 11 20:02:18 CEST 2019)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 2: create_library_set -name WC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib ]
@file(mmode.tcl) 3: create_library_set -name BC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib ]
@file(mmode.tcl) 6: create_opcond -name op_cond_slow -process 1 -voltage 1.7 -temperature 80
@file(mmode.tcl) 7: create_opcond -name op_cond_fast -process 1 -voltage 1.9 -temperature 0
@file(mmode.tcl) 10: create_rc_corner -name WC_rc -temperature 80 -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 11: create_rc_corner -name BC_rc -temperature 0  -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 15: create_timing_condition -name WC_tc -opcond op_cond_slow -library_sets WC_libs
@file(mmode.tcl) 16: create_timing_condition -name BC_tc -opcond op_cond_fast -library_sets BC_libs
@file(mmode.tcl) 20: create_delay_corner -name WC_dc -timing_condition WC_tc -rc_corner WC_rc
@file(mmode.tcl) 21: create_delay_corner -name BC_dc -timing_condition BC_tc -rc_corner BC_rc
@file(mmode.tcl) 25: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/mtmAlu.sdc ]
            Reading file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/constraints/mtmAlu.sdc'
@file(mmode.tcl) 28: create_analysis_view -name WC_av -delay_corner WC_dc -constraint_mode standard_cm
@file(mmode.tcl) 29: create_analysis_view -name BC_av -delay_corner BC_dc -constraint_mode standard_cm
@file(mmode.tcl) 32: set_analysis_view -setup [ list WC_av ] -hold [ list BC_av ]
            Reading file '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib'
    Loading library SUSLIB_UCL_ss.lib
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib, Line 8)

  Message Summary for Library SUSLIB_UCL_ss.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 143
  Missing library level attribute. [LBR-516]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.700000, 80.000000) in library 'SUSLIB_UCL_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'UCL_FA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN1' and 'AUS' in libcell 'UCL_XOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN0' and 'AUS' in libcell 'UCL_XOR'.
  Library has 34 usable logic and 7 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synth_mtmAlu.tcl) 20: set_db init_power_nets  {vddd vddb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = vddd vddb
@file(synth_mtmAlu.tcl) 21: set_db init_ground_nets {gndd gndb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = gndd gndb
@file(synth_mtmAlu.tcl) 24: read_physical -lef "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef"

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

@file(synth_mtmAlu.tcl) 27: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 28: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 29: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 32:          set_db init_hdl_search_path {. ./rtl}
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synth_mtmAlu.tcl) 33: 	read_hdl  /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu.v //home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_core.v /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_deserializer.v /home/student/awindak//PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_serializer.v
            Reading Verilog file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu.v'
            Reading Verilog file '//home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_core.v'
            Reading Verilog file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_deserializer.v'
            Reading Verilog file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_serializer.v'
@file(synth_mtmAlu.tcl) 39: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 40: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 41: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 42: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_Alu' from file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_deserializer' from file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_deserializer.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_core' from file '//home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_core.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_serializer' from file '/home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/rtl/mtm_Alu_serializer.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_Alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             8              8                                      elaborate
@file(synth_mtmAlu.tcl) 49: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 50: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 51: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 52: init_design
Started checking and loading power intent for design mtm_Alu...
===============================================================
No power intent for design 'mtm_Alu'.
Completed checking and loading power intent for design mtm_Alu (runtime 0.00s).
===============================================================================
#
# Reading SDC ./constraints/mtmAlu.sdc for view:WC_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      8 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synth_mtmAlu.tcl) 77: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 78: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synth_mtmAlu.tcl) 79: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 81: check_timing_intent -verbose > YOUR_REPORT_FILE
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
        : Worst paths will be shown in this view.
  Libraries have 31 usable logic and 4 usable sequential lib-cells.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(synth_mtmAlu.tcl) 112: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mtm_Alu'

No empty modules in design 'mtm_Alu'

  Done Checking the design.
@file(synth_mtmAlu.tcl) 122: 	syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/mux_ALUFlags_65_19', 'u_mtm_Alu_core/mux_OP_Err_65_19', 
'u_mtm_Alu_core/mux_Result_65_19', 'u_mtm_Alu_core/mux_ack_65_19', 
'u_mtm_Alu_core/mux_alu_state_65_19', 'u_mtm_Alu_core/mux_crc_out_65_19', 
'u_mtm_Alu_core/mux_des_ack_65_19', 
'u_mtm_Alu_deserializer/mux_ack_107_16', 
'u_mtm_Alu_deserializer/mux_bit_counter_107_16', 
'u_mtm_Alu_deserializer/mux_crc_calc_107_16', 
'u_mtm_Alu_deserializer/mux_crc_error_107_16', 
'u_mtm_Alu_deserializer/mux_data_out_A_107_16', 
'u_mtm_Alu_deserializer/mux_data_out_B_107_16', 
'u_mtm_Alu_deserializer/mux_des_state_107_16', 
'u_mtm_Alu_deserializer/mux_frame_counter_107_16', 
'u_mtm_Alu_deserializer/mux_frame_error_107_16', 
'u_mtm_Alu_deserializer/mux_opcode_107_16', 
'u_mtm_Alu_deserializer/mux_oversample_counter_107_16', 
'u_mtm_Alu_deserializer/mux_parallel_crc_107_16', 
'u_mtm_Alu_deserializer/mux_parallel_data_A_107_16', 
'u_mtm_Alu_deserializer/mux_parallel_data_B_107_16', 
'u_mtm_Alu_deserializer/mux_parallel_opcode_107_16', 
'u_mtm_Alu_serializer/mux_ack_94_13', 
'u_mtm_Alu_serializer/mux_bit_counter_94_13', 
'u_mtm_Alu_serializer/mux_frame_counter_94_13', 
'u_mtm_Alu_serializer/mux_internal_alu_flags_94_13', 
'u_mtm_Alu_serializer/mux_internal_crc_94_13', 
'u_mtm_Alu_serializer/mux_internal_data_94_13', 
'u_mtm_Alu_serializer/mux_internal_errors_94_13', 
'u_mtm_Alu_serializer/mux_pclk_ctr_94_13', 
'u_mtm_Alu_serializer/mux_serial_out_94_13', 
'u_mtm_Alu_serializer/mux_state_94_13'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
@file(synth_mtmAlu.tcl) 123: 	syn_map
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 2968 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.19
Via Resistance      : 6.50 ohm (from qrc_tech_file)
Site size           : 6.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
ME1_C           H         0.00        0.000268  
ME2_C           V         1.00        0.000282  
ME3_C           H         1.00        0.000282  
ME4_C           V         1.00        0.000280  
ME5_C           H         1.00        0.000283  
ME6_C           V         1.00        0.000313  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
ME1_C           H         0.00         0.387903  
ME2_C           V         1.00         0.279525  
ME3_C           H         1.00         0.279525  
ME4_C           V         1.00         0.279525  
ME5_C           H         1.00         0.279525  
ME6_C           V         1.00         0.019311  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
ME1             H         0.00         0.240000  
ME2             V         1.00         0.280000  
ME3             H         1.00         0.280000  
ME4             V         1.00         0.280000  
ME5             H         1.00         0.280000  
ME6             V         1.00         1.200000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mtm_Alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_Alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_745'
      Timing increment_unsigned_68...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_745'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_748'
      Timing increment_unsigned_195_196...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_748'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing csa_tree...
      Timing add_unsigned...
      Timing add_unsigned_400...
      Timing csa_tree_402...
      Timing equal_adder...
      Timing add_unsigned_carry...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_746'
      Timing increment_unsigned_691_692...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_746'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_749'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_749'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_747'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_747'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_Alu'.
      Removing temporary intermediate hierarchies under mtm_Alu
              Optimizing muxes in design 'mtm_Alu_deserializer'.
              Optimizing muxes in design 'mtm_Alu_serializer'.
              Optimizing muxes in design 'mtm_Alu_core'.
Mapper: Libraries have:
	domain WC_tc: 31 combo usable cells and 4 sequential usable cells
      Mapping 'mtm_Alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_Alu...
          Done structuring (delay-based) mtm_Alu
          Structuring (delay-based) logic partition in mtm_Alu_core...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_Alu_core
        Mapping logic partition in mtm_Alu_core...
          Structuring (delay-based) logic partition in mtm_Alu_deserializer...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_Alu_deserializer
        Mapping logic partition in mtm_Alu_deserializer...
          Structuring (delay-based) cb_seq_1141...
            Starting partial collapsing (xors only) cb_seq_1141
            Finished partial collapsing.
            Starting xor partial collapsing cb_seq_1141
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_1141
        Mapping component cb_seq_1141...
          Structuring (delay-based) mtm_Alu_serializer...
            Starting partial collapsing (xors only) mtm_Alu_serializer
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_serializer
        Mapping component mtm_Alu_serializer...
          Structuring (delay-based) add_unsigned_carry...
            Starting partial collapsing (xors only) add_unsigned_carry
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_carry
        Mapping component add_unsigned_carry...
          Structuring (delay-based) gt_unsigned_697...
          Done structuring (delay-based) gt_unsigned_697
        Mapping component gt_unsigned_697...
          Structuring (delay-based) cb_seq...
            Starting partial collapsing (xors only) cb_seq
            Finished partial collapsing.
            Starting xor partial collapsing cb_seq
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1486 ps
Target path end-point (Pin: u_mtm_Alu_deserializer/parallel_data_A_reg[31]/d)

             Pin                          Type          Fanout  Load Arrival   
                                         (Domain)               (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                     <<<  launch                                0 R 
(mtmAlu.sdc_line_56)                 ext delay                                 
rst_n                           (u)  in port                52 410.8           
u_mtm_Alu_deserializer/rst 
  cb_seqi/rst 
    g8537/in_1                                                                 
    g8537/z                     (u)  unmapped_complex2       8  63.2           
    g8387/in_1                                                                 
    g8387/z                     (u)  unmapped_or2            5  39.5           
    g8341/in_0                                                                 
    g8341/z                     (u)  unmapped_or2            4  31.6           
    g8194/in_1                                                                 
    g8194/z                     (u)  unmapped_or2            3  23.7           
    g8031/in_0                                                                 
    g8031/z                     (u)  unmapped_complex2       2  15.8           
    g8016/in_1                                                                 
    g8016/z                     (u)  unmapped_nand2          1   7.9           
    g7960/in_0                                                                 
    g7960/z                     (u)  unmapped_complex2       1   7.9           
    g7912/in_0                                                                 
    g7912/z                     (u)  unmapped_complex2       1   7.9           
    g7880/in_0                                                                 
    g7880/z                     (u)  unmapped_complex2       1   7.9           
    g7776/in_0                                                                 
    g7776/z                     (u)  unmapped_complex2       1   7.9           
    g7745/in_0                                                                 
    g7745/z                     (u)  unmapped_complex2       1   7.9           
    g7719/in_0                                                                 
    g7719/z                     (u)  unmapped_complex2       2  15.8           
    g7708/in_1                                                                 
    g7708/z                     (u)  unmapped_complex2      31 244.9           
    g7685/in_1                                                                 
    g7685/z                     (u)  unmapped_nand2          1   7.9           
    g7656/in_0                                                                 
    g7656/z                     (u)  unmapped_nand2          1   7.9           
    parallel_data_A_reg[31]/d   <<<  unmapped_d_flop                           
    parallel_data_A_reg[31]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                          100000 R 
                                     uncertainty                               
-------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : rst_n
End-point    : u_mtm_Alu_deserializer/cb_seqi/parallel_data_A_reg[31]/d
Analysis View: WC_av

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 47086ps.
 
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) cb_seq_1141...
          Done restructuring (delay-based) cb_seq_1141
        Optimizing component cb_seq_1141...
          Restructuring (delay-based) mtm_Alu_serializer...
          Done restructuring (delay-based) mtm_Alu_serializer
        Optimizing component mtm_Alu_serializer...
          Restructuring (delay-based) add_unsigned_carry...
          Done restructuring (delay-based) add_unsigned_carry
        Optimizing component add_unsigned_carry...
        Early Area Reclamation for add_unsigned_carry 'very_fast' (slack=83121, area=6175)...
          Restructuring (delay-based) add_unsigned_carry...
          Done restructuring (delay-based) add_unsigned_carry
        Optimizing component add_unsigned_carry...
          Restructuring (delay-based) gt_unsigned_697...
          Done restructuring (delay-based) gt_unsigned_697
        Optimizing component gt_unsigned_697...
        Early Area Reclamation for gt_unsigned_697 'very_fast' (slack=91691, area=3518)...
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) logic partition in mtm_Alu_deserializer...
          Done restructuring (delay-based) logic partition in mtm_Alu_deserializer
        Optimizing logic partition in mtm_Alu_deserializer...
          Restructuring (delay-based) logic partition in mtm_Alu_core...
          Done restructuring (delay-based) logic partition in mtm_Alu_core
        Optimizing logic partition in mtm_Alu_core...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                            Type            Fanout  Load Slew  Delay Arrival   
                                           (Domain)                 (fF) (ps)  (ps)    (ps)    
-----------------------------------------------------------------------------------------------
(clock clk)                         launch                                                 0 R 
(mtmAlu.sdc_line_56)                ext delay                                 +50000   50000 R 
rst_n                               in port                     35 354.2  200     +0   50000 R 
u_mtm_Alu_deserializer/rst 
  cb_seqi/rst 
    g11863/EIN0                                                                   +0   50000   
    g11863/AUS                      UCL_NAND2A(WC_tc)            8  73.7 1247   +664   50664 F 
    g11830/EIN1                                                                   +0   50664   
    g11830/AUS                      UCL_OR2(WC_tc)               5  48.8  507   +572   51235 F 
    g11791/EIN1                                                                   +0   51236   
    g11791/AUS                      UCL_NOR2(WC_tc)              5  48.4  882   +515   51750 R 
    g11479/EIN1                                                                   +0   51750   
    g11479/AUS                      UCL_NAND2(WC_tc)             4  38.8  842   +533   52283 F 
    g11462/EIN0                                                                   +0   52283   
    g11462/AUS                      UCL_NAND2_WIDEN(WC_tc)       2  31.0  488   +373   52657 R 
    g11453/EIN                                                                    +0   52657   
    g11453/AUS                      UCL_INV2(WC_tc)              1  12.8  180   +130   52787 F 
    g11430/EIN1                                                                   +0   52787   
    g11430/AUS                      UCL_OAI22(WC_tc)             1  13.3  688   +237   53024 R 
    g11403/EIN1                                                                   +0   53025   
    g11403/AUS                      UCL_NAND2A(WC_tc)            1  14.0  299   +242   53267 R 
    g11340/EIN2                                                                   +0   53267   
    g11340/AUS                      UCL_NOR3(WC_tc)              1  13.9  387   +168   53435 F 
    g11304/EIN1                                                                   +0   53435   
    g11304/AUS                      UCL_NAND2_WIDEN(WC_tc)       1  13.7  269   +179   53614 R 
    g11296/EIN1                                                                   +0   53614   
    g11296/AUS                      UCL_NOR2(WC_tc)              2  21.7  308   +194   53808 F 
    g11292/EIN1                                                                   +0   53808   
    g11292/AUS                      UCL_NAND2(WC_tc)             4  91.1  869   +463   54271 R 
    g11287/EIN                                                                    +0   54271   
    g11287/AUS                      UCL_INV4(WC_tc)              8  71.4  374   +252   54523 F 
    g11263/EIN1                                                                   +0   54523   
    g11263/AUS                      UCL_OAI22(WC_tc)             1  13.2  628   +282   54805 R 
    parallel_data_A_reg[1]/D   <<<  UCL_DFF(WC_tc)                                +0   54805   
    parallel_data_A_reg[1]/CLK      setup                                   0   +230   55036 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                                           100000 R 
                                    uncertainty                                 -300   99700 R 
-----------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   44664ps 
Start-point  : rst_n
End-point    : u_mtm_Alu_deserializer/cb_seqi/parallel_data_A_reg[1]/D
Analysis View: WC_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                75830        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1486    44664            100000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        Computing net loads.
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            12             13                                      syn_map
@file(synth_mtmAlu.tcl) 124: 	syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing design 'mtm_Alu' using 'express' effort.
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                75826        0         0     50583      244       38

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                75826        0         0     50583      244       38

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                75826        0         0     50583      244       38

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing design 'mtm_Alu' using 'express' effort.
@file(synth_mtmAlu.tcl) 132:  report qor > qor_syn_opt.rpt
@file(synth_mtmAlu.tcl) 133:  report timing > timing_syn_opt.rpt
@file(synth_mtmAlu.tcl) 134:  report gates > gates_syn_opt.rpt
@file(synth_mtmAlu.tcl) 135:  report summary > summary_syn_opt.rpt
@file(synth_mtmAlu.tcl) 140:   write_design -innovus -basename /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu
Exporting design data for 'mtm_Alu' to /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.mmmc.tcl
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS//mtm_Alu.standard_cm.sdc has been written
File /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS//mtm_Alu.mmmc.tcl has been written.
No loop breaker instances found (cdn_loop_breaker).
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.genus_setup.tcl
** To load the database source /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.invs_setup.tcl in an Innovus session.
** To load the database source /home/student/awindak/PPCU_VLSI/projekt_ALU_U_W/synth/RESULTS/mtm_Alu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_Alu' (command execution time mm:ss cpu = 00:00, real = 00:02).
.
#@ End verbose source tcl/synth_mtmAlu.tcl
Normal exit.