////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: L.68
//  \   \         Application: netgen
//  /   /         Filename: mlt_11_2_94be7c2fab735de7.v
// /___/   /\     Timestamp: Mon May  9 18:26:20 2011
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -w -sim -ofmt verilog ./tmp/_cg/mlt_11_2_94be7c2fab735de7.ngc ./tmp/_cg/mlt_11_2_94be7c2fab735de7.v 
// Device	: 5vlx20tff323-2
// Input file	: ./tmp/_cg/mlt_11_2_94be7c2fab735de7.ngc
// Output file	: ./tmp/_cg/mlt_11_2_94be7c2fab735de7.v
// # of Modules	: 1
// Design Name	: mlt_11_2_94be7c2fab735de7
// Xilinx        : /opt/Xilinx/11.1/ISE
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module mlt_11_2_94be7c2fab735de7 (
  sclr, ce, clk, a, b, p
)/* synthesis syn_black_box syn_noprune=1 */;
  input sclr;
  input ce;
  input clk;
  input [17 : 0] a;
  input [15 : 0] b;
  output [33 : 0] p;
  
  // synthesis translate_off
  
  wire \blk00000003/sig0000008e ;
  wire \blk00000003/sig0000008d ;
  wire \blk00000003/sig0000008c ;
  wire \blk00000003/sig0000008b ;
  wire \blk00000003/sig0000008a ;
  wire \blk00000003/sig00000089 ;
  wire \blk00000003/sig00000088 ;
  wire \blk00000003/sig00000087 ;
  wire \blk00000003/sig00000086 ;
  wire \blk00000003/sig00000085 ;
  wire \blk00000003/sig00000084 ;
  wire \blk00000003/sig00000083 ;
  wire \blk00000003/sig00000082 ;
  wire \blk00000003/sig00000081 ;
  wire \blk00000003/sig00000080 ;
  wire \blk00000003/sig0000007f ;
  wire \blk00000003/sig0000007e ;
  wire \blk00000003/sig0000007d ;
  wire \blk00000003/sig0000007c ;
  wire \blk00000003/sig0000007b ;
  wire \blk00000003/sig0000007a ;
  wire \blk00000003/sig00000079 ;
  wire \blk00000003/sig00000078 ;
  wire \blk00000003/sig00000077 ;
  wire \blk00000003/sig00000076 ;
  wire \blk00000003/sig00000075 ;
  wire \blk00000003/sig00000074 ;
  wire \blk00000003/sig00000073 ;
  wire \blk00000003/sig00000072 ;
  wire \blk00000003/sig00000071 ;
  wire \blk00000003/sig00000070 ;
  wire \blk00000003/sig0000006f ;
  wire \blk00000003/sig0000006e ;
  wire \blk00000003/sig0000006d ;
  wire \blk00000003/sig0000006c ;
  wire \blk00000003/sig0000006b ;
  wire \blk00000003/sig0000006a ;
  wire \blk00000003/sig00000069 ;
  wire \blk00000003/sig00000068 ;
  wire \blk00000003/sig00000067 ;
  wire \blk00000003/sig00000066 ;
  wire \blk00000003/sig00000065 ;
  wire \blk00000003/sig00000064 ;
  wire \blk00000003/sig00000063 ;
  wire \blk00000003/sig00000062 ;
  wire \blk00000003/sig00000061 ;
  wire \blk00000003/sig00000060 ;
  wire \blk00000003/sig0000005f ;
  wire \blk00000003/sig0000005e ;
  wire \blk00000003/sig0000005d ;
  wire \blk00000003/sig0000005c ;
  wire \blk00000003/sig0000005b ;
  wire \blk00000003/sig0000005a ;
  wire \blk00000003/sig00000059 ;
  wire \blk00000003/sig00000058 ;
  wire \blk00000003/sig00000057 ;
  wire \blk00000003/sig00000056 ;
  wire \blk00000003/sig00000055 ;
  wire \blk00000003/sig00000054 ;
  wire \blk00000003/sig00000053 ;
  wire \blk00000003/sig00000052 ;
  wire \blk00000003/sig00000051 ;
  wire \blk00000003/sig00000050 ;
  wire \blk00000003/sig0000004f ;
  wire \blk00000003/sig0000004e ;
  wire \blk00000003/sig0000004d ;
  wire \blk00000003/sig0000004c ;
  wire \blk00000003/sig0000004b ;
  wire \blk00000003/sig0000004a ;
  wire \blk00000003/sig00000049 ;
  wire \blk00000003/sig00000004 ;
  wire NLW_blk00000001_P_UNCONNECTED;
  wire NLW_blk00000002_G_UNCONNECTED;
  wire \NLW_blk00000003/blk00000006_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_OVERFLOW_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_UNDERFLOW_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_A(29)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_A(28)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_A(27)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_A(26)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_A(25)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(47)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(46)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(45)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(44)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(43)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(42)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(41)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(40)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(39)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(38)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(37)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(36)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(35)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(34)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(33)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(32)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(31)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(30)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(29)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(28)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(27)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(26)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(25)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(24)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(23)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(22)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(21)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(20)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(19)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(18)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCIN(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(47)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(46)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(45)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(44)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(43)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(42)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(41)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(40)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(39)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(38)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(37)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(36)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(35)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(34)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(33)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(32)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(31)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(30)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(29)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(28)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(27)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(26)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(25)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(24)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(23)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(22)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(21)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(20)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(19)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(18)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_C(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCIN(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(47)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(46)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(45)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(44)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(43)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(42)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(41)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(40)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(39)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(38)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(37)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(36)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(35)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(34)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(33)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(32)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(31)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(30)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(29)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(28)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(27)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(26)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(25)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(24)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(23)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(22)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(21)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(20)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(19)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(18)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_PCOUT(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(47)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(46)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(45)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(44)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(43)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(42)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(41)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(40)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(39)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(38)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(37)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(36)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(35)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_P(34)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_BCOUT(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(29)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(28)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(27)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(26)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(25)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(24)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(23)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(22)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(21)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(20)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(19)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(18)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACIN(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(29)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(28)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(27)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(26)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(25)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(24)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(23)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(22)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(21)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(20)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(19)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(18)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(17)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(16)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(15)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(14)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(13)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(12)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(11)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(10)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(9)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(8)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(7)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(6)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(5)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(4)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_ACOUT(0)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_CARRYOUT(3)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_CARRYOUT(2)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_CARRYOUT(1)_UNCONNECTED ;
  wire \NLW_blk00000003/blk00000006_CARRYOUT(0)_UNCONNECTED ;
  VCC   blk00000001 (
    .P(NLW_blk00000001_P_UNCONNECTED)
  );
  GND   blk00000002 (
    .G(NLW_blk00000002_G_UNCONNECTED)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \blk00000003/blk0000004b  (
    .I0(ce),
    .I1(sclr),
    .O(\blk00000003/sig0000004a )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000006c ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000008e )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000006b ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000008d )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000006a ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000008c )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000069 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000008b )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000068 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000008a )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000067 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000089 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000066 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000088 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000065 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000087 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000064 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000086 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000063 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000085 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000062 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000084 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000061 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000083 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000060 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000082 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000005f ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000081 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000005e ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000080 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000005d ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000007f )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000005c ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000007e )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000005b ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000007d )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000005a ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000007c )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000059 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000007b )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000058 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000007a )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000057 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000079 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000056 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000078 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000055 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000077 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000054 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000076 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000053 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000075 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000052 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000074 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000051 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000073 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000050 ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000072 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000004f ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000071 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000004e ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig00000070 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000004d ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000006f )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000004c ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000006e )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000004b ),
    .R(\blk00000003/sig0000004a ),
    .Q(\blk00000003/sig0000006d )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000008e ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000008d ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000008c ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000008b ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000008a ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000023  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000089 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000022  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000088 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000021  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000087 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000020  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000086 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000001f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000085 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000001e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000084 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000001d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000083 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000001c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000082 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000001b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000081 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000001a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000080 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000019  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000007f ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000018  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000007e ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000017  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000007d ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000016  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000007c ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000015  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000007b ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000014  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000007a ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000013  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000079 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000012  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000078 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000011  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000077 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000010  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000076 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000000f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000075 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000000e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000074 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000000d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000073 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000000c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000072 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000000b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000071 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk0000000a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig00000070 ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000009  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000006f ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000008  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000006e ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000003/blk00000007  (
    .C(clk),
    .CE(ce),
    .D(\blk00000003/sig0000006d ),
    .R(\blk00000003/sig0000004a ),
    .Q(p[33])
  );
  DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 1 ),
    .PREG ( 1 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT_S" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \blk00000003/blk00000006  (
    .CARRYIN(\blk00000003/sig00000004 ),
    .CEA1(\blk00000003/sig00000004 ),
    .CEA2(ce),
    .CEB1(\blk00000003/sig00000004 ),
    .CEB2(ce),
    .CEC(\blk00000003/sig00000004 ),
    .CECTRL(\blk00000003/sig00000004 ),
    .CEP(ce),
    .CEM(ce),
    .CECARRYIN(\blk00000003/sig00000004 ),
    .CEMULTCARRYIN(\blk00000003/sig00000004 ),
    .CLK(clk),
    .RSTA(\blk00000003/sig0000004a ),
    .RSTB(\blk00000003/sig0000004a ),
    .RSTC(\blk00000003/sig00000004 ),
    .RSTCTRL(\blk00000003/sig00000004 ),
    .RSTP(\blk00000003/sig0000004a ),
    .RSTM(\blk00000003/sig0000004a ),
    .RSTALLCARRYIN(\blk00000003/sig00000004 ),
    .CEALUMODE(\blk00000003/sig00000004 ),
    .RSTALUMODE(\blk00000003/sig00000004 ),
    .PATTERNBDETECT(\NLW_blk00000003/blk00000006_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_blk00000003/blk00000006_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_blk00000003/blk00000006_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_blk00000003/blk00000006_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_blk00000003/blk00000006_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_blk00000003/blk00000006_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_blk00000003/blk00000006_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_blk00000003/blk00000006_MULTSIGNOUT_UNCONNECTED ),
    .A({\NLW_blk00000003/blk00000006_A(29)_UNCONNECTED , \NLW_blk00000003/blk00000006_A(28)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_A(27)_UNCONNECTED , \NLW_blk00000003/blk00000006_A(26)_UNCONNECTED , \NLW_blk00000003/blk00000006_A(25)_UNCONNECTED , 
a[17], a[17], a[17], a[17], a[17], a[17], a[17], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], 
a[2], a[1], a[0]}),
    .PCIN({\NLW_blk00000003/blk00000006_PCIN(47)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(46)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(45)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(44)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(43)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(42)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(41)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(40)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(39)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(38)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(37)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(36)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(35)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(34)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(33)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(32)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(31)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(30)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(29)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(28)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(27)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(26)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(25)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(24)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(23)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(22)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(21)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(20)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(19)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(18)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(14)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(13)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(12)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(8)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(7)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(6)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCIN(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCIN(0)_UNCONNECTED }),
    .B({b[15], b[15], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]}),
    .C({\NLW_blk00000003/blk00000006_C(47)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(46)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(45)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(44)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(43)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(42)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(41)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(40)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(39)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(38)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(37)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(36)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(35)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(34)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(33)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(32)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(31)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(30)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(29)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(28)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(27)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(26)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(25)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(24)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(23)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(22)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(21)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(20)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(19)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(18)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(14)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(13)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(12)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(8)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(7)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(6)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(2)_UNCONNECTED , \NLW_blk00000003/blk00000006_C(1)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_C(0)_UNCONNECTED }),
    .CARRYINSEL({\blk00000003/sig00000004 , \blk00000003/sig00000004 , \blk00000003/sig00000004 }),
    .OPMODE({\blk00000003/sig00000004 , \blk00000003/sig00000004 , \blk00000003/sig00000004 , \blk00000003/sig00000004 , \blk00000003/sig00000049 , 
\blk00000003/sig00000004 , \blk00000003/sig00000049 }),
    .BCIN({\NLW_blk00000003/blk00000006_BCIN(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(14)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(13)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(12)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(8)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(7)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(6)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCIN(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCIN(0)_UNCONNECTED }),
    .ALUMODE({\blk00000003/sig00000004 , \blk00000003/sig00000004 , \blk00000003/sig00000004 , \blk00000003/sig00000004 }),
    .PCOUT({\NLW_blk00000003/blk00000006_PCOUT(47)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(46)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(45)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(44)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(43)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(42)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(41)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(40)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(39)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(38)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(37)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(36)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(35)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(34)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(33)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(32)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(31)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(30)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(29)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(28)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(27)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(26)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(25)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(24)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(23)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(22)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(21)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(20)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(19)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(18)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(14)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(13)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(12)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(8)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(7)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(6)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_PCOUT(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_PCOUT(0)_UNCONNECTED }),
    .P({\NLW_blk00000003/blk00000006_P(47)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(46)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_P(45)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(44)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(43)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_P(42)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(41)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(40)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_P(39)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(38)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(37)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_P(36)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(35)_UNCONNECTED , \NLW_blk00000003/blk00000006_P(34)_UNCONNECTED , 
\blk00000003/sig0000004b , \blk00000003/sig0000004c , \blk00000003/sig0000004d , \blk00000003/sig0000004e , \blk00000003/sig0000004f , 
\blk00000003/sig00000050 , \blk00000003/sig00000051 , \blk00000003/sig00000052 , \blk00000003/sig00000053 , \blk00000003/sig00000054 , 
\blk00000003/sig00000055 , \blk00000003/sig00000056 , \blk00000003/sig00000057 , \blk00000003/sig00000058 , \blk00000003/sig00000059 , 
\blk00000003/sig0000005a , \blk00000003/sig0000005b , \blk00000003/sig0000005c , \blk00000003/sig0000005d , \blk00000003/sig0000005e , 
\blk00000003/sig0000005f , \blk00000003/sig00000060 , \blk00000003/sig00000061 , \blk00000003/sig00000062 , \blk00000003/sig00000063 , 
\blk00000003/sig00000064 , \blk00000003/sig00000065 , \blk00000003/sig00000066 , \blk00000003/sig00000067 , \blk00000003/sig00000068 , 
\blk00000003/sig00000069 , \blk00000003/sig0000006a , \blk00000003/sig0000006b , \blk00000003/sig0000006c }),
    .BCOUT({\NLW_blk00000003/blk00000006_BCOUT(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(14)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(13)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(12)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(8)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(7)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(6)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_BCOUT(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_BCOUT(0)_UNCONNECTED }),
    .ACIN({\NLW_blk00000003/blk00000006_ACIN(29)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(28)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(27)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(26)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(25)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(24)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(23)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(22)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(21)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(20)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(19)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(18)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(14)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(13)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(12)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(8)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(7)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(6)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACIN(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACIN(0)_UNCONNECTED }),
    .ACOUT({\NLW_blk00000003/blk00000006_ACOUT(29)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(28)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(27)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(26)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(25)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(24)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(23)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(22)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(21)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(20)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(19)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(18)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(17)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(16)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(15)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(14)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(13)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(12)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(11)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(10)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(9)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(8)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(7)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(6)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(5)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(4)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_ACOUT(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_ACOUT(0)_UNCONNECTED }),
    .CARRYOUT({\NLW_blk00000003/blk00000006_CARRYOUT(3)_UNCONNECTED , \NLW_blk00000003/blk00000006_CARRYOUT(2)_UNCONNECTED , 
\NLW_blk00000003/blk00000006_CARRYOUT(1)_UNCONNECTED , \NLW_blk00000003/blk00000006_CARRYOUT(0)_UNCONNECTED })
  );
  VCC   \blk00000003/blk00000005  (
    .P(\blk00000003/sig00000049 )
  );
  GND   \blk00000003/blk00000004  (
    .G(\blk00000003/sig00000004 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

    wire GSR;
    wire GTS;
    wire PRLD;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
