HelpInfo,C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/48||syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/50||syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/52||syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/54||syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/56||syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/58||syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/60||syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/62||syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/64||syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/66||syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/68||syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/70||syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/72||syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/74||syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/76||syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/78||syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/80||syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/82||syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/84||syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/86||syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/88||syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/90||syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/92||syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/94||syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/96||syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/98||syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/100||syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/102||syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/104||syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/106||syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/108||syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/110||syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/112||syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/114||syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/116||syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/118||syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/120||syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/122||syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/124||syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/126||syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/128||syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/130||syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/132||syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/134||syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/136||syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/138||syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/140||syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/142||syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/144||syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/146||syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/148||syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/150||syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/152||syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/154||syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/156||syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/158||syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/160||syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/162||syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/164||syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/166||syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/168||syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/170||syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/172||syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/174||syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/176||syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/178||syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/180||syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/182||syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/184||syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/186||syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/188||syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/190||syn_comps.v(12856);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12856
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive optimization. Verify the correct directive name.||BaseDesign.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/225||miv_rv32_pkg.v(994);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/994
Implementation;Synthesis||CS138||@W:Macro definition for RAM_BIST_VIEW_BEHAV not found. Cannot undefine.||BaseDesign.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/239||miv_rv32_hart_merged.v(26989);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/26989
Implementation;Synthesis||CS138||@W:Macro definition for RAM_BIST_VIEW not found. Cannot undefine.||BaseDesign.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/240||miv_rv32_hart_merged.v(26990);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/26990
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive dc_script_begin. Verify the correct directive name.||BaseDesign.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/253||miv_rv32_hart_merged.v(29121);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/29121
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive dc_script_end. Verify the correct directive name.||BaseDesign.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/254||miv_rv32_hart_merged.v(29124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/29124
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/255||miv_rv32_hart_merged.v(33910);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/33910
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/256||miv_rv32_hart_merged.v(34706);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/34706
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/257||miv_rv32_hart_merged.v(35086);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35086
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/258||miv_rv32_hart_merged.v(35316);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35316
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/259||miv_rv32_hart_merged.v(35536);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35536
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/260||miv_rv32_hart_merged.v(35932);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35932
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/261||miv_rv32_hart_merged.v(36264);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/36264
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/262||miv_rv32_hart_merged.v(36476);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/36476
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/263||miv_rv32_hart_merged.v(36692);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/36692
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/264||miv_rv32_hart_merged.v(37011);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37011
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/265||miv_rv32_hart_merged.v(37227);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37227
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/266||miv_rv32_hart_merged.v(37457);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37457
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/267||miv_rv32_hart_merged.v(37837);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37837
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/268||miv_rv32_hart_merged.v(38116);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/38116
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/269||miv_rv32_hart_merged.v(38316);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/38316
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/270||miv_rv32_hart_merged.v(38581);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/38581
Implementation;Synthesis||CG104||@W:Unsized number in concatenation is 32 bits||BaseDesign.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/271||miv_rv32_hart_merged.v(39241);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/39241
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/272||miv_rv32_hart_merged.v(39806);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/39806
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/281||miv_rv32_hart_merged.v(42208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/42208
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||BaseDesign.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/282||miv_rv32_hart_merged.v(42549);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/42549
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/309||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||BaseDesign.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/331||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||BaseDesign.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/332||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CG775||@N: Component MIV_APB3 not found in library "work" or "__hyper__lib__", but found in library MIV_APB3_LIB||BaseDesign.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/333||miv_apb3.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v'/linenumber/52
Implementation;Synthesis||CG360||@W:Removing wire UTRSTB, as there is no assignment to it.||BaseDesign.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/408||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire UTMS, as there is no assignment to it.||BaseDesign.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/409||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||BaseDesign.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/410||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||BaseDesign.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/411||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||BaseDesign.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/412||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||BaseDesign.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/413||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||CG360||@W:Removing wire iURSTB_inv, as there is no assignment to it.||BaseDesign.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/414||corejtagdebug.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/241
Implementation;Synthesis||CL318||@W:*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/416||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CL318||@W:*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/417||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/437||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/438||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/439||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/440||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/441||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_both[7]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/590||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/591||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/592||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin3[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/593||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/594||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin3[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/595||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/596||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/597||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/598||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/599||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_neg_52[7]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/600||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_pos_52[7]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/601||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg_46[6]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/602||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos_46[6]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/603||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg_40[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/604||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos_40[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/605||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin1_42[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/606||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin2_42[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/607||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg_34[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/608||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos_34[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/609||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin1_35[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/610||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin2_35[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/611||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg_28[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/612||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos_18[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/613||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg_12[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/614||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos_12[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/615||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg_6[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/616||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos_6[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/617||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/618||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/619||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/620||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/621||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/622||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/623||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/624||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/625||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/626||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/627||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/628||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/629||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/650||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/651||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/654||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/655||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/669||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/681||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/683||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||BaseDesign.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/684||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||BaseDesign.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/685||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/686||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/687||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/688||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/689||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/690||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/691||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||BaseDesign.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/692||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/710||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||BaseDesign.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/796||miv_apb3.v(282);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of int_priority[31:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/851||interrupt_claim_complete.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v'/linenumber/80
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/892||miv_rv32_hart_merged.v(18721);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18721
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/894||miv_rv32_hart_merged.v(18721);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18721
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/896||miv_rv32_hart_merged.v(18721);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18721
Implementation;Synthesis||CG133||@W:Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/922||miv_rv32_hart_merged.v(19009);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19009
Implementation;Synthesis||CG133||@W:Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/923||miv_rv32_hart_merged.v(19017);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19017
Implementation;Synthesis||CG133||@W:Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/924||miv_rv32_hart_merged.v(19020);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19020
Implementation;Synthesis||CG133||@W:Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/925||miv_rv32_hart_merged.v(19021);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19021
Implementation;Synthesis||CG133||@W:Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/926||miv_rv32_hart_merged.v(19022);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19022
Implementation;Synthesis||CG133||@W:Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/927||miv_rv32_hart_merged.v(19023);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19023
Implementation;Synthesis||CG133||@W:Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/928||miv_rv32_hart_merged.v(19024);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19024
Implementation;Synthesis||CG133||@W:Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/929||miv_rv32_hart_merged.v(19025);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19025
Implementation;Synthesis||CG133||@W:Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/930||miv_rv32_hart_merged.v(19026);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19026
Implementation;Synthesis||CG133||@W:Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/931||miv_rv32_hart_merged.v(19027);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19027
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 33 of gen_reg_macc.in_reg0[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/970||miv_rv32_hart_merged.v(11775);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11775
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 33 of gen_reg_macc.in_reg1[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/971||miv_rv32_hart_merged.v(11775);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11775
Implementation;Synthesis||CL169||@W:Pruning unused register gen_reg_macc.start_mul_ack. Make sure that there are no unused intermediate registers.||BaseDesign.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/972||miv_rv32_hart_merged.v(11775);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11775
Implementation;Synthesis||CG133||@W:Object fpu_frm_i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/974||miv_rv32_hart_merged.v(10766);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10766
Implementation;Synthesis||CG133||@W:Object op_i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/975||miv_rv32_hart_merged.v(10767);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10767
Implementation;Synthesis||CG133||@W:Object status_o.NV is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/976||miv_rv32_pkg.v(843);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/843
Implementation;Synthesis||CG133||@W:Object status_o.DZ is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/977||miv_rv32_pkg.v(844);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/844
Implementation;Synthesis||CG133||@W:Object status_o.OF is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/978||miv_rv32_pkg.v(845);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/845
Implementation;Synthesis||CG133||@W:Object status_o.UF is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/979||miv_rv32_pkg.v(846);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/846
Implementation;Synthesis||CG133||@W:Object status_o.NX is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/980||miv_rv32_pkg.v(847);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/847
Implementation;Synthesis||CG133||@W:Object fpu_operand_order is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/981||miv_rv32_hart_merged.v(10773);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10773
Implementation;Synthesis||CG133||@W:Object op_mod_i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/982||miv_rv32_hart_merged.v(10774);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10774
Implementation;Synthesis||CL169||@W:Pruning unused register slow_mul_ack. Make sure that there are no unused intermediate registers.||BaseDesign.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/984||miv_rv32_hart_merged.v(11455);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11455
Implementation;Synthesis||CL271||@W:Pruning unused bits 64 to 32 of exu_result_reg_int[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/985||miv_rv32_hart_merged.v(11493);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11493
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1018||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1027||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1036||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1045||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1054||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1063||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1072||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1109||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1118||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1121||miv_rv32_hart_merged.v(4193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4193
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1122||miv_rv32_hart_merged.v(4194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4194
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1123||miv_rv32_hart_merged.v(4195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4195
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1124||miv_rv32_hart_merged.v(4196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4196
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1125||miv_rv32_hart_merged.v(4206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4206
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1126||miv_rv32_hart_merged.v(4207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4207
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1127||miv_rv32_hart_merged.v(4208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4208
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1128||miv_rv32_hart_merged.v(4209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4209
Implementation;Synthesis||CG133||@W:Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1129||miv_rv32_hart_merged.v(4213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4213
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1130||miv_rv32_hart_merged.v(4214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4214
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1131||miv_rv32_hart_merged.v(4215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4215
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1132||miv_rv32_hart_merged.v(4216);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4216
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1133||miv_rv32_hart_merged.v(4217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4217
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1134||miv_rv32_hart_merged.v(4221);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4221
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1135||miv_rv32_hart_merged.v(4222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4222
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1136||miv_rv32_hart_merged.v(4223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4223
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1137||miv_rv32_hart_merged.v(4224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4224
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1138||miv_rv32_hart_merged.v(4193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4193
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1139||miv_rv32_hart_merged.v(4194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4194
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1140||miv_rv32_hart_merged.v(4195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4195
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1141||miv_rv32_hart_merged.v(4196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4196
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1142||miv_rv32_hart_merged.v(4206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4206
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1143||miv_rv32_hart_merged.v(4207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4207
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1144||miv_rv32_hart_merged.v(4208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4208
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1145||miv_rv32_hart_merged.v(4209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4209
Implementation;Synthesis||CG133||@W:Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1146||miv_rv32_hart_merged.v(4213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4213
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1147||miv_rv32_hart_merged.v(4214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4214
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1148||miv_rv32_hart_merged.v(4215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4215
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1149||miv_rv32_hart_merged.v(4216);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4216
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1150||miv_rv32_hart_merged.v(4217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4217
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1151||miv_rv32_hart_merged.v(4221);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4221
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1152||miv_rv32_hart_merged.v(4222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4222
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1153||miv_rv32_hart_merged.v(4223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4223
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1154||miv_rv32_hart_merged.v(4224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4224
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1161||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1164||miv_rv32_hart_merged.v(1935);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/1935
Implementation;Synthesis||CG133||@W:Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1165||miv_rv32_hart_merged.v(2113);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2113
Implementation;Synthesis||CG133||@W:Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1166||miv_rv32_hart_merged.v(2114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2114
Implementation;Synthesis||CG133||@W:Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1167||miv_rv32_hart_merged.v(2217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2217
Implementation;Synthesis||CG133||@W:Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1168||miv_rv32_hart_merged.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2222
Implementation;Synthesis||CG133||@W:Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1169||miv_rv32_hart_merged.v(2223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2223
Implementation;Synthesis||CG133||@W:Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1170||miv_rv32_hart_merged.v(2224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2224
Implementation;Synthesis||CG133||@W:Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1171||miv_rv32_hart_merged.v(2242);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2242
Implementation;Synthesis||CG133||@W:Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1172||miv_rv32_hart_merged.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2243
Implementation;Synthesis||CL168||@W:Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1174||miv_rv32_hart_merged.v(4310);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4310
Implementation;Synthesis||CL134||@N: Found RAM mem_xf, depth=32, width=32||BaseDesign.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1232||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||CL134||@N: Found RAM mem_xf, depth=32, width=32||BaseDesign.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1233||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||CL134||@N: Found RAM mem_xf, depth=32, width=32||BaseDesign.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1234||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||CG133||@W:Object ecc_cerr_int is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1236||miv_rv32_hart_merged.v(6067);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6067
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1237||miv_rv32_hart_merged.v(6071);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6071
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1238||miv_rv32_hart_merged.v(6072);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6072
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1239||miv_rv32_hart_merged.v(6073);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6073
Implementation;Synthesis||CG133||@W:Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1240||miv_rv32_hart_merged.v(6076);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6076
Implementation;Synthesis||CG133||@W:Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1241||miv_rv32_hart_merged.v(6077);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6077
Implementation;Synthesis||CG133||@W:Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1242||miv_rv32_hart_merged.v(6078);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6078
Implementation;Synthesis||CG133||@W:Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1245||miv_rv32_hart_merged.v(7682);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7682
Implementation;Synthesis||CG133||@W:Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1246||miv_rv32_hart_merged.v(7685);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7685
Implementation;Synthesis||CG133||@W:Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1247||miv_rv32_hart_merged.v(7692);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7692
Implementation;Synthesis||CG133||@W:Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1248||miv_rv32_hart_merged.v(7716);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7716
Implementation;Synthesis||CG133||@W:Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1249||miv_rv32_hart_merged.v(7758);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7758
Implementation;Synthesis||CG133||@W:Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1250||miv_rv32_hart_merged.v(7821);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7821
Implementation;Synthesis||CG133||@W:Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1251||miv_rv32_hart_merged.v(7928);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7928
Implementation;Synthesis||CG133||@W:Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1252||miv_rv32_hart_merged.v(8058);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8058
Implementation;Synthesis||CG133||@W:Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1253||miv_rv32_hart_merged.v(8059);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8059
Implementation;Synthesis||CG133||@W:Object csr_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1254||miv_rv32_hart_merged.v(8071);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8071
Implementation;Synthesis||CG133||@W:Object csr_explicit_wr_retr is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1255||miv_rv32_hart_merged.v(8073);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8073
Implementation;Synthesis||CG133||@W:Object bus_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1256||miv_rv32_hart_merged.v(8099);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8099
Implementation;Synthesis||CG133||@W:Object parity_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1257||miv_rv32_hart_merged.v(8100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8100
Implementation;Synthesis||CG133||@W:Object bus_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1258||miv_rv32_hart_merged.v(8101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8101
Implementation;Synthesis||CG133||@W:Object parity_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1259||miv_rv32_hart_merged.v(8102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8102
Implementation;Synthesis||CL169||@W:Pruning unused register sreset. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1261||miv_rv32_hart_merged.v(10390);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10390
Implementation;Synthesis||CL189||@N: Register bit gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5] is always 0.||BaseDesign.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1262||miv_rv32_hart_merged.v(9191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9191
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1263||miv_rv32_hart_merged.v(9191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9191
Implementation;Synthesis||CG133||@W:Object ifu_expipe_req_branch_excpt_taken_net is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1301||miv_rv32_hart_merged.v(725);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/725
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1312||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1314||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1325||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1327||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1336||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1347||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1349||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG133||@W:Object tcm1_d_os_other is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1389||miv_rv32_subsys_merged.v(2895);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2895
Implementation;Synthesis||CG133||@W:Object udma_ctrl_d_os_other is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1390||miv_rv32_subsys_merged.v(2896);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2896
Implementation;Synthesis||CL169||@W:Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1502||miv_rv32_subsys_merged.v(15811);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15811
Implementation;Synthesis||CL134||@N: Found RAM fifo_memory, depth=2, width=41||BaseDesign.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1503||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1504||miv_rv32_subsys_merged.v(15791);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15791
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1505||miv_rv32_subsys_merged.v(15785);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15785
Implementation;Synthesis||CL169||@W:Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1514||miv_rv32_subsys_merged.v(15811);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15811
Implementation;Synthesis||CL134||@N: Found RAM fifo_memory, depth=2, width=34||BaseDesign.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1515||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1516||miv_rv32_subsys_merged.v(15791);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15791
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1517||miv_rv32_subsys_merged.v(15785);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15785
Implementation;Synthesis||CL265||@W:Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1524||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1525||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL190||@W:Optimizing register bit abstractcs_busyerr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1526||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL169||@W:Pruning unused register abstractcs_busyerr. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1527||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of gen_tcm.addr_reg[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1621||miv_rv32_subsys_merged.v(12863);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12863
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8192, width=32||BaseDesign.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1622||miv_rv32_subsys_merged.v(12861);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12861
Implementation;Synthesis||CL297||@W:The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"||BaseDesign.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1623||miv_rv32_subsys_merged.v(12863);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12863
Implementation;Synthesis||CL169||@W:Pruning unused register tcm_dma_access_disable_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1626||miv_rv32_subsys_merged.v(10961);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10961
Implementation;Synthesis||CL169||@W:Pruning unused register tcm_tas_access_disable_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1627||miv_rv32_subsys_merged.v(10961);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10961
Implementation;Synthesis||CL265||@W:Removing unused bit 2 of resp_dest[2:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1628||miv_rv32_subsys_merged.v(11237);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/11237
Implementation;Synthesis||CS263||@W:Port-width mismatch for port cpu_i_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||BaseDesign.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1630||miv_rv32_subsys_merged.v(1481);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/1481
Implementation;Synthesis||CS263||@W:Port-width mismatch for port cpu_d_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||BaseDesign.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1631||miv_rv32_subsys_merged.v(1494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/1494
Implementation;Synthesis||CS263||@W:Port-width mismatch for port udma_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||BaseDesign.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1632||miv_rv32_subsys_merged.v(1509);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/1509
Implementation;Synthesis||CS263||@W:Port-width mismatch for port tcm_tas_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||BaseDesign.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1633||miv_rv32_subsys_merged.v(1526);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/1526
Implementation;Synthesis||CL169||@W:Pruning unused register req_complete_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1646||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit hsize_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1647||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit htrans_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1648||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_burst_read to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1649||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hsize_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1650||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL169||@W:Pruning unused register req_burst_read. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1651||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of htrans_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1652||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CG360||@W:Removing wire tcm_tas_udma_ctrl_irq, as there is no assignment to it.||BaseDesign.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1801||miv_rv32.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v'/linenumber/343
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1836||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1837||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||CG360||@W:Removing wire ahb_write, as there is no assignment to it.||BaseDesign.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1883||CoreAHBLSRAM_AHBLSram.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire hready_ctrl, as there is no assignment to it.||BaseDesign.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1884||CoreAHBLSRAM_AHBLSram.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/202
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1886||CoreAHBLSRAM_AHBLSram.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/605
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1887||CoreAHBLSRAM_AHBLSram.v(588);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/588
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1888||CoreAHBLSRAM_AHBLSram.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/489
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1889||CoreAHBLSRAM_AHBLSram.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/478
Implementation;Synthesis||CL169||@W:Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1890||CoreAHBLSRAM_AHBLSram.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1891||CoreAHBLSRAM_AHBLSram.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1892||CoreAHBLSRAM_AHBLSram.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/401
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1893||CoreAHBLSRAM_AHBLSram.v(391);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/391
Implementation;Synthesis||CL169||@W:Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1894||CoreAHBLSRAM_AHBLSram.v(346);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/346
Implementation;Synthesis||CL318||@W:*Output FAULT_DET has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1897||CoreAHBLSRAM_PF.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v'/linenumber/116
Implementation;Synthesis||CL169||@W:Pruning unused register rd_sample[19:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1916||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||CL189||@N: Register bit expected[0] is always 1.||BaseDesign.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1923||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of expected[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1924||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||BaseDesign.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1925||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1945||CoreAHBLSRAM_AHBLSram.v(381);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/381
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||BaseDesign.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1946||CoreAHBLSRAM_AHBLSram.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/253
Implementation;Synthesis||CL246||@W:Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1952||CoreAHBLSRAM_AHBLSram.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input mtime_count_in is unused.||BaseDesign.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1983||miv_rv32_subsys_merged.v(13005);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/13005
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1986||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1987||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1988||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1989||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL169||@W:Pruning unused register req_addr_cnt[3:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1990||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahb_st.||BaseDesign.srr(1991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1991||miv_rv32_subsys_merged.v(5938);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5938
Implementation;Synthesis||CL159||@N: Input subsys_parity_en is unused.||BaseDesign.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1997||miv_rv32_subsys_merged.v(5541);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5541
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||BaseDesign.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1998||miv_rv32_subsys_merged.v(5550);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5550
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||BaseDesign.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1999||miv_rv32_subsys_merged.v(5553);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5553
Implementation;Synthesis||CL159||@N: Input cpu_d_req_read is unused.||BaseDesign.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2000||miv_rv32_subsys_merged.v(5561);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5561
Implementation;Synthesis||CL159||@N: Input cpu_d_req_write is unused.||BaseDesign.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2001||miv_rv32_subsys_merged.v(5562);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5562
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||BaseDesign.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2002||miv_rv32_subsys_merged.v(5564);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5564
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||BaseDesign.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2003||miv_rv32_subsys_merged.v(5568);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5568
Implementation;Synthesis||CL159||@N: Input udma_req_valid is unused.||BaseDesign.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2004||miv_rv32_subsys_merged.v(5573);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5573
Implementation;Synthesis||CL159||@N: Input udma_req_rd_byte_en is unused.||BaseDesign.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2005||miv_rv32_subsys_merged.v(5575);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5575
Implementation;Synthesis||CL159||@N: Input udma_req_wr_byte_en is unused.||BaseDesign.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2006||miv_rv32_subsys_merged.v(5576);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5576
Implementation;Synthesis||CL159||@N: Input udma_req_read is unused.||BaseDesign.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2007||miv_rv32_subsys_merged.v(5577);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5577
Implementation;Synthesis||CL159||@N: Input udma_req_write is unused.||BaseDesign.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2008||miv_rv32_subsys_merged.v(5578);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5578
Implementation;Synthesis||CL159||@N: Input udma_req_addr is unused.||BaseDesign.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2009||miv_rv32_subsys_merged.v(5579);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5579
Implementation;Synthesis||CL159||@N: Input udma_req_addr_p is unused.||BaseDesign.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2010||miv_rv32_subsys_merged.v(5580);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5580
Implementation;Synthesis||CL159||@N: Input udma_req_len is unused.||BaseDesign.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2011||miv_rv32_subsys_merged.v(5581);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5581
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data is unused.||BaseDesign.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2012||miv_rv32_subsys_merged.v(5582);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5582
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data_p is unused.||BaseDesign.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2013||miv_rv32_subsys_merged.v(5583);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5583
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data_last is unused.||BaseDesign.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2014||miv_rv32_subsys_merged.v(5584);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5584
Implementation;Synthesis||CL159||@N: Input udma_resp_ready is unused.||BaseDesign.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2015||miv_rv32_subsys_merged.v(5587);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5587
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of addr[14:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2018||miv_rv32_subsys_merged.v(12824);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12824
Implementation;Synthesis||CL159||@N: Input rstb is unused.||BaseDesign.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2019||miv_rv32_subsys_merged.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12822
Implementation;Synthesis||CL159||@N: Input ce is unused.||BaseDesign.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2020||miv_rv32_subsys_merged.v(12825);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12825
Implementation;Synthesis||CL159||@N: Input ret1n is unused.||BaseDesign.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2021||miv_rv32_subsys_merged.v(12827);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12827
Implementation;Synthesis||CL159||@N: Input pg_override is unused.||BaseDesign.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2022||miv_rv32_subsys_merged.v(12828);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12828
Implementation;Synthesis||CL159||@N: Input ecc_bypass is unused.||BaseDesign.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2023||miv_rv32_subsys_merged.v(12829);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12829
Implementation;Synthesis||CL159||@N: Input ram_err_inject is unused.||BaseDesign.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2024||miv_rv32_subsys_merged.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12830
Implementation;Synthesis||CL159||@N: Input ram_sb_in is unused.||BaseDesign.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2025||miv_rv32_subsys_merged.v(12835);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/12835
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register cpu_d_wr_rd_state.||BaseDesign.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2028||miv_rv32_subsys_merged.v(11056);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/11056
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of cpu_d_req_wr_byte_en_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2034||miv_rv32_subsys_merged.v(11056);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/11056
Implementation;Synthesis||CL159||@N: Input subsys_parity_en is unused.||BaseDesign.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2035||miv_rv32_subsys_merged.v(10821);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10821
Implementation;Synthesis||CL159||@N: Input cpu_i_req_rd_byte_en is unused.||BaseDesign.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2036||miv_rv32_subsys_merged.v(10830);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10830
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||BaseDesign.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2037||miv_rv32_subsys_merged.v(10832);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10832
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||BaseDesign.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2038||miv_rv32_subsys_merged.v(10834);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10834
Implementation;Synthesis||CL159||@N: Input cpu_d_req_rd_byte_en is unused.||BaseDesign.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2039||miv_rv32_subsys_merged.v(10840);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10840
Implementation;Synthesis||CL159||@N: Input cpu_d_req_read is unused.||BaseDesign.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2040||miv_rv32_subsys_merged.v(10842);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10842
Implementation;Synthesis||CL159||@N: Input cpu_d_req_write is unused.||BaseDesign.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2041||miv_rv32_subsys_merged.v(10843);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10843
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||BaseDesign.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2042||miv_rv32_subsys_merged.v(10845);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10845
Implementation;Synthesis||CL159||@N: Input cpu_d_req_wr_data_p is unused.||BaseDesign.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2043||miv_rv32_subsys_merged.v(10847);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10847
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||BaseDesign.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2044||miv_rv32_subsys_merged.v(10849);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10849
Implementation;Synthesis||CL159||@N: Input udma_req_valid is unused.||BaseDesign.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2045||miv_rv32_subsys_merged.v(10855);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10855
Implementation;Synthesis||CL159||@N: Input udma_req_rd_byte_en is unused.||BaseDesign.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2046||miv_rv32_subsys_merged.v(10857);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10857
Implementation;Synthesis||CL159||@N: Input udma_req_wr_byte_en is unused.||BaseDesign.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2047||miv_rv32_subsys_merged.v(10858);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10858
Implementation;Synthesis||CL159||@N: Input udma_req_read is unused.||BaseDesign.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2048||miv_rv32_subsys_merged.v(10859);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10859
Implementation;Synthesis||CL159||@N: Input udma_req_write is unused.||BaseDesign.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2049||miv_rv32_subsys_merged.v(10860);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10860
Implementation;Synthesis||CL159||@N: Input udma_req_addr is unused.||BaseDesign.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2050||miv_rv32_subsys_merged.v(10861);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10861
Implementation;Synthesis||CL159||@N: Input udma_req_addr_p is unused.||BaseDesign.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2051||miv_rv32_subsys_merged.v(10862);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10862
Implementation;Synthesis||CL159||@N: Input udma_req_len is unused.||BaseDesign.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2052||miv_rv32_subsys_merged.v(10863);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10863
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data is unused.||BaseDesign.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2053||miv_rv32_subsys_merged.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10864
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data_p is unused.||BaseDesign.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2054||miv_rv32_subsys_merged.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10865
Implementation;Synthesis||CL159||@N: Input udma_resp_ready is unused.||BaseDesign.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2055||miv_rv32_subsys_merged.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10867
Implementation;Synthesis||CL159||@N: Input tcm_dma_access_disable is unused.||BaseDesign.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2056||miv_rv32_subsys_merged.v(10874);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10874
Implementation;Synthesis||CL159||@N: Input tcm_tas_access_disable is unused.||BaseDesign.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2057||miv_rv32_subsys_merged.v(10875);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10875
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_valid is unused.||BaseDesign.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2058||miv_rv32_subsys_merged.v(10876);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10876
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_rd_byte_en is unused.||BaseDesign.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2059||miv_rv32_subsys_merged.v(10878);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10878
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_wr_byte_en is unused.||BaseDesign.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2060||miv_rv32_subsys_merged.v(10879);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10879
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_addr is unused.||BaseDesign.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2061||miv_rv32_subsys_merged.v(10880);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10880
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_addr_p is unused.||BaseDesign.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2062||miv_rv32_subsys_merged.v(10881);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10881
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_wr_data is unused.||BaseDesign.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2063||miv_rv32_subsys_merged.v(10882);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10882
Implementation;Synthesis||CL159||@N: Input tcm_tas_req_wr_data_p is unused.||BaseDesign.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2064||miv_rv32_subsys_merged.v(10883);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10883
Implementation;Synthesis||CL159||@N: Input tcm_tas_resp_ready is unused.||BaseDesign.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2065||miv_rv32_subsys_merged.v(10885);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10885
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register hipri_req_ptr.||BaseDesign.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2070||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_apb_byte_shim.apb_st.||BaseDesign.srr(2082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2082||miv_rv32_subsys_merged.v(6231);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6231
Implementation;Synthesis||CL159||@N: Input subsys_parity_en is unused.||BaseDesign.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2091||miv_rv32_subsys_merged.v(6063);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6063
Implementation;Synthesis||CL159||@N: Input cpu_i_req_rd_byte_en is unused.||BaseDesign.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2092||miv_rv32_subsys_merged.v(6070);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6070
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||BaseDesign.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2093||miv_rv32_subsys_merged.v(6072);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6072
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||BaseDesign.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2094||miv_rv32_subsys_merged.v(6074);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6074
Implementation;Synthesis||CL159||@N: Input cpu_d_req_rd_byte_en is unused.||BaseDesign.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2095||miv_rv32_subsys_merged.v(6080);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6080
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||BaseDesign.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2096||miv_rv32_subsys_merged.v(6083);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6083
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||BaseDesign.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2097||miv_rv32_subsys_merged.v(6087);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6087
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register hipri_req_ptr.||BaseDesign.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2102||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register debug_state.||BaseDesign.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2112||miv_rv32_subsys_merged.v(14736);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14736
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register command_reg_state.||BaseDesign.srr(2121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2121||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL159||@N: Input dmi_resp_ready is unused.||BaseDesign.srr(2122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2122||miv_rv32_subsys_merged.v(13800);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/13800
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sba_state.||BaseDesign.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2125||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||CL162||@N: Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.||BaseDesign.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2134||miv_rv32_subsys_merged.v(15748);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15748
Implementation;Synthesis||CL162||@N: Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.||BaseDesign.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2135||miv_rv32_subsys_merged.v(15748);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15748
Implementation;Synthesis||CL162||@N: Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.||BaseDesign.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2138||miv_rv32_subsys_merged.v(15748);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15748
Implementation;Synthesis||CL162||@N: Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.||BaseDesign.srr(2139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2139||miv_rv32_subsys_merged.v(15748);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15748
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.||BaseDesign.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2142||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.||BaseDesign.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2149||miv_rv32_subsys_merged.v(16013);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16013
Implementation;Synthesis||CL159||@N: Input dtm_req_ready is unused.||BaseDesign.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2168||miv_rv32_subsys_merged.v(15942);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15942
Implementation;Synthesis||CL159||@N: Input m_timer_irq is unused.||BaseDesign.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2171||miv_rv32_subsys_merged.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/191
Implementation;Synthesis||CL159||@N: Input tcm1_cpu_access_disable is unused.||BaseDesign.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2172||miv_rv32_subsys_merged.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input tcm1_dma_access_disable is unused.||BaseDesign.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2173||miv_rv32_subsys_merged.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input tcm1_tas_access_disable is unused.||BaseDesign.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2174||miv_rv32_subsys_merged.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input tcm_tas_paddr is unused.||BaseDesign.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2175||miv_rv32_subsys_merged.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/230
Implementation;Synthesis||CL159||@N: Input tcm_tas_paddr_p is unused.||BaseDesign.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2176||miv_rv32_subsys_merged.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/231
Implementation;Synthesis||CL159||@N: Input tcm_tas_pprot is unused.||BaseDesign.srr(2177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2177||miv_rv32_subsys_merged.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/232
Implementation;Synthesis||CL159||@N: Input tcm_tas_psel is unused.||BaseDesign.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2178||miv_rv32_subsys_merged.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/233
Implementation;Synthesis||CL159||@N: Input tcm_tas_penable is unused.||BaseDesign.srr(2179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2179||miv_rv32_subsys_merged.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/234
Implementation;Synthesis||CL159||@N: Input tcm_tas_pwrite is unused.||BaseDesign.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2180||miv_rv32_subsys_merged.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/235
Implementation;Synthesis||CL159||@N: Input tcm_tas_pwdata is unused.||BaseDesign.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2181||miv_rv32_subsys_merged.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/236
Implementation;Synthesis||CL159||@N: Input tcm_tas_pwdata_p is unused.||BaseDesign.srr(2182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2182||miv_rv32_subsys_merged.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/237
Implementation;Synthesis||CL159||@N: Input tcm1_ram_sb_in is unused.||BaseDesign.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2183||miv_rv32_subsys_merged.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/248
Implementation;Synthesis||CL159||@N: Input axi_aclk_en is unused.||BaseDesign.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2184||miv_rv32_subsys_merged.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/252
Implementation;Synthesis||CL159||@N: Input axi_arready is unused.||BaseDesign.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2185||miv_rv32_subsys_merged.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/261
Implementation;Synthesis||CL159||@N: Input axi_rresp is unused.||BaseDesign.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2186||miv_rv32_subsys_merged.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/264
Implementation;Synthesis||CL159||@N: Input axi_rdata is unused.||BaseDesign.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2187||miv_rv32_subsys_merged.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/265
Implementation;Synthesis||CL159||@N: Input axi_rlast is unused.||BaseDesign.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2188||miv_rv32_subsys_merged.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/266
Implementation;Synthesis||CL159||@N: Input axi_rid is unused.||BaseDesign.srr(2189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2189||miv_rv32_subsys_merged.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/267
Implementation;Synthesis||CL159||@N: Input axi_rvalid is unused.||BaseDesign.srr(2190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2190||miv_rv32_subsys_merged.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/269
Implementation;Synthesis||CL159||@N: Input axi_r_data_p is unused.||BaseDesign.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2191||miv_rv32_subsys_merged.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/270
Implementation;Synthesis||CL159||@N: Input axi_awready is unused.||BaseDesign.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2192||miv_rv32_subsys_merged.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/280
Implementation;Synthesis||CL159||@N: Input axi_wready is unused.||BaseDesign.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2193||miv_rv32_subsys_merged.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/286
Implementation;Synthesis||CL159||@N: Input axi_bresp is unused.||BaseDesign.srr(2194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2194||miv_rv32_subsys_merged.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/289
Implementation;Synthesis||CL159||@N: Input axi_bid is unused.||BaseDesign.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2195||miv_rv32_subsys_merged.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/290
Implementation;Synthesis||CL159||@N: Input axi_bvalid is unused.||BaseDesign.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2196||miv_rv32_subsys_merged.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/292
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_apb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2199||miv_rv32_subsys_merged.v(2494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2494
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_apb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2200||miv_rv32_subsys_merged.v(2495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2495
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_ahb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2201||miv_rv32_subsys_merged.v(2496);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2496
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_ahb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2202||miv_rv32_subsys_merged.v(2497);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2497
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_subsys_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2203||miv_rv32_subsys_merged.v(2500);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2500
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_subsys_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2204||miv_rv32_subsys_merged.v(2501);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2501
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_tcm0_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2205||miv_rv32_subsys_merged.v(2502);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2502
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_tcm0_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2206||miv_rv32_subsys_merged.v(2503);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2503
Implementation;Synthesis||CL159||@N: Input cfg_axi_start_addr is unused.||BaseDesign.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2207||miv_rv32_subsys_merged.v(2492);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2492
Implementation;Synthesis||CL159||@N: Input cfg_axi_end_addr is unused.||BaseDesign.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2208||miv_rv32_subsys_merged.v(2493);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2493
Implementation;Synthesis||CL159||@N: Input cfg_udma_ctrl_start_addr is unused.||BaseDesign.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2209||miv_rv32_subsys_merged.v(2498);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2498
Implementation;Synthesis||CL159||@N: Input cfg_udma_ctrl_end_addr is unused.||BaseDesign.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2210||miv_rv32_subsys_merged.v(2499);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2499
Implementation;Synthesis||CL159||@N: Input cfg_tcm1_start_addr is unused.||BaseDesign.srr(2211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2211||miv_rv32_subsys_merged.v(2504);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2504
Implementation;Synthesis||CL159||@N: Input cfg_tcm1_end_addr is unused.||BaseDesign.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2212||miv_rv32_subsys_merged.v(2505);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2505
Implementation;Synthesis||CL159||@N: Input apb_trx_os_d_rd is unused.||BaseDesign.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2213||miv_rv32_subsys_merged.v(2575);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2575
Implementation;Synthesis||CL246||@W:Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2218||miv_rv32_subsys_merged.v(4490);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4490
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2219||miv_rv32_subsys_merged.v(4495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4495
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_data, depth=2, width=7||BaseDesign.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2222||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_data, depth=2, width=11||BaseDesign.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2227||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_data, depth=2, width=6||BaseDesign.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2230||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||CL247||@W:Input port bit 5 of waddr0[5:0] is unused||BaseDesign.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2235||miv_rv32_hart_merged.v(6360);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6360
Implementation;Synthesis||CL247||@W:Input port bit 1 of excpt_trigger[1:0] is unused||BaseDesign.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2249||miv_rv32_hart_merged.v(1854);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/1854
Implementation;Synthesis||CL246||@W:Input port bits 31 to 25 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2269||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 21 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2270||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2271||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2272||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2273||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 9 to 3 of sys_ext_irq_src[9:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2274||miv_rv32_hart_merged.v(6896);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6896
Implementation;Synthesis||CL247||@W:Input port bit 0 of mul_type[5:0] is unused||BaseDesign.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2281||miv_rv32_hart_merged.v(11760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11760
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2285||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2286||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2287||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2288||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2289||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2290||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2291||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2292||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2293||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2294||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2295||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2296||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2297||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2298||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2299||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2300||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2301||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2302||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2303||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2304||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2305||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2306||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2307||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2308||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2309||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2310||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 6 of mul_div_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2311||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2318||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2319||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL190||@W:Optimizing register bit gen_req_buff_loop[0].req_buff_resp_fault[0][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2320||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL190||@W:Optimizing register bit gen_req_buff_loop[1].req_buff_resp_fault[1][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2321||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2322||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2323||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16||BaseDesign.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2328||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32||BaseDesign.srr(2329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2329||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2||BaseDesign.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2330||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2||BaseDesign.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2331||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL162||@N: Found a potential sequential shift buff_req_wr_ptr with address depth of 2 words and data bit width of 1.||BaseDesign.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2332||miv_rv32_hart_merged.v(18608);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18608
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 3 of plic_irq_id[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2345||interrupt_claim_complete.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v'/linenumber/221
Implementation;Synthesis||CL189||@N: Register bit plic_irq_id[2] is always 0.||BaseDesign.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2346||interrupt_claim_complete.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v'/linenumber/221
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of plic_irq_id[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2347||interrupt_claim_complete.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v'/linenumber/221
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of TARGET_PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2350||apb_interface.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v'/linenumber/63
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2363||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis||CL162||@N: Found a potential sequential shift samples with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2369||Rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||BaseDesign.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2370||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||BaseDesign.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2379||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2392||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2393||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2394||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2395||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2396||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 5 to 4 of GPIO_IN[7:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2397||coregpio.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2406||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||BaseDesign.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2536||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||BaseDesign.srr(2555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2555||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_addr_req[0][31:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2556||miv_rv32_hart_merged.v(18726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18726
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[2].buff_entry_addr_req[2][31:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2557||miv_rv32_hart_merged.v(18726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18726
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[1].buff_entry_addr_req[1][31:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2558||miv_rv32_hart_merged.v(18726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18726
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.quotient[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2559||miv_rv32_hart_merged.v(11473);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11473
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_fflags_flags.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2560||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2561||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2562||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2563||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2564||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2565||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2566||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_data_ready because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2567||miv_rv32_subsys_merged.v(14495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14495
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_data_ready because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2568||miv_rv32_subsys_merged.v(14495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14495
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[1].buff_data[1][5:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2569||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data[0][5:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2570||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[1].buff_data[1][10:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2571||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data[0][10:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2572||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2573||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[1].buff_data[1][6:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2574||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[0].buff_data[0][6:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(2575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2575||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN132||@W:Removing sequential instance sram_test_module_0.done_latch because it is equivalent to instance sram_test_module_0.done_irq. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2576||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||FX1171||@N: Found instance sram_test_module_0.error_latch with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2577||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||FX1171||@N: Found instance sram_test_module_0.done_irq with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2578||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver FAULT_DET (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14(verilog)) on net FAULT_DET (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14(verilog)) has its enable tied to GND.||BaseDesign.srr(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2588||coreahblsram_pf.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v'/linenumber/116
Implementation;Synthesis||BN115||@N: Removing instance BOOT_RST (in view: work.MIV_ESS_RESET_CTRL_26s_32768s_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(2589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2589||miv_ess_reset_ctrl.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v'/linenumber/82
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2590||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||BaseDesign.srr(2591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2591||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||MO129||@W:Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_0[1] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(2592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2592||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||MO129||@W:Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(2593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2593||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||MO129||@W:Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_2[1] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(2594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2594||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||MO129||@W:Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_2[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(2595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2595||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||BN115||@N: Removing instance MIV_ESS_APB_TO_APB_0 (in view: work.MIV_ESS_C0(verilog)) because it does not drive other instances.||BaseDesign.srr(2596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2596||miv_ess_c0.v(790);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\MIV_ESS_C0.v'/linenumber/790
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk3\.shift_active_high\.shift_active_low\.dr_tdo (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2597||miv_rv32_subsys_merged.v(16308);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16308
Implementation;Synthesis||BN362||@N: Removing sequential instance paddr_p (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2598||miv_rv32_subsys_merged.v(6361);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6361
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2599||miv_rv32_subsys_merged.v(6231);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6231
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0.u_subsys_TCM_0.tcm_cpu_access_disable_reg is reduced to a combinational gate by constant propagation.||BaseDesign.srr(2600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2600||miv_rv32_subsys_merged.v(10961);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10961
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0.u_subsys_TCM_0.u_TCM_req_arb.is_locked is reduced to a combinational gate by constant propagation.||BaseDesign.srr(2601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2601||miv_rv32_subsys_merged.v(10452);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10452
Implementation;Synthesis||BN362||@N: Removing sequential instance sel_reg[2:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2602||miv_rv32_subsys_merged.v(10461);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10461
Implementation;Synthesis||BN362||@N: Removing sequential instance hwdata_p[3:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2603||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_p_reg (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2604||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN115||@N: Removing instance u_subsys_parity_en_reg (in view: work.miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.||BaseDesign.srr(2605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2605||miv_rv32_subsys_merged.v(4653);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4653
Implementation;Synthesis||BN115||@N: Removing instance gen_tcm0_irq_pend\.u_subsys_irq_tcm0_ecc_err_corr_pend_reg (in view: work.miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.||BaseDesign.srr(2606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2606||miv_rv32_subsys_merged.v(4904);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4904
Implementation;Synthesis||BN115||@N: Removing instance gen_tcm0_irq_pend\.u_subsys_irq_tcm0_ecc_err_uncorr_pend_reg (in view: work.miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.||BaseDesign.srr(2607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2607||miv_rv32_subsys_merged.v(4923);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4923
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_buff_loop\[0\]\.buff_data\[0\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2608||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_buff_loop\[1\]\.buff_data\[1\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2609||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance q2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2610||miv_rv32_hart_merged.v(6376);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6376
Implementation;Synthesis||BN362||@N: Removing sequential instance mem_xf_2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2611||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_3s_0_0(verilog)) because it does not drive other instances.||BaseDesign.srr(2612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2612||miv_rv32_hart_merged.v(7090);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7090
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_3s_0_0(verilog)) because it does not drive other instances.||BaseDesign.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2613||miv_rv32_hart_merged.v(7090);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7090
Implementation;Synthesis||BN115||@N: Removing instance u_csr_gpr_state_reg_fflags_flags (in view: work.miv_rv32_csr_privarch_Z7(verilog)) because it does not drive other instances.||BaseDesign.srr(2614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2614||miv_rv32_hart_merged.v(2565);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2565
Implementation;Synthesis||BN362||@N: Removing sequential instance ex_retr_pipe_implicit_pseudo_instr_retr (in view: work.miv_rv32_expipe_Z8(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2615||miv_rv32_hart_merged.v(9775);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9775
Implementation;Synthesis||BN362||@N: Removing sequential instance gpr_rs3_rd_valid_reg (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2616||miv_rv32_hart_merged.v(6097);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6097
Implementation;Synthesis||BN362||@N: Removing sequential instance gpr_rs3_rd_sel_reg[5:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2617||miv_rv32_hart_merged.v(6097);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6097
Implementation;Synthesis||BN115||@N: Removing instance u_csr_gpr_state_reg_frm_frm (in view: work.miv_rv32_csr_privarch_Z7(verilog)) because it does not drive other instances.||BaseDesign.srr(2618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2618||miv_rv32_hart_merged.v(2594);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2594
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_gpr_ex_attbs_rd_ex\.gen_debug_gpr_rd_sel_pipeline\.de_ex_pipe_gpr_rs3_rd_sel_ex[5:0] (in view: work.miv_rv32_expipe_Z8(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2619||miv_rv32_hart_merged.v(9245);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9245
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2620||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2621||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2622||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2623||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2624||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2625||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||BN362||@N: Removing sequential instance HTRANS_d[1] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2626||coreahblsram_ahblsram.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/356
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.hreadyout_d (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2627||coreahblsram_ahblsram.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/533
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.haddr_incr[3:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2628||coreahblsram_ahblsram.v(632);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/632
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.last_nibble[6:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2629||coreahblsram_ahblsram.v(651);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/651
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.wrap_cond[10:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2630||coreahblsram_ahblsram.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/546
Implementation;Synthesis||FP130||@N: Promoting Net CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.iUDRCK on CLKINT  I_1 ||BaseDesign.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2640||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources dsps=12 on compile point miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 ||BaseDesign.srr(2641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2641||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point miv_rv32_expipe_Z8 ||BaseDesign.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2642||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=19 on compile point MIV_RV32_CFG1_C0 ||BaseDesign.srr(2643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2643||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=308,dsps=280 on top level netlist BaseDesign ||BaseDesign.srr(2644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2644||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z1|N_2_inferred_clock which controls 184 sequential elements including CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||BaseDesign.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2684||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||BaseDesign.srr(2686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2686||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2706||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2731||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2738||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog) ||BaseDesign.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2846||miv_rv32_hart_merged.v(10619);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10619
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.miv_rv32_expipe_Z8(verilog) ||BaseDesign.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2847||miv_rv32_hart_merged.v(7494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7494
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32_CFG1_C0(verilog) ||BaseDesign.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2848||miv_rv32_cfg1_c0.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v'/linenumber/79
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.MIV_RV32_CFG1_C0(verilog) unnecessary ||BaseDesign.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2855||miv_rv32_cfg1_c0.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v'/linenumber/79
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.miv_rv32_expipe_Z8(verilog) unnecessary ||BaseDesign.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2856||miv_rv32_hart_merged.v(7494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7494
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog) unnecessary ||BaseDesign.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2858||miv_rv32_hart_merged.v(10619);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10619
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.BaseDesign(verilog) because ||BaseDesign.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2861||basedesign.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\BaseDesign\BaseDesign.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver FAULT_DET (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14(verilog)) on net FAULT_DET (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14(verilog)) has its enable tied to GND.||BaseDesign.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2867||coreahblsram_pf.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v'/linenumber/116
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2868||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.||BaseDesign.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2869||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||BZ173||@N: ROM MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_CFG1_C0(verilog)) mapped in logic.||BaseDesign.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2870||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||MO106||@N: Found ROM MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_CFG1_C0(verilog)) with 10 words by 2 bits.||BaseDesign.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2871||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||BaseDesign.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2878||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2893||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_ESS_C0_0.CoreUARTapb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance MIV_ESS_C0_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2894||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.MIV_RV32_CFG1_C0(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2901||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.MIV_RV32_CFG1_C0(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2941||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un152_exu_alu_result (in view: work.MIV_RV32_CFG1_C0(verilog))||BaseDesign.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2942||miv_rv32_hart_merged.v(11165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11165
Implementation;Synthesis||MO231||@N: Found counter in view:work.sram_test_module(verilog) instance addr_portA[9:0] ||BaseDesign.srr(2953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2953||sram_test_module.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/49
Implementation;Synthesis||MF179||@N: Found 20 by 20 bit equality operator ('==') un1_data_read_portA (in view: work.sram_test_module(verilog))||BaseDesign.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2954||sram_test_module.v(98);liberoaction://cross_probe/hdl/file/'<project>\hdl\sram_test_module.v'/linenumber/98
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] ||BaseDesign.srr(2955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2955||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] ||BaseDesign.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2956||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||FF150||@N: Multiplier MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.data_out[32:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||BaseDesign.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2972||miv_rv32_hart_merged.v(11794);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11794
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3064||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\basedesign\synthesis.fdc'/linenumber/11
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||BaseDesign.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3065||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3066||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK with period 20.00ns ||BaseDesign.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3077||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||BaseDesign.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3078||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 20.00ns ||BaseDesign.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3079||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z1|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.N_2.||BaseDesign.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3080||null;null
Implementation;Place and Route;RootName:BaseDesign
Implementation;Place and Route||(null)||Please refer to the log file for details about 13 Info(s)||BaseDesign_layout_log.log;liberoaction://open_report/file/BaseDesign_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:BaseDesign
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||BaseDesign_generateBitstream.log;liberoaction://open_report/file/BaseDesign_generateBitstream.log||(null);(null)
