This is starting point to do Synthesis. The Commands for Synthesis, Gate_Level_simulation and Back_Annotation are available in VLSI_Design_Lab Account.
