// Seed: 621014005
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output supply1 id_6,
    output wire id_7
);
  wand id_9 = id_3 == -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_3 = 32'd63
) (
    input wor id_0,
    output wand id_1,
    input wire _id_2,
    input tri _id_3,
    output uwire id_4,
    output uwire id_5,
    input supply0 id_6
);
  assign id_4 = id_3;
  logic [1 'h0 : (  -1  )] id_8;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_6,
      id_0,
      id_0,
      id_5,
      id_5
  );
  logic [-1 'h0 : 1] id_9;
  ;
  logic [id_2 : id_3] id_10;
  ;
endmodule
