GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv'
Undeclared symbol 'data_valid_o', assumed default net type 'wire'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":37)
Analyzing Verilog file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\dds_ii\dds_ii.v'
Analyzing Verilog file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\gowin_pll\gowin_pll_ad.v'
Analyzing Verilog file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\gowin_pll\gowin_pll_da.v'
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'AD_DA_test'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":1)
Compiling module 'Gowin_PLL_AD'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\gowin_pll\gowin_pll_ad.v":10)
Compiling module 'Gowin_PLL_DA'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\gowin_pll\gowin_pll_da.v":10)
Compiling module 'DDS_II_DA'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\dds_ii\dds_ii.v":2351)
Compiling module '**'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\dds_ii\dds_ii.v":2350)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":46)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":47)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":48)
Compiling module '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Compiling module '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Compiling module 'GW_JTAG'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "AD_DA_test"
[5%] Running netlist conversion ...
WARN  (CV0018) : Input clk_in_ad_1[1] is unused("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":4)
WARN  (CV0016) : Input clk_in_ad_2 is unused("E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\AD_DA_test.vg" completed
[100%] Generate report file "E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\AD_DA_test_syn.rpt.html" completed
GowinSynthesis finish
