Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Dec  4 17:13:55 2018
| Host         : DESKTOP-JBV9JL2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.232        0.000                      0                 6109        0.093        0.000                      0                 6109       49.020        0.000                       0                  2456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         64.232        0.000                      0                 6109        0.093        0.000                      0                 6109       49.020        0.000                       0                  2456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       64.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.232ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.820ns  (logic 8.605ns (25.443%)  route 25.215ns (74.557%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.434    30.459    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X32Y126        LUT5 (Prop_lut5_I4_O)        0.124    30.583 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.650    31.232    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[7]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.124    31.356 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.931    32.288    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_8_n_0
    SLICE_X42Y122        LUT5 (Prop_lut5_I3_O)        0.124    32.412 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.024    33.436    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_2_n_0
    SLICE_X48Y119        LUT6 (Prop_lut6_I2_O)        0.124    33.560 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           1.787    35.347    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    35.471 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_2/O
                         net (fo=1, routed)           0.603    36.074    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    36.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.788    36.985    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.477   102.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X48Y93         FDRE (Setup_fdre_C_D)       -0.067   101.217    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                        101.217    
                         arrival time                         -36.985    
  -------------------------------------------------------------------
                         slack                                 64.232    

Slack (MET) :             64.417ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.664ns  (logic 8.831ns (26.233%)  route 24.833ns (73.767%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.518    30.543    design_1_i/axi_cusum_0/MINMAX/subRes1
    SLICE_X32Y131        LUT3 (Prop_lut3_I2_O)        0.146    30.689 r  design_1_i/axi_cusum_0/S_AXI_RDATA[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.816    31.505    design_1_i/axi_cusum_0/U0/MM_i/subRes[1]
    SLICE_X28Y131        LUT6 (Prop_lut6_I5_O)        0.328    31.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.440    32.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_8_n_0
    SLICE_X27Y132        LUT6 (Prop_lut6_I1_O)        0.124    32.396 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_2/O
                         net (fo=1, routed)           1.094    33.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_2_n_0
    SLICE_X31Y122        LUT5 (Prop_lut5_I2_O)        0.124    33.615 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           1.514    35.129    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X31Y111        LUT6 (Prop_lut6_I3_O)        0.124    35.253 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2/O
                         net (fo=1, routed)           0.403    35.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    35.780 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           1.049    36.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X33Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)       -0.040   101.246    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                        101.246    
                         arrival time                         -36.829    
  -------------------------------------------------------------------
                         slack                                 64.417    

Slack (MET) :             64.524ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.528ns  (logic 8.605ns (25.665%)  route 24.923ns (74.335%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.434    30.459    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X32Y126        LUT5 (Prop_lut5_I4_O)        0.124    30.583 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.650    31.232    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[7]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.124    31.356 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.931    32.288    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_8_n_0
    SLICE_X42Y122        LUT5 (Prop_lut5_I3_O)        0.124    32.412 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.024    33.436    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_2_n_0
    SLICE_X48Y119        LUT6 (Prop_lut6_I2_O)        0.124    33.560 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           1.787    35.347    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    35.471 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_2/O
                         net (fo=1, routed)           0.603    36.074    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    36.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.496    36.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X44Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.477   102.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)       -0.067   101.217    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                        101.217    
                         arrival time                         -36.693    
  -------------------------------------------------------------------
                         slack                                 64.524    

Slack (MET) :             64.559ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.501ns  (logic 8.605ns (25.686%)  route 24.896ns (74.314%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.658    30.683    design_1_i/axi_cusum_0/MINMAX/subRes1
    SLICE_X28Y131        LUT3 (Prop_lut3_I2_O)        0.124    30.807 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_45/O
                         net (fo=1, routed)           0.667    31.474    design_1_i/axi_cusum_0/U0/MM_i/subRes[2]
    SLICE_X28Y131        LUT6 (Prop_lut6_I5_O)        0.124    31.598 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_15/O
                         net (fo=1, routed)           0.819    32.417    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_15_n_0
    SLICE_X27Y131        LUT6 (Prop_lut6_I1_O)        0.124    32.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_3/O
                         net (fo=1, routed)           1.560    34.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_3_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I2_O)        0.124    34.225 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           0.924    35.149    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[31]
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.124    35.273 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=1, routed)           0.154    35.427    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X35Y110        LUT5 (Prop_lut5_I0_O)        0.124    35.551 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           1.115    36.666    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)       -0.061   101.225    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                        101.225    
                         arrival time                         -36.666    
  -------------------------------------------------------------------
                         slack                                 64.559    

Slack (MET) :             64.901ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.152ns  (logic 8.605ns (25.956%)  route 24.547ns (74.044%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.180    30.205    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124    30.329 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.637    30.966    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[8]
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.124    31.090 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.625    31.715    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_8_n_0
    SLICE_X38Y125        LUT5 (Prop_lut5_I3_O)        0.124    31.839 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.227    33.066    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_2_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I2_O)        0.124    33.190 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0/O
                         net (fo=1, routed)           1.555    34.745    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[8]
    SLICE_X44Y94         LUT6 (Prop_lut6_I3_O)        0.124    34.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2/O
                         net (fo=1, routed)           0.669    35.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I0_O)        0.124    35.662 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=2, routed)           0.655    36.317    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X44Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.478   102.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)       -0.067   101.218    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                        101.218    
                         arrival time                         -36.317    
  -------------------------------------------------------------------
                         slack                                 64.901    

Slack (MET) :             65.009ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.030ns  (logic 8.605ns (26.052%)  route 24.425ns (73.948%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.180    30.205    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124    30.329 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.637    30.966    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[8]
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.124    31.090 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.625    31.715    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_8_n_0
    SLICE_X38Y125        LUT5 (Prop_lut5_I3_O)        0.124    31.839 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.227    33.066    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_2_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I2_O)        0.124    33.190 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0/O
                         net (fo=1, routed)           1.555    34.745    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[8]
    SLICE_X44Y94         LUT6 (Prop_lut6_I3_O)        0.124    34.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2/O
                         net (fo=1, routed)           0.669    35.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I0_O)        0.124    35.662 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=2, routed)           0.533    36.195    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X44Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.477   102.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)       -0.081   101.203    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                        101.203    
                         arrival time                         -36.195    
  -------------------------------------------------------------------
                         slack                                 65.009    

Slack (MET) :             65.064ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.009ns  (logic 8.605ns (26.069%)  route 24.404ns (73.931%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.186    30.210    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X34Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.334 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.329    30.664    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[1]
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.124    30.788 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.614    31.401    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_8_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I3_O)        0.124    31.525 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.367    32.892    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_2_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I2_O)        0.124    33.016 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           1.621    34.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[1]
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    34.761 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.658    35.420    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.124    35.544 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.630    36.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X44Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.478   102.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.047   101.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                        101.238    
                         arrival time                         -36.174    
  -------------------------------------------------------------------
                         slack                                 65.064    

Slack (MET) :             65.094ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.995ns  (logic 8.605ns (26.080%)  route 24.390ns (73.920%))
  Logic Levels:           38  (CARRY4=21 LUT2=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.575 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.692    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.007 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/O[3]
                         net (fo=4, routed)           1.177    28.185    design_1_i/axi_cusum_0/MINMAX/subRes2[27]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.307    28.492 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    28.492    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_87_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.186    30.210    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X34Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.334 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.329    30.664    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[1]
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.124    30.788 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.614    31.401    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_8_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I3_O)        0.124    31.525 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.367    32.892    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_2_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I2_O)        0.124    33.016 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           1.621    34.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[1]
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    34.761 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.658    35.420    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.124    35.544 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.616    36.160    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X46Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.478   102.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)       -0.031   101.254    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                        101.254    
                         arrival time                         -36.160    
  -------------------------------------------------------------------
                         slack                                 65.094    

Slack (MET) :             65.095ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.945ns  (logic 10.104ns (30.669%)  route 22.841ns (69.331%))
  Logic Levels:           34  (CARRY4=17 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.891     3.185    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y106        FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][13]/Q
                         net (fo=52, routed)          3.779     7.420    design_1_i/axi_zscore_0/U0/MM_i/injErr[13]
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_107/O
                         net (fo=1, routed)           0.000     7.544    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_107_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.187 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_65/O[3]
                         net (fo=1, routed)           0.569     8.756    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/addRes[15]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.307     9.063 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_45/O
                         net (fo=2, routed)           1.129    10.192    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/modifiedA[15]
    SLICE_X48Y102        LUT5 (Prop_lut5_I0_O)        0.124    10.316 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    10.316    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_49_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.717 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.717    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_27_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.831    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_27_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.165 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_27/O[1]
                         net (fo=1, routed)           1.161    12.326    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/addRes[21]
    SLICE_X40Y108        LUT4 (Prop_lut4_I2_O)        0.303    12.629 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_19/O
                         net (fo=2, routed)           0.981    13.610    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/modifiedA[21]
    SLICE_X41Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.734 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    13.734    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_23_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.001    14.285    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_8_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.507 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_8/O[0]
                         net (fo=2, routed)           1.337    15.844    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/addRes[24]
    SLICE_X38Y106        LUT3 (Prop_lut3_I2_O)        0.291    16.135 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_215/O
                         net (fo=8, routed)           2.169    18.304    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[24]
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.328    18.632 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_163/O
                         net (fo=1, routed)           0.000    18.632    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_163_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.182 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.001    19.182    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_133_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    19.296    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_133_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.609 f  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0_i_127/O[3]
                         net (fo=4, routed)           1.435    21.045    design_1_i/axi_zscore_0/GEN_SUBS[0].SUBX/subRes2[31]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.306    21.351 r  design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_178/O
                         net (fo=1, routed)           0.000    21.351    design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_178_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.752 r  design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_129/CO[3]
                         net (fo=31, routed)          1.195    22.946    design_1_i/axi_zscore_0/U0/MM_i/CO[0]
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124    23.070 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_69/O
                         net (fo=2, routed)           1.237    24.307    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[2].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[7]
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124    24.431 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    24.431    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_73_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.807 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.807    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_61_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.130 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_61/O[1]
                         net (fo=1, routed)           0.667    25.797    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[2].GEN_STD_ADDRS[0].STD_ADDRX/addRes[9]
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.306    26.103 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_31/O
                         net (fo=2, routed)           1.015    27.118    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[9]
    SLICE_X50Y104        LUT5 (Prop_lut5_I0_O)        0.124    27.242 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    27.242    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_35_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.775 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.775    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_25_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.892 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.892    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_25_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.215 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_25/O[1]
                         net (fo=1, routed)           0.746    28.961    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX/addRes[17]
    SLICE_X46Y109        LUT4 (Prop_lut4_I2_O)        0.306    29.267 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_11/O
                         net (fo=2, routed)           1.054    30.321    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[17]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    30.445 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_15_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.995 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.995    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_7_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.217 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7/O[0]
                         net (fo=1, routed)           0.975    32.192    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX/addRes[20]
    SLICE_X34Y109        LUT4 (Prop_lut4_I1_O)        0.299    32.491 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[17]_INST_0_i_3/O
                         net (fo=1, routed)           0.680    33.171    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[17]_INST_0_i_3_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I2_O)        0.124    33.295 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           0.908    34.204    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[113]
    SLICE_X28Y111        LUT5 (Prop_lut5_I2_O)        0.124    34.328 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           1.803    36.130    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X36Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)       -0.061   101.225    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                        101.225    
                         arrival time                         -36.130    
  -------------------------------------------------------------------
                         slack                                 65.095    

Slack (MET) :             65.209ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.803ns  (logic 8.794ns (26.809%)  route 24.009ns (73.191%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.871     3.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y125        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     3.683 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][20]/Q
                         net (fo=64, routed)          4.494     8.177    design_1_i/axi_cusum_0/U0/MM_i/injErr[20]
    SLICE_X57Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_194_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.833 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.833    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_111_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.146 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.341    10.487    design_1_i/axi_cusum_0/CONSTSUBS[4].CONSTSUBS/subRes2[27]
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.306    10.793 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533/O
                         net (fo=1, routed)           0.000    10.793    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_533_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.326 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_288/CO[3]
                         net (fo=62, routed)          1.959    13.285    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_4[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_63/O
                         net (fo=3, routed)           1.129    14.538    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/modifiedA[3]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.124    14.662 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984/O
                         net (fo=1, routed)           0.000    14.662    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_984_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.195 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802/CO[3]
                         net (fo=1, routed)           0.000    15.195    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_802_n_0
    SLICE_X58Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554/CO[3]
                         net (fo=1, routed)           0.000    15.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_554_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.429 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000    15.429    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_292_n_0
    SLICE_X58Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.546 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_170/CO[3]
                         net (fo=32, routed)          1.079    16.625    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[2].GEN_MEAN_MAXS[2].MAXX/maxRes1
    SLICE_X58Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.749 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_41/O
                         net (fo=3, routed)           2.103    18.852    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/modifiedA[6]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124    18.976 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842/O
                         net (fo=1, routed)           0.000    18.976    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_842_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.377 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_610_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_316_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_174_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_115/CO[3]
                         net (fo=32, routed)          1.385    21.104    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[1].GEN_MEAN_MAXS[1].MAXX/maxRes1
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.228 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_28/O
                         net (fo=3, routed)           1.115    22.343    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/modifiedB[9]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.124    22.467 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333/O
                         net (fo=1, routed)           0.000    22.467    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_333_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.999 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    22.999    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_183_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.113 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.113    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_116_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.227 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_91/CO[3]
                         net (fo=32, routed)          1.191    24.417    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MAX_GEN[0].GEN_MEAN_MAXS[0].MAXX/maxRes1
    SLICE_X39Y127        LUT6 (Prop_lut6_I4_O)        0.124    24.541 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_17/O
                         net (fo=2, routed)           1.026    25.567    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/modifiedA[5]
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124    25.691 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.691    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_21_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.224 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.224    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.341    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.458    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.781 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/O[1]
                         net (fo=4, routed)           1.304    28.086    design_1_i/axi_cusum_0/MINMAX/subRes2[17]
    SLICE_X33Y129        LUT1 (Prop_lut1_I0_O)        0.306    28.392 r  design_1_i/axi_cusum_0/S_AXI_RDATA[20]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    28.392    design_1_i/axi_cusum_0/MINMAX/p_0_in[17]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.924 r  design_1_i/axi_cusum_0/S_AXI_RDATA[20]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.924    design_1_i/axi_cusum_0/S_AXI_RDATA[20]_INST_0_i_14_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.163 r  design_1_i/axi_cusum_0/S_AXI_RDATA[24]_INST_0_i_14/O[2]
                         net (fo=1, routed)           0.612    29.774    design_1_i/axi_cusum_0/U0/MM_i/subRes0[22]
    SLICE_X32Y129        LUT5 (Prop_lut5_I3_O)        0.302    30.076 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.666    30.742    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[23]
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124    30.866 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.171    31.037    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_8_n_0
    SLICE_X30Y128        LUT5 (Prop_lut5_I3_O)        0.124    31.161 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    32.421    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_2_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I2_O)        0.124    32.545 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           1.011    33.556    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[23]
    SLICE_X31Y111        LUT6 (Prop_lut6_I3_O)        0.124    33.680 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_2/O
                         net (fo=1, routed)           0.442    34.122    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_2_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I0_O)        0.124    34.246 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           1.722    35.968    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X44Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.478   102.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.109   101.176    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                        101.176    
                         arrival time                         -35.968    
  -------------------------------------------------------------------
                         slack                                 65.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.781%)  route 0.167ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.167     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.362%)  route 0.157ns (52.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.157     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.568     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y80         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[27]/Q
                         net (fo=2, routed)           0.065     1.110    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg2[4]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.155 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.155    design_1_i/axi_gpio_0/U0/ip2bus_data[27]
    SLICE_X30Y80         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.834     1.200    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y80         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
                         clock pessimism             -0.283     0.917    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.121     1.038    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y72         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.095    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X27Y72         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.830     1.196    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y72         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.899    
    SLICE_X27Y72         FDRE (Hold_fdre_C_D)         0.076     0.975    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.564     0.900    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_4
    SLICE_X29Y76         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.829     1.195    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.295     0.900    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.075     0.975    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y72         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.095    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_13
    SLICE_X27Y72         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.830     1.196    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y72         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.899    
    SLICE_X27Y72         FDRE (Hold_fdre_C_D)         0.075     0.974    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y78         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.095    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_7
    SLICE_X27Y78         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.831     1.197    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y78         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.899    
    SLICE_X27Y78         FDRE (Hold_fdre_C_D)         0.075     0.974    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.556     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X41Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.892    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.075     0.967    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.564     0.900    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.059     1.099    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_9
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.829     1.195    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.295     0.900    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.076     0.976    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X47Y115   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X42Y118   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X42Y118   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X47Y115   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y115   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y119   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][21]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y116   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y116   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y119   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][24]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X38Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X42Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK



