#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 14 12:07:56 2020
# Process ID: 3192
# Current directory: D:/vivado-projects/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1484 D:\vivado-projects\test\test.xpr
# Log file: D:/vivado-projects/test/vivado.log
# Journal file: D:/vivado-projects/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado-projects/test/test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.434 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:10:18 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:10:18 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:11:45 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:11:45 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.152 ; gain = 2.926
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.945 ; gain = 1296.793
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:17:55 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:17:55 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:24:18 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:24:18 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:29:29 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:29:29 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:32:06 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:32:06 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:35:26 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:35:26 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:38:01 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:38:01 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:44:51 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:44:51 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 15:54:32 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 15:54:32 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:01:14 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:01:14 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:04:37 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:04:37 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:09:31 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:09:31 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado-projects/test/test.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property top button [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:40:17 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:40:17 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:43:53 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:43:53 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:45:51 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:45:51 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:48:45 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:48:45 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:53:49 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:53:49 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:56:07 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:56:07 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 14 16:58:27 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
[Mon Dec 14 16:58:27 2020] Launched impl_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec 14 17:00:41 2020] Launched synth_1...
Run output will be captured here: D:/vivado-projects/test/test.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 17:01:32 2020...
