#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 12 20:56:07 2021
# Process ID: 13088
# Current directory: E:/FPGA/CODE/1_AND_GATE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8880 E:\FPGA\CODE\1_AND_GATE\1_AND_GATE.xpr
# Log file: E:/FPGA/CODE/1_AND_GATE/vivado.log
# Journal file: E:/FPGA/CODE/1_AND_GATE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/FPGA/1- CODE/1_AND_GATE' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 749.902 ; gain = 172.672
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/sim_1/new/AND_GATE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.AND_GATE [and_gate_default]
Compiling architecture bench of entity xil_defaultlib.and_gate_tb
Built simulation snapshot AND_GATE_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim/xsim.dir/AND_GATE_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 12 21:05:07 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 751.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AND_GATE_tb_behav -key {Behavioral:sim_1:Functional:AND_GATE_tb} -tclbatch {AND_GATE_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source AND_GATE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 751.242 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AND_GATE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 751.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 776.773 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 00:37:17 2021...
