
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 342.621 ; gain = 76.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:45]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:48]
INFO: [Synth 8-3491] module 'clk_12megas' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/clk_12megas_stub.vhdl:5' bound to instance 'mclkdiv' of component 'clk_12megas' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:197]
INFO: [Synth 8-638] synthesizing module 'clk_12megas' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/clk_12megas_stub.vhdl:15]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:6' bound to instance 'maif' of component 'audio_interface' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:205]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:39]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/en_4_cycles.vhd:5' bound to instance 'en4' of component 'en_4_cycles' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:101]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/en_4_cycles.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (1#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/en_4_cycles.vhd:13]
INFO: [Synth 8-3491] module 'fsmd_microphone' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_microphone.vhd:6' bound to instance 'mic' of component 'fsmd_microphone' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:111]
INFO: [Synth 8-638] synthesizing module 'fsmd_microphone' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_microphone.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fsmd_microphone' (2#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_microphone.vhd:15]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/pwm.vhd:6' bound to instance 'ppwm' of component 'pwm' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:122]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/pwm.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element buf_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/pwm.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element buf_next_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/pwm.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/pwm.vhd:19]
INFO: [Synth 8-3491] module 'vol_ctl' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/vol_ctl.vhd:6' bound to instance 'vol' of component 'vol_ctl' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:138]
INFO: [Synth 8-638] synthesizing module 'vol_ctl' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/vol_ctl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vol_ctl' (4#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/vol_ctl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (5#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/audio_interface.vhd:39]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:6' bound to instance 'mfir' of component 'fir_filter' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:237]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:19]
INFO: [Synth 8-3491] module 'data_flux_fir' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:7' bound to instance 'dfir' of component 'data_flux_fir' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:96]
INFO: [Synth 8-638] synthesizing module 'data_flux_fir' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:27]
INFO: [Synth 8-3491] module 'mux5' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux5.vhd:6' bound to instance 'm5m1' of component 'mux5' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux5' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux5.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mux5' (6#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux5.vhd:19]
INFO: [Synth 8-3491] module 'mux5' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux5.vhd:6' bound to instance 'm5m2' of component 'mux5' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:73]
INFO: [Synth 8-3491] module 'mux7' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux7.vhd:6' bound to instance 'm7m3' of component 'mux7' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mux7' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mux7' (7#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux7.vhd:21]
INFO: [Synth 8-3491] module 'mux7' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux7.vhd:6' bound to instance 'm7m4' of component 'mux7' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'data_flux_fir' (8#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:27]
INFO: [Synth 8-3491] module 'ctrl_fir' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:6' bound to instance 'cfir' of component 'ctrl_fir' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:116]
INFO: [Synth 8-638] synthesizing module 'ctrl_fir' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ctrl_fir' (9#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element ac3_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element ac4_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (10#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fir_filter.vhd:19]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/ram_stub.vhdl:5' bound to instance 'mram' of component 'ram' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:249]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/ram_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fsmd_main' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:7' bound to instance 'mfsmd' of component 'fsmd_main' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:260]
INFO: [Synth 8-638] synthesizing module 'fsmd_main' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:58]
WARNING: [Synth 8-614] signal 'f_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:229]
WARNING: [Synth 8-614] signal 'ma_samp_in_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:229]
INFO: [Synth 8-3491] module 'cnt_mod99' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod99_stub.vhdl:5' bound to instance 'cseg_play_cnt' of component 'cnt_mod99' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:356]
INFO: [Synth 8-638] synthesizing module 'cnt_mod99' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod99_stub.vhdl:18]
INFO: [Synth 8-3491] module 'cnt_mod99' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod99_stub.vhdl:5' bound to instance 'cseg_rec_cnt' of component 'cnt_mod99' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:368]
INFO: [Synth 8-3491] module 'cnt_mod99' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod99_stub.vhdl:5' bound to instance 'seg_play_cnt' of component 'cnt_mod99' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:380]
INFO: [Synth 8-3491] module 'cnt_mod99' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod99_stub.vhdl:5' bound to instance 'seg_rec_cnt' of component 'cnt_mod99' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:392]
INFO: [Synth 8-3491] module 'cnt_mod120k' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod120k_stub.vhdl:5' bound to instance 'cnt_120k' of component 'cnt_mod120k' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:403]
INFO: [Synth 8-638] synthesizing module 'cnt_mod120k' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/realtime/cnt_mod120k_stub.vhdl:18]
WARNING: [Synth 8-614] signal 'qr_cseg_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:415]
WARNING: [Synth 8-614] signal 'qr_seg_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:415]
WARNING: [Synth 8-614] signal 'qcc_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:415]
WARNING: [Synth 8-614] signal 'qp_cseg_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:415]
WARNING: [Synth 8-614] signal 'qp_seg_reg' is read in the process but is not in the sensitivity list [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:415]
INFO: [Synth 8-226] default block is never used [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element zeror_seg_next_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element zerop_cseg_next_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element ap_cseg_load_next_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element up_cseg_next_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element ucc_next_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'fsmd_main' (11#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:58]
INFO: [Synth 8-3491] module 'matrix_driver' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:5' bound to instance 'mdisp' of component 'matrix_driver' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:299]
INFO: [Synth 8-638] synthesizing module 'matrix_driver' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:22]
INFO: [Synth 8-3491] module 'bin7_bcd2' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bin7_bcd2.vhd:4' bound to instance 'bin_cseg' of component 'bin7_bcd2' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bin7_bcd2' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bin7_bcd2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'bin7_bcd2' (12#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bin7_bcd2.vhd:12]
INFO: [Synth 8-3491] module 'bin7_bcd2' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bin7_bcd2.vhd:4' bound to instance 'bin_seg' of component 'bin7_bcd2' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:95]
INFO: [Synth 8-3491] module 'bin7_bcd2' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bin7_bcd2.vhd:4' bound to instance 'bin_lvl' of component 'bin7_bcd2' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:102]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:4' bound to instance 'bcd_cseg_0' of component 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:109]
INFO: [Synth 8-638] synthesizing module 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bcd_7seg' (13#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:13]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:4' bound to instance 'bcd_cseg_1' of component 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:117]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:4' bound to instance 'bcd_seg_0' of component 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:125]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:4' bound to instance 'bcd_seg_1' of component 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:133]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:4' bound to instance 'bcd_lvl_0' of component 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:141]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/bcd_7seg.vhd:4' bound to instance 'bcd_lvl_1' of component 'bcd_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:149]
INFO: [Synth 8-3491] module 'mux8x7' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux8x7.vhd:4' bound to instance 'muxsel' of component 'mux8x7' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:157]
INFO: [Synth 8-638] synthesizing module 'mux8x7' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux8x7.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux8x7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'mux8x7' (14#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/mux8x7.vhd:21]
INFO: [Synth 8-3491] module 'matrix_blinker' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_blinker.vhd:6' bound to instance 'refresh' of component 'matrix_blinker' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:172]
INFO: [Synth 8-638] synthesizing module 'matrix_blinker' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_blinker.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_blinker.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'matrix_blinker' (15#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_blinker.vhd:17]
INFO: [Synth 8-3491] module 'state_7seg' declared at 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/state_7seg.vhd:4' bound to instance 'st_decode' of component 'state_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:182]
INFO: [Synth 8-638] synthesizing module 'state_7seg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/state_7seg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'state_7seg' (16#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/state_7seg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'matrix_driver' (17#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/matrix_driver.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'main' (18#1) [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/main.vhd:45]
WARNING: [Synth 8-3331] design bcd_7seg has unconnected port na
WARNING: [Synth 8-3331] design fsmd_main has unconnected port sw1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 383.953 ; gain = 117.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 383.953 ; gain = 117.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/cseg_play_cnt'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/cseg_play_cnt'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/cseg_rec_cnt'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/cseg_rec_cnt'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/seg_play_cnt'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/seg_play_cnt'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/seg_rec_cnt'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp9/cnt_mod99_in_context.xdc] for cell 'mfsmd/seg_rec_cnt'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp11/ram_in_context.xdc] for cell 'mram'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp11/ram_in_context.xdc] for cell 'mram'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp13/clk_wiz_0_in_context.xdc] for cell 'mclkdiv'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp13/clk_wiz_0_in_context.xdc] for cell 'mclkdiv'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp15/cnt_mod120k_in_context.xdc] for cell 'mfsmd/cnt_120k'
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp15/cnt_mod120k_in_context.xdc] for cell 'mfsmd/cnt_120k'
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/constrs_1/imports/Archivos sesión 2-20210922/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/constrs_1/imports/Archivos sesión 2-20210922/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/constrs_1/imports/Archivos sesión 2-20210922/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 698.938 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mfsmd/cnt_120k' at clock pin 'CLK' is different from the actual clock period '83.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mfsmd/cseg_play_cnt' at clock pin 'CLK' is different from the actual clock period '83.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mfsmd/cseg_rec_cnt' at clock pin 'CLK' is different from the actual clock period '83.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mfsmd/seg_play_cnt' at clock pin 'CLK' is different from the actual clock period '83.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mfsmd/seg_rec_cnt' at clock pin 'CLK' is different from the actual clock period '83.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp13/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/.Xil/Vivado-29848-DESKTOP-1AJ0FVF/dcp13/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mclkdiv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mfsmd/cnt_120k. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mfsmd/cseg_play_cnt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mfsmd/cseg_rec_cnt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mfsmd/seg_play_cnt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mfsmd/seg_rec_cnt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "en_4_cycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "first_cyc_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "samp_req_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/vol_ctl.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element rm_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/data_flux_fir.vhd:89]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg_reg' in module 'ctrl_fir'
WARNING: [Synth 8-6014] Unused sequential element st_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:26]
INFO: [Synth 8-5544] ROM "out_rdy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'zeror_seg_reg_reg' into 'zerop_seg_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:150]
INFO: [Synth 8-4471] merging register 'zerop_cseg_reg_reg' into 'zerop_seg_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:151]
INFO: [Synth 8-4471] merging register 'ar_cseg_load_reg_reg' into 'ar_seg_load_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:163]
INFO: [Synth 8-4471] merging register 'ap_cseg_load_reg_reg' into 'clkp_seg_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:164]
INFO: [Synth 8-4471] merging register 'ar_cseg_l_reg_reg[6:0]' into 'ar_seg_l_reg_reg[6:0]' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:170]
INFO: [Synth 8-4471] merging register 'up_cseg_reg_reg' into 'up_seg_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:174]
INFO: [Synth 8-4471] merging register 'ur_cseg_reg_reg' into 'ur_seg_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:176]
INFO: [Synth 8-4471] merging register 'ucc_reg_reg' into 'up_seg_reg_reg' [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element zeror_seg_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element zerop_cseg_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element ar_cseg_load_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element ap_cseg_load_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element ar_cseg_l_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element up_cseg_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element ur_cseg_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element ucc_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/fsmd_main.vhd:177]
INFO: [Synth 8-5546] ROM "st_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_u_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_cseg_load_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkr_seg_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_load_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkr_cseg_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_cseg_l_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_l_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "aux_ad" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element st_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element st_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:26]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      t0 |                              001 |                              001
                      t1 |                              010 |                              010
                      t2 |                              011 |                              011
                      t3 |                              100 |                              100
                      t4 |                              101 |                              101
                      t5 |                              110 |                              110
                      t6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg_reg' using encoding 'sequential' in module 'ctrl_fir'
WARNING: [Synth 8-6014] Unused sequential element st_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/ctrl_fir.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               17 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 3     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fsmd_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vol_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_flux_fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module ctrl_fir 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module fsmd_main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 3     
	   5 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module matrix_blinker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module state_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "maif/mic/count_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maif/mic/state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maif/mic/state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maif/mic/state_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maif/mic/d1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "maif/ppwm/samp_req_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mfsmd/clkr_seg_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mfsmd/clkr_cseg_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdisp/refresh/aux_ad" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element maif/vol/lvl_reg_reg was removed.  [C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.srcs/sources_1/new/vol_ctl.vhd:33]
WARNING: [Synth 8-3917] design main has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design main has port jack_sd driven by constant 1
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[0]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[1]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[2]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[3]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[4]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[5]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[6]' (FDC) to 'mfsmd/acc_l_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[7]' (FDC) to 'mfsmd/acc_l_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[8]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[9]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[10]' (FDC) to 'mfsmd/acc_l_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[11]' (FDC) to 'mfsmd/acc_l_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[12]' (FDC) to 'mfsmd/acc_l_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[13]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[14]' (FDC) to 'mfsmd/acc_l_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[15]' (FDC) to 'mfsmd/acc_l_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[0]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[1]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[2]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[3]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[4]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[5]' (FDC) to 'mfsmd/ar_seg_l_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mfsmd/ar_seg_l_reg_reg[6]' (FDC) to 'mfsmd/ar_seg_load_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mfsmd/ar_seg_load_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mfsmd/ur_seg_reg_reg )
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfir/dfir/rm_reg_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfsmd/ur_seg_reg_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mfsmd/ar_seg_load_reg_reg) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'mfsmd/acc_l_reg_reg[16]' (FDC) to 'mfsmd/acc_load_reg_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|vol_ctl     | factor             | 32x9          | LUT            | 
|bin7_bcd2   | bcd                | 128x8         | LUT            | 
|main        | maif/vol/factor    | 32x9          | LUT            | 
|main        | mdisp/bin_cseg/bcd | 128x8         | LUT            | 
|main        | mdisp/bin_seg/bcd  | 128x8         | LUT            | 
|main        | mdisp/bin_lvl/bcd  | 128x8         | LUT            | 
+------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mclkdiv/clk_out1' to pin 'mclkdiv/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 698.938 ; gain = 432.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_12megas   |         1|
|2     |ram           |         1|
|3     |cnt_mod99     |         4|
|4     |cnt_mod120k   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_12megas_bbox |     1|
|2     |cnt_mod120k_bbox |     1|
|3     |cnt_mod99_bbox   |     1|
|4     |cnt_mod99_bbox_0 |     1|
|5     |cnt_mod99_bbox_1 |     1|
|6     |cnt_mod99_bbox_2 |     1|
|7     |ram_bbox         |     1|
|8     |CARRY4           |    53|
|9     |LUT1             |    90|
|10    |LUT2             |   109|
|11    |LUT3             |    93|
|12    |LUT4             |   102|
|13    |LUT5             |   117|
|14    |LUT6             |   285|
|15    |FDCE             |   272|
|16    |FDPE             |     6|
|17    |FDRE             |    26|
|18    |IBUF             |    10|
|19    |OBUF             |    22|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |  1240|
|2     |  maif       |audio_interface |   375|
|3     |    en4      |en_4_cycles     |     5|
|4     |    mic      |fsmd_microphone |   214|
|5     |    ppwm     |pwm             |    75|
|6     |    vol      |vol_ctl         |    81|
|7     |  mdisp      |matrix_driver   |    92|
|8     |    bin_cseg |bin7_bcd2       |     7|
|9     |    bin_seg  |bin7_bcd2_0     |     8|
|10    |    refresh  |matrix_blinker  |    77|
|11    |  mfir       |fir_filter      |   221|
|12    |    cfir     |ctrl_fir        |   104|
|13    |    dfir     |data_flux_fir   |    77|
|14    |  mfsmd      |fsmd_main       |   510|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 701.090 ; gain = 119.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 701.090 ; gain = 434.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

156 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 701.090 ; gain = 444.367
INFO: [Common 17-1381] The checkpoint 'C:/home/archivos_dsed_lab/dsed_audiobox/dsed_audiobox.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 701.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 31 02:45:04 2022...
