

================================================================
== Vivado HLS Report for 'myproject_entry3'
================================================================
* Date:           Fri Jun  3 16:16:47 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.458|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|        3|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        3|       38|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |conv1d_input_V_blk_n      |   9|          2|    1|          2|
    |conv1d_input_V_out_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|    4|          8|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+------+------------+--------------------+--------------+
|ap_clk                     |  in |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|ap_rst                     |  in |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|ap_start                   |  in |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|start_full_n               |  in |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|ap_done                    | out |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|ap_continue                |  in |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|ap_idle                    | out |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|ap_ready                   | out |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|start_out                  | out |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|start_write                | out |     1| ap_ctrl_hs |  myproject.entry3  | return value |
|conv1d_input_V             |  in |  2080|   ap_vld   |   conv1d_input_V   |    pointer   |
|conv1d_input_V_ap_vld      |  in |     1|   ap_vld   |   conv1d_input_V   |    pointer   |
|conv1d_input_V_out_din     | out |  2080|   ap_fifo  | conv1d_input_V_out |    pointer   |
|conv1d_input_V_out_full_n  |  in |     1|   ap_fifo  | conv1d_input_V_out |    pointer   |
|conv1d_input_V_out_write   | out |     1|   ap_fifo  | conv1d_input_V_out |    pointer   |
+---------------------------+-----+------+------------+--------------------+--------------+

