set_global_assignment -name FAMILY "Cyclone 10 GX"
set_global_assignment -name TOP_LEVEL_ENTITY test1280M
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:28:56  MAY 24, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.4.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE 10CX220YF780E5G
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_AUTO_COMPUTE_TJ ON
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_AC12 -to FPGA_RESETn
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE src/stp1.stp
set_global_assignment -name PROJECT_IP_REGENERATION_POLICY NEVER_REGENERATE_IP
set_location_assignment PIN_AD4 -to pb[1]
set_location_assignment PIN_AE4 -to pb[0]
set_location_assignment PIN_AC7 -to led[1]
set_location_assignment PIN_AF6 -to led[0]
set_location_assignment PIN_T6 -to Tx_Data_out[0]
set_location_assignment PIN_T8 -to Tx_Data_out[1]
set_location_assignment PIN_T9 -to "Tx_Data_out[1](n)"
set_location_assignment PIN_T7 -to "Tx_Data_out[0](n)"
set_location_assignment PIN_U6 -to Tx_Data_out[2]
set_location_assignment PIN_V7 -to "Tx_Data_out[2](n)"
set_location_assignment PIN_AA9 -to Tx_Data_out[3]
set_location_assignment PIN_AA8 -to "Tx_Data_out[3](n)"
set_location_assignment PIN_T4 -to Tx_Data_out[4]
set_location_assignment PIN_U5 -to "Tx_Data_out[4](n)"
set_location_assignment PIN_U8 -to Tx_Data_out[5]
set_location_assignment PIN_V8 -to "Tx_Data_out[5](n)"
set_location_assignment PIN_W4 -to Tx_Data_out[6]
set_location_assignment PIN_Y4 -to "Tx_Data_out[6](n)"
set_location_assignment PIN_W8 -to Tx_Data_out[7]
set_location_assignment PIN_W7 -to "Tx_Data_out[7](n)"
set_location_assignment PIN_AB6 -to Tx_Data_out[8]
set_location_assignment PIN_AB5 -to "Tx_Data_out[8](n)"
set_location_assignment PIN_W5 -to Tx_Data_out[9]
set_location_assignment PIN_Y5 -to "Tx_Data_out[9](n)"
set_location_assignment PIN_Y1 -to Tx_Data_out[10]
set_location_assignment PIN_Y2 -to "Tx_Data_out[10](n)"
set_location_assignment PIN_V1 -to Tx_Data_out[11]
set_location_assignment PIN_U1 -to "Tx_Data_out[11](n)"
set_location_assignment PIN_U3 -to Tx_Data_out[12]
set_location_assignment PIN_U4 -to "Tx_Data_out[12](n)"
set_location_assignment PIN_T2 -to Tx_Data_out[13]
set_location_assignment PIN_T3 -to "Tx_Data_out[13](n)"
set_location_assignment PIN_N2 -to Tx_Data_out[14]
set_location_assignment PIN_N3 -to "Tx_Data_out[14](n)"
set_location_assignment PIN_H1 -to Tx_Data_out[15]
set_location_assignment PIN_G1 -to "Tx_Data_out[15](n)"
set_location_assignment PIN_AC11 -to "FPGA_RESETn(n)"
set_location_assignment PIN_N1 -to FMCAclk40
set_location_assignment PIN_M1 -to "FMCAclk40(n)"
set_instance_assignment -name PARTITION_COLOUR 4282449757 -to test1280M -entity test1280M
set_instance_assignment -name PARTITION_COLOUR 4290707362 -to auto_fab_0 -entity test1280M
set_instance_assignment -name IO_STANDARD "1.2 V" -to pb[1] -entity test1280M
set_instance_assignment -name IO_STANDARD "1.2 V" -to pb[0] -entity test1280M
set_instance_assignment -name IO_STANDARD "1.2 V" -to led[1] -entity test1280M
set_instance_assignment -name IO_STANDARD "1.2 V" -to led[0] -entity test1280M
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[3] -entity test1280M
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[6] -entity test1280M
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[7] -entity test1280M
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[8] -entity test1280M
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[9] -entity test1280M
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[10] -entity test1280M
set_instance_assignment -name IO_STANDARD LVDS -to FMCAclk40
set_instance_assignment -name IO_STANDARD "1.2 V" -to FPGA_RESETn
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[11]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[12]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[13]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[14]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to Tx_Data_out[15]
set_global_assignment -name IP_FILE src/genclktree.ip
set_global_assignment -name VERILOG_FILE test1280M.v
set_global_assignment -name SDC_FILE src/test1280M.sdc
set_global_assignment -name SIGNALTAP_FILE src/stp1.stp
set_global_assignment -name VERILOG_FILE src/counter_source.v
set_global_assignment -name VERILOG_FILE src/prbs_source.v
set_global_assignment -name VERILOG_FILE src/source_genv.v
set_global_assignment -name VERILOG_FILE src/const_source.v
set_global_assignment -name VERILOG_FILE src/sw_debouncer.v
set_global_assignment -name IP_FILE src/serdesblock.ip
