#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000140386d1250 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v000001403873e910_0 .var "CLK", 0 0;
v000001403873d5b0_0 .net "INSTRUCTION", 31 0, L_000001403873de70;  1 drivers
v000001403873e550_0 .net "PC", 31 0, v00000140386ea2c0_0;  1 drivers
v000001403873db50_0 .var "RESET", 0 0;
v000001403873e2d0_0 .net *"_ivl_0", 7 0, L_000001403873ee10;  1 drivers
v000001403873dd30_0 .net *"_ivl_10", 31 0, L_000001403873d790;  1 drivers
v000001403873d290_0 .net *"_ivl_12", 7 0, L_000001403873d830;  1 drivers
L_000001403873f108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001403873ec30_0 .net/2u *"_ivl_14", 31 0, L_000001403873f108;  1 drivers
v000001403873e690_0 .net *"_ivl_16", 31 0, L_000001403873d6f0;  1 drivers
v000001403873dbf0_0 .net *"_ivl_18", 7 0, L_000001403873d150;  1 drivers
L_000001403873f078 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001403873d1f0_0 .net/2u *"_ivl_2", 31 0, L_000001403873f078;  1 drivers
v000001403873d330_0 .net *"_ivl_4", 31 0, L_000001403873ddd0;  1 drivers
v000001403873d3d0_0 .net *"_ivl_6", 7 0, L_000001403873e730;  1 drivers
L_000001403873f0c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001403873df10_0 .net/2u *"_ivl_8", 31 0, L_000001403873f0c0;  1 drivers
v000001403873d0b0_0 .var/i "i", 31 0;
v000001403873e370 .array "instr_mem", 0 1023, 7 0;
L_000001403873ee10 .array/port v000001403873e370, L_000001403873ddd0;
L_000001403873ddd0 .arith/sum 32, v00000140386ea2c0_0, L_000001403873f078;
L_000001403873e730 .array/port v000001403873e370, L_000001403873d790;
L_000001403873d790 .arith/sum 32, v00000140386ea2c0_0, L_000001403873f0c0;
L_000001403873d830 .array/port v000001403873e370, L_000001403873d6f0;
L_000001403873d6f0 .arith/sum 32, v00000140386ea2c0_0, L_000001403873f108;
L_000001403873d150 .array/port v000001403873e370, v00000140386ea2c0_0;
L_000001403873de70 .concat [ 8 8 8 8], L_000001403873d150, L_000001403873d830, L_000001403873e730, L_000001403873ee10;
S_00000140386d15b0 .scope module, "mycpu" "cpu" 2 39, 3 350 0, S_00000140386d1250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000014038735bf0_0 .net "ALUOP", 2 0, v00000140386eaea0_0;  1 drivers
v0000014038735830_0 .net "ALURESULT", 7 0, v0000014038732ba0_0;  1 drivers
v0000014038735510_0 .net "BRANCHADDRESS", 31 0, v00000140387330a0_0;  1 drivers
v0000014038735970_0 .net "BRANCHINSTRUCTION", 7 0, v00000140386eb1c0_0;  1 drivers
v0000014038735010_0 .net "BRANCH_EQ_SELECT", 0 0, v00000140386eab80_0;  1 drivers
v0000014038734390_0 .net "BRANCH_NE_SELECT", 0 0, v00000140386e9d20_0;  1 drivers
v00000140387349d0_0 .net "BRANCH_SELECT", 0 0, L_00000140386be4e0;  1 drivers
v0000014038734430_0 .net "BRANCH_SELECTED", 31 0, v00000140386e9b40_0;  1 drivers
v0000014038734110_0 .net "CLK", 0 0, v000001403873e910_0;  1 drivers
v00000140387344d0_0 .net "IMMIDIATE", 7 0, v00000140386e9dc0_0;  1 drivers
v0000014038734570_0 .net "IMMIDIATE_SELECT", 0 0, v00000140386ea860_0;  1 drivers
v00000140387350b0_0 .net "IMMIDIATE_SELECTED", 7 0, v0000014038733960_0;  1 drivers
v00000140387355b0_0 .net "INSTRUCTION", 31 0, L_000001403873de70;  alias, 1 drivers
v00000140387351f0_0 .net "JUMPADDRESS", 31 0, v00000140386ea220_0;  1 drivers
v0000014038735e70_0 .net "JUMPINSTRUCTION", 7 0, v00000140386e9e60_0;  1 drivers
v0000014038734610_0 .net "JUMP_SELECT", 0 0, v00000140386e9be0_0;  1 drivers
v00000140387346b0_0 .net "JUMP_SELECTED", 31 0, v00000140386eb300_0;  1 drivers
v0000014038735f10_0 .net "LEFTSHIFTEDBRANCH", 31 0, v00000140386eb260_0;  1 drivers
v0000014038734890_0 .net "LEFTSHIFTEDJUMP", 31 0, v00000140386ea680_0;  1 drivers
v00000140387356f0_0 .net "NEXTPCOUT", 31 0, v00000140386eacc0_0;  1 drivers
v0000014038735dd0_0 .net "NOT_ZERO", 0 0, L_00000140386beb70;  1 drivers
v0000014038734930_0 .net "NOT_ZERO_and_BRANCHSELECT", 0 0, L_00000140386bdf30;  1 drivers
v00000140387353d0_0 .net "OPCODE", 7 0, v00000140386e9f00_0;  1 drivers
v0000014038734a70_0 .net "PCOUT", 31 0, v00000140386ea2c0_0;  alias, 1 drivers
v0000014038735790_0 .net "READREG1", 2 0, v00000140386ea040_0;  1 drivers
v00000140387358d0_0 .net "READREG2", 2 0, v00000140386eae00_0;  1 drivers
v0000014038734cf0_0 .net "REGOUT1", 7 0, L_00000140386be2b0;  1 drivers
v0000014038735b50_0 .net "REGOUT2", 7 0, L_00000140386be940;  1 drivers
v0000014038735a10_0 .net "RESET", 0 0, v000001403873db50_0;  1 drivers
v0000014038735ab0_0 .net "SIGNEXTENDEDBRANCH", 31 0, v0000014038734bb0_0;  1 drivers
v0000014038735d30_0 .net "SIGNEXTENDEDJUMP", 31 0, v0000014038734e30_0;  1 drivers
v000001403873dab0_0 .net "TWOS_COMP", 7 0, v0000014038734b10_0;  1 drivers
v000001403873e5f0_0 .net "TWOS_COMP_SELECT", 0 0, v00000140386eaae0_0;  1 drivers
v000001403873dc90_0 .net "TWOS_COMP_SELECTED", 7 0, v0000014038734d90_0;  1 drivers
v000001403873e050_0 .net "WRITEENABLE", 0 0, v00000140386eb120_0;  1 drivers
v000001403873e4b0_0 .net "WRITEREG", 2 0, v00000140386eb8a0_0;  1 drivers
v000001403873ea50_0 .net "ZERO", 0 0, v0000014038732d80_0;  1 drivers
v000001403873da10_0 .net "ZERO_and_BRANCHSELECT", 0 0, L_00000140386be160;  1 drivers
S_0000014038663970 .scope module, "alu" "alu" 3 449, 4 159 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000014038733320_0 .net "ADD_RESULT", 7 0, v00000140386b73a0_0;  1 drivers
v00000140387324c0_0 .net "AND_RESULT", 7 0, L_00000140386bebe0;  1 drivers
v0000014038732ce0_0 .net "DATA1", 7 0, L_00000140386be2b0;  alias, 1 drivers
v0000014038732b00_0 .net "DATA2", 7 0, v0000014038733960_0;  alias, 1 drivers
v0000014038733e60_0 .net "MOV_RESULT", 7 0, L_00000140386be390;  1 drivers
v0000014038733820_0 .net "MULT_RESULT", 7 0, v00000140387322e0_0;  1 drivers
v0000014038732a60_0 .net "OR_RESULT", 7 0, L_00000140386be6a0;  1 drivers
v0000014038732ba0_0 .var "RESULT", 7 0;
v0000014038733d20_0 .net "RO_RESULT", 7 0, v0000014038732920_0;  1 drivers
v0000014038732560_0 .net "SA_RESULT", 7 0, v00000140387329c0_0;  1 drivers
v0000014038732c40_0 .net "SELECT", 2 0, v00000140386eaea0_0;  alias, 1 drivers
v0000014038733dc0_0 .net "SL_RESULT", 7 0, v0000014038733c80_0;  1 drivers
v0000014038732d80_0 .var "ZERO", 0 0;
E_00000140386c4530/0 .event anyedge, v0000014038732c40_0, v0000014038732060_0, v00000140386b73a0_0, v00000140387321a0_0;
E_00000140386c4530/1 .event anyedge, v0000014038733a00_0, v00000140387322e0_0, v0000014038733c80_0, v00000140387329c0_0;
E_00000140386c4530/2 .event anyedge, v0000014038732920_0;
E_00000140386c4530 .event/or E_00000140386c4530/0, E_00000140386c4530/1, E_00000140386c4530/2;
E_00000140386c49b0 .event anyedge, v00000140386b73a0_0;
S_0000014038663b00 .scope module, "add1" "add_module" 4 178, 4 13 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000140386b7bc0_0 .net "DATA1", 7 0, L_00000140386be2b0;  alias, 1 drivers
v00000140386b7300_0 .net "DATA2", 7 0, v0000014038733960_0;  alias, 1 drivers
v00000140386b73a0_0 .var "RESULT", 7 0;
E_00000140386c41b0 .event anyedge, v00000140386b7300_0, v00000140386b7bc0_0;
S_000001403866cb70 .scope module, "and1" "and_module" 4 179, 4 28 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000140386bebe0 .functor AND 8, L_00000140386be2b0, v0000014038733960_0, C4<11111111>, C4<11111111>;
v0000014038732420_0 .net "DATA1", 7 0, L_00000140386be2b0;  alias, 1 drivers
v0000014038732740_0 .net "DATA2", 7 0, v0000014038733960_0;  alias, 1 drivers
v00000140387321a0_0 .net "RESULT", 7 0, L_00000140386bebe0;  alias, 1 drivers
S_000001403866cd00 .scope module, "mov1" "mov_module" 4 177, 4 5 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000140386be390 .functor BUFZ 8, v0000014038733960_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000140387331e0_0 .net "DATA2", 7 0, v0000014038733960_0;  alias, 1 drivers
v0000014038732060_0 .net "RESULT", 7 0, L_00000140386be390;  alias, 1 drivers
S_00000140386483a0 .scope module, "mult1" "mult_module" 4 181, 4 46 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000140387336e0_0 .net "DATA1", 7 0, L_00000140386be2b0;  alias, 1 drivers
v0000014038733500_0 .net "DATA2", 7 0, v0000014038733960_0;  alias, 1 drivers
v00000140387322e0_0 .var "RESULT", 7 0;
v0000014038732600_0 .var/i "i", 31 0;
E_00000140386c4c70 .event anyedge, v00000140386b7bc0_0, v00000140386b7300_0, v00000140387322e0_0;
S_0000014038648530 .scope module, "or1" "or_module" 4 180, 4 37 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000140386be6a0 .functor OR 8, L_00000140386be2b0, v0000014038733960_0, C4<00000000>, C4<00000000>;
v0000014038733780_0 .net "DATA1", 7 0, L_00000140386be2b0;  alias, 1 drivers
v0000014038732100_0 .net "DATA2", 7 0, v0000014038733960_0;  alias, 1 drivers
v0000014038733a00_0 .net "RESULT", 7 0, L_00000140386be6a0;  alias, 1 drivers
S_000001403865a890 .scope module, "ro1" "rotate_module" 4 184, 4 118 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "ROTATEAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000140387327e0_0 .net "DATA", 7 0, L_00000140386be2b0;  alias, 1 drivers
v0000014038732920_0 .var "RESULT", 7 0;
v0000014038733280_0 .net "ROTATEAMOUNT", 7 0, v0000014038733960_0;  alias, 1 drivers
v0000014038732ec0_0 .var "TEMPARY", 0 0;
v0000014038732240_0 .var/i "j", 31 0;
E_00000140386c4570 .event anyedge, v00000140386b7300_0, v00000140386b7bc0_0, v0000014038732ec0_0;
S_000001403865aa20 .scope module, "sa1" "arithmatic_shift_module" 4 183, 4 89 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000014038732880_0 .net "DATA", 7 0, L_00000140386be2b0;  alias, 1 drivers
v00000140387329c0_0 .var "RESULT", 7 0;
v0000014038732e20_0 .net "SHIFTAMOUNT", 7 0, v0000014038733960_0;  alias, 1 drivers
v0000014038733be0_0 .var/i "j", 31 0;
S_0000014038664e00 .scope module, "sl1" "logical_shift_module" 4 182, 4 63 0, S_0000014038663970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000014038733aa0_0 .net "DATA", 7 0, L_00000140386be2b0;  alias, 1 drivers
v0000014038733c80_0 .var "RESULT", 7 0;
v0000014038733f00_0 .net "SHIFTAMOUNT", 7 0, v0000014038733960_0;  alias, 1 drivers
v0000014038732380_0 .var/i "j", 31 0;
S_0000014038664f90 .scope module, "alu_immidiate_mux" "mux_module8" 3 438, 3 32 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000014038732f60_0 .net "DATA1", 7 0, v0000014038734d90_0;  alias, 1 drivers
v00000140387326a0_0 .net "DATA2", 7 0, v00000140386e9dc0_0;  alias, 1 drivers
v0000014038733960_0 .var "RESULT", 7 0;
v0000014038733000_0 .net "SELECT", 0 0, v00000140386ea860_0;  alias, 1 drivers
E_00000140386c45f0 .event anyedge, v0000014038733000_0, v00000140387326a0_0, v0000014038732f60_0;
S_000001403838e0c0 .scope module, "branch_add" "branch_add" 3 430, 3 182 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDBRANCH";
    .port_info 2 /OUTPUT 32 "BRANCHADDRESS";
v00000140387330a0_0 .var "BRANCHADDRESS", 31 0;
v0000014038733140_0 .net "LEFTSHIFTEDBRANCH", 31 0, v00000140386eb260_0;  alias, 1 drivers
v00000140387338c0_0 .net "PCOUT", 31 0, v00000140386eacc0_0;  alias, 1 drivers
E_00000140386c4630 .event anyedge, v0000014038733140_0, v00000140387338c0_0;
S_000001403838e250 .scope module, "branch_eq_and" "and_gate" 3 442, 3 154 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_00000140386be160 .functor AND 1, v00000140386eab80_0, v0000014038732d80_0, C4<1>, C4<1>;
v00000140387333c0_0 .net "DATA1", 0 0, v00000140386eab80_0;  alias, 1 drivers
v0000014038733460_0 .net "DATA2", 0 0, v0000014038732d80_0;  alias, 1 drivers
v00000140387335a0_0 .net "RESULT", 0 0, L_00000140386be160;  alias, 1 drivers
S_000001403865ff50 .scope module, "branch_neq_and" "and_gate" 3 443, 3 154 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_00000140386bdf30 .functor AND 1, v00000140386e9d20_0, L_00000140386beb70, C4<1>, C4<1>;
v0000014038733640_0 .net "DATA1", 0 0, v00000140386e9d20_0;  alias, 1 drivers
v0000014038733b40_0 .net "DATA2", 0 0, L_00000140386beb70;  alias, 1 drivers
v00000140386e9c80_0 .net "RESULT", 0 0, L_00000140386bdf30;  alias, 1 drivers
S_00000140386600e0 .scope module, "branch_neq_not" "not_gate" 3 441, 3 164 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA";
    .port_info 1 /OUTPUT 1 "RESULT";
L_00000140386beb70 .functor NOT 1, v0000014038732d80_0, C4<0>, C4<0>, C4<0>;
v00000140386eaf40_0 .net "DATA", 0 0, v0000014038732d80_0;  alias, 1 drivers
v00000140386e9aa0_0 .net "RESULT", 0 0, L_00000140386beb70;  alias, 1 drivers
S_0000014038662460 .scope module, "branch_or" "or_gate" 3 444, 3 173 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_00000140386be4e0 .functor OR 1, L_00000140386bdf30, L_00000140386be160, C4<0>, C4<0>;
v00000140386eb4e0_0 .net "DATA1", 0 0, L_00000140386bdf30;  alias, 1 drivers
v00000140386ea540_0 .net "DATA2", 0 0, L_00000140386be160;  alias, 1 drivers
v00000140386eb760_0 .net "RESULT", 0 0, L_00000140386be4e0;  alias, 1 drivers
S_00000140386ebab0 .scope module, "branch_select_mux" "mux_module32" 3 445, 3 45 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000140386eb800_0 .net "DATA1", 31 0, v00000140386eacc0_0;  alias, 1 drivers
v00000140386eb3a0_0 .net "DATA2", 31 0, v00000140387330a0_0;  alias, 1 drivers
v00000140386e9b40_0 .var "RESULT", 31 0;
v00000140386eb440_0 .net "SELECT", 0 0, L_00000140386be4e0;  alias, 1 drivers
E_00000140386c4cf0 .event anyedge, v00000140386eb760_0, v00000140387330a0_0, v00000140387338c0_0;
S_00000140386ec8c0 .scope module, "control_unit" "control_unit" 3 432, 3 193 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "IMMIDIATE_SELECT";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
    .port_info 5 /OUTPUT 1 "BRANCH_SELECT";
    .port_info 6 /OUTPUT 1 "BRANCH_NE_SELECT";
    .port_info 7 /OUTPUT 1 "JUMP_SELECT";
v00000140386eaea0_0 .var "ALU_OP", 2 0;
v00000140386e9d20_0 .var "BRANCH_NE_SELECT", 0 0;
v00000140386eab80_0 .var "BRANCH_SELECT", 0 0;
v00000140386ea860_0 .var "IMMIDIATE_SELECT", 0 0;
v00000140386e9be0_0 .var "JUMP_SELECT", 0 0;
v00000140386eb080_0 .net "OPCODE", 7 0, v00000140386e9f00_0;  alias, 1 drivers
v00000140386eb120_0 .var "REG_WRITE", 0 0;
v00000140386eaae0_0 .var "TWOS_COMP", 0 0;
E_00000140386c46f0 .event anyedge, v00000140386eb080_0;
S_00000140386ec280 .scope module, "instruction_decoder" "instruction_decoder" 3 422, 3 92 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
    .port_info 6 /OUTPUT 8 "BRANCHADDRESS";
    .port_info 7 /OUTPUT 8 "JUMPADDRESS";
v00000140386eb1c0_0 .var "BRANCHADDRESS", 7 0;
v00000140386e9dc0_0 .var "IMMIDIATE", 7 0;
v00000140386eb6c0_0 .net "INSTRUCTION", 31 0, L_000001403873de70;  alias, 1 drivers
v00000140386e9e60_0 .var "JUMPADDRESS", 7 0;
v00000140386e9f00_0 .var "OPCODE", 7 0;
v00000140386ea040_0 .var "REGISTER_1", 2 0;
v00000140386eae00_0 .var "REGISTER_2", 2 0;
v00000140386eb8a0_0 .var "REGISTER_DEST", 2 0;
E_00000140386c42f0 .event anyedge, v00000140386eb6c0_0;
S_00000140386ec5a0 .scope module, "jump_concatenate" "jump_concatenate" 3 426, 3 142 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDJUMP";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v00000140386ea220_0 .var "JUMPADDRESS", 31 0;
v00000140386e9fa0_0 .net "LEFTSHIFTEDJUMP", 31 0, v00000140386ea680_0;  alias, 1 drivers
v00000140386eb940_0 .net "PCOUT", 31 0, v00000140386eacc0_0;  alias, 1 drivers
E_00000140386c4c30 .event anyedge, v00000140386e9fa0_0, v00000140387338c0_0;
S_00000140386ebc40 .scope module, "jump_select_mux" "mux_module32" 3 447, 3 45 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000140386ea0e0_0 .net "DATA1", 31 0, v00000140386e9b40_0;  alias, 1 drivers
v00000140386ea900_0 .net "DATA2", 31 0, v00000140386ea220_0;  alias, 1 drivers
v00000140386eb300_0 .var "RESULT", 31 0;
v00000140386eac20_0 .net "SELECT", 0 0, v00000140386e9be0_0;  alias, 1 drivers
E_00000140386c4330 .event anyedge, v00000140386e9be0_0, v00000140386ea220_0, v00000140386e9b40_0;
S_00000140386ebf60 .scope module, "left_shift_for_branch" "left_shift" 3 429, 3 130 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v00000140386eafe0_0 .net "INPUT", 31 0, v0000014038734bb0_0;  alias, 1 drivers
v00000140386eb260_0 .var "OUTPUT", 31 0;
E_00000140386c4770 .event anyedge, v00000140386eafe0_0;
S_00000140386ec0f0 .scope module, "left_shift_for_jump" "left_shift" 3 425, 3 130 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v00000140386ea180_0 .net "INPUT", 31 0, v0000014038734e30_0;  alias, 1 drivers
v00000140386ea680_0 .var "OUTPUT", 31 0;
E_00000140386c4e30 .event anyedge, v00000140386ea180_0;
S_00000140386ec730 .scope module, "pc" "programme_counter" 3 421, 3 69 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /OUTPUT 32 "NEXTPCOUT";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 32 "SELECTEDOUTPUT";
v00000140386eaa40_0 .net "CLK", 0 0, v000001403873e910_0;  alias, 1 drivers
v00000140386eacc0_0 .var "NEXTPCOUT", 31 0;
v00000140386ea2c0_0 .var "PCOUT", 31 0;
v00000140386ea360_0 .net "RESET", 0 0, v000001403873db50_0;  alias, 1 drivers
v00000140386ea400_0 .net "SELECTEDOUTPUT", 31 0, v00000140386eb300_0;  alias, 1 drivers
E_00000140386c4870 .event posedge, v00000140386eaa40_0;
S_00000140386ebdd0 .scope module, "reg_file" "reg_file" 3 434, 5 4 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000140386be2b0/d .functor BUFZ 8, L_000001403873dfb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000140386be2b0 .delay 8 (2,2,2) L_00000140386be2b0/d;
L_00000140386be940/d .functor BUFZ 8, L_000001403873e190, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000140386be940 .delay 8 (2,2,2) L_00000140386be940/d;
v00000140386ea4a0_0 .net "CLK", 0 0, v000001403873e910_0;  alias, 1 drivers
v00000140386ead60_0 .net "IN", 7 0, v0000014038732ba0_0;  alias, 1 drivers
v00000140386ea5e0_0 .net "INADDRESS", 2 0, v00000140386eb8a0_0;  alias, 1 drivers
v00000140386eb580_0 .net "OUT1", 7 0, L_00000140386be2b0;  alias, 1 drivers
v00000140386eb620_0 .net "OUT1ADDRESS", 2 0, v00000140386ea040_0;  alias, 1 drivers
v00000140386ea720_0 .net "OUT2", 7 0, L_00000140386be940;  alias, 1 drivers
v00000140386ea7c0_0 .net "OUT2ADDRESS", 2 0, v00000140386eae00_0;  alias, 1 drivers
v0000014038735290_0 .net "RESET", 0 0, v000001403873db50_0;  alias, 1 drivers
v00000140387341b0_0 .net "WRITE", 0 0, v00000140386eb120_0;  alias, 1 drivers
v0000014038734250_0 .net *"_ivl_0", 7 0, L_000001403873dfb0;  1 drivers
v00000140387342f0_0 .net *"_ivl_10", 4 0, L_000001403873e410;  1 drivers
L_000001403873f198 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014038734ed0_0 .net *"_ivl_13", 1 0, L_000001403873f198;  1 drivers
v0000014038734070_0 .net *"_ivl_2", 4 0, L_000001403873e0f0;  1 drivers
L_000001403873f150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014038735330_0 .net *"_ivl_5", 1 0, L_000001403873f150;  1 drivers
v0000014038735650_0 .net *"_ivl_8", 7 0, L_000001403873e190;  1 drivers
v0000014038734750 .array "registers", 0 7, 7 0;
L_000001403873dfb0 .array/port v0000014038734750, L_000001403873e0f0;
L_000001403873e0f0 .concat [ 3 2 0 0], v00000140386ea040_0, L_000001403873f150;
L_000001403873e190 .array/port v0000014038734750, L_000001403873e410;
L_000001403873e410 .concat [ 3 2 0 0], v00000140386eae00_0, L_000001403873f198;
S_00000140386ec410 .scope module, "sign_extender_for_branch" "sign_extender" 3 428, 3 113 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v00000140387347f0_0 .net "INPUT", 7 0, v00000140386eb1c0_0;  alias, 1 drivers
v0000014038734bb0_0 .var "OUTPUT", 31 0;
E_00000140386c48f0 .event anyedge, v00000140386eb1c0_0;
S_00000140387369e0 .scope module, "sign_extender_for_jump" "sign_extender" 3 424, 3 113 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000014038735150_0 .net "INPUT", 7 0, v00000140386e9e60_0;  alias, 1 drivers
v0000014038734e30_0 .var "OUTPUT", 31 0;
E_00000140386c4ef0 .event anyedge, v00000140386e9e60_0;
S_00000140387377f0 .scope module, "twos_complement_mux" "mux_module8" 3 437, 3 32 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000014038734c50_0 .net "DATA1", 7 0, L_00000140386be940;  alias, 1 drivers
v0000014038734f70_0 .net "DATA2", 7 0, v0000014038734b10_0;  alias, 1 drivers
v0000014038734d90_0 .var "RESULT", 7 0;
v0000014038735470_0 .net "SELECT", 0 0, v00000140386eaae0_0;  alias, 1 drivers
E_00000140386c4a70 .event anyedge, v00000140386eaae0_0, v0000014038734f70_0, v00000140386ea720_0;
S_0000014038736080 .scope module, "twoscomp" "twos_complement" 3 435, 3 58 0, S_00000140386d15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v0000014038735c90_0 .net "DATA", 7 0, L_00000140386be940;  alias, 1 drivers
v0000014038734b10_0 .var "RESULT", 7 0;
E_00000140386c4f70 .event anyedge, v00000140386ea720_0;
    .scope S_00000140386ec730;
T_0 ;
    %wait E_00000140386c4870;
    %load/vec4 v00000140386ea360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000140386ea2c0_0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000140386eacc0_0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000140386ea400_0;
    %assign/vec4 v00000140386ea2c0_0, 1;
    %load/vec4 v00000140386ea400_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000140386eacc0_0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000140386ec280;
T_1 ;
    %wait E_00000140386c42f0;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v00000140386e9f00_0, 0, 8;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v00000140386ea040_0, 0, 3;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v00000140386eae00_0, 0, 3;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v00000140386eb8a0_0, 0, 3;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v00000140386e9dc0_0, 0, 8;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v00000140386eb1c0_0, 0, 8;
    %load/vec4 v00000140386eb6c0_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v00000140386e9e60_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000140387369e0;
T_2 ;
    %wait E_00000140386c4ef0;
    %load/vec4 v0000014038735150_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014038734e30_0, 4, 24;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014038734e30_0, 4, 24;
T_2.1 ;
    %load/vec4 v0000014038735150_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014038734e30_0, 4, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000140386ec0f0;
T_3 ;
    %wait E_00000140386c4e30;
    %load/vec4 v00000140386ea180_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000140386ea680_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000140386ea680_0, 4, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000140386ec5a0;
T_4 ;
    %wait E_00000140386c4c30;
    %load/vec4 v00000140386eb940_0;
    %load/vec4 v00000140386e9fa0_0;
    %add;
    %store/vec4 v00000140386ea220_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000140386ec410;
T_5 ;
    %wait E_00000140386c48f0;
    %load/vec4 v00000140387347f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014038734bb0_0, 4, 24;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014038734bb0_0, 4, 24;
T_5.1 ;
    %load/vec4 v00000140387347f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014038734bb0_0, 4, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000140386ebf60;
T_6 ;
    %wait E_00000140386c4770;
    %load/vec4 v00000140386eafe0_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000140386eb260_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000140386eb260_0, 4, 2;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001403838e0c0;
T_7 ;
    %wait E_00000140386c4630;
    %load/vec4 v00000140387338c0_0;
    %load/vec4 v0000014038733140_0;
    %add;
    %store/vec4 v00000140387330a0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000140386ec8c0;
T_8 ;
    %wait E_00000140386c46f0;
    %delay 1, 0;
    %load/vec4 v00000140386eb080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.10 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.11 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000140386eaea0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386ea860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386eab80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000140386e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000140386e9be0_0, 0, 1;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000140386ebdd0;
T_9 ;
    %wait E_00000140386c4870;
    %load/vec4 v0000014038735290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000140387341b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000140386ead60_0;
    %load/vec4 v00000140386ea5e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000014038734750, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000014038736080;
T_10 ;
    %wait E_00000140386c4f70;
    %delay 1, 0;
    %load/vec4 v0000014038735c90_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000014038734b10_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000140387377f0;
T_11 ;
    %wait E_00000140386c4a70;
    %load/vec4 v0000014038735470_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0000014038734f70_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000014038734c50_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000014038734d90_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000014038664f90;
T_12 ;
    %wait E_00000140386c45f0;
    %load/vec4 v0000014038733000_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v00000140387326a0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000014038732f60_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000014038733960_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000140386ebab0;
T_13 ;
    %wait E_00000140386c4cf0;
    %load/vec4 v00000140386eb440_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v00000140386eb3a0_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v00000140386eb800_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v00000140386e9b40_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000140386ebc40;
T_14 ;
    %wait E_00000140386c4330;
    %load/vec4 v00000140386eac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v00000140386ea900_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v00000140386ea0e0_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v00000140386eb300_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000014038663b00;
T_15 ;
    %wait E_00000140386c41b0;
    %load/vec4 v00000140386b7300_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v00000140386b7bc0_0;
    %load/vec4 v00000140386b7300_0;
    %sub;
    %store/vec4 v00000140386b73a0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000140386b7bc0_0;
    %load/vec4 v00000140386b7300_0;
    %add;
    %store/vec4 v00000140386b73a0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000140386483a0;
T_16 ;
    %wait E_00000140386c4c70;
    %load/vec4 v00000140387336e0_0;
    %store/vec4 v00000140387322e0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000014038732600_0, 0, 32;
T_16.0 ;
    %load/vec4 v0000014038732600_0;
    %load/vec4 v0000014038733500_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v00000140387322e0_0;
    %load/vec4 v00000140387336e0_0;
    %add;
    %store/vec4 v00000140387322e0_0, 0, 8;
    %load/vec4 v0000014038732600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014038732600_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000014038664e00;
T_17 ;
    %wait E_00000140386c41b0;
    %load/vec4 v0000014038733f00_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000014038732380_0, 0, 32;
T_17.2 ;
    %load/vec4 v0000014038732380_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_17.3, 5;
    %load/vec4 v0000014038733aa0_0;
    %load/vec4 v0000014038732380_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038732380_0;
    %store/vec4 v0000014038733c80_0, 4, 1;
    %load/vec4 v0000014038732380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000014038732380_0;
    %store/vec4 v0000014038733c80_0, 4, 1;
T_17.4 ;
    %load/vec4 v0000014038732380_0;
    %subi 1, 0, 32;
    %store/vec4 v0000014038732380_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000014038733f00_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014038732380_0, 0, 32;
T_17.8 ;
    %load/vec4 v0000014038732380_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.9, 5;
    %load/vec4 v0000014038733aa0_0;
    %load/vec4 v0000014038732380_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038732380_0;
    %store/vec4 v0000014038733c80_0, 4, 1;
    %load/vec4 v0000014038732380_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000014038732380_0;
    %store/vec4 v0000014038733c80_0, 4, 1;
T_17.10 ;
    %load/vec4 v0000014038732380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014038732380_0, 0, 32;
    %jmp T_17.8;
T_17.9 ;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001403865aa20;
T_18 ;
    %wait E_00000140386c41b0;
    %load/vec4 v0000014038732e20_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000014038733be0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0000014038733be0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_18.3, 5;
    %load/vec4 v0000014038732880_0;
    %load/vec4 v0000014038733be0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038733be0_0;
    %store/vec4 v00000140387329c0_0, 4, 1;
    %load/vec4 v0000014038733be0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0000014038732880_0;
    %load/vec4 v0000014038733be0_0;
    %part/s 1;
    %ix/getv/s 4, v0000014038733be0_0;
    %store/vec4 v00000140387329c0_0, 4, 1;
T_18.4 ;
    %load/vec4 v0000014038733be0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000014038733be0_0;
    %store/vec4 v00000140387329c0_0, 4, 1;
T_18.6 ;
    %load/vec4 v0000014038733be0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000014038733be0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000014038732e20_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014038733be0_0, 0, 32;
T_18.10 ;
    %load/vec4 v0000014038733be0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.11, 5;
    %load/vec4 v0000014038732880_0;
    %load/vec4 v0000014038733be0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038733be0_0;
    %store/vec4 v00000140387329c0_0, 4, 1;
    %load/vec4 v0000014038733be0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_18.12, 4;
    %load/vec4 v0000014038732880_0;
    %load/vec4 v0000014038733be0_0;
    %part/s 1;
    %ix/getv/s 4, v0000014038733be0_0;
    %store/vec4 v00000140387329c0_0, 4, 1;
T_18.12 ;
    %load/vec4 v0000014038733be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014038733be0_0, 0, 32;
    %jmp T_18.10;
T_18.11 ;
T_18.8 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001403865a890;
T_19 ;
    %wait E_00000140386c4570;
    %load/vec4 v0000014038733280_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000014038732240_0, 0, 32;
T_19.2 ;
    %load/vec4 v0000014038732240_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.3, 5;
    %load/vec4 v0000014038732240_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v00000140387327e0_0;
    %load/vec4 v0000014038732240_0;
    %part/s 1;
    %store/vec4 v0000014038732ec0_0, 0, 1;
    %load/vec4 v00000140387327e0_0;
    %load/vec4 v0000014038732240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038732240_0;
    %store/vec4 v0000014038732920_0, 4, 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0000014038732240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v0000014038732ec0_0;
    %ix/getv/s 4, v0000014038732240_0;
    %store/vec4 v0000014038732920_0, 4, 1;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v00000140387327e0_0;
    %load/vec4 v0000014038732240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038732240_0;
    %store/vec4 v0000014038732920_0, 4, 1;
T_19.7 ;
T_19.5 ;
    %load/vec4 v0000014038732240_0;
    %subi 1, 0, 32;
    %store/vec4 v0000014038732240_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000014038733280_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014038732240_0, 0, 32;
T_19.10 ;
    %load/vec4 v0000014038732240_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.11, 5;
    %load/vec4 v0000014038732240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %load/vec4 v00000140387327e0_0;
    %load/vec4 v0000014038732240_0;
    %part/s 1;
    %store/vec4 v0000014038732ec0_0, 0, 1;
    %load/vec4 v00000140387327e0_0;
    %load/vec4 v0000014038732240_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038732240_0;
    %store/vec4 v0000014038732920_0, 4, 1;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0000014038732240_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_19.14, 4;
    %load/vec4 v0000014038732ec0_0;
    %ix/getv/s 4, v0000014038732240_0;
    %store/vec4 v0000014038732920_0, 4, 1;
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v00000140387327e0_0;
    %load/vec4 v0000014038732240_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000014038732240_0;
    %store/vec4 v0000014038732920_0, 4, 1;
T_19.15 ;
T_19.13 ;
    %load/vec4 v0000014038732240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014038732240_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
T_19.8 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000014038663970;
T_20 ;
    %wait E_00000140386c49b0;
    %load/vec4 v0000014038733320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014038732d80_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014038732d80_0, 0, 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000014038663970;
T_21 ;
    %wait E_00000140386c4530;
    %load/vec4 v0000014038732c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.0 ;
    %delay 1, 0;
    %load/vec4 v0000014038733e60_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.1 ;
    %delay 2, 0;
    %load/vec4 v0000014038733320_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.2 ;
    %delay 1, 0;
    %load/vec4 v00000140387324c0_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.3 ;
    %delay 1, 0;
    %load/vec4 v0000014038732a60_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.4 ;
    %delay 2, 0;
    %load/vec4 v0000014038733820_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.5 ;
    %delay 2, 0;
    %load/vec4 v0000014038733dc0_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.6 ;
    %delay 2, 0;
    %load/vec4 v0000014038732560_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.7 ;
    %delay 2, 0;
    %load/vec4 v0000014038733d20_0;
    %store/vec4 v0000014038732ba0_0, 0, 8;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000140386d1250;
T_22 ;
    %vpi_call 2 31 "$readmemb", "instr_mem.mem", v000001403873e370, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_22;
    .scope S_00000140386d1250;
T_23 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000140386d1250 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001403873d0b0_0, 0, 32;
T_23.0 ;
    %load/vec4 v000001403873d0b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.1, 5;
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000014038734750, v000001403873d0b0_0 > {0 0 0};
    %load/vec4 v000001403873d0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001403873d0b0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001403873e910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001403873db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001403873db50_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001403873db50_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_00000140386d1250;
T_24 ;
    %delay 4, 0;
    %load/vec4 v000001403873e910_0;
    %inv;
    %store/vec4 v000001403873e910_0, 0, 1;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
