// Seed: 2298441397
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  assign id_2 = 1'h0;
  type_7(
      id_3, id_0[1 : 1]
  );
  logic id_4;
endmodule
