Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Sun Nov 18 18:42:33 2018
| Host         : Qlala-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_interconnect_timing_summary_routed.rpt -rpx main_interconnect_timing_summary_routed.rpx -warn_on_violation
| Design       : main_interconnect
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[11]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[12]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[13]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.864        0.000                      0                   40        0.264        0.000                      0                   40        2.043        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
sys_clk_pin       {0.000 5.000}        10.000          100.000         
  CLKFBIN         {0.000 5.000}        10.000          100.000         
  intern_pwm_clk  {0.000 2.543}        5.086           196.608         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin             6.362        0.000                      0                   28        0.264        0.000                      0                   28        2.500        0.000                       0                    17  
  CLKFBIN                                                                                                                                                           8.751        0.000                       0                     2  
  intern_pwm_clk        2.864        0.000                      0                   12        0.280        0.000                      0                   12        2.043        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.766ns (24.325%)  route 2.383ns (75.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.787     8.384    inst/count[13]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[5]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.766ns (24.325%)  route 2.383ns (75.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.787     8.384    inst/count[13]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[6]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.766ns (24.325%)  route 2.383ns (75.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.787     8.384    inst/count[13]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[7]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.766ns (24.325%)  route 2.383ns (75.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.787     8.384    inst/count[13]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[8]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.766ns (24.444%)  route 2.368ns (75.556%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.772     8.368    inst/count[13]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.512    14.935    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  inst/count_reg[13]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.766ns (25.335%)  route 2.257ns (74.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.662     8.258    inst/count[13]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X50Y94         FDRE (Setup_fdre_C_R)       -0.524    14.675    inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.766ns (25.335%)  route 2.257ns (74.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.662     8.258    inst/count[13]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[1]/C
                         clock pessimism              0.279    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.748    inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.766ns (25.335%)  route 2.257ns (74.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.662     8.258    inst/count[13]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[2]/C
                         clock pessimism              0.279    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.748    inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.766ns (25.335%)  route 2.257ns (74.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.662     8.258    inst/count[13]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[3]/C
                         clock pessimism              0.279    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.748    inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.766ns (25.335%)  route 2.257ns (74.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.632     5.235    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.886     6.638    inst/count[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.762 f  inst/count[13]_i_2/O
                         net (fo=1, routed)           0.710     7.473    inst/count[13]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  inst/count[13]_i_1/O
                         net (fo=14, routed)          0.662     8.258    inst/count[13]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.511    14.934    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[4]/C
                         clock pessimism              0.279    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    14.748    inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  inst/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.824    inst/count[0]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    inst/data0__0[0]
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  inst/count_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.120     1.604    inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.566     1.485    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  inst/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst/count_reg[13]/Q
                         net (fo=3, routed)           0.117     1.744    inst/count[13]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  inst/next_count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.859    inst/data0[13]
    SLICE_X51Y97         FDRE                                         r  inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.836     2.001    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  inst/count_reg[13]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[3]/Q
                         net (fo=3, routed)           0.122     1.747    inst/count[3]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  inst/next_count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.858    inst/data0[3]
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[8]/Q
                         net (fo=3, routed)           0.129     1.755    inst/count[8]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  inst/next_count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.863    inst/data0[8]
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[4]/Q
                         net (fo=3, routed)           0.132     1.758    inst/count[4]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  inst/next_count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.866    inst/data0[4]
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  inst/count_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.774%)  route 0.127ns (33.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[5]/Q
                         net (fo=3, routed)           0.127     1.753    inst/count[5]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  inst/next_count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.868    inst/data0[5]
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[5]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[9]/Q
                         net (fo=3, routed)           0.128     1.754    inst/count[9]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  inst/next_count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.869    inst/data0[9]
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[9]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[7]/Q
                         net (fo=3, routed)           0.133     1.758    inst/count[7]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  inst/next_count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.869    inst/data0[7]
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  inst/count_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[11]/Q
                         net (fo=3, routed)           0.133     1.758    inst/count[11]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  inst/next_count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.869    inst/data0[11]
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.655%)  route 0.136ns (35.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst/count_reg[12]/Q
                         net (fo=4, routed)           0.136     1.761    inst/count[12]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  inst/next_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.869    inst/data0[12]
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  inst/count_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y94     inst/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y96     inst/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y96     inst/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y96     inst/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y97     inst/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     inst/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95     inst/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y97     inst/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     inst/count_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y94     inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     inst/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_PWM_module_0/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  intern_pwm_clk
  To Clock:  intern_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.429ns (65.198%)  route 0.763ns (34.802%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 13.886 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.521 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.521    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.597    13.886    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[9]/C
                         clock pessimism              0.508    14.394    
                         clock uncertainty           -0.070    14.324    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    14.386    Audio_PWM_module_0/PWM_0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 1.408ns (64.861%)  route 0.763ns (35.139%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 13.886 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.500 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.500    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.597    13.886    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[11]/C
                         clock pessimism              0.508    14.394    
                         clock uncertainty           -0.070    14.324    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    14.386    Audio_PWM_module_0/PWM_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.334ns (63.621%)  route 0.763ns (36.379%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 13.886 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.426 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.426    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.597    13.886    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[10]/C
                         clock pessimism              0.508    14.394    
                         clock uncertainty           -0.070    14.324    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    14.386    Audio_PWM_module_0/PWM_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.318ns (63.341%)  route 0.763ns (36.659%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 13.886 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.410 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.410    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.597    13.886    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[8]/C
                         clock pessimism              0.508    14.394    
                         clock uncertainty           -0.070    14.324    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    14.386    Audio_PWM_module_0/PWM_0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 1.315ns (63.288%)  route 0.763ns (36.712%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.799ns = ( 13.885 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.407 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.407    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.596    13.885    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[5]/C
                         clock pessimism              0.508    14.393    
                         clock uncertainty           -0.070    14.323    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    14.385    Audio_PWM_module_0/PWM_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 1.294ns (62.913%)  route 0.763ns (37.087%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.799ns = ( 13.885 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.386 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.386    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.596    13.885    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[7]/C
                         clock pessimism              0.508    14.393    
                         clock uncertainty           -0.070    14.323    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    14.385    Audio_PWM_module_0/PWM_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 1.220ns (61.529%)  route 0.763ns (38.471%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.799ns = ( 13.885 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.312 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.312    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.596    13.885    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/C
                         clock pessimism              0.508    14.393    
                         clock uncertainty           -0.070    14.323    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    14.385    Audio_PWM_module_0/PWM_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 1.204ns (61.216%)  route 0.763ns (38.784%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.799ns = ( 13.885 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[3]/Q
                         net (fo=3, routed)           0.763    10.548    Audio_PWM_module_0/PWM_0/counter_reg[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.073 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.296 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.296    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.596    13.885    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[4]/C
                         clock pessimism              0.508    14.393    
                         clock uncertainty           -0.070    14.323    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    14.385    Audio_PWM_module_0/PWM_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.220ns (70.983%)  route 0.499ns (29.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.798ns = ( 13.884 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[1]/Q
                         net (fo=3, routed)           0.499    10.284    Audio_PWM_module_0/PWM_0/counter_reg[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    11.048 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.048    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.595    13.884    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[3]/C
                         clock pessimism              0.532    14.416    
                         clock uncertainty           -0.070    14.346    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    14.408    Audio_PWM_module_0/PWM_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.086ns  (intern_pwm_clk rise@5.086ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 1.160ns (69.933%)  route 0.499ns (30.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.798ns = ( 13.884 - 5.086 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.809     5.412    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.715     9.330    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  Audio_PWM_module_0/PWM_0/counter_reg[1]/Q
                         net (fo=3, routed)           0.499    10.284    Audio_PWM_module_0/PWM_0/counter_reg[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    10.988 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.988    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      5.086     5.086 r  
    E3                                                0.000     5.086 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.086    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.417    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.508 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.683    10.191    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.274 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.198    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.289 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          1.595    13.884    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[2]/C
                         clock pessimism              0.532    14.416    
                         clock uncertainty           -0.070    14.346    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    14.408    Audio_PWM_module_0/PWM_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[6]/Q
                         net (fo=3, routed)           0.133     3.139    Audio_PWM_module_0/PWM_0/counter_reg[6]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.250 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.250    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.869     3.714    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/C
                         clock pessimism             -0.848     2.865    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[10]/Q
                         net (fo=3, routed)           0.133     3.139    Audio_PWM_module_0/PWM_0/counter_reg[10]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.250 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.250    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.870     3.715    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[10]/C
                         clock pessimism             -0.849     2.865    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[6]/Q
                         net (fo=3, routed)           0.133     3.139    Audio_PWM_module_0/PWM_0/counter_reg[6]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.283 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.283    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.869     3.714    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[7]/C
                         clock pessimism             -0.848     2.865    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[10]/Q
                         net (fo=3, routed)           0.133     3.139    Audio_PWM_module_0/PWM_0/counter_reg[10]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.283 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.283    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.870     3.715    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[11]/C
                         clock pessimism             -0.849     2.865    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.597     2.864    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     3.005 r  Audio_PWM_module_0/PWM_0/counter_reg[1]/Q
                         net (fo=3, routed)           0.183     3.188    Audio_PWM_module_0/PWM_0/counter_reg[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.298 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.298    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.868     3.713    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[1]/C
                         clock pessimism             -0.848     2.864    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     2.969    Audio_PWM_module_0/PWM_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[5]/Q
                         net (fo=3, routed)           0.183     3.189    Audio_PWM_module_0/PWM_0/counter_reg[5]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.299 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.299    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.869     3.714    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[5]/C
                         clock pessimism             -0.848     2.865    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.597     2.864    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     3.005 f  Audio_PWM_module_0/PWM_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     3.190    Audio_PWM_module_0/PWM_0/counter_reg[0]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     3.235 r  Audio_PWM_module_0/PWM_0/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     3.235    Audio_PWM_module_0/PWM_0/counter[0]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.305 r  Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.305    Audio_PWM_module_0/PWM_0/counter_reg[0]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.868     3.713    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y83          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[0]/C
                         clock pessimism             -0.848     2.864    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     2.969    Audio_PWM_module_0/PWM_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[9]/Q
                         net (fo=3, routed)           0.191     3.198    Audio_PWM_module_0/PWM_0/counter_reg[9]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.308 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.308    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.870     3.715    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[9]/C
                         clock pessimism             -0.849     2.865    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.667%)  route 0.188ns (42.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[4]/Q
                         net (fo=3, routed)           0.188     3.194    Audio_PWM_module_0/PWM_0/counter_reg[4]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.309 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.309    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.869     3.714    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[4]/C
                         clock pessimism             -0.848     2.865    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     2.970    Audio_PWM_module_0/PWM_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 Audio_PWM_module_0/PWM_0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Destination:            Audio_PWM_module_0/PWM_0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by intern_pwm_clk  {rise@0.000ns fall@2.543ns period=5.086ns})
  Path Group:             intern_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intern_pwm_clk rise@0.000ns - intern_pwm_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.811%)  route 0.133ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.624     1.544    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.598     2.865    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y84          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     3.006 r  Audio_PWM_module_0/PWM_0/counter_reg[6]/Q
                         net (fo=3, routed)           0.133     3.139    Audio_PWM_module_0/PWM_0/counter_reg[6]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.299 r  Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.299    Audio_PWM_module_0/PWM_0/counter_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.353 r  Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.353    Audio_PWM_module_0/PWM_0/counter_reg[8]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock intern_pwm_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.898     2.063    Audio_PWM_module_0/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Audio_PWM_module_0/intern_pwm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/O
                         net (fo=24, routed)          0.870     3.715    Audio_PWM_module_0/PWM_0/intern_pwm_clk
    SLICE_X0Y85          FDRE                                         r  Audio_PWM_module_0/PWM_0/counter_reg[8]/C
                         clock pessimism             -0.834     2.880    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     2.985    Audio_PWM_module_0/PWM_0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         intern_pwm_clk
Waveform(ns):       { 0.000 2.543 }
Period(ns):         5.086
Sources:            { Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.086       2.931      BUFGCTRL_X0Y1    Audio_PWM_module_0/intern_pwm_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.086       3.837      MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y84      Audio_PWM_module_0/PWM_0/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.086       4.086      SLICE_X0Y84      Audio_PWM_module_0/PWM_0/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.086       208.274    MMCME2_ADV_X0Y0  Audio_PWM_module_0/MMCME2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y88      Audio_PWM_module_0/PWM_0/pulled_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y88      Audio_PWM_module_0/PWM_0/pulled_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y80      Audio_PWM_module_0/PWM_0/pulled_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y80      Audio_PWM_module_0/PWM_0/pulled_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y80      Audio_PWM_module_0/PWM_0/pulled_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X6Y85      Audio_PWM_module_0/PWM_0/pulled_data_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y83      Audio_PWM_module_0/PWM_0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X1Y83      Audio_PWM_module_0/PWM_0/pulled_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X1Y83      Audio_PWM_module_0/PWM_0/pulled_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y85      Audio_PWM_module_0/PWM_0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y84      Audio_PWM_module_0/PWM_0/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.543       2.043      SLICE_X0Y84      Audio_PWM_module_0/PWM_0/counter_reg[5]/C



