<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_模型的不同抽象级别 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_模型的不同抽象级别">
<meta property="og:url" content="http://example.com/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-11-26T01:00:11.000Z">
<meta property="article:modified_time" content="2023-12-08T05:44:43.971Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_模型的不同抽象级别',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-12-08 13:44:43'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/private_img/cover.svg')"><nav id="nav"><span id="blog-info"><a href="/" title="YILON"><span class="site-name">YILON</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">verilog_模型的不同抽象级别</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-26T01:00:11.000Z" title="发表于 2023-11-26 09:00:11">2023-11-26</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-12-08T05:44:43.971Z" title="更新于 2023-12-08 13:44:43">2023-12-08</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="verilog_模型的不同抽象级别"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1>概述</h1>
<p>一个物理电路可以从不同层次来描述（抽象），<br>
从行为和功能的角度来描述称为<code>行为模块</code>；<br>
从电路结构的角度来描述称为<code>结构模块</code>。</p>
<p>抽象可分为以下五级：</p>
<ul>
<li>系统级（System-level）：<br>
用Verilog提供的高级结构能够实现所设计模块<code>外部性能</code>的模型；</li>
<li>算法级（algorithm-level）：<br>
用Verilog提供的高级结构能<code>实现算法</code>的模型；</li>
<li>寄存器传输级（RTL）：<br>
描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型；</li>
<li>门级（gate-level）：<br>
描述逻辑门以及逻辑门之间连接的模型；</li>
<li>开关级（switch-level）：<br>
描述器件中三极管和存储节点以及它们之间连接的模型。</li>
</ul>
<p>对于数字系统的逻辑设计，需要熟练掌握前四级。</p>
<h1>门级</h1>
<p>Verilog中有关门类型的关键字有26个，最基本的有8个：</p>
<ul>
<li>与and</li>
<li>与非nand</li>
<li>或非nor</li>
<li>或or</li>
<li>异或xor</li>
<li>异或非xnor</li>
<li>缓冲器buf</li>
<li>非not</li>
</ul>
<p>门的定义方法：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">门类型 [驱动能力][延时] 门实例名(输出端口,输入端口<span class="number">1</span>,输入端口<span class="number">2</span>,..);   </span><br><span class="line"><span class="comment">//驱动能力和延时是可选项</span></span><br><span class="line"><span class="comment">//输出端口必须放在第一位</span></span><br></pre></td></tr></table></figure>
<p>以一个例子说明：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//描述D触发器</span></span><br><span class="line"><span class="keyword">module</span> flop(data,clock,clear,q,qb);</span><br><span class="line">    <span class="keyword">input</span>  data,clock,clear;</span><br><span class="line">    <span class="keyword">output</span> q,qb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">nand</span> #<span class="number">10</span> nd1(a,data,clock,clear),</span><br><span class="line">             nd2(b,ndata,clock),</span><br><span class="line">             nd4(d,c,b,clear),</span><br><span class="line">             nd5(e,c,nclock),</span><br><span class="line">             nd6(f,d,nclock),</span><br><span class="line">             nd8(qb,q,f,clear);</span><br><span class="line">    <span class="keyword">nand</span> #<span class="number">9</span>  nd3(c,a,d),</span><br><span class="line">             nd7(q,e,qb);</span><br><span class="line">    <span class="keyword">not</span>  #<span class="number">10</span> iv1(ndata,data),</span><br><span class="line">             iv2(nclock,clock);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>构成的触发器如下：<br>
<img src="./D%E4%B8%BB%E4%BB%8E%E8%A7%A6%E5%8F%91%E5%99%A8%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84.png" alt="D主从触发器基本结"></p>
<h2 id="由已经设计成的模块构成更高一层的模块">由已经设计成的模块构成更高一层的模块</h2>
<p>例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//使用上述的D触发器构成带清零端的4位寄存器</span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span>  &quot;flop.v&quot;</span></span><br><span class="line"><span class="keyword">module</span>    hardreg(d,clk,clrb,q);</span><br><span class="line">    <span class="keyword">input</span>         clk,clrb;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]   d;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]  q;</span><br><span class="line">    flop          f1(<span class="variable">.data</span>(d[<span class="number">0</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">0</span>]),),  <span class="comment">//不使用qb，但逗号需要保留</span></span><br><span class="line">                  f2(<span class="variable">.data</span>(d[<span class="number">1</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">1</span>]),),</span><br><span class="line">                  f3(<span class="variable">.data</span>(d[<span class="number">2</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">2</span>]),)</span><br><span class="line">                  f4(<span class="variable">.data</span>(d[<span class="number">3</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">3</span>]),);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="./4%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8.png" alt="4位寄存器"><br>
这种以结构方式建立的模型不仅是可以仿真的，也是可以<code>综合</code>的，<br>
其本质是标识电路的具体结构。<br>
可以说这也是一种结构网表。</p>
<h1>行为描述建模</h1>
<p>对于上述的4位寄存器，可以用另一种方式描述：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span>  hardreg(d,clk,clrb,q);</span><br><span class="line">    <span class="keyword">input</span>         clk,clrb;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]   d;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]  q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> clrb)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(clrb)    q&lt;=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span>        q&lt;=d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>基于行为描述建立的模型在通过仿真测试验证正确后，<br>
可以使用<code>综合器Synthesis Tool</code>转化为门级结构，<br>
再次经过仿真测试验证后，<br>
便完成了前端的逻辑设计，便可进一步进行后端制造的准备工作。</p>
<h2 id="仅用于产生仿真测试信号的行为描述建模">仅用于产生仿真测试信号的行为描述建模</h2>
<p>前文有提到，用以仿真测试的模块叫<code>测试平台</code>，<br>
一般放在<code>.tf</code>文件中以示区别，当然放在<code>.v</code>也不会报错。</p>
<p>例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//产生时钟信号</span></span><br><span class="line"><span class="keyword">module</span>  gen_clk(clk,reset);</span><br><span class="line">    <span class="keyword">output</span> clk,reset;</span><br><span class="line">    <span class="keyword">reg</span>    clk,reset;   <span class="comment">//声明两信号是reg型</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            reset = <span class="number">1</span>;</span><br><span class="line">            clk = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">3</span> reset = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">5</span> reset = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span>  clk = ~clk;    <span class="comment">//周期为10的方波信号</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>再举一个例子，对上面提到的4位寄存器进行测试：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">include</span>    &quot;flop.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span>    &quot;hardreg&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span>  hardreg_test;</span><br><span class="line">    <span class="keyword">reg</span>           clock,clearb;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>]    data;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]    qout;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">event</span>   end_first_pass;   <span class="comment">//定义事件</span></span><br><span class="line">    hardreg     reg_4bit(<span class="variable">.d</span>(data),<span class="variable">.clk</span>(clock),<span class="variable">.clrb</span>(clearb),<span class="variable">.q</span>(qout));</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            clock  = <span class="number">0</span>;</span><br><span class="line">            clearb = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">50</span> clock = ~clock;    <span class="comment">//产生周期为100的方波信号</span></span><br><span class="line">    <span class="keyword">always</span> @ (end_first_pass)  clearb = ~clearb;     <span class="comment">//每当该事件触发，反转clearb电平</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clock)</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;at time %0d clearb = %b data=%d qout = %d&quot;</span>,<span class="built_in">$time</span>,clearb,data,qout);         <span class="comment">//没个时钟沿打印一次信号的值</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">repeat</span>(<span class="number">4</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    data = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0010</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0011</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0100</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0101</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0110</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0111</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1000</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1001</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1010</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1011</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1100</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1101</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1110</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1111</span>;   <span class="comment">//激活事件</span></span><br><span class="line">                     </span><br><span class="line">                    #<span class="number">200</span> -&gt; end_first_pass;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="built_in">$finish</span>;   <span class="comment">//结束仿真</span></span><br><span class="line">        <span class="keyword">end</span>    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>上面例子定义了一个<code>事件event</code>。<br>
格式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//定义</span></span><br><span class="line"><span class="keyword">event</span>  event_name;</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> event_time = <span class="number">100</span>;</span><br><span class="line"><span class="comment">//激活</span></span><br><span class="line">#event_time -&gt; event_name;   <span class="comment">//等待event_time后激活事件</span></span><br></pre></td></tr></table></figure>
<h1>Verilog HDL建模在Top-Down设计中的作用和行为建模的可综合性问题</h1>
<p>Verilog HDL行为描述建模不仅可用于产生仿真测试信号对已设计的模块进行检测，<br>
也常常用于复杂数字逻辑系统的顶层设计,<br>
也就是通过行为建模把一个复杂的系统分解成可操作的若干个模块，<br>
每个模块之间的逻辑关系通过行为模块的仿真加以验证。</p>
<p>虽然这些子系统在设计的这一阶段还不都是电路逻辑，<br>
也未必能用综合器把它们直接转换成电路逻辑，<br>
但还是能把一个大的系统合理地分解为若干个较小的子系统。</p>
<p>然后，每个子系统再用可综合风格的Verilog HDL模块(门级结构、RTL级、算法级、系统级)或电路图输入的模块加以描述。</p>
<p>当然，这种描述可以分很多个层次来进行，<br>
但最终的目的是要设计出具体的电路来。</p>
<p>所以，在任何系统的设计过程中接近底层的模块往往都是门级或RTL级或电路图输入的模块。</p>
<p>可综合风格的 VHDL和Verilog HDL的语法只是它们各自语法的一个子集。<br>
各厂商的综合器所支持的可综合HDL子集也略有不同。</p>
<p>所谓逻辑综合就其实质而言是设计流程中的一个阶段，<br>
在这一阶段中将较高级抽象层次的描述自动地转换成较低层次描述。<br>
就现在达到的水平而言，所谓逻辑综合就是通过综合器把HDL程序转换成标准的门级结构网表,而并非真实具体的门级电路。<br>
真实具体的电路还需要利用ASIC和FPGA制造厂商的布局布线工具，<br>
根据综合后生成的标准的门级结构网表来产生。</p>
<p>为了能转换成标准的门级结构网表，<br>
<strong>HDL序的编写必须符合特定综合器所要求的风格。</strong><br>
由于门级结构RTL级的HDL程序的综合是很成熟的技术，<br>
所有的综合器都支持这两个级别 HDL程序的综合。</p>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post_share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/11/25/verilog_%E8%BF%9B%E9%98%B6%E8%AF%AD%E6%B3%95/" title="verilog_进阶语法"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">verilog_进阶语法</div></div></a></div><div class="next-post pull-right"><a href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">verilog_原语UDP</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="title">verilog_原语UDP</div></div></a></div><div><a href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="title">verilog_I2C总线接口模块设计</div></div></a></div><div><a href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="title">verilog_基本概念</div></div></a></div><div><a href="/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="title">verilog_数据类型与基本语法</div></div></a></div><div><a href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="title">verilog_综合的实例</div></div></a></div><div><a href="/2023/11/26/verilog_%E7%BC%96%E5%86%99%E4%B8%8E%E9%AA%8C%E8%AF%81%E5%9F%BA%E6%9C%AC%E7%BA%AF%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97/" title="verilog_编写与验证基本纯组合逻辑模块"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="title">verilog_编写与验证基本纯组合逻辑模块</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YILON</div><div class="author-info__description">YILON的技术小窝</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到我的博客！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">概述</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">门级</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%94%B1%E5%B7%B2%E7%BB%8F%E8%AE%BE%E8%AE%A1%E6%88%90%E7%9A%84%E6%A8%A1%E5%9D%97%E6%9E%84%E6%88%90%E6%9B%B4%E9%AB%98%E4%B8%80%E5%B1%82%E7%9A%84%E6%A8%A1%E5%9D%97"><span class="toc-number">2.1.</span> <span class="toc-text">由已经设计成的模块构成更高一层的模块</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">行为描述建模</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%85%E7%94%A8%E4%BA%8E%E4%BA%A7%E7%94%9F%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0%E5%BB%BA%E6%A8%A1"><span class="toc-number">3.1.</span> <span class="toc-text">仅用于产生仿真测试信号的行为描述建模</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">Verilog HDL建模在Top-Down设计中的作用和行为建模的可综合性问题</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/10/20/VS_code%E7%8E%AF%E5%A2%83%E7%BC%96%E5%86%99c_c++/" title="VS code环境编写c/c++"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="VS code环境编写c/c++"/></a><div class="content"><a class="title" href="/2023/10/20/VS_code%E7%8E%AF%E5%A2%83%E7%BC%96%E5%86%99c_c++/" title="VS code环境编写c/c++">VS code环境编写c/c++</a><time datetime="2024-11-29T02:14:58.828Z" title="更新于 2024-11-29 10:14:58">2024-11-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/11/11/TI_DSP_TMS320F2812_%E5%AD%98%E5%82%A8%E7%A9%BA%E9%97%B4%E4%B8%8E%E5%90%AF%E5%8A%A8%E8%BF%87%E7%A8%8B/" title="TI_DSP_TMS320F2812_存储空间与启动过程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F2812_存储空间与启动过程"/></a><div class="content"><a class="title" href="/2023/11/11/TI_DSP_TMS320F2812_%E5%AD%98%E5%82%A8%E7%A9%BA%E9%97%B4%E4%B8%8E%E5%90%AF%E5%8A%A8%E8%BF%87%E7%A8%8B/" title="TI_DSP_TMS320F2812_存储空间与启动过程">TI_DSP_TMS320F2812_存储空间与启动过程</a><time datetime="2024-11-29T02:14:31.876Z" title="更新于 2024-11-29 10:14:31">2024-11-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/10/20/makefile%E4%B8%8Ecmake%E7%AE%80%E8%A6%81%E6%95%99%E7%A8%8B/" title="makefile与cmake简要教程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="makefile与cmake简要教程"/></a><div class="content"><a class="title" href="/2023/10/20/makefile%E4%B8%8Ecmake%E7%AE%80%E8%A6%81%E6%95%99%E7%A8%8B/" title="makefile与cmake简要教程">makefile与cmake简要教程</a><time datetime="2024-11-29T02:11:45.083Z" title="更新于 2024-11-29 10:11:45">2024-11-29</time></div></div></div></div></div></div></main><footer id="footer" style="background: #20124d"><div id="footer-wrap"><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="true"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>