ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.section	.rodata.str1.4,"aMS",%progbits,1
  17              		.align	2
  18              	.LC0:
  19 0000 64656661 		.ascii	"defaultTask\000"
  19      756C7454 
  19      61736B00 
  20              		.text
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
  24              		.align	1
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  29              	MX_SDMMC1_SD_Init:
  30              	.LFB158:
  31              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** #include "usb_device.h"
  25:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 2


  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** FATFS SDFatFs; /* File system object for SD card logical drive */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** FIL MyFile; /* File object */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** char SDPath[4]; /* SD card logical drive path */
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  55:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** SD_HandleTypeDef hsd1;
  62:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdmmc1_rx;
  63:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdmmc1_tx;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** UART_HandleTypeDef huart1;
  68:Core/Src/main.c **** UART_HandleTypeDef huart6;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** osThreadId defaultTaskHandle;
  73:Core/Src/main.c **** /* USER CODE BEGIN PV */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PV */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  78:Core/Src/main.c **** void SystemClock_Config(void);
  79:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  80:Core/Src/main.c **** static void MX_GPIO_Init(void);
  81:Core/Src/main.c **** static void MX_CRC_Init(void);
  82:Core/Src/main.c **** static void MX_FMC_Init(void);
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 3


  83:Core/Src/main.c **** static void MX_I2C1_Init(void);
  84:Core/Src/main.c **** static void MX_I2C3_Init(void);
  85:Core/Src/main.c **** static void MX_LTDC_Init(void);
  86:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  87:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
  88:Core/Src/main.c **** static void MX_SPI2_Init(void);
  89:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  90:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
  91:Core/Src/main.c **** static void MX_DMA_Init(void);
  92:Core/Src/main.c **** void StartDefaultTask(void const * argument);
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /* USER CODE END PFP */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  99:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /* USER CODE END 0 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /**
 104:Core/Src/main.c ****   * @brief  The application entry point.
 105:Core/Src/main.c ****   * @retval int
 106:Core/Src/main.c ****   */
 107:Core/Src/main.c **** int main(void)
 108:Core/Src/main.c **** {
 109:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 110:Core/Src/main.c ****   /* USER CODE END 1 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 115:Core/Src/main.c ****   HAL_Init();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END Init */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Configure the system clock */
 122:Core/Src/main.c ****   SystemClock_Config();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* Configure the peripherals common clocks */
 125:Core/Src/main.c ****   PeriphCommonClock_Config();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END SysInit */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Initialize all configured peripherals */
 132:Core/Src/main.c ****   MX_GPIO_Init();
 133:Core/Src/main.c ****   MX_CRC_Init();
 134:Core/Src/main.c ****   MX_FMC_Init();
 135:Core/Src/main.c ****   MX_I2C1_Init();
 136:Core/Src/main.c ****   MX_I2C3_Init();
 137:Core/Src/main.c ****   MX_LTDC_Init();
 138:Core/Src/main.c ****   MX_QUADSPI_Init();
 139:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 4


 140:Core/Src/main.c ****   MX_SPI2_Init();
 141:Core/Src/main.c ****   MX_USART1_UART_Init();
 142:Core/Src/main.c ****   MX_USART6_UART_Init();
 143:Core/Src/main.c ****   MX_FATFS_Init();
 144:Core/Src/main.c ****   MX_DMA_Init();
 145:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* USER CODE END 2 */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 150:Core/Src/main.c ****   /* add mutexes, ... */
 151:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 152:Core/Src/main.c ****   BSP_SD_Init();
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 155:Core/Src/main.c ****   /* add semaphores, ... */
 156:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 159:Core/Src/main.c ****   /* start timers, add new ones, ... */
 160:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 163:Core/Src/main.c ****   /* add queues, ... */
 164:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* Create the thread(s) */
 167:Core/Src/main.c ****   /* definition and creation of defaultTask */
 168:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 169:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 172:Core/Src/main.c ****   /* add threads, ... */
 173:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* Start scheduler */
 176:Core/Src/main.c ****   osKernelStart();
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 179:Core/Src/main.c ****   /* Infinite loop */
 180:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 181:Core/Src/main.c ****   while (1)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     /* USER CODE END WHILE */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   /* USER CODE END 3 */
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief System Clock Configuration
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** void SystemClock_Config(void)
 195:Core/Src/main.c **** {
 196:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 5


 197:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /** Configure LSE Drive Capability
 200:Core/Src/main.c ****   */
 201:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 206:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 209:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 212:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 219:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Activate the Over-Drive mode
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 227:Core/Src/main.c ****   {
 228:Core/Src/main.c ****     Error_Handler();
 229:Core/Src/main.c ****   }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 234:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 235:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 236:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 238:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 251:Core/Src/main.c **** {
 252:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 253:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 6


 254:Core/Src/main.c ****   /** Initializes the peripherals clock
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SDMMC1
 257:Core/Src/main.c ****                               |RCC_PERIPHCLK_CLK48;
 258:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 259:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 260:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 261:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 262:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 264:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 265:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 266:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c **** }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** /**
 273:Core/Src/main.c ****   * @brief CRC Initialization Function
 274:Core/Src/main.c ****   * @param None
 275:Core/Src/main.c ****   * @retval None
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c **** static void MX_CRC_Init(void)
 278:Core/Src/main.c **** {
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 287:Core/Src/main.c ****   hcrc.Instance = CRC;
 288:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 289:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 290:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 291:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 292:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 293:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 294:Core/Src/main.c ****   {
 295:Core/Src/main.c ****     Error_Handler();
 296:Core/Src/main.c ****   }
 297:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /**
 304:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 305:Core/Src/main.c ****   * @param None
 306:Core/Src/main.c ****   * @retval None
 307:Core/Src/main.c ****   */
 308:Core/Src/main.c **** static void MX_I2C1_Init(void)
 309:Core/Src/main.c **** {
 310:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 7


 311:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 318:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 319:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 320:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 321:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 322:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 323:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 324:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 325:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 326:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 327:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /** Configure Analogue filter
 333:Core/Src/main.c ****   */
 334:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /** Configure Digital filter
 340:Core/Src/main.c ****   */
 341:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 342:Core/Src/main.c ****   {
 343:Core/Src/main.c ****     Error_Handler();
 344:Core/Src/main.c ****   }
 345:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** }
 350:Core/Src/main.c **** 
 351:Core/Src/main.c **** /**
 352:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 353:Core/Src/main.c ****   * @param None
 354:Core/Src/main.c ****   * @retval None
 355:Core/Src/main.c ****   */
 356:Core/Src/main.c **** static void MX_I2C3_Init(void)
 357:Core/Src/main.c **** {
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 366:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 367:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 8


 368:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 369:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 370:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 371:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 372:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 373:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 374:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 375:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /** Configure Analogue filter
 381:Core/Src/main.c ****   */
 382:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 383:Core/Src/main.c ****   {
 384:Core/Src/main.c ****     Error_Handler();
 385:Core/Src/main.c ****   }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /** Configure Digital filter
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 390:Core/Src/main.c ****   {
 391:Core/Src/main.c ****     Error_Handler();
 392:Core/Src/main.c ****   }
 393:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** }
 398:Core/Src/main.c **** 
 399:Core/Src/main.c **** /**
 400:Core/Src/main.c ****   * @brief LTDC Initialization Function
 401:Core/Src/main.c ****   * @param None
 402:Core/Src/main.c ****   * @retval None
 403:Core/Src/main.c ****   */
 404:Core/Src/main.c **** static void MX_LTDC_Init(void)
 405:Core/Src/main.c **** {
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 416:Core/Src/main.c ****   hltdc.Instance = LTDC;
 417:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 418:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 419:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 420:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 421:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 422:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 423:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 424:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 9


 425:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 426:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 427:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 428:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 429:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 430:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 431:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 432:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 433:Core/Src/main.c ****   {
 434:Core/Src/main.c ****     Error_Handler();
 435:Core/Src/main.c ****   }
 436:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 437:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 438:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 439:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 440:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 441:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 442:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 443:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 444:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 445:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 446:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 447:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 448:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 449:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 450:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 451:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 452:Core/Src/main.c ****   {
 453:Core/Src/main.c ****     Error_Handler();
 454:Core/Src/main.c ****   }
 455:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c **** }
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** /**
 462:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 463:Core/Src/main.c ****   * @param None
 464:Core/Src/main.c ****   * @retval None
 465:Core/Src/main.c ****   */
 466:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 467:Core/Src/main.c **** {
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 476:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 477:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 478:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 479:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 480:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 481:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 10


 482:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 483:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 484:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 485:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 486:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 487:Core/Src/main.c ****   {
 488:Core/Src/main.c ****     Error_Handler();
 489:Core/Src/main.c ****   }
 490:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c **** }
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** /**
 497:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
 498:Core/Src/main.c ****   * @param None
 499:Core/Src/main.c ****   * @retval None
 500:Core/Src/main.c ****   */
 501:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
 502:Core/Src/main.c **** {
  32              		.loc 1 502 1 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		@ link register save eliminated.
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
 511:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
  37              		.loc 1 511 3 view .LVU1
  38              		.loc 1 511 17 is_stmt 0 view .LVU2
  39 0000 054B     		ldr	r3, .L2
  40 0002 064A     		ldr	r2, .L2+4
  41 0004 1A60     		str	r2, [r3]
 512:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  42              		.loc 1 512 3 is_stmt 1 view .LVU3
  43              		.loc 1 512 23 is_stmt 0 view .LVU4
  44 0006 0022     		movs	r2, #0
  45 0008 5A60     		str	r2, [r3, #4]
 513:Core/Src/main.c ****   hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  46              		.loc 1 513 3 is_stmt 1 view .LVU5
  47              		.loc 1 513 25 is_stmt 0 view .LVU6
  48 000a 9A60     		str	r2, [r3, #8]
 514:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  49              		.loc 1 514 3 is_stmt 1 view .LVU7
  50              		.loc 1 514 28 is_stmt 0 view .LVU8
  51 000c DA60     		str	r2, [r3, #12]
 515:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
  52              		.loc 1 515 3 is_stmt 1 view .LVU9
  53              		.loc 1 515 21 is_stmt 0 view .LVU10
  54 000e 1A61     		str	r2, [r3, #16]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 11


 516:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  55              		.loc 1 516 3 is_stmt 1 view .LVU11
  56              		.loc 1 516 33 is_stmt 0 view .LVU12
  57 0010 5A61     		str	r2, [r3, #20]
 517:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
  58              		.loc 1 517 3 is_stmt 1 view .LVU13
  59              		.loc 1 517 22 is_stmt 0 view .LVU14
  60 0012 9A61     		str	r2, [r3, #24]
 518:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c **** }
  61              		.loc 1 522 1 view .LVU15
  62 0014 7047     		bx	lr
  63              	.L3:
  64 0016 00BF     		.align	2
  65              	.L2:
  66 0018 00000000 		.word	.LANCHOR0
  67 001c 002C0140 		.word	1073818624
  68              		.cfi_endproc
  69              	.LFE158:
  71              		.section	.text.MX_GPIO_Init,"ax",%progbits
  72              		.align	1
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	MX_GPIO_Init:
  78              	.LFB164:
 523:Core/Src/main.c **** 
 524:Core/Src/main.c **** /**
 525:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 526:Core/Src/main.c ****   * @param None
 527:Core/Src/main.c ****   * @retval None
 528:Core/Src/main.c ****   */
 529:Core/Src/main.c **** static void MX_SPI2_Init(void)
 530:Core/Src/main.c **** {
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 539:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 540:Core/Src/main.c ****   hspi2.Instance = SPI2;
 541:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 542:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 543:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 544:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 545:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 546:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 547:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 548:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 549:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 550:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 12


 551:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 552:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 553:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 554:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 555:Core/Src/main.c ****   {
 556:Core/Src/main.c ****     Error_Handler();
 557:Core/Src/main.c ****   }
 558:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c **** }
 563:Core/Src/main.c **** 
 564:Core/Src/main.c **** /**
 565:Core/Src/main.c ****   * @brief USART1 Initialization Function
 566:Core/Src/main.c ****   * @param None
 567:Core/Src/main.c ****   * @retval None
 568:Core/Src/main.c ****   */
 569:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 570:Core/Src/main.c **** {
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 579:Core/Src/main.c ****   huart1.Instance = USART1;
 580:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 581:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 582:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 583:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 584:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 585:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 586:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 587:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 588:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 589:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 590:Core/Src/main.c ****   {
 591:Core/Src/main.c ****     Error_Handler();
 592:Core/Src/main.c ****   }
 593:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c **** }
 598:Core/Src/main.c **** 
 599:Core/Src/main.c **** /**
 600:Core/Src/main.c ****   * @brief USART6 Initialization Function
 601:Core/Src/main.c ****   * @param None
 602:Core/Src/main.c ****   * @retval None
 603:Core/Src/main.c ****   */
 604:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
 605:Core/Src/main.c **** {
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 13


 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
 614:Core/Src/main.c ****   huart6.Instance = USART6;
 615:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 616:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 617:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 618:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 619:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 620:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 621:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 622:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 623:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 624:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 625:Core/Src/main.c ****   {
 626:Core/Src/main.c ****     Error_Handler();
 627:Core/Src/main.c ****   }
 628:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
 631:Core/Src/main.c **** 
 632:Core/Src/main.c **** }
 633:Core/Src/main.c **** 
 634:Core/Src/main.c **** /**
 635:Core/Src/main.c ****   * Enable DMA controller clock
 636:Core/Src/main.c ****   */
 637:Core/Src/main.c **** static void MX_DMA_Init(void)
 638:Core/Src/main.c **** {
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* DMA controller clock enable */
 641:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /* DMA interrupt init */
 644:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 645:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 646:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 647:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 648:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 649:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 650:Core/Src/main.c **** 
 651:Core/Src/main.c **** }
 652:Core/Src/main.c **** 
 653:Core/Src/main.c **** /* FMC initialization function */
 654:Core/Src/main.c **** static void MX_FMC_Init(void)
 655:Core/Src/main.c **** {
 656:Core/Src/main.c **** 
 657:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 662:Core/Src/main.c **** 
 663:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
 664:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 14


 665:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
 668:Core/Src/main.c ****   */
 669:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 670:Core/Src/main.c ****   /* hsdram1.Init */
 671:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 672:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 673:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 674:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 675:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 676:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 677:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 678:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 679:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 680:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 681:Core/Src/main.c ****   /* SdramTiming */
 682:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
 683:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 684:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 685:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 686:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 687:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 688:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 691:Core/Src/main.c ****   {
 692:Core/Src/main.c ****     Error_Handler( );
 693:Core/Src/main.c ****   }
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
 696:Core/Src/main.c **** 
 697:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
 698:Core/Src/main.c **** }
 699:Core/Src/main.c **** 
 700:Core/Src/main.c **** /**
 701:Core/Src/main.c ****   * @brief GPIO Initialization Function
 702:Core/Src/main.c ****   * @param None
 703:Core/Src/main.c ****   * @retval None
 704:Core/Src/main.c ****   */
 705:Core/Src/main.c **** static void MX_GPIO_Init(void)
 706:Core/Src/main.c **** {
  79              		.loc 1 706 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 64
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  84              	.LCFI0:
  85              		.cfi_def_cfa_offset 36
  86              		.cfi_offset 4, -36
  87              		.cfi_offset 5, -32
  88              		.cfi_offset 6, -28
  89              		.cfi_offset 7, -24
  90              		.cfi_offset 8, -20
  91              		.cfi_offset 9, -16
  92              		.cfi_offset 10, -12
  93              		.cfi_offset 11, -8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 15


  94              		.cfi_offset 14, -4
  95 0004 91B0     		sub	sp, sp, #68
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 104
 707:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  98              		.loc 1 707 3 view .LVU17
  99              		.loc 1 707 20 is_stmt 0 view .LVU18
 100 0006 0024     		movs	r4, #0
 101 0008 0B94     		str	r4, [sp, #44]
 102 000a 0C94     		str	r4, [sp, #48]
 103 000c 0D94     		str	r4, [sp, #52]
 104 000e 0E94     		str	r4, [sp, #56]
 105 0010 0F94     		str	r4, [sp, #60]
 708:Core/Src/main.c **** 
 709:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 710:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 106              		.loc 1 710 3 is_stmt 1 view .LVU19
 107              	.LBB4:
 108              		.loc 1 710 3 view .LVU20
 109              		.loc 1 710 3 view .LVU21
 110 0012 AD4B     		ldr	r3, .L6
 111 0014 1A6B     		ldr	r2, [r3, #48]
 112 0016 42F01002 		orr	r2, r2, #16
 113 001a 1A63     		str	r2, [r3, #48]
 114              		.loc 1 710 3 view .LVU22
 115 001c 1A6B     		ldr	r2, [r3, #48]
 116 001e 02F01002 		and	r2, r2, #16
 117 0022 0092     		str	r2, [sp]
 118              		.loc 1 710 3 view .LVU23
 119 0024 009A     		ldr	r2, [sp]
 120              	.LBE4:
 121              		.loc 1 710 3 view .LVU24
 711:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 122              		.loc 1 711 3 view .LVU25
 123              	.LBB5:
 124              		.loc 1 711 3 view .LVU26
 125              		.loc 1 711 3 view .LVU27
 126 0026 1A6B     		ldr	r2, [r3, #48]
 127 0028 42F04002 		orr	r2, r2, #64
 128 002c 1A63     		str	r2, [r3, #48]
 129              		.loc 1 711 3 view .LVU28
 130 002e 1A6B     		ldr	r2, [r3, #48]
 131 0030 02F04002 		and	r2, r2, #64
 132 0034 0192     		str	r2, [sp, #4]
 133              		.loc 1 711 3 view .LVU29
 134 0036 019A     		ldr	r2, [sp, #4]
 135              	.LBE5:
 136              		.loc 1 711 3 view .LVU30
 712:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 137              		.loc 1 712 3 view .LVU31
 138              	.LBB6:
 139              		.loc 1 712 3 view .LVU32
 140              		.loc 1 712 3 view .LVU33
 141 0038 1A6B     		ldr	r2, [r3, #48]
 142 003a 42F00202 		orr	r2, r2, #2
 143 003e 1A63     		str	r2, [r3, #48]
 144              		.loc 1 712 3 view .LVU34
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 16


 145 0040 1A6B     		ldr	r2, [r3, #48]
 146 0042 02F00202 		and	r2, r2, #2
 147 0046 0292     		str	r2, [sp, #8]
 148              		.loc 1 712 3 view .LVU35
 149 0048 029A     		ldr	r2, [sp, #8]
 150              	.LBE6:
 151              		.loc 1 712 3 view .LVU36
 713:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 152              		.loc 1 713 3 view .LVU37
 153              	.LBB7:
 154              		.loc 1 713 3 view .LVU38
 155              		.loc 1 713 3 view .LVU39
 156 004a 1A6B     		ldr	r2, [r3, #48]
 157 004c 42F00802 		orr	r2, r2, #8
 158 0050 1A63     		str	r2, [r3, #48]
 159              		.loc 1 713 3 view .LVU40
 160 0052 1A6B     		ldr	r2, [r3, #48]
 161 0054 02F00802 		and	r2, r2, #8
 162 0058 0392     		str	r2, [sp, #12]
 163              		.loc 1 713 3 view .LVU41
 164 005a 039A     		ldr	r2, [sp, #12]
 165              	.LBE7:
 166              		.loc 1 713 3 view .LVU42
 714:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 167              		.loc 1 714 3 view .LVU43
 168              	.LBB8:
 169              		.loc 1 714 3 view .LVU44
 170              		.loc 1 714 3 view .LVU45
 171 005c 1A6B     		ldr	r2, [r3, #48]
 172 005e 42F00402 		orr	r2, r2, #4
 173 0062 1A63     		str	r2, [r3, #48]
 174              		.loc 1 714 3 view .LVU46
 175 0064 1A6B     		ldr	r2, [r3, #48]
 176 0066 02F00402 		and	r2, r2, #4
 177 006a 0492     		str	r2, [sp, #16]
 178              		.loc 1 714 3 view .LVU47
 179 006c 049A     		ldr	r2, [sp, #16]
 180              	.LBE8:
 181              		.loc 1 714 3 view .LVU48
 715:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 182              		.loc 1 715 3 view .LVU49
 183              	.LBB9:
 184              		.loc 1 715 3 view .LVU50
 185              		.loc 1 715 3 view .LVU51
 186 006e 1A6B     		ldr	r2, [r3, #48]
 187 0070 42F00102 		orr	r2, r2, #1
 188 0074 1A63     		str	r2, [r3, #48]
 189              		.loc 1 715 3 view .LVU52
 190 0076 1A6B     		ldr	r2, [r3, #48]
 191 0078 02F00102 		and	r2, r2, #1
 192 007c 0592     		str	r2, [sp, #20]
 193              		.loc 1 715 3 view .LVU53
 194 007e 059A     		ldr	r2, [sp, #20]
 195              	.LBE9:
 196              		.loc 1 715 3 view .LVU54
 716:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 197              		.loc 1 716 3 view .LVU55
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 17


 198              	.LBB10:
 199              		.loc 1 716 3 view .LVU56
 200              		.loc 1 716 3 view .LVU57
 201 0080 1A6B     		ldr	r2, [r3, #48]
 202 0082 42F40072 		orr	r2, r2, #512
 203 0086 1A63     		str	r2, [r3, #48]
 204              		.loc 1 716 3 view .LVU58
 205 0088 1A6B     		ldr	r2, [r3, #48]
 206 008a 02F40072 		and	r2, r2, #512
 207 008e 0692     		str	r2, [sp, #24]
 208              		.loc 1 716 3 view .LVU59
 209 0090 069A     		ldr	r2, [sp, #24]
 210              	.LBE10:
 211              		.loc 1 716 3 view .LVU60
 717:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 212              		.loc 1 717 3 view .LVU61
 213              	.LBB11:
 214              		.loc 1 717 3 view .LVU62
 215              		.loc 1 717 3 view .LVU63
 216 0092 1A6B     		ldr	r2, [r3, #48]
 217 0094 42F48072 		orr	r2, r2, #256
 218 0098 1A63     		str	r2, [r3, #48]
 219              		.loc 1 717 3 view .LVU64
 220 009a 1A6B     		ldr	r2, [r3, #48]
 221 009c 02F48072 		and	r2, r2, #256
 222 00a0 0792     		str	r2, [sp, #28]
 223              		.loc 1 717 3 view .LVU65
 224 00a2 079A     		ldr	r2, [sp, #28]
 225              	.LBE11:
 226              		.loc 1 717 3 view .LVU66
 718:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 227              		.loc 1 718 3 view .LVU67
 228              	.LBB12:
 229              		.loc 1 718 3 view .LVU68
 230              		.loc 1 718 3 view .LVU69
 231 00a4 1A6B     		ldr	r2, [r3, #48]
 232 00a6 42F48062 		orr	r2, r2, #1024
 233 00aa 1A63     		str	r2, [r3, #48]
 234              		.loc 1 718 3 view .LVU70
 235 00ac 1A6B     		ldr	r2, [r3, #48]
 236 00ae 02F48062 		and	r2, r2, #1024
 237 00b2 0892     		str	r2, [sp, #32]
 238              		.loc 1 718 3 view .LVU71
 239 00b4 089A     		ldr	r2, [sp, #32]
 240              	.LBE12:
 241              		.loc 1 718 3 view .LVU72
 719:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 242              		.loc 1 719 3 view .LVU73
 243              	.LBB13:
 244              		.loc 1 719 3 view .LVU74
 245              		.loc 1 719 3 view .LVU75
 246 00b6 1A6B     		ldr	r2, [r3, #48]
 247 00b8 42F02002 		orr	r2, r2, #32
 248 00bc 1A63     		str	r2, [r3, #48]
 249              		.loc 1 719 3 view .LVU76
 250 00be 1A6B     		ldr	r2, [r3, #48]
 251 00c0 02F02002 		and	r2, r2, #32
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 18


 252 00c4 0992     		str	r2, [sp, #36]
 253              		.loc 1 719 3 view .LVU77
 254 00c6 099A     		ldr	r2, [sp, #36]
 255              	.LBE13:
 256              		.loc 1 719 3 view .LVU78
 720:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 257              		.loc 1 720 3 view .LVU79
 258              	.LBB14:
 259              		.loc 1 720 3 view .LVU80
 260              		.loc 1 720 3 view .LVU81
 261 00c8 1A6B     		ldr	r2, [r3, #48]
 262 00ca 42F08002 		orr	r2, r2, #128
 263 00ce 1A63     		str	r2, [r3, #48]
 264              		.loc 1 720 3 view .LVU82
 265 00d0 1B6B     		ldr	r3, [r3, #48]
 266 00d2 03F08003 		and	r3, r3, #128
 267 00d6 0A93     		str	r3, [sp, #40]
 268              		.loc 1 720 3 view .LVU83
 269 00d8 0A9B     		ldr	r3, [sp, #40]
 270              	.LBE14:
 271              		.loc 1 720 3 view .LVU84
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 723:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 272              		.loc 1 723 3 view .LVU85
 273 00da DFF80892 		ldr	r9, .L6+28
 274 00de 0122     		movs	r2, #1
 275 00e0 2021     		movs	r1, #32
 276 00e2 4846     		mov	r0, r9
 277 00e4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 278              	.LVL0:
 724:Core/Src/main.c **** 
 725:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 726:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 279              		.loc 1 726 3 view .LVU86
 280 00e8 DFF8FC81 		ldr	r8, .L6+32
 281 00ec 2246     		mov	r2, r4
 282 00ee 0C21     		movs	r1, #12
 283 00f0 4046     		mov	r0, r8
 284 00f2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 285              	.LVL1:
 727:Core/Src/main.c **** 
 728:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 729:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 286              		.loc 1 729 3 view .LVU87
 287 00f6 0122     		movs	r2, #1
 288 00f8 0821     		movs	r1, #8
 289 00fa 7448     		ldr	r0, .L6+4
 290 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 291              	.LVL2:
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 732:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 292              		.loc 1 732 3 view .LVU88
 293 0100 0122     		movs	r2, #1
 294 0102 4FF48051 		mov	r1, #4096
 295 0106 4046     		mov	r0, r8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 19


 296 0108 FFF7FEFF 		bl	HAL_GPIO_WritePin
 297              	.LVL3:
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 735:Core/Src/main.c ****   HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 298              		.loc 1 735 3 view .LVU89
 299 010c 2246     		mov	r2, r4
 300 010e 4FF40051 		mov	r1, #8192
 301 0112 6F48     		ldr	r0, .L6+8
 302 0114 FFF7FEFF 		bl	HAL_GPIO_WritePin
 303              	.LVL4:
 736:Core/Src/main.c **** 
 737:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 738:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 304              		.loc 1 738 3 view .LVU90
 305 0118 DFF8D0B1 		ldr	fp, .L6+36
 306 011c 2246     		mov	r2, r4
 307 011e C821     		movs	r1, #200
 308 0120 5846     		mov	r0, fp
 309 0122 FFF7FEFF 		bl	HAL_GPIO_WritePin
 310              	.LVL5:
 739:Core/Src/main.c **** 
 740:Core/Src/main.c ****   /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
 741:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 311              		.loc 1 741 3 view .LVU91
 312              		.loc 1 741 23 is_stmt 0 view .LVU92
 313 0126 0823     		movs	r3, #8
 314 0128 0B93     		str	r3, [sp, #44]
 742:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 315              		.loc 1 742 3 is_stmt 1 view .LVU93
 316              		.loc 1 742 24 is_stmt 0 view .LVU94
 317 012a 0C94     		str	r4, [sp, #48]
 743:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 743 3 is_stmt 1 view .LVU95
 319              		.loc 1 743 24 is_stmt 0 view .LVU96
 320 012c 0D94     		str	r4, [sp, #52]
 744:Core/Src/main.c ****   HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 744 3 is_stmt 1 view .LVU97
 322 012e DFF8C0A1 		ldr	r10, .L6+40
 323 0132 0BA9     		add	r1, sp, #44
 324 0134 5046     		mov	r0, r10
 325 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL6:
 745:Core/Src/main.c **** 
 746:Core/Src/main.c ****   /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
 747:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 327              		.loc 1 747 3 view .LVU98
 328              		.loc 1 747 23 is_stmt 0 view .LVU99
 329 013a 4FF4D043 		mov	r3, #26624
 330 013e 0B93     		str	r3, [sp, #44]
 748:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 748 3 is_stmt 1 view .LVU100
 332              		.loc 1 748 24 is_stmt 0 view .LVU101
 333 0140 0225     		movs	r5, #2
 334 0142 0C95     		str	r5, [sp, #48]
 749:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 749 3 is_stmt 1 view .LVU102
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 20


 336              		.loc 1 749 24 is_stmt 0 view .LVU103
 337 0144 0D94     		str	r4, [sp, #52]
 750:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338              		.loc 1 750 3 is_stmt 1 view .LVU104
 339              		.loc 1 750 25 is_stmt 0 view .LVU105
 340 0146 0327     		movs	r7, #3
 341 0148 0E97     		str	r7, [sp, #56]
 751:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 342              		.loc 1 751 3 is_stmt 1 view .LVU106
 343              		.loc 1 751 29 is_stmt 0 view .LVU107
 344 014a 0B23     		movs	r3, #11
 345 014c 0F93     		str	r3, [sp, #60]
 752:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 346              		.loc 1 752 3 is_stmt 1 view .LVU108
 347 014e 0BA9     		add	r1, sp, #44
 348 0150 5846     		mov	r0, fp
 349 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL7:
 753:Core/Src/main.c **** 
 754:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
 755:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 351              		.loc 1 755 3 view .LVU109
 352              		.loc 1 755 23 is_stmt 0 view .LVU110
 353 0156 1023     		movs	r3, #16
 354 0158 0B93     		str	r3, [sp, #44]
 756:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355              		.loc 1 756 3 is_stmt 1 view .LVU111
 356              		.loc 1 756 24 is_stmt 0 view .LVU112
 357 015a 0C95     		str	r5, [sp, #48]
 757:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 757 3 is_stmt 1 view .LVU113
 359              		.loc 1 757 24 is_stmt 0 view .LVU114
 360 015c 0D94     		str	r4, [sp, #52]
 758:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 361              		.loc 1 758 3 is_stmt 1 view .LVU115
 362              		.loc 1 758 25 is_stmt 0 view .LVU116
 363 015e 0E94     		str	r4, [sp, #56]
 759:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 364              		.loc 1 759 3 is_stmt 1 view .LVU117
 365              		.loc 1 759 29 is_stmt 0 view .LVU118
 366 0160 0F95     		str	r5, [sp, #60]
 760:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 367              		.loc 1 760 3 is_stmt 1 view .LVU119
 368 0162 0BA9     		add	r1, sp, #44
 369 0164 5B48     		ldr	r0, .L6+12
 370 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 371              	.LVL8:
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   /*Configure GPIO pin : SPDIF_RX0_Pin */
 763:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 372              		.loc 1 763 3 view .LVU120
 373              		.loc 1 763 23 is_stmt 0 view .LVU121
 374 016a 8023     		movs	r3, #128
 375 016c 0B93     		str	r3, [sp, #44]
 764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376              		.loc 1 764 3 is_stmt 1 view .LVU122
 377              		.loc 1 764 24 is_stmt 0 view .LVU123
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 21


 378 016e 0C95     		str	r5, [sp, #48]
 765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 379              		.loc 1 765 3 is_stmt 1 view .LVU124
 380              		.loc 1 765 24 is_stmt 0 view .LVU125
 381 0170 0D94     		str	r4, [sp, #52]
 766:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 382              		.loc 1 766 3 is_stmt 1 view .LVU126
 383              		.loc 1 766 25 is_stmt 0 view .LVU127
 384 0172 0E94     		str	r4, [sp, #56]
 767:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 385              		.loc 1 767 3 is_stmt 1 view .LVU128
 386              		.loc 1 767 29 is_stmt 0 view .LVU129
 387 0174 0823     		movs	r3, #8
 388 0176 0F93     		str	r3, [sp, #60]
 768:Core/Src/main.c ****   HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 389              		.loc 1 768 3 is_stmt 1 view .LVU130
 390 0178 0BA9     		add	r1, sp, #44
 391 017a 4846     		mov	r0, r9
 392 017c FFF7FEFF 		bl	HAL_GPIO_Init
 393              	.LVL9:
 769:Core/Src/main.c **** 
 770:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
 771:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 394              		.loc 1 771 3 view .LVU131
 395              		.loc 1 771 23 is_stmt 0 view .LVU132
 396 0180 4FF40043 		mov	r3, #32768
 397 0184 0B93     		str	r3, [sp, #44]
 772:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398              		.loc 1 772 3 is_stmt 1 view .LVU133
 399              		.loc 1 772 24 is_stmt 0 view .LVU134
 400 0186 0C95     		str	r5, [sp, #48]
 773:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 401              		.loc 1 773 3 is_stmt 1 view .LVU135
 402              		.loc 1 773 24 is_stmt 0 view .LVU136
 403 0188 0D94     		str	r4, [sp, #52]
 774:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404              		.loc 1 774 3 is_stmt 1 view .LVU137
 405              		.loc 1 774 25 is_stmt 0 view .LVU138
 406 018a 0E94     		str	r4, [sp, #56]
 775:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 407              		.loc 1 775 3 is_stmt 1 view .LVU139
 408              		.loc 1 775 29 is_stmt 0 view .LVU140
 409 018c 0126     		movs	r6, #1
 410 018e 0F96     		str	r6, [sp, #60]
 776:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 411              		.loc 1 776 3 is_stmt 1 view .LVU141
 412 0190 0BA9     		add	r1, sp, #44
 413 0192 5148     		ldr	r0, .L6+16
 414 0194 FFF7FEFF 		bl	HAL_GPIO_Init
 415              	.LVL10:
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
 779:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 416              		.loc 1 779 3 view .LVU142
 417              		.loc 1 779 23 is_stmt 0 view .LVU143
 418 0198 6023     		movs	r3, #96
 419 019a 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 22


 780:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 420              		.loc 1 780 3 is_stmt 1 view .LVU144
 421              		.loc 1 780 24 is_stmt 0 view .LVU145
 422 019c 0C95     		str	r5, [sp, #48]
 781:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 423              		.loc 1 781 3 is_stmt 1 view .LVU146
 424              		.loc 1 781 24 is_stmt 0 view .LVU147
 425 019e 0D94     		str	r4, [sp, #52]
 782:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 426              		.loc 1 782 3 is_stmt 1 view .LVU148
 427              		.loc 1 782 25 is_stmt 0 view .LVU149
 428 01a0 0E94     		str	r4, [sp, #56]
 783:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 429              		.loc 1 783 3 is_stmt 1 view .LVU150
 430              		.loc 1 783 29 is_stmt 0 view .LVU151
 431 01a2 0D23     		movs	r3, #13
 432 01a4 0F93     		str	r3, [sp, #60]
 784:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 433              		.loc 1 784 3 is_stmt 1 view .LVU152
 434 01a6 0BA9     		add	r1, sp, #44
 435 01a8 5046     		mov	r0, r10
 436 01aa FFF7FEFF 		bl	HAL_GPIO_Init
 437              	.LVL11:
 785:Core/Src/main.c **** 
 786:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 787:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 438              		.loc 1 787 3 view .LVU153
 439              		.loc 1 787 23 is_stmt 0 view .LVU154
 440 01ae 4FF48053 		mov	r3, #4096
 441 01b2 0B93     		str	r3, [sp, #44]
 788:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 442              		.loc 1 788 3 is_stmt 1 view .LVU155
 443              		.loc 1 788 24 is_stmt 0 view .LVU156
 444 01b4 0C94     		str	r4, [sp, #48]
 789:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 445              		.loc 1 789 3 is_stmt 1 view .LVU157
 446              		.loc 1 789 24 is_stmt 0 view .LVU158
 447 01b6 0D94     		str	r4, [sp, #52]
 790:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 448              		.loc 1 790 3 is_stmt 1 view .LVU159
 449 01b8 0BA9     		add	r1, sp, #44
 450 01ba 4848     		ldr	r0, .L6+20
 451 01bc FFF7FEFF 		bl	HAL_GPIO_Init
 452              	.LVL12:
 791:Core/Src/main.c **** 
 792:Core/Src/main.c ****   /*Configure GPIO pin : Audio_INT_Pin */
 793:Core/Src/main.c ****   GPIO_InitStruct.Pin = Audio_INT_Pin;
 453              		.loc 1 793 3 view .LVU160
 454              		.loc 1 793 23 is_stmt 0 view .LVU161
 455 01c0 4023     		movs	r3, #64
 456 01c2 0B93     		str	r3, [sp, #44]
 794:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 457              		.loc 1 794 3 is_stmt 1 view .LVU162
 458              		.loc 1 794 24 is_stmt 0 view .LVU163
 459 01c4 4FF49013 		mov	r3, #1179648
 460 01c8 0C93     		str	r3, [sp, #48]
 795:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 23


 461              		.loc 1 795 3 is_stmt 1 view .LVU164
 462              		.loc 1 795 24 is_stmt 0 view .LVU165
 463 01ca 0D94     		str	r4, [sp, #52]
 796:Core/Src/main.c ****   HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 464              		.loc 1 796 3 is_stmt 1 view .LVU166
 465 01cc 0BA9     		add	r1, sp, #44
 466 01ce 4846     		mov	r0, r9
 467 01d0 FFF7FEFF 		bl	HAL_GPIO_Init
 468              	.LVL13:
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
 799:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 469              		.loc 1 799 3 view .LVU167
 470              		.loc 1 799 23 is_stmt 0 view .LVU168
 471 01d4 4FF4E053 		mov	r3, #7168
 472 01d8 0B93     		str	r3, [sp, #44]
 800:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 473              		.loc 1 800 3 is_stmt 1 view .LVU169
 474              		.loc 1 800 24 is_stmt 0 view .LVU170
 475 01da 0C95     		str	r5, [sp, #48]
 801:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 476              		.loc 1 801 3 is_stmt 1 view .LVU171
 477              		.loc 1 801 24 is_stmt 0 view .LVU172
 478 01dc 0D94     		str	r4, [sp, #52]
 802:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 479              		.loc 1 802 3 is_stmt 1 view .LVU173
 480              		.loc 1 802 25 is_stmt 0 view .LVU174
 481 01de 0E97     		str	r7, [sp, #56]
 803:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 482              		.loc 1 803 3 is_stmt 1 view .LVU175
 483              		.loc 1 803 29 is_stmt 0 view .LVU176
 484 01e0 4FF00A0A 		mov	r10, #10
 485 01e4 CDF83CA0 		str	r10, [sp, #60]
 804:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 486              		.loc 1 804 3 is_stmt 1 view .LVU177
 487 01e8 0BA9     		add	r1, sp, #44
 488 01ea 3B48     		ldr	r0, .L6+16
 489 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 490              	.LVL14:
 805:Core/Src/main.c **** 
 806:Core/Src/main.c ****   /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
 807:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 491              		.loc 1 807 3 view .LVU178
 492              		.loc 1 807 23 is_stmt 0 view .LVU179
 493 01f0 F023     		movs	r3, #240
 494 01f2 0B93     		str	r3, [sp, #44]
 808:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 495              		.loc 1 808 3 is_stmt 1 view .LVU180
 496              		.loc 1 808 24 is_stmt 0 view .LVU181
 497 01f4 0C95     		str	r5, [sp, #48]
 809:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 498              		.loc 1 809 3 is_stmt 1 view .LVU182
 499              		.loc 1 809 24 is_stmt 0 view .LVU183
 500 01f6 0D94     		str	r4, [sp, #52]
 810:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 501              		.loc 1 810 3 is_stmt 1 view .LVU184
 502              		.loc 1 810 25 is_stmt 0 view .LVU185
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 24


 503 01f8 0E94     		str	r4, [sp, #56]
 811:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 504              		.loc 1 811 3 is_stmt 1 view .LVU186
 505              		.loc 1 811 29 is_stmt 0 view .LVU187
 506 01fa CDF83CA0 		str	r10, [sp, #60]
 812:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 507              		.loc 1 812 3 is_stmt 1 view .LVU188
 508 01fe 0BA9     		add	r1, sp, #44
 509 0200 4046     		mov	r0, r8
 510 0202 FFF7FEFF 		bl	HAL_GPIO_Init
 511              	.LVL15:
 813:Core/Src/main.c **** 
 814:Core/Src/main.c ****   /*Configure GPIO pin : SAI2_SDB_Pin */
 815:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 512              		.loc 1 815 3 view .LVU189
 513              		.loc 1 815 23 is_stmt 0 view .LVU190
 514 0206 4FF48063 		mov	r3, #1024
 515 020a 0B93     		str	r3, [sp, #44]
 816:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 516              		.loc 1 816 3 is_stmt 1 view .LVU191
 517              		.loc 1 816 24 is_stmt 0 view .LVU192
 518 020c 0C95     		str	r5, [sp, #48]
 817:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 519              		.loc 1 817 3 is_stmt 1 view .LVU193
 520              		.loc 1 817 24 is_stmt 0 view .LVU194
 521 020e 0D94     		str	r4, [sp, #52]
 818:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 522              		.loc 1 818 3 is_stmt 1 view .LVU195
 523              		.loc 1 818 25 is_stmt 0 view .LVU196
 524 0210 0E94     		str	r4, [sp, #56]
 819:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 525              		.loc 1 819 3 is_stmt 1 view .LVU197
 526              		.loc 1 819 29 is_stmt 0 view .LVU198
 527 0212 CDF83CA0 		str	r10, [sp, #60]
 820:Core/Src/main.c ****   HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 528              		.loc 1 820 3 is_stmt 1 view .LVU199
 529 0216 0BA9     		add	r1, sp, #44
 530 0218 5846     		mov	r0, fp
 531 021a FFF7FEFF 		bl	HAL_GPIO_Init
 532              	.LVL16:
 821:Core/Src/main.c **** 
 822:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 823:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 533              		.loc 1 823 3 view .LVU200
 534              		.loc 1 823 23 is_stmt 0 view .LVU201
 535 021e 2023     		movs	r3, #32
 536 0220 0B93     		str	r3, [sp, #44]
 824:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 537              		.loc 1 824 3 is_stmt 1 view .LVU202
 538              		.loc 1 824 24 is_stmt 0 view .LVU203
 539 0222 0C96     		str	r6, [sp, #48]
 825:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 825 3 is_stmt 1 view .LVU204
 541              		.loc 1 825 24 is_stmt 0 view .LVU205
 542 0224 0D94     		str	r4, [sp, #52]
 826:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 543              		.loc 1 826 3 is_stmt 1 view .LVU206
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 25


 544              		.loc 1 826 25 is_stmt 0 view .LVU207
 545 0226 0E94     		str	r4, [sp, #56]
 827:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 546              		.loc 1 827 3 is_stmt 1 view .LVU208
 547 0228 0BA9     		add	r1, sp, #44
 548 022a 4846     		mov	r0, r9
 549 022c FFF7FEFF 		bl	HAL_GPIO_Init
 550              	.LVL17:
 828:Core/Src/main.c **** 
 829:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_D5_Pin */
 830:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D5_Pin;
 551              		.loc 1 830 3 view .LVU209
 552              		.loc 1 830 23 is_stmt 0 view .LVU210
 553 0230 0823     		movs	r3, #8
 554 0232 0B93     		str	r3, [sp, #44]
 831:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 555              		.loc 1 831 3 is_stmt 1 view .LVU211
 556              		.loc 1 831 24 is_stmt 0 view .LVU212
 557 0234 0C95     		str	r5, [sp, #48]
 832:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 558              		.loc 1 832 3 is_stmt 1 view .LVU213
 559              		.loc 1 832 24 is_stmt 0 view .LVU214
 560 0236 0D94     		str	r4, [sp, #52]
 833:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 561              		.loc 1 833 3 is_stmt 1 view .LVU215
 562              		.loc 1 833 25 is_stmt 0 view .LVU216
 563 0238 0E94     		str	r4, [sp, #56]
 834:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 564              		.loc 1 834 3 is_stmt 1 view .LVU217
 565              		.loc 1 834 29 is_stmt 0 view .LVU218
 566 023a 0D23     		movs	r3, #13
 567 023c 0F93     		str	r3, [sp, #60]
 835:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 568              		.loc 1 835 3 is_stmt 1 view .LVU219
 569 023e 0BA9     		add	r1, sp, #44
 570 0240 4846     		mov	r0, r9
 571 0242 FFF7FEFF 		bl	HAL_GPIO_Init
 572              	.LVL18:
 836:Core/Src/main.c **** 
 837:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
 838:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 573              		.loc 1 838 3 view .LVU220
 574              		.loc 1 838 23 is_stmt 0 view .LVU221
 575 0246 41F20C03 		movw	r3, #4108
 576 024a 0B93     		str	r3, [sp, #44]
 839:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 577              		.loc 1 839 3 is_stmt 1 view .LVU222
 578              		.loc 1 839 24 is_stmt 0 view .LVU223
 579 024c 0C96     		str	r6, [sp, #48]
 840:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 580              		.loc 1 840 3 is_stmt 1 view .LVU224
 581              		.loc 1 840 24 is_stmt 0 view .LVU225
 582 024e 0D94     		str	r4, [sp, #52]
 841:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 583              		.loc 1 841 3 is_stmt 1 view .LVU226
 584              		.loc 1 841 25 is_stmt 0 view .LVU227
 585 0250 0E94     		str	r4, [sp, #56]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 26


 842:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 586              		.loc 1 842 3 is_stmt 1 view .LVU228
 587 0252 0BA9     		add	r1, sp, #44
 588 0254 4046     		mov	r0, r8
 589 0256 FFF7FEFF 		bl	HAL_GPIO_Init
 590              	.LVL19:
 843:Core/Src/main.c **** 
 844:Core/Src/main.c ****   /*Configure GPIO pin : uSD_Detect_Pin */
 845:Core/Src/main.c ****   GPIO_InitStruct.Pin = uSD_Detect_Pin;
 591              		.loc 1 845 3 view .LVU229
 592              		.loc 1 845 23 is_stmt 0 view .LVU230
 593 025a 4FF4005A 		mov	r10, #8192
 594 025e CDF82CA0 		str	r10, [sp, #44]
 846:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 595              		.loc 1 846 3 is_stmt 1 view .LVU231
 596              		.loc 1 846 24 is_stmt 0 view .LVU232
 597 0262 0C94     		str	r4, [sp, #48]
 847:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 598              		.loc 1 847 3 is_stmt 1 view .LVU233
 599              		.loc 1 847 24 is_stmt 0 view .LVU234
 600 0264 0D94     		str	r4, [sp, #52]
 848:Core/Src/main.c ****   HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 601              		.loc 1 848 3 is_stmt 1 view .LVU235
 602 0266 0BA9     		add	r1, sp, #44
 603 0268 1D48     		ldr	r0, .L6+24
 604 026a FFF7FEFF 		bl	HAL_GPIO_Init
 605              	.LVL20:
 849:Core/Src/main.c **** 
 850:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BL_CTRL_Pin */
 851:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 606              		.loc 1 851 3 view .LVU236
 607              		.loc 1 851 23 is_stmt 0 view .LVU237
 608 026e 0823     		movs	r3, #8
 609 0270 0B93     		str	r3, [sp, #44]
 852:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 610              		.loc 1 852 3 is_stmt 1 view .LVU238
 611              		.loc 1 852 24 is_stmt 0 view .LVU239
 612 0272 0C96     		str	r6, [sp, #48]
 853:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 613              		.loc 1 853 3 is_stmt 1 view .LVU240
 614              		.loc 1 853 24 is_stmt 0 view .LVU241
 615 0274 0D94     		str	r4, [sp, #52]
 854:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 616              		.loc 1 854 3 is_stmt 1 view .LVU242
 617              		.loc 1 854 25 is_stmt 0 view .LVU243
 618 0276 0E94     		str	r4, [sp, #56]
 855:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 619              		.loc 1 855 3 is_stmt 1 view .LVU244
 620 0278 0BA9     		add	r1, sp, #44
 621 027a 1448     		ldr	r0, .L6+4
 622 027c FFF7FEFF 		bl	HAL_GPIO_Init
 623              	.LVL21:
 856:Core/Src/main.c **** 
 857:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_VSYNC_Pin */
 858:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 624              		.loc 1 858 3 view .LVU245
 625              		.loc 1 858 23 is_stmt 0 view .LVU246
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 27


 626 0280 4FF40073 		mov	r3, #512
 627 0284 0B93     		str	r3, [sp, #44]
 859:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 628              		.loc 1 859 3 is_stmt 1 view .LVU247
 629              		.loc 1 859 24 is_stmt 0 view .LVU248
 630 0286 0C95     		str	r5, [sp, #48]
 860:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 631              		.loc 1 860 3 is_stmt 1 view .LVU249
 632              		.loc 1 860 24 is_stmt 0 view .LVU250
 633 0288 0D94     		str	r4, [sp, #52]
 861:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 634              		.loc 1 861 3 is_stmt 1 view .LVU251
 635              		.loc 1 861 25 is_stmt 0 view .LVU252
 636 028a 0E94     		str	r4, [sp, #56]
 862:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 637              		.loc 1 862 3 is_stmt 1 view .LVU253
 638              		.loc 1 862 29 is_stmt 0 view .LVU254
 639 028c 0D23     		movs	r3, #13
 640 028e 0F93     		str	r3, [sp, #60]
 863:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 641              		.loc 1 863 3 is_stmt 1 view .LVU255
 642 0290 0BA9     		add	r1, sp, #44
 643 0292 5846     		mov	r0, fp
 644 0294 FFF7FEFF 		bl	HAL_GPIO_Init
 645              	.LVL22:
 864:Core/Src/main.c **** 
 865:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 866:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 646              		.loc 1 866 3 view .LVU256
 647              		.loc 1 866 23 is_stmt 0 view .LVU257
 648 0298 1023     		movs	r3, #16
 649 029a 0B93     		str	r3, [sp, #44]
 867:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 650              		.loc 1 867 3 is_stmt 1 view .LVU258
 651              		.loc 1 867 24 is_stmt 0 view .LVU259
 652 029c 0C94     		str	r4, [sp, #48]
 868:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 653              		.loc 1 868 3 is_stmt 1 view .LVU260
 654              		.loc 1 868 24 is_stmt 0 view .LVU261
 655 029e 0D94     		str	r4, [sp, #52]
 869:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 656              		.loc 1 869 3 is_stmt 1 view .LVU262
 657 02a0 0BA9     		add	r1, sp, #44
 658 02a2 4846     		mov	r0, r9
 659 02a4 FFF7FEFF 		bl	HAL_GPIO_Init
 660              	.LVL23:
 870:Core/Src/main.c **** 
 871:Core/Src/main.c ****   /*Configure GPIO pins : TP3_Pin NC2_Pin */
 872:Core/Src/main.c ****   GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 661              		.loc 1 872 3 view .LVU263
 662              		.loc 1 872 23 is_stmt 0 view .LVU264
 663 02a8 48F20403 		movw	r3, #32772
 664 02ac 0B93     		str	r3, [sp, #44]
 873:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 665              		.loc 1 873 3 is_stmt 1 view .LVU265
 666              		.loc 1 873 24 is_stmt 0 view .LVU266
 667 02ae 0C94     		str	r4, [sp, #48]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 28


 874:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 668              		.loc 1 874 3 is_stmt 1 view .LVU267
 669              		.loc 1 874 24 is_stmt 0 view .LVU268
 670 02b0 0D94     		str	r4, [sp, #52]
 875:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 671              		.loc 1 875 3 is_stmt 1 view .LVU269
 672 02b2 0BA9     		add	r1, sp, #44
 673 02b4 0648     		ldr	r0, .L6+8
 674 02b6 FFF7FEFF 		bl	HAL_GPIO_Init
 675              	.LVL24:
 876:Core/Src/main.c **** 
 877:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_PWR_EN_Pin */
 878:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 676              		.loc 1 878 3 view .LVU270
 677              		.loc 1 878 23 is_stmt 0 view .LVU271
 678 02ba CDF82CA0 		str	r10, [sp, #44]
 879:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 679              		.loc 1 879 3 is_stmt 1 view .LVU272
 680              		.loc 1 879 24 is_stmt 0 view .LVU273
 681 02be 0C96     		str	r6, [sp, #48]
 880:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 682              		.loc 1 880 3 is_stmt 1 view .LVU274
 683              		.loc 1 880 24 is_stmt 0 view .LVU275
 684 02c0 0D94     		str	r4, [sp, #52]
 881:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 685              		.loc 1 881 3 is_stmt 1 view .LVU276
 686              		.loc 1 881 25 is_stmt 0 view .LVU277
 687 02c2 0E94     		str	r4, [sp, #56]
 688 02c4 16E0     		b	.L7
 689              	.L8:
 690 02c6 00BF     		.align	2
 691              	.L6:
 692 02c8 00380240 		.word	1073887232
 693 02cc 00280240 		.word	1073883136
 694 02d0 001C0240 		.word	1073880064
 695 02d4 00040240 		.word	1073873920
 696 02d8 00000240 		.word	1073872896
 697 02dc 00240240 		.word	1073882112
 698 02e0 00080240 		.word	1073874944
 699 02e4 000C0240 		.word	1073875968
 700 02e8 00200240 		.word	1073881088
 701 02ec 00180240 		.word	1073879040
 702 02f0 00100240 		.word	1073876992
 703              	.L7:
 882:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 704              		.loc 1 882 3 is_stmt 1 view .LVU278
 705 02f4 0BA9     		add	r1, sp, #44
 706 02f6 3E48     		ldr	r0, .L9
 707 02f8 FFF7FEFF 		bl	HAL_GPIO_Init
 708              	.LVL25:
 883:Core/Src/main.c **** 
 884:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
 885:Core/Src/main.c ****                            DCMI_D1_Pin */
 886:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 709              		.loc 1 886 3 view .LVU279
 710              		.loc 1 886 23 is_stmt 0 view .LVU280
 711 02fc 4FF4BC43 		mov	r3, #24064
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 29


 712 0300 0B93     		str	r3, [sp, #44]
 887:Core/Src/main.c ****                           |DCMI_D1_Pin;
 888:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 713              		.loc 1 888 3 is_stmt 1 view .LVU281
 714              		.loc 1 888 24 is_stmt 0 view .LVU282
 715 0302 0C95     		str	r5, [sp, #48]
 889:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 889 3 is_stmt 1 view .LVU283
 717              		.loc 1 889 24 is_stmt 0 view .LVU284
 718 0304 0D94     		str	r4, [sp, #52]
 890:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 719              		.loc 1 890 3 is_stmt 1 view .LVU285
 720              		.loc 1 890 25 is_stmt 0 view .LVU286
 721 0306 0E94     		str	r4, [sp, #56]
 891:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 722              		.loc 1 891 3 is_stmt 1 view .LVU287
 723              		.loc 1 891 29 is_stmt 0 view .LVU288
 724 0308 0D23     		movs	r3, #13
 725 030a 0F93     		str	r3, [sp, #60]
 892:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 726              		.loc 1 892 3 is_stmt 1 view .LVU289
 727 030c 0BA9     		add	r1, sp, #44
 728 030e 3848     		ldr	r0, .L9
 729 0310 FFF7FEFF 		bl	HAL_GPIO_Init
 730              	.LVL26:
 893:Core/Src/main.c **** 
 894:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
 895:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 731              		.loc 1 895 3 view .LVU290
 732              		.loc 1 895 23 is_stmt 0 view .LVU291
 733 0314 0B96     		str	r6, [sp, #44]
 896:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 734              		.loc 1 896 3 is_stmt 1 view .LVU292
 735              		.loc 1 896 24 is_stmt 0 view .LVU293
 736 0316 0C95     		str	r5, [sp, #48]
 897:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 737              		.loc 1 897 3 is_stmt 1 view .LVU294
 738              		.loc 1 897 24 is_stmt 0 view .LVU295
 739 0318 0D94     		str	r4, [sp, #52]
 898:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 740              		.loc 1 898 3 is_stmt 1 view .LVU296
 741              		.loc 1 898 25 is_stmt 0 view .LVU297
 742 031a 0E94     		str	r4, [sp, #56]
 899:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 743              		.loc 1 899 3 is_stmt 1 view .LVU298
 744              		.loc 1 899 29 is_stmt 0 view .LVU299
 745 031c 0F95     		str	r5, [sp, #60]
 900:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 746              		.loc 1 900 3 is_stmt 1 view .LVU300
 747 031e 0BA9     		add	r1, sp, #44
 748 0320 4046     		mov	r0, r8
 749 0322 FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL27:
 901:Core/Src/main.c **** 
 902:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
 903:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 751              		.loc 1 903 3 view .LVU301
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 30


 752              		.loc 1 903 23 is_stmt 0 view .LVU302
 753 0326 4FF48073 		mov	r3, #256
 754 032a 0B93     		str	r3, [sp, #44]
 904:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 755              		.loc 1 904 3 is_stmt 1 view .LVU303
 756              		.loc 1 904 24 is_stmt 0 view .LVU304
 757 032c 0C95     		str	r5, [sp, #48]
 905:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 758              		.loc 1 905 3 is_stmt 1 view .LVU305
 759              		.loc 1 905 24 is_stmt 0 view .LVU306
 760 032e 0D94     		str	r4, [sp, #52]
 906:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 761              		.loc 1 906 3 is_stmt 1 view .LVU307
 762              		.loc 1 906 25 is_stmt 0 view .LVU308
 763 0330 0E94     		str	r4, [sp, #56]
 907:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 764              		.loc 1 907 3 is_stmt 1 view .LVU309
 765              		.loc 1 907 29 is_stmt 0 view .LVU310
 766 0332 0F96     		str	r6, [sp, #60]
 908:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 767              		.loc 1 908 3 is_stmt 1 view .LVU311
 768 0334 0BA9     		add	r1, sp, #44
 769 0336 2F48     		ldr	r0, .L9+4
 770 0338 FFF7FEFF 		bl	HAL_GPIO_Init
 771              	.LVL28:
 909:Core/Src/main.c **** 
 910:Core/Src/main.c ****   /*Configure GPIO pin : LCD_INT_Pin */
 911:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 772              		.loc 1 911 3 view .LVU312
 773              		.loc 1 911 23 is_stmt 0 view .LVU313
 774 033c CDF82CA0 		str	r10, [sp, #44]
 912:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 775              		.loc 1 912 3 is_stmt 1 view .LVU314
 776              		.loc 1 912 24 is_stmt 0 view .LVU315
 777 0340 4FF49013 		mov	r3, #1179648
 778 0344 0C93     		str	r3, [sp, #48]
 913:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 779              		.loc 1 913 3 is_stmt 1 view .LVU316
 780              		.loc 1 913 24 is_stmt 0 view .LVU317
 781 0346 0D94     		str	r4, [sp, #52]
 914:Core/Src/main.c ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 782              		.loc 1 914 3 is_stmt 1 view .LVU318
 783 0348 0BA9     		add	r1, sp, #44
 784 034a 4046     		mov	r0, r8
 785 034c FFF7FEFF 		bl	HAL_GPIO_Init
 786              	.LVL29:
 915:Core/Src/main.c **** 
 916:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
 917:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 787              		.loc 1 917 3 view .LVU319
 788              		.loc 1 917 23 is_stmt 0 view .LVU320
 789 0350 C823     		movs	r3, #200
 790 0352 0B93     		str	r3, [sp, #44]
 918:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 791              		.loc 1 918 3 is_stmt 1 view .LVU321
 792              		.loc 1 918 24 is_stmt 0 view .LVU322
 793 0354 0C96     		str	r6, [sp, #48]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 31


 919:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 794              		.loc 1 919 3 is_stmt 1 view .LVU323
 795              		.loc 1 919 24 is_stmt 0 view .LVU324
 796 0356 0D94     		str	r4, [sp, #52]
 920:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 797              		.loc 1 920 3 is_stmt 1 view .LVU325
 798              		.loc 1 920 25 is_stmt 0 view .LVU326
 799 0358 0E94     		str	r4, [sp, #56]
 921:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800              		.loc 1 921 3 is_stmt 1 view .LVU327
 801 035a 0BA9     		add	r1, sp, #44
 802 035c 5846     		mov	r0, fp
 803 035e FFF7FEFF 		bl	HAL_GPIO_Init
 804              	.LVL30:
 922:Core/Src/main.c **** 
 923:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
 924:Core/Src/main.c ****                            ARDUINO_A3_Pin */
 925:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 805              		.loc 1 925 3 view .LVU328
 806              		.loc 1 925 23 is_stmt 0 view .LVU329
 807 0362 4FF4F863 		mov	r3, #1984
 808 0366 0B93     		str	r3, [sp, #44]
 926:Core/Src/main.c ****                           |ARDUINO_A3_Pin;
 927:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 809              		.loc 1 927 3 is_stmt 1 view .LVU330
 810              		.loc 1 927 24 is_stmt 0 view .LVU331
 811 0368 0C97     		str	r7, [sp, #48]
 928:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 812              		.loc 1 928 3 is_stmt 1 view .LVU332
 813              		.loc 1 928 24 is_stmt 0 view .LVU333
 814 036a 0D94     		str	r4, [sp, #52]
 929:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 815              		.loc 1 929 3 is_stmt 1 view .LVU334
 816 036c 0BA9     		add	r1, sp, #44
 817 036e 2248     		ldr	r0, .L9+8
 818 0370 FFF7FEFF 		bl	HAL_GPIO_Init
 819              	.LVL31:
 930:Core/Src/main.c **** 
 931:Core/Src/main.c ****   /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
 932:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 820              		.loc 1 932 3 view .LVU335
 821              		.loc 1 932 23 is_stmt 0 view .LVU336
 822 0374 3223     		movs	r3, #50
 823 0376 0B93     		str	r3, [sp, #44]
 933:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 824              		.loc 1 933 3 is_stmt 1 view .LVU337
 825              		.loc 1 933 24 is_stmt 0 view .LVU338
 826 0378 0C95     		str	r5, [sp, #48]
 934:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 827              		.loc 1 934 3 is_stmt 1 view .LVU339
 828              		.loc 1 934 24 is_stmt 0 view .LVU340
 829 037a 0D94     		str	r4, [sp, #52]
 935:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 830              		.loc 1 935 3 is_stmt 1 view .LVU341
 831              		.loc 1 935 25 is_stmt 0 view .LVU342
 832 037c 0E97     		str	r7, [sp, #56]
 936:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 32


 833              		.loc 1 936 3 is_stmt 1 view .LVU343
 834              		.loc 1 936 29 is_stmt 0 view .LVU344
 835 037e 0B23     		movs	r3, #11
 836 0380 0F93     		str	r3, [sp, #60]
 937:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 837              		.loc 1 937 3 is_stmt 1 view .LVU345
 838 0382 0BA9     		add	r1, sp, #44
 839 0384 1D48     		ldr	r0, .L9+12
 840 0386 FFF7FEFF 		bl	HAL_GPIO_Init
 841              	.LVL32:
 938:Core/Src/main.c **** 
 939:Core/Src/main.c ****   /*Configure GPIO pin : RMII_RXER_Pin */
 940:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_RXER_Pin;
 842              		.loc 1 940 3 view .LVU346
 843              		.loc 1 940 23 is_stmt 0 view .LVU347
 844 038a 0423     		movs	r3, #4
 845 038c 0B93     		str	r3, [sp, #44]
 941:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 846              		.loc 1 941 3 is_stmt 1 view .LVU348
 847              		.loc 1 941 24 is_stmt 0 view .LVU349
 848 038e 0C94     		str	r4, [sp, #48]
 942:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 849              		.loc 1 942 3 is_stmt 1 view .LVU350
 850              		.loc 1 942 24 is_stmt 0 view .LVU351
 851 0390 0D94     		str	r4, [sp, #52]
 943:Core/Src/main.c ****   HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 852              		.loc 1 943 3 is_stmt 1 view .LVU352
 853 0392 0BA9     		add	r1, sp, #44
 854 0394 5846     		mov	r0, fp
 855 0396 FFF7FEFF 		bl	HAL_GPIO_Init
 856              	.LVL33:
 944:Core/Src/main.c **** 
 945:Core/Src/main.c ****   /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
 946:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 857              		.loc 1 946 3 view .LVU353
 858              		.loc 1 946 23 is_stmt 0 view .LVU354
 859 039a 8623     		movs	r3, #134
 860 039c 0B93     		str	r3, [sp, #44]
 947:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 861              		.loc 1 947 3 is_stmt 1 view .LVU355
 862              		.loc 1 947 24 is_stmt 0 view .LVU356
 863 039e 0C95     		str	r5, [sp, #48]
 948:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 864              		.loc 1 948 3 is_stmt 1 view .LVU357
 865              		.loc 1 948 24 is_stmt 0 view .LVU358
 866 03a0 0D94     		str	r4, [sp, #52]
 949:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 867              		.loc 1 949 3 is_stmt 1 view .LVU359
 868              		.loc 1 949 25 is_stmt 0 view .LVU360
 869 03a2 0E97     		str	r7, [sp, #56]
 950:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 870              		.loc 1 950 3 is_stmt 1 view .LVU361
 871              		.loc 1 950 29 is_stmt 0 view .LVU362
 872 03a4 0B23     		movs	r3, #11
 873 03a6 0F93     		str	r3, [sp, #60]
 951:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 874              		.loc 1 951 3 is_stmt 1 view .LVU363
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 33


 875 03a8 0BA9     		add	r1, sp, #44
 876 03aa 1248     		ldr	r0, .L9+4
 877 03ac FFF7FEFF 		bl	HAL_GPIO_Init
 878              	.LVL34:
 952:Core/Src/main.c **** 
 953:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_A0_Pin */
 954:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 879              		.loc 1 954 3 view .LVU364
 880              		.loc 1 954 23 is_stmt 0 view .LVU365
 881 03b0 0B96     		str	r6, [sp, #44]
 955:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 882              		.loc 1 955 3 is_stmt 1 view .LVU366
 883              		.loc 1 955 24 is_stmt 0 view .LVU367
 884 03b2 0C97     		str	r7, [sp, #48]
 956:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 885              		.loc 1 956 3 is_stmt 1 view .LVU368
 886              		.loc 1 956 24 is_stmt 0 view .LVU369
 887 03b4 0D94     		str	r4, [sp, #52]
 957:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 888              		.loc 1 957 3 is_stmt 1 view .LVU370
 889 03b6 0BA9     		add	r1, sp, #44
 890 03b8 0E48     		ldr	r0, .L9+4
 891 03ba FFF7FEFF 		bl	HAL_GPIO_Init
 892              	.LVL35:
 958:Core/Src/main.c **** 
 959:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
 960:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 893              		.loc 1 960 3 view .LVU371
 894              		.loc 1 960 23 is_stmt 0 view .LVU372
 895 03be 5023     		movs	r3, #80
 896 03c0 0B93     		str	r3, [sp, #44]
 961:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 897              		.loc 1 961 3 is_stmt 1 view .LVU373
 898              		.loc 1 961 24 is_stmt 0 view .LVU374
 899 03c2 0C95     		str	r5, [sp, #48]
 962:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 900              		.loc 1 962 3 is_stmt 1 view .LVU375
 901              		.loc 1 962 24 is_stmt 0 view .LVU376
 902 03c4 0D94     		str	r4, [sp, #52]
 963:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 903              		.loc 1 963 3 is_stmt 1 view .LVU377
 904              		.loc 1 963 25 is_stmt 0 view .LVU378
 905 03c6 0E94     		str	r4, [sp, #56]
 964:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 906              		.loc 1 964 3 is_stmt 1 view .LVU379
 907              		.loc 1 964 29 is_stmt 0 view .LVU380
 908 03c8 0D23     		movs	r3, #13
 909 03ca 0F93     		str	r3, [sp, #60]
 965:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 910              		.loc 1 965 3 is_stmt 1 view .LVU381
 911 03cc 0BA9     		add	r1, sp, #44
 912 03ce 0948     		ldr	r0, .L9+4
 913 03d0 FFF7FEFF 		bl	HAL_GPIO_Init
 914              	.LVL36:
 966:Core/Src/main.c **** 
 967:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
 968:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 34


 915              		.loc 1 968 3 view .LVU382
 916              		.loc 1 968 23 is_stmt 0 view .LVU383
 917 03d4 4023     		movs	r3, #64
 918 03d6 0B93     		str	r3, [sp, #44]
 969:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 919              		.loc 1 969 3 is_stmt 1 view .LVU384
 920              		.loc 1 969 24 is_stmt 0 view .LVU385
 921 03d8 0C95     		str	r5, [sp, #48]
 970:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 922              		.loc 1 970 3 is_stmt 1 view .LVU386
 923              		.loc 1 970 24 is_stmt 0 view .LVU387
 924 03da 0D94     		str	r4, [sp, #52]
 971:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 925              		.loc 1 971 3 is_stmt 1 view .LVU388
 926              		.loc 1 971 25 is_stmt 0 view .LVU389
 927 03dc 0E94     		str	r4, [sp, #56]
 972:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 928              		.loc 1 972 3 is_stmt 1 view .LVU390
 929              		.loc 1 972 29 is_stmt 0 view .LVU391
 930 03de 0923     		movs	r3, #9
 931 03e0 0F93     		str	r3, [sp, #60]
 973:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 932              		.loc 1 973 3 is_stmt 1 view .LVU392
 933 03e2 0BA9     		add	r1, sp, #44
 934 03e4 0248     		ldr	r0, .L9
 935 03e6 FFF7FEFF 		bl	HAL_GPIO_Init
 936              	.LVL37:
 974:Core/Src/main.c **** 
 975:Core/Src/main.c **** }
 937              		.loc 1 975 1 is_stmt 0 view .LVU393
 938 03ea 11B0     		add	sp, sp, #68
 939              	.LCFI2:
 940              		.cfi_def_cfa_offset 36
 941              		@ sp needed
 942 03ec BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 943              	.L10:
 944              		.align	2
 945              	.L9:
 946 03f0 001C0240 		.word	1073880064
 947 03f4 00000240 		.word	1073872896
 948 03f8 00140240 		.word	1073878016
 949 03fc 00080240 		.word	1073874944
 950              		.cfi_endproc
 951              	.LFE164:
 953              		.section	.text.MX_DMA_Init,"ax",%progbits
 954              		.align	1
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	MX_DMA_Init:
 960              	.LFB162:
 638:Core/Src/main.c **** 
 961              		.loc 1 638 1 is_stmt 1 view -0
 962              		.cfi_startproc
 963              		@ args = 0, pretend = 0, frame = 8
 964              		@ frame_needed = 0, uses_anonymous_args = 0
 965 0000 00B5     		push	{lr}
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 35


 966              	.LCFI3:
 967              		.cfi_def_cfa_offset 4
 968              		.cfi_offset 14, -4
 969 0002 83B0     		sub	sp, sp, #12
 970              	.LCFI4:
 971              		.cfi_def_cfa_offset 16
 641:Core/Src/main.c **** 
 972              		.loc 1 641 3 view .LVU395
 973              	.LBB15:
 641:Core/Src/main.c **** 
 974              		.loc 1 641 3 view .LVU396
 641:Core/Src/main.c **** 
 975              		.loc 1 641 3 view .LVU397
 976 0004 0E4B     		ldr	r3, .L13
 977 0006 1A6B     		ldr	r2, [r3, #48]
 978 0008 42F48002 		orr	r2, r2, #4194304
 979 000c 1A63     		str	r2, [r3, #48]
 641:Core/Src/main.c **** 
 980              		.loc 1 641 3 view .LVU398
 981 000e 1B6B     		ldr	r3, [r3, #48]
 982 0010 03F48003 		and	r3, r3, #4194304
 983 0014 0193     		str	r3, [sp, #4]
 641:Core/Src/main.c **** 
 984              		.loc 1 641 3 view .LVU399
 985 0016 019B     		ldr	r3, [sp, #4]
 986              	.LBE15:
 641:Core/Src/main.c **** 
 987              		.loc 1 641 3 view .LVU400
 645:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 988              		.loc 1 645 3 view .LVU401
 989 0018 0022     		movs	r2, #0
 990 001a 0521     		movs	r1, #5
 991 001c 3B20     		movs	r0, #59
 992 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 993              	.LVL38:
 646:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 994              		.loc 1 646 3 view .LVU402
 995 0022 3B20     		movs	r0, #59
 996 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 997              	.LVL39:
 648:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 998              		.loc 1 648 3 view .LVU403
 999 0028 0022     		movs	r2, #0
 1000 002a 0521     		movs	r1, #5
 1001 002c 4520     		movs	r0, #69
 1002 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1003              	.LVL40:
 649:Core/Src/main.c **** 
 1004              		.loc 1 649 3 view .LVU404
 1005 0032 4520     		movs	r0, #69
 1006 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1007              	.LVL41:
 651:Core/Src/main.c **** 
 1008              		.loc 1 651 1 is_stmt 0 view .LVU405
 1009 0038 03B0     		add	sp, sp, #12
 1010              	.LCFI5:
 1011              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 36


 1012              		@ sp needed
 1013 003a 5DF804FB 		ldr	pc, [sp], #4
 1014              	.L14:
 1015 003e 00BF     		.align	2
 1016              	.L13:
 1017 0040 00380240 		.word	1073887232
 1018              		.cfi_endproc
 1019              	.LFE162:
 1021              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 1022              		.align	2
 1023              	.LC3:
 1024 0000 4578616D 		.ascii	"Example.txt\000"
 1024      706C652E 
 1024      74787400 
 1025              		.align	2
 1026              	.LC2:
 1027 000c 53442063 		.ascii	"SD card test in STM32F746G-DISCO board\000"
 1027      61726420 
 1027      74657374 
 1027      20696E20 
 1027      53544D33 
 1028              		.section	.text.StartDefaultTask,"ax",%progbits
 1029              		.align	1
 1030              		.global	StartDefaultTask
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1035              	StartDefaultTask:
 1036              	.LVL42:
 1037              	.LFB165:
 976:Core/Src/main.c **** 
 977:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 978:Core/Src/main.c **** 
 979:Core/Src/main.c **** /* USER CODE END 4 */
 980:Core/Src/main.c **** 
 981:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 982:Core/Src/main.c **** /**
 983:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 984:Core/Src/main.c ****   * @param  argument: Not used
 985:Core/Src/main.c ****   * @retval None
 986:Core/Src/main.c ****   */
 987:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 988:Core/Src/main.c **** void StartDefaultTask(void const * argument)
 989:Core/Src/main.c **** {
 1038              		.loc 1 989 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ Volatile: function does not return.
 1041              		@ args = 0, pretend = 0, frame = 48
 1042              		@ frame_needed = 0, uses_anonymous_args = 0
 1043              		.loc 1 989 1 is_stmt 0 view .LVU407
 1044 0000 00B5     		push	{lr}
 1045              	.LCFI6:
 1046              		.cfi_def_cfa_offset 4
 1047              		.cfi_offset 14, -4
 1048 0002 8DB0     		sub	sp, sp, #52
 1049              	.LCFI7:
 1050              		.cfi_def_cfa_offset 56
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 37


 990:Core/Src/main.c ****   uint32_t byteswritten; /* File write count */
 1051              		.loc 1 990 3 is_stmt 1 view .LVU408
 991:Core/Src/main.c ****   uint8_t wtext[] = "SD card test in STM32F746G-DISCO board"; 
 1052              		.loc 1 991 3 view .LVU409
 1053              		.loc 1 991 11 is_stmt 0 view .LVU410
 1054 0004 0DF1040C 		add	ip, sp, #4
 1055 0008 144C     		ldr	r4, .L18
 1056 000a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1057              	.LVL43:
 1058              		.loc 1 991 11 view .LVU411
 1059 000c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1060 0010 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1061 0012 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1062 0016 94E80300 		ldm	r4, {r0, r1}
 1063 001a 4CF8040B 		str	r0, [ip], #4
 1064 001e 2CF8021B 		strh	r1, [ip], #2	@ movhi
 1065 0022 090C     		lsrs	r1, r1, #16
 1066 0024 8CF80010 		strb	r1, [ip]
 992:Core/Src/main.c ****   f_mount(&SDFatFs, (TCHAR const*) SDPath, 0);
 1067              		.loc 1 992 3 is_stmt 1 view .LVU412
 1068 0028 0022     		movs	r2, #0
 1069 002a 0D49     		ldr	r1, .L18+4
 1070 002c 0D48     		ldr	r0, .L18+8
 1071 002e FFF7FEFF 		bl	f_mount
 1072              	.LVL44:
 993:Core/Src/main.c ****   f_open(&MyFile, "Example.txt", FA_CREATE_ALWAYS | FA_WRITE);
 1073              		.loc 1 993 3 view .LVU413
 1074 0032 0D4C     		ldr	r4, .L18+12
 1075 0034 0A22     		movs	r2, #10
 1076 0036 0D49     		ldr	r1, .L18+16
 1077 0038 2046     		mov	r0, r4
 1078 003a FFF7FEFF 		bl	f_open
 1079              	.LVL45:
 994:Core/Src/main.c ****   f_write(&MyFile, wtext, sizeof(wtext), (void *) &byteswritten);
 1080              		.loc 1 994 3 view .LVU414
 1081 003e 0BAB     		add	r3, sp, #44
 1082 0040 2722     		movs	r2, #39
 1083 0042 01A9     		add	r1, sp, #4
 1084 0044 2046     		mov	r0, r4
 1085 0046 FFF7FEFF 		bl	f_write
 1086              	.LVL46:
 995:Core/Src/main.c ****   f_close(&MyFile);
 1087              		.loc 1 995 3 view .LVU415
 1088 004a 2046     		mov	r0, r4
 1089 004c FFF7FEFF 		bl	f_close
 1090              	.LVL47:
 996:Core/Src/main.c ****   /* init code for USB_HOST */
 997:Core/Src/main.c ****   //MX_USB_HOST_Init();
 998:Core/Src/main.c ****   /* init code for USB_DEVICE */
 999:Core/Src/main.c ****   MX_USB_DEVICE_Init();  
 1091              		.loc 1 999 3 view .LVU416
 1092 0050 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1093              	.LVL48:
 1094              	.L16:
1000:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
1001:Core/Src/main.c ****   /* Infinite loop */
1002:Core/Src/main.c ****   for(;;)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 38


 1095              		.loc 1 1002 3 discriminator 1 view .LVU417
1003:Core/Src/main.c ****   {
1004:Core/Src/main.c ****     osDelay(1);
 1096              		.loc 1 1004 5 discriminator 1 view .LVU418
 1097 0054 0120     		movs	r0, #1
 1098 0056 FFF7FEFF 		bl	osDelay
 1099              	.LVL49:
1002:Core/Src/main.c ****   {
 1100              		.loc 1 1002 8 discriminator 1 view .LVU419
 1101 005a FBE7     		b	.L16
 1102              	.L19:
 1103              		.align	2
 1104              	.L18:
 1105 005c 0C000000 		.word	.LC2
 1106 0060 00000000 		.word	.LANCHOR1
 1107 0064 00000000 		.word	.LANCHOR2
 1108 0068 00000000 		.word	.LANCHOR3
 1109 006c 00000000 		.word	.LC3
 1110              		.cfi_endproc
 1111              	.LFE165:
 1113              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1114              		.align	1
 1115              		.global	HAL_TIM_PeriodElapsedCallback
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	HAL_TIM_PeriodElapsedCallback:
 1121              	.LVL50:
 1122              	.LFB166:
1005:Core/Src/main.c ****   }
1006:Core/Src/main.c ****   /* USER CODE END 5 */
1007:Core/Src/main.c **** }
1008:Core/Src/main.c **** 
1009:Core/Src/main.c **** /**
1010:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
1011:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
1012:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
1013:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
1014:Core/Src/main.c ****   * @param  htim : TIM handle
1015:Core/Src/main.c ****   * @retval None
1016:Core/Src/main.c ****   */
1017:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1018:Core/Src/main.c **** {
 1123              		.loc 1 1018 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 1127              		.loc 1 1018 1 is_stmt 0 view .LVU421
 1128 0000 08B5     		push	{r3, lr}
 1129              	.LCFI8:
 1130              		.cfi_def_cfa_offset 8
 1131              		.cfi_offset 3, -8
 1132              		.cfi_offset 14, -4
1019:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
1020:Core/Src/main.c **** 
1021:Core/Src/main.c ****   /* USER CODE END Callback 0 */
1022:Core/Src/main.c ****   if (htim->Instance == TIM6) {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 39


 1133              		.loc 1 1022 3 is_stmt 1 view .LVU422
 1134              		.loc 1 1022 11 is_stmt 0 view .LVU423
 1135 0002 0268     		ldr	r2, [r0]
 1136              		.loc 1 1022 6 view .LVU424
 1137 0004 034B     		ldr	r3, .L24
 1138 0006 9A42     		cmp	r2, r3
 1139 0008 00D0     		beq	.L23
 1140              	.LVL51:
 1141              	.L20:
1023:Core/Src/main.c ****     HAL_IncTick();
1024:Core/Src/main.c ****   }
1025:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
1026:Core/Src/main.c **** 
1027:Core/Src/main.c ****   /* USER CODE END Callback 1 */
1028:Core/Src/main.c **** }
 1142              		.loc 1 1028 1 view .LVU425
 1143 000a 08BD     		pop	{r3, pc}
 1144              	.LVL52:
 1145              	.L23:
1023:Core/Src/main.c ****     HAL_IncTick();
 1146              		.loc 1 1023 5 is_stmt 1 view .LVU426
 1147 000c FFF7FEFF 		bl	HAL_IncTick
 1148              	.LVL53:
 1149              		.loc 1 1028 1 is_stmt 0 view .LVU427
 1150 0010 FBE7     		b	.L20
 1151              	.L25:
 1152 0012 00BF     		.align	2
 1153              	.L24:
 1154 0014 00100040 		.word	1073745920
 1155              		.cfi_endproc
 1156              	.LFE166:
 1158              		.section	.text.Error_Handler,"ax",%progbits
 1159              		.align	1
 1160              		.global	Error_Handler
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1165              	Error_Handler:
 1166              	.LFB167:
1029:Core/Src/main.c **** 
1030:Core/Src/main.c **** /**
1031:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1032:Core/Src/main.c ****   * @retval None
1033:Core/Src/main.c ****   */
1034:Core/Src/main.c **** void Error_Handler(void)
1035:Core/Src/main.c **** {
 1167              		.loc 1 1035 1 is_stmt 1 view -0
 1168              		.cfi_startproc
 1169              		@ Volatile: function does not return.
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
1036:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1037:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1038:Core/Src/main.c ****   __disable_irq();
 1173              		.loc 1 1038 3 view .LVU429
 1174              	.LBB16:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 40


 1175              	.LBI16:
 1176              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 41


  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 42


 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1177              		.loc 2 140 27 view .LVU430
 1178              	.LBB17:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1179              		.loc 2 142 3 view .LVU431
 1180              		.syntax unified
 1181              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1182 0000 72B6     		cpsid i
 1183              	@ 0 "" 2
 1184              		.thumb
 1185              		.syntax unified
 1186              	.L27:
 1187              	.LBE17:
 1188              	.LBE16:
1039:Core/Src/main.c ****   while (1)
 1189              		.loc 1 1039 3 discriminator 1 view .LVU432
1040:Core/Src/main.c ****   {
1041:Core/Src/main.c ****   }
 1190              		.loc 1 1041 3 discriminator 1 view .LVU433
1039:Core/Src/main.c ****   while (1)
 1191              		.loc 1 1039 9 discriminator 1 view .LVU434
 1192 0002 FEE7     		b	.L27
 1193              		.cfi_endproc
 1194              	.LFE167:
 1196              		.section	.text.MX_CRC_Init,"ax",%progbits
 1197              		.align	1
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 43


 1202              	MX_CRC_Init:
 1203              	.LFB153:
 278:Core/Src/main.c **** 
 1204              		.loc 1 278 1 view -0
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 0
 1207              		@ frame_needed = 0, uses_anonymous_args = 0
 1208 0000 08B5     		push	{r3, lr}
 1209              	.LCFI9:
 1210              		.cfi_def_cfa_offset 8
 1211              		.cfi_offset 3, -8
 1212              		.cfi_offset 14, -4
 287:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1213              		.loc 1 287 3 view .LVU436
 287:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1214              		.loc 1 287 17 is_stmt 0 view .LVU437
 1215 0002 0848     		ldr	r0, .L32
 1216 0004 084B     		ldr	r3, .L32+4
 1217 0006 0360     		str	r3, [r0]
 288:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1218              		.loc 1 288 3 is_stmt 1 view .LVU438
 288:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1219              		.loc 1 288 34 is_stmt 0 view .LVU439
 1220 0008 0023     		movs	r3, #0
 1221 000a 0371     		strb	r3, [r0, #4]
 289:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1222              		.loc 1 289 3 is_stmt 1 view .LVU440
 289:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1223              		.loc 1 289 33 is_stmt 0 view .LVU441
 1224 000c 4371     		strb	r3, [r0, #5]
 290:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1225              		.loc 1 290 3 is_stmt 1 view .LVU442
 290:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1226              		.loc 1 290 36 is_stmt 0 view .LVU443
 1227 000e 4361     		str	r3, [r0, #20]
 291:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1228              		.loc 1 291 3 is_stmt 1 view .LVU444
 291:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1229              		.loc 1 291 37 is_stmt 0 view .LVU445
 1230 0010 8361     		str	r3, [r0, #24]
 292:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1231              		.loc 1 292 3 is_stmt 1 view .LVU446
 292:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1232              		.loc 1 292 24 is_stmt 0 view .LVU447
 1233 0012 0123     		movs	r3, #1
 1234 0014 0362     		str	r3, [r0, #32]
 293:Core/Src/main.c ****   {
 1235              		.loc 1 293 3 is_stmt 1 view .LVU448
 293:Core/Src/main.c ****   {
 1236              		.loc 1 293 7 is_stmt 0 view .LVU449
 1237 0016 FFF7FEFF 		bl	HAL_CRC_Init
 1238              	.LVL54:
 293:Core/Src/main.c ****   {
 1239              		.loc 1 293 6 view .LVU450
 1240 001a 00B9     		cbnz	r0, .L31
 301:Core/Src/main.c **** 
 1241              		.loc 1 301 1 view .LVU451
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 44


 1242 001c 08BD     		pop	{r3, pc}
 1243              	.L31:
 295:Core/Src/main.c ****   }
 1244              		.loc 1 295 5 is_stmt 1 view .LVU452
 1245 001e FFF7FEFF 		bl	Error_Handler
 1246              	.LVL55:
 1247              	.L33:
 1248 0022 00BF     		.align	2
 1249              	.L32:
 1250 0024 00000000 		.word	.LANCHOR4
 1251 0028 00300240 		.word	1073885184
 1252              		.cfi_endproc
 1253              	.LFE153:
 1255              		.section	.text.MX_FMC_Init,"ax",%progbits
 1256              		.align	1
 1257              		.syntax unified
 1258              		.thumb
 1259              		.thumb_func
 1261              	MX_FMC_Init:
 1262              	.LFB163:
 655:Core/Src/main.c **** 
 1263              		.loc 1 655 1 view -0
 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 32
 1266              		@ frame_needed = 0, uses_anonymous_args = 0
 1267 0000 00B5     		push	{lr}
 1268              	.LCFI10:
 1269              		.cfi_def_cfa_offset 4
 1270              		.cfi_offset 14, -4
 1271 0002 89B0     		sub	sp, sp, #36
 1272              	.LCFI11:
 1273              		.cfi_def_cfa_offset 40
 661:Core/Src/main.c **** 
 1274              		.loc 1 661 3 view .LVU454
 661:Core/Src/main.c **** 
 1275              		.loc 1 661 27 is_stmt 0 view .LVU455
 1276 0004 0023     		movs	r3, #0
 1277 0006 0193     		str	r3, [sp, #4]
 1278 0008 0293     		str	r3, [sp, #8]
 1279 000a 0393     		str	r3, [sp, #12]
 1280 000c 0493     		str	r3, [sp, #16]
 1281 000e 0593     		str	r3, [sp, #20]
 1282 0010 0693     		str	r3, [sp, #24]
 1283 0012 0793     		str	r3, [sp, #28]
 669:Core/Src/main.c ****   /* hsdram1.Init */
 1284              		.loc 1 669 3 is_stmt 1 view .LVU456
 669:Core/Src/main.c ****   /* hsdram1.Init */
 1285              		.loc 1 669 20 is_stmt 0 view .LVU457
 1286 0014 1448     		ldr	r0, .L38
 1287 0016 154A     		ldr	r2, .L38+4
 1288 0018 0260     		str	r2, [r0]
 671:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1289              		.loc 1 671 3 is_stmt 1 view .LVU458
 671:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1290              		.loc 1 671 23 is_stmt 0 view .LVU459
 1291 001a 4360     		str	r3, [r0, #4]
 672:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 45


 1292              		.loc 1 672 3 is_stmt 1 view .LVU460
 672:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1293              		.loc 1 672 33 is_stmt 0 view .LVU461
 1294 001c 8360     		str	r3, [r0, #8]
 673:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1295              		.loc 1 673 3 is_stmt 1 view .LVU462
 673:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1296              		.loc 1 673 30 is_stmt 0 view .LVU463
 1297 001e 0421     		movs	r1, #4
 1298 0020 C160     		str	r1, [r0, #12]
 674:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1299              		.loc 1 674 3 is_stmt 1 view .LVU464
 674:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1300              		.loc 1 674 32 is_stmt 0 view .LVU465
 1301 0022 1022     		movs	r2, #16
 1302 0024 0261     		str	r2, [r0, #16]
 675:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1303              		.loc 1 675 3 is_stmt 1 view .LVU466
 675:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1304              		.loc 1 675 35 is_stmt 0 view .LVU467
 1305 0026 4022     		movs	r2, #64
 1306 0028 4261     		str	r2, [r0, #20]
 676:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1307              		.loc 1 676 3 is_stmt 1 view .LVU468
 676:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1308              		.loc 1 676 27 is_stmt 0 view .LVU469
 1309 002a 4FF4C072 		mov	r2, #384
 1310 002e 8261     		str	r2, [r0, #24]
 677:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1311              		.loc 1 677 3 is_stmt 1 view .LVU470
 677:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1312              		.loc 1 677 32 is_stmt 0 view .LVU471
 1313 0030 C361     		str	r3, [r0, #28]
 678:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1314              		.loc 1 678 3 is_stmt 1 view .LVU472
 678:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1315              		.loc 1 678 30 is_stmt 0 view .LVU473
 1316 0032 4FF40062 		mov	r2, #2048
 1317 0036 0262     		str	r2, [r0, #32]
 679:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1318              		.loc 1 679 3 is_stmt 1 view .LVU474
 679:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1319              		.loc 1 679 26 is_stmt 0 view .LVU475
 1320 0038 4FF48052 		mov	r2, #4096
 1321 003c 4262     		str	r2, [r0, #36]
 680:Core/Src/main.c ****   /* SdramTiming */
 1322              		.loc 1 680 3 is_stmt 1 view .LVU476
 680:Core/Src/main.c ****   /* SdramTiming */
 1323              		.loc 1 680 30 is_stmt 0 view .LVU477
 1324 003e 8362     		str	r3, [r0, #40]
 682:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1325              		.loc 1 682 3 is_stmt 1 view .LVU478
 682:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1326              		.loc 1 682 33 is_stmt 0 view .LVU479
 1327 0040 0223     		movs	r3, #2
 1328 0042 0193     		str	r3, [sp, #4]
 683:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 46


 1329              		.loc 1 683 3 is_stmt 1 view .LVU480
 683:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1330              		.loc 1 683 36 is_stmt 0 view .LVU481
 1331 0044 0722     		movs	r2, #7
 1332 0046 0292     		str	r2, [sp, #8]
 684:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1333              		.loc 1 684 3 is_stmt 1 view .LVU482
 684:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1334              		.loc 1 684 31 is_stmt 0 view .LVU483
 1335 0048 0391     		str	r1, [sp, #12]
 685:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1336              		.loc 1 685 3 is_stmt 1 view .LVU484
 685:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1337              		.loc 1 685 29 is_stmt 0 view .LVU485
 1338 004a 0492     		str	r2, [sp, #16]
 686:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1339              		.loc 1 686 3 is_stmt 1 view .LVU486
 686:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1340              		.loc 1 686 33 is_stmt 0 view .LVU487
 1341 004c 0322     		movs	r2, #3
 1342 004e 0592     		str	r2, [sp, #20]
 687:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1343              		.loc 1 687 3 is_stmt 1 view .LVU488
 687:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1344              		.loc 1 687 23 is_stmt 0 view .LVU489
 1345 0050 0693     		str	r3, [sp, #24]
 688:Core/Src/main.c **** 
 1346              		.loc 1 688 3 is_stmt 1 view .LVU490
 688:Core/Src/main.c **** 
 1347              		.loc 1 688 24 is_stmt 0 view .LVU491
 1348 0052 0793     		str	r3, [sp, #28]
 690:Core/Src/main.c ****   {
 1349              		.loc 1 690 3 is_stmt 1 view .LVU492
 690:Core/Src/main.c ****   {
 1350              		.loc 1 690 7 is_stmt 0 view .LVU493
 1351 0054 6944     		add	r1, sp, r1
 1352 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 1353              	.LVL56:
 690:Core/Src/main.c ****   {
 1354              		.loc 1 690 6 view .LVU494
 1355 005a 10B9     		cbnz	r0, .L37
 698:Core/Src/main.c **** 
 1356              		.loc 1 698 1 view .LVU495
 1357 005c 09B0     		add	sp, sp, #36
 1358              	.LCFI12:
 1359              		.cfi_remember_state
 1360              		.cfi_def_cfa_offset 4
 1361              		@ sp needed
 1362 005e 5DF804FB 		ldr	pc, [sp], #4
 1363              	.L37:
 1364              	.LCFI13:
 1365              		.cfi_restore_state
 692:Core/Src/main.c ****   }
 1366              		.loc 1 692 5 is_stmt 1 view .LVU496
 1367 0062 FFF7FEFF 		bl	Error_Handler
 1368              	.LVL57:
 1369              	.L39:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 47


 1370 0066 00BF     		.align	2
 1371              	.L38:
 1372 0068 00000000 		.word	.LANCHOR5
 1373 006c 400100A0 		.word	-1610612416
 1374              		.cfi_endproc
 1375              	.LFE163:
 1377              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1378              		.align	1
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1383              	MX_I2C1_Init:
 1384              	.LFB154:
 309:Core/Src/main.c **** 
 1385              		.loc 1 309 1 view -0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389 0000 08B5     		push	{r3, lr}
 1390              	.LCFI14:
 1391              		.cfi_def_cfa_offset 8
 1392              		.cfi_offset 3, -8
 1393              		.cfi_offset 14, -4
 318:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1394              		.loc 1 318 3 view .LVU498
 318:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1395              		.loc 1 318 18 is_stmt 0 view .LVU499
 1396 0002 1148     		ldr	r0, .L48
 1397 0004 114B     		ldr	r3, .L48+4
 1398 0006 0360     		str	r3, [r0]
 319:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1399              		.loc 1 319 3 is_stmt 1 view .LVU500
 319:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1400              		.loc 1 319 21 is_stmt 0 view .LVU501
 1401 0008 114B     		ldr	r3, .L48+8
 1402 000a 4360     		str	r3, [r0, #4]
 320:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1403              		.loc 1 320 3 is_stmt 1 view .LVU502
 320:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1404              		.loc 1 320 26 is_stmt 0 view .LVU503
 1405 000c 0023     		movs	r3, #0
 1406 000e 8360     		str	r3, [r0, #8]
 321:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1407              		.loc 1 321 3 is_stmt 1 view .LVU504
 321:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1408              		.loc 1 321 29 is_stmt 0 view .LVU505
 1409 0010 0122     		movs	r2, #1
 1410 0012 C260     		str	r2, [r0, #12]
 322:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1411              		.loc 1 322 3 is_stmt 1 view .LVU506
 322:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1412              		.loc 1 322 30 is_stmt 0 view .LVU507
 1413 0014 0361     		str	r3, [r0, #16]
 323:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1414              		.loc 1 323 3 is_stmt 1 view .LVU508
 323:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1415              		.loc 1 323 26 is_stmt 0 view .LVU509
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 48


 1416 0016 4361     		str	r3, [r0, #20]
 324:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1417              		.loc 1 324 3 is_stmt 1 view .LVU510
 324:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1418              		.loc 1 324 31 is_stmt 0 view .LVU511
 1419 0018 8361     		str	r3, [r0, #24]
 325:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1420              		.loc 1 325 3 is_stmt 1 view .LVU512
 325:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1421              		.loc 1 325 30 is_stmt 0 view .LVU513
 1422 001a C361     		str	r3, [r0, #28]
 326:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1423              		.loc 1 326 3 is_stmt 1 view .LVU514
 326:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1424              		.loc 1 326 28 is_stmt 0 view .LVU515
 1425 001c 0362     		str	r3, [r0, #32]
 327:Core/Src/main.c ****   {
 1426              		.loc 1 327 3 is_stmt 1 view .LVU516
 327:Core/Src/main.c ****   {
 1427              		.loc 1 327 7 is_stmt 0 view .LVU517
 1428 001e FFF7FEFF 		bl	HAL_I2C_Init
 1429              	.LVL58:
 327:Core/Src/main.c ****   {
 1430              		.loc 1 327 6 view .LVU518
 1431 0022 50B9     		cbnz	r0, .L45
 334:Core/Src/main.c ****   {
 1432              		.loc 1 334 3 is_stmt 1 view .LVU519
 334:Core/Src/main.c ****   {
 1433              		.loc 1 334 7 is_stmt 0 view .LVU520
 1434 0024 0021     		movs	r1, #0
 1435 0026 0848     		ldr	r0, .L48
 1436 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1437              	.LVL59:
 334:Core/Src/main.c ****   {
 1438              		.loc 1 334 6 view .LVU521
 1439 002c 38B9     		cbnz	r0, .L46
 341:Core/Src/main.c ****   {
 1440              		.loc 1 341 3 is_stmt 1 view .LVU522
 341:Core/Src/main.c ****   {
 1441              		.loc 1 341 7 is_stmt 0 view .LVU523
 1442 002e 0021     		movs	r1, #0
 1443 0030 0548     		ldr	r0, .L48
 1444 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1445              	.LVL60:
 341:Core/Src/main.c ****   {
 1446              		.loc 1 341 6 view .LVU524
 1447 0036 20B9     		cbnz	r0, .L47
 349:Core/Src/main.c **** 
 1448              		.loc 1 349 1 view .LVU525
 1449 0038 08BD     		pop	{r3, pc}
 1450              	.L45:
 329:Core/Src/main.c ****   }
 1451              		.loc 1 329 5 is_stmt 1 view .LVU526
 1452 003a FFF7FEFF 		bl	Error_Handler
 1453              	.LVL61:
 1454              	.L46:
 336:Core/Src/main.c ****   }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 49


 1455              		.loc 1 336 5 view .LVU527
 1456 003e FFF7FEFF 		bl	Error_Handler
 1457              	.LVL62:
 1458              	.L47:
 343:Core/Src/main.c ****   }
 1459              		.loc 1 343 5 view .LVU528
 1460 0042 FFF7FEFF 		bl	Error_Handler
 1461              	.LVL63:
 1462              	.L49:
 1463 0046 00BF     		.align	2
 1464              	.L48:
 1465 0048 00000000 		.word	.LANCHOR6
 1466 004c 00540040 		.word	1073763328
 1467 0050 FFEAC000 		.word	12643071
 1468              		.cfi_endproc
 1469              	.LFE154:
 1471              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1472              		.align	1
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1477              	MX_I2C3_Init:
 1478              	.LFB155:
 357:Core/Src/main.c **** 
 1479              		.loc 1 357 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 0
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483 0000 08B5     		push	{r3, lr}
 1484              	.LCFI15:
 1485              		.cfi_def_cfa_offset 8
 1486              		.cfi_offset 3, -8
 1487              		.cfi_offset 14, -4
 366:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1488              		.loc 1 366 3 view .LVU530
 366:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1489              		.loc 1 366 18 is_stmt 0 view .LVU531
 1490 0002 1148     		ldr	r0, .L58
 1491 0004 114B     		ldr	r3, .L58+4
 1492 0006 0360     		str	r3, [r0]
 367:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1493              		.loc 1 367 3 is_stmt 1 view .LVU532
 367:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1494              		.loc 1 367 21 is_stmt 0 view .LVU533
 1495 0008 114B     		ldr	r3, .L58+8
 1496 000a 4360     		str	r3, [r0, #4]
 368:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1497              		.loc 1 368 3 is_stmt 1 view .LVU534
 368:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1498              		.loc 1 368 26 is_stmt 0 view .LVU535
 1499 000c 0023     		movs	r3, #0
 1500 000e 8360     		str	r3, [r0, #8]
 369:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1501              		.loc 1 369 3 is_stmt 1 view .LVU536
 369:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1502              		.loc 1 369 29 is_stmt 0 view .LVU537
 1503 0010 0122     		movs	r2, #1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 50


 1504 0012 C260     		str	r2, [r0, #12]
 370:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1505              		.loc 1 370 3 is_stmt 1 view .LVU538
 370:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1506              		.loc 1 370 30 is_stmt 0 view .LVU539
 1507 0014 0361     		str	r3, [r0, #16]
 371:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1508              		.loc 1 371 3 is_stmt 1 view .LVU540
 371:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1509              		.loc 1 371 26 is_stmt 0 view .LVU541
 1510 0016 4361     		str	r3, [r0, #20]
 372:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1511              		.loc 1 372 3 is_stmt 1 view .LVU542
 372:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1512              		.loc 1 372 31 is_stmt 0 view .LVU543
 1513 0018 8361     		str	r3, [r0, #24]
 373:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1514              		.loc 1 373 3 is_stmt 1 view .LVU544
 373:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1515              		.loc 1 373 30 is_stmt 0 view .LVU545
 1516 001a C361     		str	r3, [r0, #28]
 374:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1517              		.loc 1 374 3 is_stmt 1 view .LVU546
 374:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1518              		.loc 1 374 28 is_stmt 0 view .LVU547
 1519 001c 0362     		str	r3, [r0, #32]
 375:Core/Src/main.c ****   {
 1520              		.loc 1 375 3 is_stmt 1 view .LVU548
 375:Core/Src/main.c ****   {
 1521              		.loc 1 375 7 is_stmt 0 view .LVU549
 1522 001e FFF7FEFF 		bl	HAL_I2C_Init
 1523              	.LVL64:
 375:Core/Src/main.c ****   {
 1524              		.loc 1 375 6 view .LVU550
 1525 0022 50B9     		cbnz	r0, .L55
 382:Core/Src/main.c ****   {
 1526              		.loc 1 382 3 is_stmt 1 view .LVU551
 382:Core/Src/main.c ****   {
 1527              		.loc 1 382 7 is_stmt 0 view .LVU552
 1528 0024 0021     		movs	r1, #0
 1529 0026 0848     		ldr	r0, .L58
 1530 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1531              	.LVL65:
 382:Core/Src/main.c ****   {
 1532              		.loc 1 382 6 view .LVU553
 1533 002c 38B9     		cbnz	r0, .L56
 389:Core/Src/main.c ****   {
 1534              		.loc 1 389 3 is_stmt 1 view .LVU554
 389:Core/Src/main.c ****   {
 1535              		.loc 1 389 7 is_stmt 0 view .LVU555
 1536 002e 0021     		movs	r1, #0
 1537 0030 0548     		ldr	r0, .L58
 1538 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1539              	.LVL66:
 389:Core/Src/main.c ****   {
 1540              		.loc 1 389 6 view .LVU556
 1541 0036 20B9     		cbnz	r0, .L57
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 51


 397:Core/Src/main.c **** 
 1542              		.loc 1 397 1 view .LVU557
 1543 0038 08BD     		pop	{r3, pc}
 1544              	.L55:
 377:Core/Src/main.c ****   }
 1545              		.loc 1 377 5 is_stmt 1 view .LVU558
 1546 003a FFF7FEFF 		bl	Error_Handler
 1547              	.LVL67:
 1548              	.L56:
 384:Core/Src/main.c ****   }
 1549              		.loc 1 384 5 view .LVU559
 1550 003e FFF7FEFF 		bl	Error_Handler
 1551              	.LVL68:
 1552              	.L57:
 391:Core/Src/main.c ****   }
 1553              		.loc 1 391 5 view .LVU560
 1554 0042 FFF7FEFF 		bl	Error_Handler
 1555              	.LVL69:
 1556              	.L59:
 1557 0046 00BF     		.align	2
 1558              	.L58:
 1559 0048 00000000 		.word	.LANCHOR7
 1560 004c 005C0040 		.word	1073765376
 1561 0050 FFEAC000 		.word	12643071
 1562              		.cfi_endproc
 1563              	.LFE155:
 1565              		.section	.text.MX_LTDC_Init,"ax",%progbits
 1566              		.align	1
 1567              		.syntax unified
 1568              		.thumb
 1569              		.thumb_func
 1571              	MX_LTDC_Init:
 1572              	.LFB156:
 405:Core/Src/main.c **** 
 1573              		.loc 1 405 1 view -0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 56
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 1577 0000 00B5     		push	{lr}
 1578              	.LCFI16:
 1579              		.cfi_def_cfa_offset 4
 1580              		.cfi_offset 14, -4
 1581 0002 8FB0     		sub	sp, sp, #60
 1582              	.LCFI17:
 1583              		.cfi_def_cfa_offset 64
 411:Core/Src/main.c **** 
 1584              		.loc 1 411 3 view .LVU562
 411:Core/Src/main.c **** 
 1585              		.loc 1 411 24 is_stmt 0 view .LVU563
 1586 0004 3422     		movs	r2, #52
 1587 0006 0021     		movs	r1, #0
 1588 0008 01A8     		add	r0, sp, #4
 1589 000a FFF7FEFF 		bl	memset
 1590              	.LVL70:
 416:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1591              		.loc 1 416 3 is_stmt 1 view .LVU564
 416:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 52


 1592              		.loc 1 416 18 is_stmt 0 view .LVU565
 1593 000e 2748     		ldr	r0, .L66
 1594 0010 274B     		ldr	r3, .L66+4
 1595 0012 0360     		str	r3, [r0]
 417:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1596              		.loc 1 417 3 is_stmt 1 view .LVU566
 417:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1597              		.loc 1 417 25 is_stmt 0 view .LVU567
 1598 0014 0023     		movs	r3, #0
 1599 0016 4360     		str	r3, [r0, #4]
 418:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1600              		.loc 1 418 3 is_stmt 1 view .LVU568
 418:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1601              		.loc 1 418 25 is_stmt 0 view .LVU569
 1602 0018 8360     		str	r3, [r0, #8]
 419:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1603              		.loc 1 419 3 is_stmt 1 view .LVU570
 419:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1604              		.loc 1 419 25 is_stmt 0 view .LVU571
 1605 001a C360     		str	r3, [r0, #12]
 420:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 1606              		.loc 1 420 3 is_stmt 1 view .LVU572
 420:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 1607              		.loc 1 420 25 is_stmt 0 view .LVU573
 1608 001c 0361     		str	r3, [r0, #16]
 421:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 1609              		.loc 1 421 3 is_stmt 1 view .LVU574
 421:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 1610              		.loc 1 421 29 is_stmt 0 view .LVU575
 1611 001e 2822     		movs	r2, #40
 1612 0020 4261     		str	r2, [r0, #20]
 422:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 1613              		.loc 1 422 3 is_stmt 1 view .LVU576
 422:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 1614              		.loc 1 422 27 is_stmt 0 view .LVU577
 1615 0022 0922     		movs	r2, #9
 1616 0024 8261     		str	r2, [r0, #24]
 423:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 1617              		.loc 1 423 3 is_stmt 1 view .LVU578
 423:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 1618              		.loc 1 423 29 is_stmt 0 view .LVU579
 1619 0026 3522     		movs	r2, #53
 1620 0028 C261     		str	r2, [r0, #28]
 424:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 1621              		.loc 1 424 3 is_stmt 1 view .LVU580
 424:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 1622              		.loc 1 424 29 is_stmt 0 view .LVU581
 1623 002a 0B22     		movs	r2, #11
 1624 002c 0262     		str	r2, [r0, #32]
 425:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 1625              		.loc 1 425 3 is_stmt 1 view .LVU582
 425:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 1626              		.loc 1 425 33 is_stmt 0 view .LVU583
 1627 002e 40F21522 		movw	r2, #533
 1628 0032 4262     		str	r2, [r0, #36]
 426:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 1629              		.loc 1 426 3 is_stmt 1 view .LVU584
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 53


 426:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 1630              		.loc 1 426 33 is_stmt 0 view .LVU585
 1631 0034 40F21B12 		movw	r2, #283
 1632 0038 8262     		str	r2, [r0, #40]
 427:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 1633              		.loc 1 427 3 is_stmt 1 view .LVU586
 427:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 1634              		.loc 1 427 25 is_stmt 0 view .LVU587
 1635 003a 40F23522 		movw	r2, #565
 1636 003e C262     		str	r2, [r0, #44]
 428:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1637              		.loc 1 428 3 is_stmt 1 view .LVU588
 428:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1638              		.loc 1 428 25 is_stmt 0 view .LVU589
 1639 0040 40F21D12 		movw	r2, #285
 1640 0044 0263     		str	r2, [r0, #48]
 429:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1641              		.loc 1 429 3 is_stmt 1 view .LVU590
 429:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1642              		.loc 1 429 29 is_stmt 0 view .LVU591
 1643 0046 80F83430 		strb	r3, [r0, #52]
 430:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1644              		.loc 1 430 3 is_stmt 1 view .LVU592
 430:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1645              		.loc 1 430 30 is_stmt 0 view .LVU593
 1646 004a 80F83530 		strb	r3, [r0, #53]
 431:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1647              		.loc 1 431 3 is_stmt 1 view .LVU594
 431:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1648              		.loc 1 431 28 is_stmt 0 view .LVU595
 1649 004e 80F83630 		strb	r3, [r0, #54]
 432:Core/Src/main.c ****   {
 1650              		.loc 1 432 3 is_stmt 1 view .LVU596
 432:Core/Src/main.c ****   {
 1651              		.loc 1 432 7 is_stmt 0 view .LVU597
 1652 0052 FFF7FEFF 		bl	HAL_LTDC_Init
 1653              	.LVL71:
 432:Core/Src/main.c ****   {
 1654              		.loc 1 432 6 view .LVU598
 1655 0056 28BB     		cbnz	r0, .L64
 436:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 1656              		.loc 1 436 3 is_stmt 1 view .LVU599
 436:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 1657              		.loc 1 436 22 is_stmt 0 view .LVU600
 1658 0058 0022     		movs	r2, #0
 1659 005a 0192     		str	r2, [sp, #4]
 437:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1660              		.loc 1 437 3 is_stmt 1 view .LVU601
 437:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1661              		.loc 1 437 22 is_stmt 0 view .LVU602
 1662 005c 4FF4F071 		mov	r1, #480
 1663 0060 0291     		str	r1, [sp, #8]
 438:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 1664              		.loc 1 438 3 is_stmt 1 view .LVU603
 438:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 1665              		.loc 1 438 22 is_stmt 0 view .LVU604
 1666 0062 0392     		str	r2, [sp, #12]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 54


 439:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1667              		.loc 1 439 3 is_stmt 1 view .LVU605
 439:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1668              		.loc 1 439 22 is_stmt 0 view .LVU606
 1669 0064 4FF48873 		mov	r3, #272
 1670 0068 0493     		str	r3, [sp, #16]
 440:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 1671              		.loc 1 440 3 is_stmt 1 view .LVU607
 440:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 1672              		.loc 1 440 25 is_stmt 0 view .LVU608
 1673 006a 0220     		movs	r0, #2
 1674 006c 0590     		str	r0, [sp, #20]
 441:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1675              		.loc 1 441 3 is_stmt 1 view .LVU609
 441:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1676              		.loc 1 441 19 is_stmt 0 view .LVU610
 1677 006e FF20     		movs	r0, #255
 1678 0070 0690     		str	r0, [sp, #24]
 442:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1679              		.loc 1 442 3 is_stmt 1 view .LVU611
 442:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1680              		.loc 1 442 20 is_stmt 0 view .LVU612
 1681 0072 0792     		str	r2, [sp, #28]
 443:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1682              		.loc 1 443 3 is_stmt 1 view .LVU613
 443:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1683              		.loc 1 443 29 is_stmt 0 view .LVU614
 1684 0074 4FF4C060 		mov	r0, #1536
 1685 0078 0890     		str	r0, [sp, #32]
 444:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 1686              		.loc 1 444 3 is_stmt 1 view .LVU615
 444:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 1687              		.loc 1 444 29 is_stmt 0 view .LVU616
 1688 007a 0720     		movs	r0, #7
 1689 007c 0990     		str	r0, [sp, #36]
 445:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 1690              		.loc 1 445 3 is_stmt 1 view .LVU617
 445:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 1691              		.loc 1 445 27 is_stmt 0 view .LVU618
 1692 007e 4FF04040 		mov	r0, #-1073741824
 1693 0082 0A90     		str	r0, [sp, #40]
 446:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 1694              		.loc 1 446 3 is_stmt 1 view .LVU619
 446:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 1695              		.loc 1 446 24 is_stmt 0 view .LVU620
 1696 0084 0B91     		str	r1, [sp, #44]
 447:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1697              		.loc 1 447 3 is_stmt 1 view .LVU621
 447:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1698              		.loc 1 447 25 is_stmt 0 view .LVU622
 1699 0086 0C93     		str	r3, [sp, #48]
 448:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1700              		.loc 1 448 3 is_stmt 1 view .LVU623
 448:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1701              		.loc 1 448 28 is_stmt 0 view .LVU624
 1702 0088 8DF83420 		strb	r2, [sp, #52]
 449:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 55


 1703              		.loc 1 449 3 is_stmt 1 view .LVU625
 449:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1704              		.loc 1 449 29 is_stmt 0 view .LVU626
 1705 008c 8DF83520 		strb	r2, [sp, #53]
 450:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1706              		.loc 1 450 3 is_stmt 1 view .LVU627
 450:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1707              		.loc 1 450 27 is_stmt 0 view .LVU628
 1708 0090 8DF83620 		strb	r2, [sp, #54]
 451:Core/Src/main.c ****   {
 1709              		.loc 1 451 3 is_stmt 1 view .LVU629
 451:Core/Src/main.c ****   {
 1710              		.loc 1 451 7 is_stmt 0 view .LVU630
 1711 0094 01A9     		add	r1, sp, #4
 1712 0096 0548     		ldr	r0, .L66
 1713 0098 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1714              	.LVL72:
 451:Core/Src/main.c ****   {
 1715              		.loc 1 451 6 view .LVU631
 1716 009c 20B9     		cbnz	r0, .L65
 459:Core/Src/main.c **** 
 1717              		.loc 1 459 1 view .LVU632
 1718 009e 0FB0     		add	sp, sp, #60
 1719              	.LCFI18:
 1720              		.cfi_remember_state
 1721              		.cfi_def_cfa_offset 4
 1722              		@ sp needed
 1723 00a0 5DF804FB 		ldr	pc, [sp], #4
 1724              	.L64:
 1725              	.LCFI19:
 1726              		.cfi_restore_state
 434:Core/Src/main.c ****   }
 1727              		.loc 1 434 5 is_stmt 1 view .LVU633
 1728 00a4 FFF7FEFF 		bl	Error_Handler
 1729              	.LVL73:
 1730              	.L65:
 453:Core/Src/main.c ****   }
 1731              		.loc 1 453 5 view .LVU634
 1732 00a8 FFF7FEFF 		bl	Error_Handler
 1733              	.LVL74:
 1734              	.L67:
 1735              		.align	2
 1736              	.L66:
 1737 00ac 00000000 		.word	.LANCHOR8
 1738 00b0 00680140 		.word	1073833984
 1739              		.cfi_endproc
 1740              	.LFE156:
 1742              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 1743              		.align	1
 1744              		.syntax unified
 1745              		.thumb
 1746              		.thumb_func
 1748              	MX_QUADSPI_Init:
 1749              	.LFB157:
 467:Core/Src/main.c **** 
 1750              		.loc 1 467 1 view -0
 1751              		.cfi_startproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 56


 1752              		@ args = 0, pretend = 0, frame = 0
 1753              		@ frame_needed = 0, uses_anonymous_args = 0
 1754 0000 08B5     		push	{r3, lr}
 1755              	.LCFI20:
 1756              		.cfi_def_cfa_offset 8
 1757              		.cfi_offset 3, -8
 1758              		.cfi_offset 14, -4
 477:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 1759              		.loc 1 477 3 view .LVU636
 477:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 1760              		.loc 1 477 18 is_stmt 0 view .LVU637
 1761 0002 0C48     		ldr	r0, .L72
 1762 0004 0C4B     		ldr	r3, .L72+4
 1763 0006 0360     		str	r3, [r0]
 478:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 1764              		.loc 1 478 3 is_stmt 1 view .LVU638
 478:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 1765              		.loc 1 478 29 is_stmt 0 view .LVU639
 1766 0008 0123     		movs	r3, #1
 1767 000a 4360     		str	r3, [r0, #4]
 479:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 1768              		.loc 1 479 3 is_stmt 1 view .LVU640
 479:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 1769              		.loc 1 479 28 is_stmt 0 view .LVU641
 1770 000c 0423     		movs	r3, #4
 1771 000e 8360     		str	r3, [r0, #8]
 480:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 1772              		.loc 1 480 3 is_stmt 1 view .LVU642
 480:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 1773              		.loc 1 480 29 is_stmt 0 view .LVU643
 1774 0010 1023     		movs	r3, #16
 1775 0012 C360     		str	r3, [r0, #12]
 481:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 1776              		.loc 1 481 3 is_stmt 1 view .LVU644
 481:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 1777              		.loc 1 481 24 is_stmt 0 view .LVU645
 1778 0014 1823     		movs	r3, #24
 1779 0016 0361     		str	r3, [r0, #16]
 482:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1780              		.loc 1 482 3 is_stmt 1 view .LVU646
 482:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1781              		.loc 1 482 33 is_stmt 0 view .LVU647
 1782 0018 4FF4A063 		mov	r3, #1280
 1783 001c 4361     		str	r3, [r0, #20]
 483:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 1784              		.loc 1 483 3 is_stmt 1 view .LVU648
 483:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 1785              		.loc 1 483 24 is_stmt 0 view .LVU649
 1786 001e 0023     		movs	r3, #0
 1787 0020 8361     		str	r3, [r0, #24]
 484:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 1788              		.loc 1 484 3 is_stmt 1 view .LVU650
 484:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 1789              		.loc 1 484 22 is_stmt 0 view .LVU651
 1790 0022 C361     		str	r3, [r0, #28]
 485:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1791              		.loc 1 485 3 is_stmt 1 view .LVU652
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 57


 485:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1792              		.loc 1 485 24 is_stmt 0 view .LVU653
 1793 0024 0362     		str	r3, [r0, #32]
 486:Core/Src/main.c ****   {
 1794              		.loc 1 486 3 is_stmt 1 view .LVU654
 486:Core/Src/main.c ****   {
 1795              		.loc 1 486 7 is_stmt 0 view .LVU655
 1796 0026 FFF7FEFF 		bl	HAL_QSPI_Init
 1797              	.LVL75:
 486:Core/Src/main.c ****   {
 1798              		.loc 1 486 6 view .LVU656
 1799 002a 00B9     		cbnz	r0, .L71
 494:Core/Src/main.c **** 
 1800              		.loc 1 494 1 view .LVU657
 1801 002c 08BD     		pop	{r3, pc}
 1802              	.L71:
 488:Core/Src/main.c ****   }
 1803              		.loc 1 488 5 is_stmt 1 view .LVU658
 1804 002e FFF7FEFF 		bl	Error_Handler
 1805              	.LVL76:
 1806              	.L73:
 1807 0032 00BF     		.align	2
 1808              	.L72:
 1809 0034 00000000 		.word	.LANCHOR9
 1810 0038 001000A0 		.word	-1610608640
 1811              		.cfi_endproc
 1812              	.LFE157:
 1814              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1815              		.align	1
 1816              		.syntax unified
 1817              		.thumb
 1818              		.thumb_func
 1820              	MX_SPI2_Init:
 1821              	.LFB159:
 530:Core/Src/main.c **** 
 1822              		.loc 1 530 1 view -0
 1823              		.cfi_startproc
 1824              		@ args = 0, pretend = 0, frame = 0
 1825              		@ frame_needed = 0, uses_anonymous_args = 0
 1826 0000 08B5     		push	{r3, lr}
 1827              	.LCFI21:
 1828              		.cfi_def_cfa_offset 8
 1829              		.cfi_offset 3, -8
 1830              		.cfi_offset 14, -4
 540:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1831              		.loc 1 540 3 view .LVU660
 540:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1832              		.loc 1 540 18 is_stmt 0 view .LVU661
 1833 0002 0F48     		ldr	r0, .L78
 1834 0004 0F4B     		ldr	r3, .L78+4
 1835 0006 0360     		str	r3, [r0]
 541:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1836              		.loc 1 541 3 is_stmt 1 view .LVU662
 541:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1837              		.loc 1 541 19 is_stmt 0 view .LVU663
 1838 0008 4FF48273 		mov	r3, #260
 1839 000c 4360     		str	r3, [r0, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 58


 542:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 1840              		.loc 1 542 3 is_stmt 1 view .LVU664
 542:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 1841              		.loc 1 542 24 is_stmt 0 view .LVU665
 1842 000e 0023     		movs	r3, #0
 1843 0010 8360     		str	r3, [r0, #8]
 543:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1844              		.loc 1 543 3 is_stmt 1 view .LVU666
 543:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1845              		.loc 1 543 23 is_stmt 0 view .LVU667
 1846 0012 4FF44072 		mov	r2, #768
 1847 0016 C260     		str	r2, [r0, #12]
 544:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1848              		.loc 1 544 3 is_stmt 1 view .LVU668
 544:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1849              		.loc 1 544 26 is_stmt 0 view .LVU669
 1850 0018 0361     		str	r3, [r0, #16]
 545:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1851              		.loc 1 545 3 is_stmt 1 view .LVU670
 545:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1852              		.loc 1 545 23 is_stmt 0 view .LVU671
 1853 001a 4361     		str	r3, [r0, #20]
 546:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1854              		.loc 1 546 3 is_stmt 1 view .LVU672
 546:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1855              		.loc 1 546 18 is_stmt 0 view .LVU673
 1856 001c 4FF40072 		mov	r2, #512
 1857 0020 8261     		str	r2, [r0, #24]
 547:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1858              		.loc 1 547 3 is_stmt 1 view .LVU674
 547:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1859              		.loc 1 547 32 is_stmt 0 view .LVU675
 1860 0022 C361     		str	r3, [r0, #28]
 548:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1861              		.loc 1 548 3 is_stmt 1 view .LVU676
 548:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1862              		.loc 1 548 23 is_stmt 0 view .LVU677
 1863 0024 0362     		str	r3, [r0, #32]
 549:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1864              		.loc 1 549 3 is_stmt 1 view .LVU678
 549:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1865              		.loc 1 549 21 is_stmt 0 view .LVU679
 1866 0026 4362     		str	r3, [r0, #36]
 550:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1867              		.loc 1 550 3 is_stmt 1 view .LVU680
 550:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1868              		.loc 1 550 29 is_stmt 0 view .LVU681
 1869 0028 8362     		str	r3, [r0, #40]
 551:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1870              		.loc 1 551 3 is_stmt 1 view .LVU682
 551:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1871              		.loc 1 551 28 is_stmt 0 view .LVU683
 1872 002a 0722     		movs	r2, #7
 1873 002c C262     		str	r2, [r0, #44]
 552:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1874              		.loc 1 552 3 is_stmt 1 view .LVU684
 552:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 59


 1875              		.loc 1 552 24 is_stmt 0 view .LVU685
 1876 002e 0363     		str	r3, [r0, #48]
 553:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1877              		.loc 1 553 3 is_stmt 1 view .LVU686
 553:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1878              		.loc 1 553 23 is_stmt 0 view .LVU687
 1879 0030 0823     		movs	r3, #8
 1880 0032 4363     		str	r3, [r0, #52]
 554:Core/Src/main.c ****   {
 1881              		.loc 1 554 3 is_stmt 1 view .LVU688
 554:Core/Src/main.c ****   {
 1882              		.loc 1 554 7 is_stmt 0 view .LVU689
 1883 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1884              	.LVL77:
 554:Core/Src/main.c ****   {
 1885              		.loc 1 554 6 view .LVU690
 1886 0038 00B9     		cbnz	r0, .L77
 562:Core/Src/main.c **** 
 1887              		.loc 1 562 1 view .LVU691
 1888 003a 08BD     		pop	{r3, pc}
 1889              	.L77:
 556:Core/Src/main.c ****   }
 1890              		.loc 1 556 5 is_stmt 1 view .LVU692
 1891 003c FFF7FEFF 		bl	Error_Handler
 1892              	.LVL78:
 1893              	.L79:
 1894              		.align	2
 1895              	.L78:
 1896 0040 00000000 		.word	.LANCHOR10
 1897 0044 00380040 		.word	1073756160
 1898              		.cfi_endproc
 1899              	.LFE159:
 1901              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1902              		.align	1
 1903              		.syntax unified
 1904              		.thumb
 1905              		.thumb_func
 1907              	MX_USART1_UART_Init:
 1908              	.LFB160:
 570:Core/Src/main.c **** 
 1909              		.loc 1 570 1 view -0
 1910              		.cfi_startproc
 1911              		@ args = 0, pretend = 0, frame = 0
 1912              		@ frame_needed = 0, uses_anonymous_args = 0
 1913 0000 08B5     		push	{r3, lr}
 1914              	.LCFI22:
 1915              		.cfi_def_cfa_offset 8
 1916              		.cfi_offset 3, -8
 1917              		.cfi_offset 14, -4
 579:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1918              		.loc 1 579 3 view .LVU694
 579:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1919              		.loc 1 579 19 is_stmt 0 view .LVU695
 1920 0002 0B48     		ldr	r0, .L84
 1921 0004 0B4B     		ldr	r3, .L84+4
 1922 0006 0360     		str	r3, [r0]
 580:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 60


 1923              		.loc 1 580 3 is_stmt 1 view .LVU696
 580:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1924              		.loc 1 580 24 is_stmt 0 view .LVU697
 1925 0008 4FF4E133 		mov	r3, #115200
 1926 000c 4360     		str	r3, [r0, #4]
 581:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1927              		.loc 1 581 3 is_stmt 1 view .LVU698
 581:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1928              		.loc 1 581 26 is_stmt 0 view .LVU699
 1929 000e 0023     		movs	r3, #0
 1930 0010 8360     		str	r3, [r0, #8]
 582:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1931              		.loc 1 582 3 is_stmt 1 view .LVU700
 582:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1932              		.loc 1 582 24 is_stmt 0 view .LVU701
 1933 0012 C360     		str	r3, [r0, #12]
 583:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1934              		.loc 1 583 3 is_stmt 1 view .LVU702
 583:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1935              		.loc 1 583 22 is_stmt 0 view .LVU703
 1936 0014 0361     		str	r3, [r0, #16]
 584:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1937              		.loc 1 584 3 is_stmt 1 view .LVU704
 584:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1938              		.loc 1 584 20 is_stmt 0 view .LVU705
 1939 0016 0C22     		movs	r2, #12
 1940 0018 4261     		str	r2, [r0, #20]
 585:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1941              		.loc 1 585 3 is_stmt 1 view .LVU706
 585:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1942              		.loc 1 585 25 is_stmt 0 view .LVU707
 1943 001a 8361     		str	r3, [r0, #24]
 586:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1944              		.loc 1 586 3 is_stmt 1 view .LVU708
 586:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1945              		.loc 1 586 28 is_stmt 0 view .LVU709
 1946 001c C361     		str	r3, [r0, #28]
 587:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1947              		.loc 1 587 3 is_stmt 1 view .LVU710
 587:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1948              		.loc 1 587 30 is_stmt 0 view .LVU711
 1949 001e 0362     		str	r3, [r0, #32]
 588:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1950              		.loc 1 588 3 is_stmt 1 view .LVU712
 588:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1951              		.loc 1 588 38 is_stmt 0 view .LVU713
 1952 0020 4362     		str	r3, [r0, #36]
 589:Core/Src/main.c ****   {
 1953              		.loc 1 589 3 is_stmt 1 view .LVU714
 589:Core/Src/main.c ****   {
 1954              		.loc 1 589 7 is_stmt 0 view .LVU715
 1955 0022 FFF7FEFF 		bl	HAL_UART_Init
 1956              	.LVL79:
 589:Core/Src/main.c ****   {
 1957              		.loc 1 589 6 view .LVU716
 1958 0026 00B9     		cbnz	r0, .L83
 597:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 61


 1959              		.loc 1 597 1 view .LVU717
 1960 0028 08BD     		pop	{r3, pc}
 1961              	.L83:
 591:Core/Src/main.c ****   }
 1962              		.loc 1 591 5 is_stmt 1 view .LVU718
 1963 002a FFF7FEFF 		bl	Error_Handler
 1964              	.LVL80:
 1965              	.L85:
 1966 002e 00BF     		.align	2
 1967              	.L84:
 1968 0030 00000000 		.word	.LANCHOR11
 1969 0034 00100140 		.word	1073811456
 1970              		.cfi_endproc
 1971              	.LFE160:
 1973              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 1974              		.align	1
 1975              		.syntax unified
 1976              		.thumb
 1977              		.thumb_func
 1979              	MX_USART6_UART_Init:
 1980              	.LFB161:
 605:Core/Src/main.c **** 
 1981              		.loc 1 605 1 view -0
 1982              		.cfi_startproc
 1983              		@ args = 0, pretend = 0, frame = 0
 1984              		@ frame_needed = 0, uses_anonymous_args = 0
 1985 0000 08B5     		push	{r3, lr}
 1986              	.LCFI23:
 1987              		.cfi_def_cfa_offset 8
 1988              		.cfi_offset 3, -8
 1989              		.cfi_offset 14, -4
 614:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 1990              		.loc 1 614 3 view .LVU720
 614:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 1991              		.loc 1 614 19 is_stmt 0 view .LVU721
 1992 0002 0B48     		ldr	r0, .L90
 1993 0004 0B4B     		ldr	r3, .L90+4
 1994 0006 0360     		str	r3, [r0]
 615:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1995              		.loc 1 615 3 is_stmt 1 view .LVU722
 615:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1996              		.loc 1 615 24 is_stmt 0 view .LVU723
 1997 0008 4FF4E133 		mov	r3, #115200
 1998 000c 4360     		str	r3, [r0, #4]
 616:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1999              		.loc 1 616 3 is_stmt 1 view .LVU724
 616:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 2000              		.loc 1 616 26 is_stmt 0 view .LVU725
 2001 000e 0023     		movs	r3, #0
 2002 0010 8360     		str	r3, [r0, #8]
 617:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 2003              		.loc 1 617 3 is_stmt 1 view .LVU726
 617:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 2004              		.loc 1 617 24 is_stmt 0 view .LVU727
 2005 0012 C360     		str	r3, [r0, #12]
 618:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 2006              		.loc 1 618 3 is_stmt 1 view .LVU728
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 62


 618:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 2007              		.loc 1 618 22 is_stmt 0 view .LVU729
 2008 0014 0361     		str	r3, [r0, #16]
 619:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2009              		.loc 1 619 3 is_stmt 1 view .LVU730
 619:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2010              		.loc 1 619 20 is_stmt 0 view .LVU731
 2011 0016 0C22     		movs	r2, #12
 2012 0018 4261     		str	r2, [r0, #20]
 620:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 2013              		.loc 1 620 3 is_stmt 1 view .LVU732
 620:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 2014              		.loc 1 620 25 is_stmt 0 view .LVU733
 2015 001a 8361     		str	r3, [r0, #24]
 621:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2016              		.loc 1 621 3 is_stmt 1 view .LVU734
 621:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2017              		.loc 1 621 28 is_stmt 0 view .LVU735
 2018 001c C361     		str	r3, [r0, #28]
 622:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2019              		.loc 1 622 3 is_stmt 1 view .LVU736
 622:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2020              		.loc 1 622 30 is_stmt 0 view .LVU737
 2021 001e 0362     		str	r3, [r0, #32]
 623:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 2022              		.loc 1 623 3 is_stmt 1 view .LVU738
 623:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 2023              		.loc 1 623 38 is_stmt 0 view .LVU739
 2024 0020 4362     		str	r3, [r0, #36]
 624:Core/Src/main.c ****   {
 2025              		.loc 1 624 3 is_stmt 1 view .LVU740
 624:Core/Src/main.c ****   {
 2026              		.loc 1 624 7 is_stmt 0 view .LVU741
 2027 0022 FFF7FEFF 		bl	HAL_UART_Init
 2028              	.LVL81:
 624:Core/Src/main.c ****   {
 2029              		.loc 1 624 6 view .LVU742
 2030 0026 00B9     		cbnz	r0, .L89
 632:Core/Src/main.c **** 
 2031              		.loc 1 632 1 view .LVU743
 2032 0028 08BD     		pop	{r3, pc}
 2033              	.L89:
 626:Core/Src/main.c ****   }
 2034              		.loc 1 626 5 is_stmt 1 view .LVU744
 2035 002a FFF7FEFF 		bl	Error_Handler
 2036              	.LVL82:
 2037              	.L91:
 2038 002e 00BF     		.align	2
 2039              	.L90:
 2040 0030 00000000 		.word	.LANCHOR12
 2041 0034 00140140 		.word	1073812480
 2042              		.cfi_endproc
 2043              	.LFE161:
 2045              		.section	.text.SystemClock_Config,"ax",%progbits
 2046              		.align	1
 2047              		.global	SystemClock_Config
 2048              		.syntax unified
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 63


 2049              		.thumb
 2050              		.thumb_func
 2052              	SystemClock_Config:
 2053              	.LFB151:
 195:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2054              		.loc 1 195 1 view -0
 2055              		.cfi_startproc
 2056              		@ args = 0, pretend = 0, frame = 80
 2057              		@ frame_needed = 0, uses_anonymous_args = 0
 2058 0000 00B5     		push	{lr}
 2059              	.LCFI24:
 2060              		.cfi_def_cfa_offset 4
 2061              		.cfi_offset 14, -4
 2062 0002 95B0     		sub	sp, sp, #84
 2063              	.LCFI25:
 2064              		.cfi_def_cfa_offset 88
 196:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2065              		.loc 1 196 3 view .LVU746
 196:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2066              		.loc 1 196 22 is_stmt 0 view .LVU747
 2067 0004 3022     		movs	r2, #48
 2068 0006 0021     		movs	r1, #0
 2069 0008 08A8     		add	r0, sp, #32
 2070 000a FFF7FEFF 		bl	memset
 2071              	.LVL83:
 197:Core/Src/main.c **** 
 2072              		.loc 1 197 3 is_stmt 1 view .LVU748
 197:Core/Src/main.c **** 
 2073              		.loc 1 197 22 is_stmt 0 view .LVU749
 2074 000e 0023     		movs	r3, #0
 2075 0010 0393     		str	r3, [sp, #12]
 2076 0012 0493     		str	r3, [sp, #16]
 2077 0014 0593     		str	r3, [sp, #20]
 2078 0016 0693     		str	r3, [sp, #24]
 2079 0018 0793     		str	r3, [sp, #28]
 201:Core/Src/main.c **** 
 2080              		.loc 1 201 3 is_stmt 1 view .LVU750
 2081 001a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 2082              	.LVL84:
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2083              		.loc 1 205 3 view .LVU751
 2084              	.LBB18:
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2085              		.loc 1 205 3 view .LVU752
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2086              		.loc 1 205 3 view .LVU753
 2087 001e 234B     		ldr	r3, .L100
 2088 0020 1A6C     		ldr	r2, [r3, #64]
 2089 0022 42F08052 		orr	r2, r2, #268435456
 2090 0026 1A64     		str	r2, [r3, #64]
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2091              		.loc 1 205 3 view .LVU754
 2092 0028 1B6C     		ldr	r3, [r3, #64]
 2093 002a 03F08053 		and	r3, r3, #268435456
 2094 002e 0193     		str	r3, [sp, #4]
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2095              		.loc 1 205 3 view .LVU755
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 64


 2096 0030 019B     		ldr	r3, [sp, #4]
 2097              	.LBE18:
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2098              		.loc 1 205 3 view .LVU756
 206:Core/Src/main.c **** 
 2099              		.loc 1 206 3 view .LVU757
 2100              	.LBB19:
 206:Core/Src/main.c **** 
 2101              		.loc 1 206 3 view .LVU758
 206:Core/Src/main.c **** 
 2102              		.loc 1 206 3 view .LVU759
 2103 0032 1F4B     		ldr	r3, .L100+4
 2104 0034 1A68     		ldr	r2, [r3]
 2105 0036 42F44042 		orr	r2, r2, #49152
 2106 003a 1A60     		str	r2, [r3]
 206:Core/Src/main.c **** 
 2107              		.loc 1 206 3 view .LVU760
 2108 003c 1B68     		ldr	r3, [r3]
 2109 003e 03F44043 		and	r3, r3, #49152
 2110 0042 0293     		str	r3, [sp, #8]
 206:Core/Src/main.c **** 
 2111              		.loc 1 206 3 view .LVU761
 2112 0044 029B     		ldr	r3, [sp, #8]
 2113              	.LBE19:
 206:Core/Src/main.c **** 
 2114              		.loc 1 206 3 view .LVU762
 211:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2115              		.loc 1 211 3 view .LVU763
 211:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2116              		.loc 1 211 36 is_stmt 0 view .LVU764
 2117 0046 0123     		movs	r3, #1
 2118 0048 0893     		str	r3, [sp, #32]
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2119              		.loc 1 212 3 is_stmt 1 view .LVU765
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2120              		.loc 1 212 30 is_stmt 0 view .LVU766
 2121 004a 4FF48033 		mov	r3, #65536
 2122 004e 0993     		str	r3, [sp, #36]
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2123              		.loc 1 213 3 is_stmt 1 view .LVU767
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2124              		.loc 1 213 34 is_stmt 0 view .LVU768
 2125 0050 0223     		movs	r3, #2
 2126 0052 0E93     		str	r3, [sp, #56]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 2127              		.loc 1 214 3 is_stmt 1 view .LVU769
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 2128              		.loc 1 214 35 is_stmt 0 view .LVU770
 2129 0054 4FF48002 		mov	r2, #4194304
 2130 0058 0F92     		str	r2, [sp, #60]
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 2131              		.loc 1 215 3 is_stmt 1 view .LVU771
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 2132              		.loc 1 215 30 is_stmt 0 view .LVU772
 2133 005a 1922     		movs	r2, #25
 2134 005c 1092     		str	r2, [sp, #64]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 65


 2135              		.loc 1 216 3 is_stmt 1 view .LVU773
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2136              		.loc 1 216 30 is_stmt 0 view .LVU774
 2137 005e 4FF4C872 		mov	r2, #400
 2138 0062 1192     		str	r2, [sp, #68]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 2139              		.loc 1 217 3 is_stmt 1 view .LVU775
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 2140              		.loc 1 217 30 is_stmt 0 view .LVU776
 2141 0064 1293     		str	r3, [sp, #72]
 218:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2142              		.loc 1 218 3 is_stmt 1 view .LVU777
 218:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2143              		.loc 1 218 30 is_stmt 0 view .LVU778
 2144 0066 0923     		movs	r3, #9
 2145 0068 1393     		str	r3, [sp, #76]
 219:Core/Src/main.c ****   {
 2146              		.loc 1 219 3 is_stmt 1 view .LVU779
 219:Core/Src/main.c ****   {
 2147              		.loc 1 219 7 is_stmt 0 view .LVU780
 2148 006a 08A8     		add	r0, sp, #32
 2149 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 2150              	.LVL85:
 219:Core/Src/main.c ****   {
 2151              		.loc 1 219 6 view .LVU781
 2152 0070 B0B9     		cbnz	r0, .L97
 226:Core/Src/main.c ****   {
 2153              		.loc 1 226 3 is_stmt 1 view .LVU782
 226:Core/Src/main.c ****   {
 2154              		.loc 1 226 7 is_stmt 0 view .LVU783
 2155 0072 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 2156              	.LVL86:
 226:Core/Src/main.c ****   {
 2157              		.loc 1 226 6 view .LVU784
 2158 0076 A8B9     		cbnz	r0, .L98
 233:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2159              		.loc 1 233 3 is_stmt 1 view .LVU785
 233:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2160              		.loc 1 233 31 is_stmt 0 view .LVU786
 2161 0078 0F23     		movs	r3, #15
 2162 007a 0393     		str	r3, [sp, #12]
 235:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2163              		.loc 1 235 3 is_stmt 1 view .LVU787
 235:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2164              		.loc 1 235 34 is_stmt 0 view .LVU788
 2165 007c 0223     		movs	r3, #2
 2166 007e 0493     		str	r3, [sp, #16]
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2167              		.loc 1 236 3 is_stmt 1 view .LVU789
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2168              		.loc 1 236 35 is_stmt 0 view .LVU790
 2169 0080 0023     		movs	r3, #0
 2170 0082 0593     		str	r3, [sp, #20]
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2171              		.loc 1 237 3 is_stmt 1 view .LVU791
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2172              		.loc 1 237 36 is_stmt 0 view .LVU792
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 66


 2173 0084 4FF4A053 		mov	r3, #5120
 2174 0088 0693     		str	r3, [sp, #24]
 238:Core/Src/main.c **** 
 2175              		.loc 1 238 3 is_stmt 1 view .LVU793
 238:Core/Src/main.c **** 
 2176              		.loc 1 238 36 is_stmt 0 view .LVU794
 2177 008a 4FF48053 		mov	r3, #4096
 2178 008e 0793     		str	r3, [sp, #28]
 240:Core/Src/main.c ****   {
 2179              		.loc 1 240 3 is_stmt 1 view .LVU795
 240:Core/Src/main.c ****   {
 2180              		.loc 1 240 7 is_stmt 0 view .LVU796
 2181 0090 0621     		movs	r1, #6
 2182 0092 03A8     		add	r0, sp, #12
 2183 0094 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2184              	.LVL87:
 240:Core/Src/main.c ****   {
 2185              		.loc 1 240 6 view .LVU797
 2186 0098 30B9     		cbnz	r0, .L99
 244:Core/Src/main.c **** 
 2187              		.loc 1 244 1 view .LVU798
 2188 009a 15B0     		add	sp, sp, #84
 2189              	.LCFI26:
 2190              		.cfi_remember_state
 2191              		.cfi_def_cfa_offset 4
 2192              		@ sp needed
 2193 009c 5DF804FB 		ldr	pc, [sp], #4
 2194              	.L97:
 2195              	.LCFI27:
 2196              		.cfi_restore_state
 221:Core/Src/main.c ****   }
 2197              		.loc 1 221 5 is_stmt 1 view .LVU799
 2198 00a0 FFF7FEFF 		bl	Error_Handler
 2199              	.LVL88:
 2200              	.L98:
 228:Core/Src/main.c ****   }
 2201              		.loc 1 228 5 view .LVU800
 2202 00a4 FFF7FEFF 		bl	Error_Handler
 2203              	.LVL89:
 2204              	.L99:
 242:Core/Src/main.c ****   }
 2205              		.loc 1 242 5 view .LVU801
 2206 00a8 FFF7FEFF 		bl	Error_Handler
 2207              	.LVL90:
 2208              	.L101:
 2209              		.align	2
 2210              	.L100:
 2211 00ac 00380240 		.word	1073887232
 2212 00b0 00700040 		.word	1073770496
 2213              		.cfi_endproc
 2214              	.LFE151:
 2216              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 2217              		.align	1
 2218              		.global	PeriphCommonClock_Config
 2219              		.syntax unified
 2220              		.thumb
 2221              		.thumb_func
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 67


 2223              	PeriphCommonClock_Config:
 2224              	.LFB152:
 251:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2225              		.loc 1 251 1 view -0
 2226              		.cfi_startproc
 2227              		@ args = 0, pretend = 0, frame = 136
 2228              		@ frame_needed = 0, uses_anonymous_args = 0
 2229 0000 00B5     		push	{lr}
 2230              	.LCFI28:
 2231              		.cfi_def_cfa_offset 4
 2232              		.cfi_offset 14, -4
 2233 0002 A3B0     		sub	sp, sp, #140
 2234              	.LCFI29:
 2235              		.cfi_def_cfa_offset 144
 252:Core/Src/main.c **** 
 2236              		.loc 1 252 3 view .LVU803
 252:Core/Src/main.c **** 
 2237              		.loc 1 252 28 is_stmt 0 view .LVU804
 2238 0004 8422     		movs	r2, #132
 2239 0006 0021     		movs	r1, #0
 2240 0008 01A8     		add	r0, sp, #4
 2241 000a FFF7FEFF 		bl	memset
 2242              	.LVL91:
 256:Core/Src/main.c ****                               |RCC_PERIPHCLK_CLK48;
 2243              		.loc 1 256 3 is_stmt 1 view .LVU805
 256:Core/Src/main.c ****                               |RCC_PERIPHCLK_CLK48;
 2244              		.loc 1 256 44 is_stmt 0 view .LVU806
 2245 000e 0E4B     		ldr	r3, .L106
 2246 0010 0193     		str	r3, [sp, #4]
 258:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 2247              		.loc 1 258 3 is_stmt 1 view .LVU807
 258:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 2248              		.loc 1 258 38 is_stmt 0 view .LVU808
 2249 0012 4FF4C073 		mov	r3, #384
 2250 0016 0693     		str	r3, [sp, #24]
 259:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 2251              		.loc 1 259 3 is_stmt 1 view .LVU809
 259:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 2252              		.loc 1 259 38 is_stmt 0 view .LVU810
 2253 0018 0523     		movs	r3, #5
 2254 001a 0893     		str	r3, [sp, #32]
 260:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 2255              		.loc 1 260 3 is_stmt 1 view .LVU811
 260:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 2256              		.loc 1 260 38 is_stmt 0 view .LVU812
 2257 001c 0223     		movs	r3, #2
 2258 001e 0793     		str	r3, [sp, #28]
 261:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 2259              		.loc 1 261 3 is_stmt 1 view .LVU813
 261:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 2260              		.loc 1 261 38 is_stmt 0 view .LVU814
 2261 0020 0323     		movs	r3, #3
 2262 0022 0993     		str	r3, [sp, #36]
 262:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 2263              		.loc 1 262 3 is_stmt 1 view .LVU815
 262:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 2264              		.loc 1 262 34 is_stmt 0 view .LVU816
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 68


 2265 0024 0123     		movs	r3, #1
 2266 0026 0B93     		str	r3, [sp, #44]
 263:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 2267              		.loc 1 263 3 is_stmt 1 view .LVU817
 263:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 2268              		.loc 1 263 34 is_stmt 0 view .LVU818
 2269 0028 4FF40033 		mov	r3, #131072
 2270 002c 0C93     		str	r3, [sp, #48]
 264:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 2271              		.loc 1 264 3 is_stmt 1 view .LVU819
 264:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 2272              		.loc 1 264 43 is_stmt 0 view .LVU820
 2273 002e 4FF00063 		mov	r3, #134217728
 2274 0032 2093     		str	r3, [sp, #128]
 265:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2275              		.loc 1 265 3 is_stmt 1 view .LVU821
 266:Core/Src/main.c ****   {
 2276              		.loc 1 266 3 view .LVU822
 266:Core/Src/main.c ****   {
 2277              		.loc 1 266 7 is_stmt 0 view .LVU823
 2278 0034 01A8     		add	r0, sp, #4
 2279 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2280              	.LVL92:
 266:Core/Src/main.c ****   {
 2281              		.loc 1 266 6 view .LVU824
 2282 003a 10B9     		cbnz	r0, .L105
 270:Core/Src/main.c **** 
 2283              		.loc 1 270 1 view .LVU825
 2284 003c 23B0     		add	sp, sp, #140
 2285              	.LCFI30:
 2286              		.cfi_remember_state
 2287              		.cfi_def_cfa_offset 4
 2288              		@ sp needed
 2289 003e 5DF804FB 		ldr	pc, [sp], #4
 2290              	.L105:
 2291              	.LCFI31:
 2292              		.cfi_restore_state
 268:Core/Src/main.c ****   }
 2293              		.loc 1 268 5 is_stmt 1 view .LVU826
 2294 0042 FFF7FEFF 		bl	Error_Handler
 2295              	.LVL93:
 2296              	.L107:
 2297 0046 00BF     		.align	2
 2298              	.L106:
 2299 0048 0800A000 		.word	10485768
 2300              		.cfi_endproc
 2301              	.LFE152:
 2303              		.section	.text.main,"ax",%progbits
 2304              		.align	1
 2305              		.global	main
 2306              		.syntax unified
 2307              		.thumb
 2308              		.thumb_func
 2310              	main:
 2311              	.LFB150:
 108:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2312              		.loc 1 108 1 view -0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 69


 2313              		.cfi_startproc
 2314              		@ Volatile: function does not return.
 2315              		@ args = 0, pretend = 0, frame = 32
 2316              		@ frame_needed = 0, uses_anonymous_args = 0
 2317 0000 00B5     		push	{lr}
 2318              	.LCFI32:
 2319              		.cfi_def_cfa_offset 4
 2320              		.cfi_offset 14, -4
 2321 0002 89B0     		sub	sp, sp, #36
 2322              	.LCFI33:
 2323              		.cfi_def_cfa_offset 40
 115:Core/Src/main.c **** 
 2324              		.loc 1 115 3 view .LVU828
 2325 0004 FFF7FEFF 		bl	HAL_Init
 2326              	.LVL94:
 122:Core/Src/main.c **** 
 2327              		.loc 1 122 3 view .LVU829
 2328 0008 FFF7FEFF 		bl	SystemClock_Config
 2329              	.LVL95:
 125:Core/Src/main.c **** 
 2330              		.loc 1 125 3 view .LVU830
 2331 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 2332              	.LVL96:
 132:Core/Src/main.c ****   MX_CRC_Init();
 2333              		.loc 1 132 3 view .LVU831
 2334 0010 FFF7FEFF 		bl	MX_GPIO_Init
 2335              	.LVL97:
 133:Core/Src/main.c ****   MX_FMC_Init();
 2336              		.loc 1 133 3 view .LVU832
 2337 0014 FFF7FEFF 		bl	MX_CRC_Init
 2338              	.LVL98:
 134:Core/Src/main.c ****   MX_I2C1_Init();
 2339              		.loc 1 134 3 view .LVU833
 2340 0018 FFF7FEFF 		bl	MX_FMC_Init
 2341              	.LVL99:
 135:Core/Src/main.c ****   MX_I2C3_Init();
 2342              		.loc 1 135 3 view .LVU834
 2343 001c FFF7FEFF 		bl	MX_I2C1_Init
 2344              	.LVL100:
 136:Core/Src/main.c ****   MX_LTDC_Init();
 2345              		.loc 1 136 3 view .LVU835
 2346 0020 FFF7FEFF 		bl	MX_I2C3_Init
 2347              	.LVL101:
 137:Core/Src/main.c ****   MX_QUADSPI_Init();
 2348              		.loc 1 137 3 view .LVU836
 2349 0024 FFF7FEFF 		bl	MX_LTDC_Init
 2350              	.LVL102:
 138:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 2351              		.loc 1 138 3 view .LVU837
 2352 0028 FFF7FEFF 		bl	MX_QUADSPI_Init
 2353              	.LVL103:
 139:Core/Src/main.c ****   MX_SPI2_Init();
 2354              		.loc 1 139 3 view .LVU838
 2355 002c FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 2356              	.LVL104:
 140:Core/Src/main.c ****   MX_USART1_UART_Init();
 2357              		.loc 1 140 3 view .LVU839
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 70


 2358 0030 FFF7FEFF 		bl	MX_SPI2_Init
 2359              	.LVL105:
 141:Core/Src/main.c ****   MX_USART6_UART_Init();
 2360              		.loc 1 141 3 view .LVU840
 2361 0034 FFF7FEFF 		bl	MX_USART1_UART_Init
 2362              	.LVL106:
 142:Core/Src/main.c ****   MX_FATFS_Init();
 2363              		.loc 1 142 3 view .LVU841
 2364 0038 FFF7FEFF 		bl	MX_USART6_UART_Init
 2365              	.LVL107:
 143:Core/Src/main.c ****   MX_DMA_Init();
 2366              		.loc 1 143 3 view .LVU842
 2367 003c FFF7FEFF 		bl	MX_FATFS_Init
 2368              	.LVL108:
 144:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2369              		.loc 1 144 3 view .LVU843
 2370 0040 FFF7FEFF 		bl	MX_DMA_Init
 2371              	.LVL109:
 152:Core/Src/main.c **** 
 2372              		.loc 1 152 3 view .LVU844
 2373 0044 FFF7FEFF 		bl	BSP_SD_Init
 2374              	.LVL110:
 168:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 2375              		.loc 1 168 3 view .LVU845
 2376 0048 0DF1040C 		add	ip, sp, #4
 2377 004c 084C     		ldr	r4, .L111
 2378 004e 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 2379 0050 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 2380 0054 94E80700 		ldm	r4, {r0, r1, r2}
 2381 0058 8CE80700 		stm	ip, {r0, r1, r2}
 169:Core/Src/main.c **** 
 2382              		.loc 1 169 3 view .LVU846
 169:Core/Src/main.c **** 
 2383              		.loc 1 169 23 is_stmt 0 view .LVU847
 2384 005c 0021     		movs	r1, #0
 2385 005e 01A8     		add	r0, sp, #4
 2386 0060 FFF7FEFF 		bl	osThreadCreate
 2387              	.LVL111:
 169:Core/Src/main.c **** 
 2388              		.loc 1 169 21 view .LVU848
 2389 0064 034B     		ldr	r3, .L111+4
 2390 0066 1860     		str	r0, [r3]
 176:Core/Src/main.c **** 
 2391              		.loc 1 176 3 is_stmt 1 view .LVU849
 2392 0068 FFF7FEFF 		bl	osKernelStart
 2393              	.LVL112:
 2394              	.L109:
 181:Core/Src/main.c ****   {
 2395              		.loc 1 181 3 discriminator 1 view .LVU850
 186:Core/Src/main.c ****   /* USER CODE END 3 */
 2396              		.loc 1 186 3 discriminator 1 view .LVU851
 181:Core/Src/main.c ****   {
 2397              		.loc 1 181 9 discriminator 1 view .LVU852
 2398 006c FEE7     		b	.L109
 2399              	.L112:
 2400 006e 00BF     		.align	2
 2401              	.L111:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 71


 2402 0070 00000000 		.word	.LANCHOR13
 2403 0074 00000000 		.word	.LANCHOR14
 2404              		.cfi_endproc
 2405              	.LFE150:
 2407              		.global	defaultTaskHandle
 2408              		.global	hsdram1
 2409              		.global	huart6
 2410              		.global	huart1
 2411              		.global	hspi2
 2412              		.global	hdma_sdmmc1_tx
 2413              		.global	hdma_sdmmc1_rx
 2414              		.global	hsd1
 2415              		.global	hqspi
 2416              		.global	hltdc
 2417              		.global	hi2c3
 2418              		.global	hi2c1
 2419              		.global	hcrc
 2420              		.global	SDPath
 2421              		.global	MyFile
 2422              		.global	SDFatFs
 2423              		.section	.rodata
 2424              		.align	2
 2425              		.set	.LANCHOR13,. + 0
 2426              	.LC4:
 2427 0000 00000000 		.word	.LC0
 2428 0004 00000000 		.word	StartDefaultTask
 2429 0008 0000     		.short	0
 2430 000a 0000     		.space	2
 2431 000c 00000000 		.word	0
 2432 0010 00100000 		.word	4096
 2433 0014 00000000 		.word	0
 2434 0018 00000000 		.word	0
 2435              		.section	.bss.MyFile,"aw",%nobits
 2436              		.align	3
 2437              		.set	.LANCHOR3,. + 0
 2440              	MyFile:
 2441 0000 00000000 		.space	600
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2442              		.section	.bss.SDFatFs,"aw",%nobits
 2443              		.align	2
 2444              		.set	.LANCHOR2,. + 0
 2447              	SDFatFs:
 2448 0000 00000000 		.space	572
 2448      00000000 
 2448      00000000 
 2448      00000000 
 2448      00000000 
 2449              		.section	.bss.SDPath,"aw",%nobits
 2450              		.align	2
 2451              		.set	.LANCHOR1,. + 0
 2454              	SDPath:
 2455 0000 00000000 		.space	4
 2456              		.section	.bss.defaultTaskHandle,"aw",%nobits
 2457              		.align	2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 72


 2458              		.set	.LANCHOR14,. + 0
 2461              	defaultTaskHandle:
 2462 0000 00000000 		.space	4
 2463              		.section	.bss.hcrc,"aw",%nobits
 2464              		.align	2
 2465              		.set	.LANCHOR4,. + 0
 2468              	hcrc:
 2469 0000 00000000 		.space	36
 2469      00000000 
 2469      00000000 
 2469      00000000 
 2469      00000000 
 2470              		.section	.bss.hdma_sdmmc1_rx,"aw",%nobits
 2471              		.align	2
 2474              	hdma_sdmmc1_rx:
 2475 0000 00000000 		.space	96
 2475      00000000 
 2475      00000000 
 2475      00000000 
 2475      00000000 
 2476              		.section	.bss.hdma_sdmmc1_tx,"aw",%nobits
 2477              		.align	2
 2480              	hdma_sdmmc1_tx:
 2481 0000 00000000 		.space	96
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2482              		.section	.bss.hi2c1,"aw",%nobits
 2483              		.align	2
 2484              		.set	.LANCHOR6,. + 0
 2487              	hi2c1:
 2488 0000 00000000 		.space	84
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2489              		.section	.bss.hi2c3,"aw",%nobits
 2490              		.align	2
 2491              		.set	.LANCHOR7,. + 0
 2494              	hi2c3:
 2495 0000 00000000 		.space	84
 2495      00000000 
 2495      00000000 
 2495      00000000 
 2495      00000000 
 2496              		.section	.bss.hltdc,"aw",%nobits
 2497              		.align	2
 2498              		.set	.LANCHOR8,. + 0
 2501              	hltdc:
 2502 0000 00000000 		.space	168
 2502      00000000 
 2502      00000000 
 2502      00000000 
 2502      00000000 
 2503              		.section	.bss.hqspi,"aw",%nobits
 2504              		.align	2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 73


 2505              		.set	.LANCHOR9,. + 0
 2508              	hqspi:
 2509 0000 00000000 		.space	76
 2509      00000000 
 2509      00000000 
 2509      00000000 
 2509      00000000 
 2510              		.section	.bss.hsd1,"aw",%nobits
 2511              		.align	2
 2512              		.set	.LANCHOR0,. + 0
 2515              	hsd1:
 2516 0000 00000000 		.space	132
 2516      00000000 
 2516      00000000 
 2516      00000000 
 2516      00000000 
 2517              		.section	.bss.hsdram1,"aw",%nobits
 2518              		.align	2
 2519              		.set	.LANCHOR5,. + 0
 2522              	hsdram1:
 2523 0000 00000000 		.space	52
 2523      00000000 
 2523      00000000 
 2523      00000000 
 2523      00000000 
 2524              		.section	.bss.hspi2,"aw",%nobits
 2525              		.align	2
 2526              		.set	.LANCHOR10,. + 0
 2529              	hspi2:
 2530 0000 00000000 		.space	100
 2530      00000000 
 2530      00000000 
 2530      00000000 
 2530      00000000 
 2531              		.section	.bss.huart1,"aw",%nobits
 2532              		.align	2
 2533              		.set	.LANCHOR11,. + 0
 2536              	huart1:
 2537 0000 00000000 		.space	136
 2537      00000000 
 2537      00000000 
 2537      00000000 
 2537      00000000 
 2538              		.section	.bss.huart6,"aw",%nobits
 2539              		.align	2
 2540              		.set	.LANCHOR12,. + 0
 2543              	huart6:
 2544 0000 00000000 		.space	136
 2544      00000000 
 2544      00000000 
 2544      00000000 
 2544      00000000 
 2545              		.text
 2546              	.Letext0:
 2547              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 2548              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 2549              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 74


 2550              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2551              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2552              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 2553              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2554              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 2555              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 2556              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 2557              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 2558              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 2559              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 2560              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 2561              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 2562              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 2563              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 2564              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 2565              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 2566              		.file 22 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h"
 2567              		.file 23 "d:\\3.tools\\arm_gcc_toolchain\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\\stddef.h"
 2568              		.file 24 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 2569              		.file 25 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 2570              		.file 26 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 2571              		.file 27 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 2572              		.file 28 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 2573              		.file 29 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 2574              		.file 30 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 2575              		.file 31 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 2576              		.file 32 "Middlewares/Third_Party/FatFs/src/integer.h"
 2577              		.file 33 "Middlewares/Third_Party/FatFs/src/ff.h"
 2578              		.file 34 "FATFS/App/fatfs.h"
 2579              		.file 35 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 2580              		.file 36 "USB_DEVICE/App/usb_device.h"
 2581              		.file 37 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 2582              		.file 38 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 2583              		.file 39 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 2584              		.file 40 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 2585              		.file 41 "FATFS/Target/bsp_driver_sd.h"
 2586              		.file 42 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 75


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:17     .rodata.str1.4:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:24     .text.MX_SDMMC1_SD_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:29     .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:66     .text.MX_SDMMC1_SD_Init:00000018 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:72     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:77     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:692    .text.MX_GPIO_Init:000002c8 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:705    .text.MX_GPIO_Init:000002f4 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:946    .text.MX_GPIO_Init:000003f0 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:954    .text.MX_DMA_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:959    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1017   .text.MX_DMA_Init:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1022   .rodata.StartDefaultTask.str1.4:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1029   .text.StartDefaultTask:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1035   .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1105   .text.StartDefaultTask:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1114   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1120   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1154   .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1159   .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1165   .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1197   .text.MX_CRC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1202   .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1250   .text.MX_CRC_Init:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1256   .text.MX_FMC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1261   .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1372   .text.MX_FMC_Init:00000068 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1378   .text.MX_I2C1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1383   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1465   .text.MX_I2C1_Init:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1472   .text.MX_I2C3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1477   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1559   .text.MX_I2C3_Init:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1566   .text.MX_LTDC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1571   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1737   .text.MX_LTDC_Init:000000ac $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1743   .text.MX_QUADSPI_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1748   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1809   .text.MX_QUADSPI_Init:00000034 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1815   .text.MX_SPI2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1820   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1896   .text.MX_SPI2_Init:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1902   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1907   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1968   .text.MX_USART1_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1974   .text.MX_USART6_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:1979   .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2040   .text.MX_USART6_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2046   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2052   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2211   .text.SystemClock_Config:000000ac $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2217   .text.PeriphCommonClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2223   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2299   .text.PeriphCommonClock_Config:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2304   .text.main:00000000 $t
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 76


C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2310   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2402   .text.main:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2461   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2522   .bss.hsdram1:00000000 hsdram1
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2543   .bss.huart6:00000000 huart6
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2536   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2529   .bss.hspi2:00000000 hspi2
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2480   .bss.hdma_sdmmc1_tx:00000000 hdma_sdmmc1_tx
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2474   .bss.hdma_sdmmc1_rx:00000000 hdma_sdmmc1_rx
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2515   .bss.hsd1:00000000 hsd1
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2508   .bss.hqspi:00000000 hqspi
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2501   .bss.hltdc:00000000 hltdc
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2494   .bss.hi2c3:00000000 hi2c3
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2487   .bss.hi2c1:00000000 hi2c1
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2468   .bss.hcrc:00000000 hcrc
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2454   .bss.SDPath:00000000 SDPath
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2440   .bss.MyFile:00000000 MyFile
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2447   .bss.SDFatFs:00000000 SDFatFs
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2424   .rodata:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2436   .bss.MyFile:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2443   .bss.SDFatFs:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2450   .bss.SDPath:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2457   .bss.defaultTaskHandle:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2464   .bss.hcrc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2471   .bss.hdma_sdmmc1_rx:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2477   .bss.hdma_sdmmc1_tx:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2483   .bss.hi2c1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2490   .bss.hi2c3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2497   .bss.hltdc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2504   .bss.hqspi:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2511   .bss.hsd1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2518   .bss.hsdram1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2525   .bss.hspi2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2532   .bss.huart1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s:2539   .bss.huart6:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
f_mount
f_open
f_write
f_close
MX_USB_DEVICE_Init
osDelay
HAL_IncTick
HAL_CRC_Init
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc39rqdp.s 			page 77


HAL_SPI_Init
HAL_UART_Init
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_FATFS_Init
BSP_SD_Init
osThreadCreate
osKernelStart
