// Seed: 1580881502
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  bit id_6;
  initial id_6 = #1 id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd66,
    parameter id_5  = 32'd76,
    parameter id_6  = 32'd69
) (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri _id_5,
    input wor _id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9
    , id_21,
    output supply0 _id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input tri id_18,
    output uwire id_19
);
  logic [id_5 : id_10] id_22 = id_8;
  wire  [id_6 : 1 'd0] id_23;
  module_0 modCall_1 (
      id_13,
      id_1,
      id_4,
      id_14,
      id_19
  );
  assign modCall_1.id_3 = 0;
endmodule
