// Seed: 4068611514
module module_0 (
    output uwire id_0
    , id_32,
    output supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input wire id_12,
    input tri id_13,
    input uwire id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    output supply1 id_19,
    input supply0 id_20,
    input wand id_21,
    output wire id_22,
    output wire id_23,
    output supply0 id_24,
    input wand id_25,
    input supply0 id_26,
    input wand id_27,
    input uwire id_28,
    output tri1 id_29,
    input tri id_30
);
  logic id_33;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input wand id_2,
    output wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input wand id_9,
    output tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    output wand id_13,
    input tri id_14,
    output supply0 id_15
);
  assign id_13 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_5,
      id_5,
      id_3,
      id_11,
      id_4,
      id_14,
      id_15,
      id_3,
      id_8,
      id_6,
      id_5,
      id_2,
      id_14,
      id_0,
      id_6,
      id_8,
      id_1,
      id_8,
      id_7,
      id_11,
      id_3,
      id_13,
      id_5,
      id_14,
      id_5,
      id_0,
      id_13,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
