INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Elia/Documenti/Codici/progetto_RL/progetto_RL.sim/sim_1/synth/timing/test3_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exit_selector
INFO: [VRFC 10-311] analyzing module ff_d
INFO: [VRFC 10-311] analyzing module ff_d_0
INFO: [VRFC 10-311] analyzing module ff_d_1
INFO: [VRFC 10-311] analyzing module ff_d_15
INFO: [VRFC 10-311] analyzing module ff_d_16
INFO: [VRFC 10-311] analyzing module ff_d_17
INFO: [VRFC 10-311] analyzing module ff_d_18
INFO: [VRFC 10-311] analyzing module ff_d_19
INFO: [VRFC 10-311] analyzing module ff_d_2
INFO: [VRFC 10-311] analyzing module ff_d_20
INFO: [VRFC 10-311] analyzing module ff_d_21
INFO: [VRFC 10-311] analyzing module ff_d_22
INFO: [VRFC 10-311] analyzing module ff_d_23
INFO: [VRFC 10-311] analyzing module ff_d_24
INFO: [VRFC 10-311] analyzing module ff_d_25
INFO: [VRFC 10-311] analyzing module ff_d_26
INFO: [VRFC 10-311] analyzing module ff_d_27
INFO: [VRFC 10-311] analyzing module ff_d_28
INFO: [VRFC 10-311] analyzing module ff_d_29
INFO: [VRFC 10-311] analyzing module ff_d_3
INFO: [VRFC 10-311] analyzing module ff_d_30
INFO: [VRFC 10-311] analyzing module ff_d_31
INFO: [VRFC 10-311] analyzing module ff_d_32
INFO: [VRFC 10-311] analyzing module ff_d_33
INFO: [VRFC 10-311] analyzing module ff_d_4
INFO: [VRFC 10-311] analyzing module ff_sr
INFO: [VRFC 10-311] analyzing module ff_sr_8
INFO: [VRFC 10-311] analyzing module input_splitter
INFO: [VRFC 10-311] analyzing module logic_block_b
INFO: [VRFC 10-311] analyzing module monostable_circuit
INFO: [VRFC 10-311] analyzing module out_reg
INFO: [VRFC 10-311] analyzing module out_reg_5
INFO: [VRFC 10-311] analyzing module out_reg_6
INFO: [VRFC 10-311] analyzing module out_reg_7
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module reg_d
INFO: [VRFC 10-311] analyzing module reg_d_10
INFO: [VRFC 10-311] analyzing module reg_d_12
INFO: [VRFC 10-311] analyzing module reg_d_14
INFO: [VRFC 10-311] analyzing module reg_sr
INFO: [VRFC 10-311] analyzing module reg_sr_11
INFO: [VRFC 10-311] analyzing module reg_sr_13
INFO: [VRFC 10-311] analyzing module reg_sr_9
INFO: [VRFC 10-311] analyzing module serial_reg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Elia/Documenti/Codici/progetto_RL/progetto_RL.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test3
