

================================================================
== Vitis HLS Report for 'decision_function_35'
================================================================
* Date:           Thu Jan 23 13:40:35 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.279 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_42_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_42_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_35_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_35_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_30_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_30_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_34_val_read, i18 486" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_922 = icmp_slt  i18 %x_1_val_read, i18 56914" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_922' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_923 = icmp_slt  i18 %x_50_val_read, i18 78756" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_923' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_924 = icmp_slt  i18 %x_32_val_read, i18 875" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_924' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_925 = icmp_slt  i18 %x_1_val_read, i18 61780" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_925' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_926 = icmp_slt  i18 %x_37_val_read, i18 28" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_926' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_927 = icmp_slt  i18 %x_51_val_read, i18 510" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_927' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_928 = icmp_slt  i18 %x_37_val_read, i18 30" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_928' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_929 = icmp_slt  i18 %x_2_val_read, i18 260571" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_929' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_930 = icmp_slt  i18 %x_47_val_read, i18 77195" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_930' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_931 = icmp_slt  i18 %x_42_val_read, i18 326" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_931' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_932 = icmp_slt  i18 %x_39_val_read, i18 1406" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_932' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_933 = icmp_slt  i18 %x_34_val_read, i18 487" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_933' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_934 = icmp_slt  i18 %x_30_val_read, i18 1193" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_934' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_935 = icmp_slt  i18 %x_35_val_read, i18 44" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_935' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_936 = icmp_slt  i18 %x_1_val_read, i18 235098" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_936' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_937 = icmp_slt  i18 %x_2_val_read, i18 1633" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_937' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_938 = icmp_slt  i18 %x_7_val_read, i18 6062" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_938' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_939 = icmp_slt  i18 %x_5_val_read, i18 17599" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_939' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_940 = icmp_slt  i18 %x_14_val_read, i18 33" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_940' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_941 = icmp_slt  i18 %x_28_val_read, i18 11766" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_941' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_942 = icmp_slt  i18 %x_17_val_read, i18 20" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_942' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_943 = icmp_slt  i18 %x_2_val_read, i18 20" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_943' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_944 = icmp_slt  i18 %x_48_val_read, i18 82728" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_944' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_945 = icmp_slt  i18 %x_37_val_read, i18 46" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_945' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_946 = icmp_slt  i18 %x_2_val_read, i18 1347" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_946' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_922, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_442 = xor i1 %icmp_ln86_922, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_442" [firmware/BDT.h:104]   --->   Operation 50 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln102_886 = and i1 %icmp_ln86_923, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_886' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_181)   --->   "%xor_ln104_443 = xor i1 %icmp_ln86_923, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_181 = and i1 %xor_ln104_443, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102_887 = and i1 %icmp_ln86_924, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_887' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%xor_ln104_444 = xor i1 %icmp_ln86_924, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_888 = and i1 %icmp_ln86_925, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_888' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_182)   --->   "%xor_ln104_445 = xor i1 %icmp_ln86_925, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_182 = and i1 %and_ln104, i1 %xor_ln104_445" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_889 = and i1 %icmp_ln86_926, i1 %and_ln102_886" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_889' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_183)   --->   "%xor_ln104_446 = xor i1 %icmp_ln86_926, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_183 = and i1 %and_ln102_886, i1 %xor_ln104_446" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%and_ln102_910 = and i1 %icmp_ln86_928, i1 %xor_ln104_444" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%and_ln102_891 = and i1 %and_ln102_910, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_892 = and i1 %icmp_ln86_929, i1 %and_ln102_888" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_892' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%xor_ln104_448 = xor i1 %icmp_ln86_929, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_893 = and i1 %icmp_ln86_930, i1 %and_ln104_182" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_893' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%xor_ln104_449 = xor i1 %icmp_ln86_930, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_894 = and i1 %icmp_ln86_931, i1 %and_ln102_889" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_894' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%xor_ln104_450 = xor i1 %icmp_ln86_931, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%and_ln102_898 = and i1 %icmp_ln86_935, i1 %and_ln102_892" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%and_ln102_911 = and i1 %icmp_ln86_936, i1 %xor_ln104_448" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%and_ln102_899 = and i1 %and_ln102_911, i1 %and_ln102_888" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%and_ln102_900 = and i1 %icmp_ln86_937, i1 %and_ln102_893" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%and_ln102_912 = and i1 %icmp_ln86_938, i1 %xor_ln104_449" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%and_ln102_901 = and i1 %and_ln102_912, i1 %and_ln104_182" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_903)   --->   "%and_ln102_902 = and i1 %icmp_ln86_939, i1 %and_ln102_894" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%and_ln102_913 = and i1 %icmp_ln86_940, i1 %xor_ln104_450" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%and_ln102_903 = and i1 %and_ln102_913, i1 %and_ln102_889" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%or_ln117 = or i1 %and_ln102_887, i1 %and_ln102_891" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%xor_ln117 = xor i1 %and_ln102_887, i1 1" [firmware/BDT.h:117]   --->   Operation 80 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%or_ln117_845 = or i1 %and_ln102, i1 %and_ln102_898" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_893 = select i1 %and_ln102, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_893' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%zext_ln117_102 = zext i2 %select_ln117_893" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.12ns)   --->   "%or_ln117_846 = or i1 %and_ln102, i1 %and_ln102_892" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_846' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%select_ln117_894 = select i1 %or_ln117_845, i3 %zext_ln117_102, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_894' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%or_ln117_847 = or i1 %or_ln117_846, i1 %and_ln102_899" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_895 = select i1 %or_ln117_846, i3 %select_ln117_894, i3 5" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_895' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns)   --->   "%or_ln117_848 = or i1 %and_ln102, i1 %and_ln102_888" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_848' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%select_ln117_896 = select i1 %or_ln117_847, i3 %select_ln117_895, i3 6" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_896' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%or_ln117_849 = or i1 %or_ln117_848, i1 %and_ln102_900" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_897 = select i1 %or_ln117_848, i3 %select_ln117_896, i3 7" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_897' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%zext_ln117_103 = zext i3 %select_ln117_897" [firmware/BDT.h:117]   --->   Operation 94 'zext' 'zext_ln117_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln117_850 = or i1 %or_ln117_848, i1 %and_ln102_893" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_850' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%select_ln117_898 = select i1 %or_ln117_849, i4 %zext_ln117_103, i4 8" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_898' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%or_ln117_851 = or i1 %or_ln117_850, i1 %and_ln102_901" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_899 = select i1 %or_ln117_850, i4 %select_ln117_898, i4 9" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_899' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%select_ln117_900 = select i1 %or_ln117_851, i4 %select_ln117_899, i4 10" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_900' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_903)   --->   "%or_ln117_852 = or i1 %icmp_ln86, i1 %and_ln102_902" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_901 = select i1 %icmp_ln86, i4 %select_ln117_900, i4 11" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_901' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln117_853 = or i1 %icmp_ln86, i1 %and_ln102_894" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_853' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_903)   --->   "%select_ln117_902 = select i1 %or_ln117_852, i4 %select_ln117_901, i4 12" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_902' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%or_ln117_854 = or i1 %or_ln117_853, i1 %and_ln102_903" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_903 = select i1 %or_ln117_853, i4 %select_ln117_902, i4 13" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_903' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.12ns)   --->   "%or_ln117_855 = or i1 %icmp_ln86, i1 %and_ln102_889" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_855' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%select_ln117_904 = select i1 %or_ln117_854, i4 %select_ln117_903, i4 14" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_904' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_905 = select i1 %or_ln117_855, i4 %select_ln117_904, i4 15" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_905' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln117_859 = or i1 %icmp_ln86, i1 %and_ln102_886" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_859' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 110 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%and_ln102_890 = and i1 %icmp_ln86_927, i1 %and_ln104_181" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_184)   --->   "%xor_ln104_447 = xor i1 %icmp_ln86_927, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_184 = and i1 %and_ln104_181, i1 %xor_ln104_447" [firmware/BDT.h:104]   --->   Operation 113 'and' 'and_ln104_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns)   --->   "%and_ln102_895 = and i1 %icmp_ln86_932, i1 %and_ln104_183" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_895' <Predicate = (or_ln117_859)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%xor_ln104_451 = xor i1 %icmp_ln86_932, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_451' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns)   --->   "%and_ln102_896 = and i1 %icmp_ln86_933, i1 %and_ln102_890" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%xor_ln104_452 = xor i1 %icmp_ln86_933, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns)   --->   "%and_ln102_897 = and i1 %icmp_ln86_934, i1 %and_ln104_184" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_453 = xor i1 %icmp_ln86_934, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%and_ln102_904 = and i1 %icmp_ln86_941, i1 %and_ln102_895" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_904' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%and_ln102_914 = and i1 %icmp_ln86_942, i1 %xor_ln104_451" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_914' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%and_ln102_905 = and i1 %and_ln102_914, i1 %and_ln104_183" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_905' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_911)   --->   "%and_ln102_906 = and i1 %icmp_ln86_943, i1 %and_ln102_896" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%and_ln102_915 = and i1 %icmp_ln86_944, i1 %xor_ln104_452" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%and_ln102_907 = and i1 %and_ln102_915, i1 %and_ln102_890" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_915)   --->   "%and_ln102_908 = and i1 %icmp_ln86_945, i1 %and_ln102_897" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_916 = and i1 %icmp_ln86_946, i1 %xor_ln104_453" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_909 = and i1 %and_ln102_916, i1 %and_ln104_184" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%or_ln117_856 = or i1 %or_ln117_855, i1 %and_ln102_904" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_856' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%zext_ln117_104 = zext i4 %select_ln117_905" [firmware/BDT.h:117]   --->   Operation 130 'zext' 'zext_ln117_104' <Predicate = (or_ln117_859)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln117_857 = or i1 %or_ln117_855, i1 %and_ln102_895" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_857' <Predicate = (or_ln117_859)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%select_ln117_906 = select i1 %or_ln117_856, i5 %zext_ln117_104, i5 16" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_906' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%or_ln117_858 = or i1 %or_ln117_857, i1 %and_ln102_905" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_858' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_907 = select i1 %or_ln117_857, i5 %select_ln117_906, i5 17" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_907' <Predicate = (or_ln117_859)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%select_ln117_908 = select i1 %or_ln117_858, i5 %select_ln117_907, i5 18" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_908' <Predicate = (or_ln117_859)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_911)   --->   "%or_ln117_860 = or i1 %or_ln117_859, i1 %and_ln102_906" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_909 = select i1 %or_ln117_859, i5 %select_ln117_908, i5 19" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_909' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.12ns)   --->   "%or_ln117_861 = or i1 %or_ln117_859, i1 %and_ln102_896" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_861' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_911)   --->   "%select_ln117_910 = select i1 %or_ln117_860, i5 %select_ln117_909, i5 20" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_910' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%or_ln117_862 = or i1 %or_ln117_861, i1 %and_ln102_907" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_911 = select i1 %or_ln117_861, i5 %select_ln117_910, i5 21" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_911' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.12ns)   --->   "%or_ln117_863 = or i1 %or_ln117_859, i1 %and_ln102_890" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_863' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%select_ln117_912 = select i1 %or_ln117_862, i5 %select_ln117_911, i5 22" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_912' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_915)   --->   "%or_ln117_864 = or i1 %or_ln117_863, i1 %and_ln102_908" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_913 = select i1 %or_ln117_863, i5 %select_ln117_912, i5 23" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_913' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln117_865 = or i1 %or_ln117_863, i1 %and_ln102_897" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_865' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_915)   --->   "%select_ln117_914 = select i1 %or_ln117_864, i5 %select_ln117_913, i5 24" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_914' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_866 = or i1 %or_ln117_865, i1 %and_ln102_909" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_915 = select i1 %or_ln117_865, i5 %select_ln117_914, i5 25" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_915' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_916 = select i1 %or_ln117_866, i5 %select_ln117_915, i5 26" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_916' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.78ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.27i12.i12.i5, i5 0, i12 3579, i5 1, i12 594, i5 2, i12 3719, i5 3, i12 154, i5 4, i12 677, i5 5, i12 4068, i5 6, i12 29, i5 7, i12 3986, i5 8, i12 908, i5 9, i12 136, i5 10, i12 4001, i5 11, i12 3958, i5 12, i12 1594, i5 13, i12 3623, i5 14, i12 819, i5 15, i12 317, i5 16, i12 3557, i5 17, i12 29, i5 18, i12 3713, i5 19, i12 3644, i5 20, i12 63, i5 21, i12 146, i5 22, i12 4030, i5 23, i12 3886, i5 24, i12 3075, i5 25, i12 3942, i5 26, i12 1125, i12 0, i5 %select_ln117_916" [firmware/BDT.h:118]   --->   Operation 151 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.78> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 152 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.279ns
The critical path consists of the following:
	wire read operation ('x_34_val_read', firmware/BDT.h:86) on port 'x_34_val' (firmware/BDT.h:86) [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [38]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [65]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_887', firmware/BDT.h:102) [71]  (0.122 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_893', firmware/BDT.h:117) [119]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_894', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_895', firmware/BDT.h:117) [124]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_896', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_897', firmware/BDT.h:117) [128]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_898', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_899', firmware/BDT.h:117) [133]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_900', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_901', firmware/BDT.h:117) [136]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_902', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_903', firmware/BDT.h:117) [140]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_904', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_905', firmware/BDT.h:117) [144]  (0.351 ns)

 <State 2>: 2.418ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_895', firmware/BDT.h:102) [90]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_857', firmware/BDT.h:117) [146]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_907', firmware/BDT.h:117) [149]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_908', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_909', firmware/BDT.h:117) [153]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_910', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_911', firmware/BDT.h:117) [157]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_912', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_913', firmware/BDT.h:117) [161]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_914', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_915', firmware/BDT.h:117) [165]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_916', firmware/BDT.h:117) [166]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [167]  (0.784 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
