head	1.35;
access;
symbols
	sid-snapshot-20180601:1.35
	sid-snapshot-20180501:1.35
	sid-snapshot-20180401:1.35
	sid-snapshot-20180301:1.35
	sid-snapshot-20180201:1.35
	sid-snapshot-20180101:1.35
	sid-snapshot-20171201:1.35
	sid-snapshot-20171101:1.35
	sid-snapshot-20171001:1.35
	sid-snapshot-20170901:1.35
	sid-snapshot-20170801:1.35
	sid-snapshot-20170701:1.35
	sid-snapshot-20170601:1.35
	sid-snapshot-20170501:1.35
	sid-snapshot-20170401:1.35
	sid-snapshot-20170301:1.35
	sid-snapshot-20170201:1.35
	sid-snapshot-20170101:1.35
	sid-snapshot-20161201:1.35
	sid-snapshot-20161101:1.35
	sid-snapshot-20160901:1.35
	sid-snapshot-20160801:1.35
	sid-snapshot-20160701:1.35
	sid-snapshot-20160601:1.35
	sid-snapshot-20160501:1.35
	sid-snapshot-20160401:1.35
	sid-snapshot-20160301:1.35
	sid-snapshot-20160201:1.35
	sid-snapshot-20160101:1.35
	sid-snapshot-20151201:1.35
	sid-snapshot-20151101:1.35
	sid-snapshot-20151001:1.35
	sid-snapshot-20150901:1.35
	sid-snapshot-20150801:1.35
	sid-snapshot-20150701:1.35
	sid-snapshot-20150601:1.35
	sid-snapshot-20150501:1.35
	sid-snapshot-20150401:1.35
	sid-snapshot-20150301:1.35
	sid-snapshot-20150201:1.35
	sid-snapshot-20150101:1.35
	sid-snapshot-20141201:1.35
	sid-snapshot-20141101:1.35
	sid-snapshot-20141001:1.35
	sid-snapshot-20140901:1.35
	sid-snapshot-20140801:1.35
	sid-snapshot-20140701:1.35
	sid-snapshot-20140601:1.35
	sid-snapshot-20140501:1.35
	sid-snapshot-20140401:1.35
	sid-snapshot-20140301:1.35
	sid-snapshot-20140201:1.35
	sid-snapshot-20140101:1.35
	sid-snapshot-20131201:1.35
	sid-snapshot-20131101:1.35
	sid-snapshot-20131001:1.35
	binutils-2_24-branch:1.35.0.20
	binutils-2_24-branchpoint:1.35
	binutils-2_21_1:1.35
	sid-snapshot-20130901:1.35
	gdb_7_6_1-2013-08-30-release:1.35
	sid-snapshot-20130801:1.35
	sid-snapshot-20130701:1.35
	sid-snapshot-20130601:1.35
	sid-snapshot-20130501:1.35
	gdb_7_6-2013-04-26-release:1.35
	sid-snapshot-20130401:1.35
	binutils-2_23_2:1.35
	gdb_7_6-branch:1.35.0.18
	gdb_7_6-2013-03-12-branchpoint:1.35
	sid-snapshot-20130301:1.35
	sid-snapshot-20130201:1.35
	sid-snapshot-20130101:1.35
	sid-snapshot-20121201:1.35
	gdb_7_5_1-2012-11-29-release:1.35
	binutils-2_23_1:1.35
	sid-snapshot-20121101:1.35
	binutils-2_23:1.35
	sid-snapshot-20121001:1.35
	sid-snapshot-20120901:1.35
	gdb_7_5-2012-08-17-release:1.35
	sid-snapshot-20120801:1.35
	binutils-2_23-branch:1.35.0.16
	binutils-2_23-branchpoint:1.35
	gdb_7_5-branch:1.35.0.14
	gdb_7_5-2012-07-18-branchpoint:1.35
	sid-snapshot-20120701:1.35
	sid-snapshot-20120601:1.35
	sid-snapshot-20120501:1.35
	binutils-2_22_branch:1.35.0.12
	gdb_7_4_1-2012-04-26-release:1.35
	sid-snapshot-20120401:1.35
	sid-snapshot-20120301:1.35
	sid-snapshot-20120201:1.35
	gdb_7_4-2012-01-24-release:1.35
	sid-snapshot-20120101:1.35
	gdb_7_4-branch:1.35.0.10
	gdb_7_4-2011-12-13-branchpoint:1.35
	sid-snapshot-20111201:1.35
	binutils-2_22:1.35
	sid-snapshot-20111101:1.35
	sid-snapshot-20111001:1.35
	binutils-2_22-branch:1.35.0.8
	binutils-2_22-branchpoint:1.35
	gdb_7_3_1-2011-09-04-release:1.35
	sid-snapshot-20110901:1.35
	sid-snapshot-20110801:1.35
	gdb_7_3-2011-07-26-release:1.35
	sid-snapshot-20110701:1.35
	sid-snapshot-20110601:1.35
	sid-snapshot-20110501:1.35
	gdb_7_3-branch:1.35.0.6
	gdb_7_3-2011-04-01-branchpoint:1.35
	sid-snapshot-20110401:1.35
	sid-snapshot-20110301:1.35
	sid-snapshot-20110201:1.35
	sid-snapshot-20110101:1.35
	binutils-2_21:1.35
	sid-snapshot-20101201:1.35
	binutils-2_21-branch:1.35.0.4
	binutils-2_21-branchpoint:1.35
	sid-snapshot-20101101:1.35
	sid-snapshot-20101001:1.35
	binutils-2_20_1:1.33
	gdb_7_2-2010-09-02-release:1.35
	sid-snapshot-20100901:1.35
	sid-snapshot-20100801:1.35
	gdb_7_2-branch:1.35.0.2
	gdb_7_2-2010-07-07-branchpoint:1.35
	sid-snapshot-20100701:1.35
	sid-snapshot-20100601:1.34
	sid-snapshot-20100501:1.34
	sid-snapshot-20100401:1.34
	gdb_7_1-2010-03-18-release:1.34
	sid-snapshot-20100301:1.34
	gdb_7_1-branch:1.34.0.2
	gdb_7_1-2010-02-18-branchpoint:1.34
	sid-snapshot-20100201:1.34
	sid-snapshot-20100101:1.33
	gdb_7_0_1-2009-12-22-release:1.33
	sid-snapshot-20091201:1.33
	sid-snapshot-20091101:1.33
	binutils-2_20:1.33
	gdb_7_0-2009-10-06-release:1.33
	sid-snapshot-20091001:1.33
	gdb_7_0-branch:1.33.0.8
	gdb_7_0-2009-09-16-branchpoint:1.33
	arc-sim-20090309:1.32
	binutils-arc-20081103-branch:1.32.0.26
	binutils-arc-20081103-branchpoint:1.32
	binutils-2_20-branch:1.33.0.6
	binutils-2_20-branchpoint:1.33
	sid-snapshot-20090901:1.33
	sid-snapshot-20090801:1.33
	msnyder-checkpoint-072509-branch:1.33.0.4
	msnyder-checkpoint-072509-branchpoint:1.33
	sid-snapshot-20090701:1.33
	dje-cgen-play1-branch:1.33.0.2
	dje-cgen-play1-branchpoint:1.33
	sid-snapshot-20090601:1.33
	sid-snapshot-20090501:1.33
	sid-snapshot-20090401:1.33
	arc-20081103-branch:1.32.0.24
	arc-20081103-branchpoint:1.32
	arc-insight_6_8-branch:1.32.0.22
	arc-insight_6_8-branchpoint:1.32
	insight_6_8-branch:1.32.0.20
	insight_6_8-branchpoint:1.32
	sid-snapshot-20090301:1.33
	binutils-2_19_1:1.32
	sid-snapshot-20090201:1.33
	sid-snapshot-20090101:1.32
	reverse-20081226-branch:1.32.0.18
	reverse-20081226-branchpoint:1.32
	sid-snapshot-20081201:1.32
	multiprocess-20081120-branch:1.32.0.16
	multiprocess-20081120-branchpoint:1.32
	sid-snapshot-20081101:1.32
	binutils-2_19:1.32
	sid-snapshot-20081001:1.32
	reverse-20080930-branch:1.32.0.14
	reverse-20080930-branchpoint:1.32
	binutils-2_19-branch:1.32.0.12
	binutils-2_19-branchpoint:1.32
	sid-snapshot-20080901:1.32
	sid-snapshot-20080801:1.32
	reverse-20080717-branch:1.32.0.10
	reverse-20080717-branchpoint:1.32
	sid-snapshot-20080701:1.32
	msnyder-reverse-20080609-branch:1.32.0.8
	msnyder-reverse-20080609-branchpoint:1.32
	drow-reverse-20070409-branch:1.31.0.2
	drow-reverse-20070409-branchpoint:1.31
	sid-snapshot-20080601:1.32
	sid-snapshot-20080501:1.32
	sid-snapshot-20080403:1.32
	sid-snapshot-20080401:1.32
	gdb_6_8-2008-03-27-release:1.32
	sid-snapshot-20080301:1.32
	gdb_6_8-branch:1.32.0.6
	gdb_6_8-2008-02-26-branchpoint:1.32
	sid-snapshot-20080201:1.32
	sid-snapshot-20080101:1.32
	sid-snapshot-20071201:1.32
	sid-snapshot-20071101:1.32
	gdb_6_7_1-2007-10-29-release:1.32
	gdb_6_7-2007-10-10-release:1.32
	sid-snapshot-20071001:1.32
	gdb_6_7-branch:1.32.0.4
	gdb_6_7-2007-09-07-branchpoint:1.32
	binutils-2_18:1.32
	binutils-2_18-branch:1.32.0.2
	binutils-2_18-branchpoint:1.32
	insight_6_6-20070208-release:1.30
	binutils-csl-coldfire-4_1-32:1.30
	binutils-csl-sourcerygxx-4_1-32:1.30
	gdb_6_6-2006-12-18-release:1.30
	binutils-csl-innovasic-fido-3_4_4-33:1.30
	binutils-csl-sourcerygxx-3_4_4-32:1.22
	binutils-csl-coldfire-4_1-30:1.30
	binutils-csl-sourcerygxx-4_1-30:1.30
	binutils-csl-coldfire-4_1-28:1.30
	binutils-csl-sourcerygxx-4_1-29:1.30
	binutils-csl-sourcerygxx-4_1-28:1.30
	gdb_6_6-branch:1.30.0.28
	gdb_6_6-2006-11-15-branchpoint:1.30
	binutils-csl-arm-2006q3-27:1.30
	binutils-csl-sourcerygxx-4_1-27:1.30
	binutils-csl-arm-2006q3-26:1.30
	binutils-csl-sourcerygxx-4_1-26:1.30
	binutils-csl-sourcerygxx-4_1-25:1.30
	binutils-csl-sourcerygxx-4_1-24:1.30
	binutils-csl-sourcerygxx-4_1-23:1.30
	insight_6_5-20061003-release:1.30
	gdb-csl-symbian-6_4_50_20060226-12:1.30
	binutils-csl-sourcerygxx-4_1-21:1.30
	binutils-csl-arm-2006q3-21:1.30
	binutils-csl-sourcerygxx-4_1-22:1.30
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.30
	binutils-csl-sourcerygxx-4_1-20:1.30
	binutils-csl-arm-2006q3-19:1.30
	binutils-csl-sourcerygxx-4_1-19:1.30
	binutils-csl-sourcerygxx-4_1-18:1.30
	binutils-csl-renesas-4_1-9:1.30
	gdb-csl-sourcerygxx-3_4_4-25:1.30
	binutils-csl-sourcerygxx-3_4_4-25:1.22
	nickrob-async-20060828-mergepoint:1.30
	gdb-csl-symbian-6_4_50_20060226-11:1.30
	binutils-csl-renesas-4_1-8:1.30
	binutils-csl-renesas-4_1-7:1.30
	binutils-csl-renesas-4_1-6:1.30
	gdb-csl-sourcerygxx-4_1-17:1.30
	binutils-csl-sourcerygxx-4_1-17:1.30
	gdb-csl-20060226-branch-local-2:1.30
	gdb-csl-sourcerygxx-4_1-14:1.30
	binutils-csl-sourcerygxx-4_1-14:1.30
	binutils-csl-sourcerygxx-4_1-15:1.30
	gdb-csl-sourcerygxx-4_1-13:1.30
	binutils-csl-sourcerygxx-4_1-13:1.30
	binutils-2_17:1.30
	gdb-csl-sourcerygxx-4_1-12:1.30
	binutils-csl-sourcerygxx-4_1-12:1.30
	gdb-csl-sourcerygxx-3_4_4-21:1.30
	binutils-csl-sourcerygxx-3_4_4-21:1.30
	gdb_6_5-20060621-release:1.30
	binutils-csl-wrs-linux-3_4_4-24:1.22
	binutils-csl-wrs-linux-3_4_4-23:1.22
	gdb-csl-sourcerygxx-4_1-9:1.30
	binutils-csl-sourcerygxx-4_1-9:1.30
	gdb-csl-sourcerygxx-4_1-8:1.30
	binutils-csl-sourcerygxx-4_1-8:1.30
	gdb-csl-sourcerygxx-4_1-7:1.30
	binutils-csl-sourcerygxx-4_1-7:1.30
	gdb-csl-arm-2006q1-6:1.30
	binutils-csl-arm-2006q1-6:1.30
	gdb-csl-sourcerygxx-4_1-6:1.30
	binutils-csl-sourcerygxx-4_1-6:1.30
	binutils-csl-wrs-linux-3_4_4-22:1.22
	gdb-csl-symbian-6_4_50_20060226-10:1.30
	gdb-csl-symbian-6_4_50_20060226-9:1.30
	gdb-csl-symbian-6_4_50_20060226-8:1.30
	gdb-csl-coldfire-4_1-11:1.30
	binutils-csl-coldfire-4_1-11:1.30
	gdb-csl-sourcerygxx-3_4_4-19:1.30
	binutils-csl-sourcerygxx-3_4_4-19:1.30
	gdb-csl-coldfire-4_1-10:1.30
	gdb_6_5-branch:1.30.0.26
	gdb_6_5-2006-05-14-branchpoint:1.30
	binutils-csl-coldfire-4_1-10:1.30
	gdb-csl-sourcerygxx-4_1-5:1.30
	binutils-csl-sourcerygxx-4_1-5:1.30
	nickrob-async-20060513-branch:1.30.0.24
	nickrob-async-20060513-branchpoint:1.30
	gdb-csl-sourcerygxx-4_1-4:1.30
	binutils-csl-sourcerygxx-4_1-4:1.30
	msnyder-reverse-20060502-branch:1.30.0.22
	msnyder-reverse-20060502-branchpoint:1.30
	binutils-csl-wrs-linux-3_4_4-21:1.22
	gdb-csl-morpho-4_1-4:1.30
	binutils-csl-morpho-4_1-4:1.30
	gdb-csl-sourcerygxx-3_4_4-17:1.30
	binutils-csl-sourcerygxx-3_4_4-17:1.30
	binutils-csl-wrs-linux-3_4_4-20:1.22
	readline_5_1-import-branch:1.30.0.20
	readline_5_1-import-branchpoint:1.30
	gdb-csl-20060226-branch-merge-to-csl-symbian-1:1.30
	binutils-2_17-branch:1.30.0.18
	binutils-2_17-branchpoint:1.30
	gdb-csl-symbian-20060226-branch:1.30.0.16
	gdb-csl-symbian-20060226-branchpoint:1.30
	gdb-csl-20060226-branch-merge-to-csl-local-1:1.30
	msnyder-reverse-20060331-branch:1.30.0.14
	msnyder-reverse-20060331-branchpoint:1.30
	binutils-csl-2_17-branch:1.30.0.12
	binutils-csl-2_17-branchpoint:1.30
	gdb-csl-available-20060303-branch:1.30.0.10
	gdb-csl-available-20060303-branchpoint:1.30
	gdb-csl-20060226-branch:1.30.0.8
	gdb-csl-20060226-branchpoint:1.30
	gdb_6_4-20051202-release:1.30
	msnyder-fork-checkpoint-branch:1.30.0.6
	msnyder-fork-checkpoint-branchpoint:1.30
	gdb-csl-gxxpro-6_3-branch:1.30.0.4
	gdb-csl-gxxpro-6_3-branchpoint:1.30
	gdb_6_4-branch:1.30.0.2
	gdb_6_4-2005-11-01-branchpoint:1.30
	gdb-csl-arm-20051020-branch:1.29.0.2
	gdb-csl-arm-20051020-branchpoint:1.29
	binutils-csl-gxxpro-3_4-branch:1.22.0.8
	binutils-csl-gxxpro-3_4-branchpoint:1.22
	binutils-2_16_1:1.22
	msnyder-tracepoint-checkpoint-branch:1.24.0.2
	msnyder-tracepoint-checkpoint-branchpoint:1.24
	gdb-csl-arm-20050325-2005-q1b:1.22
	binutils-csl-arm-2005q1b:1.22
	binutils-2_16:1.22
	gdb-csl-arm-20050325-2005-q1a:1.22
	binutils-csl-arm-2005q1a:1.22
	csl-arm-20050325-branch:1.22.0.6
	csl-arm-20050325-branchpoint:1.22
	binutils-csl-arm-2005q1-branch:1.22.0.4
	binutils-csl-arm-2005q1-branchpoint:1.22
	binutils-2_16-branch:1.22.0.2
	binutils-2_16-branchpoint:1.22
	csl-arm-2004-q3d:1.20
	gdb_6_3-20041109-release:1.20
	gdb_6_3-branch:1.20.0.4
	gdb_6_3-20041019-branchpoint:1.20
	csl-arm-2004-q3:1.20
	drow_intercu-merge-20040921:1.20
	drow_intercu-merge-20040915:1.20
	jimb-gdb_6_2-e500-branch:1.20.0.6
	jimb-gdb_6_2-e500-branchpoint:1.20
	gdb_6_2-20040730-release:1.20
	gdb_6_2-branch:1.20.0.2
	gdb_6_2-2004-07-10-gmt-branchpoint:1.20
	gdb_6_1_1-20040616-release:1.19
	binutils-2_15:1.19.6.1
	binutils-2_15-branchpoint:1.19
	csl-arm-2004-q1a:1.20
	csl-arm-2004-q1:1.20
	gdb_6_1-2004-04-05-release:1.19
	drow_intercu-merge-20040402:1.20
	drow_intercu-merge-20040327:1.19
	ezannoni_pie-20040323-branch:1.19.0.14
	ezannoni_pie-20040323-branchpoint:1.19
	cagney_tramp-20040321-mergepoint:1.19
	cagney_tramp-20040309-branch:1.19.0.12
	cagney_tramp-20040309-branchpoint:1.19
	gdb_6_1-branch:1.19.0.10
	gdb_6_1-2004-03-01-gmt-branchpoint:1.19
	drow_intercu-20040221-branch:1.19.0.8
	drow_intercu-20040221-branchpoint:1.19
	binutils-2_15-branch:1.19.0.6
	cagney_bfdfile-20040213-branch:1.19.0.4
	cagney_bfdfile-20040213-branchpoint:1.19
	drow-cplus-merge-20040208:1.19
	carlton_dictionary-20040126-merge:1.19
	cagney_bigcore-20040122-branch:1.19.0.2
	cagney_bigcore-20040122-branchpoint:1.19
	drow-cplus-merge-20040113:1.19
	csl-arm-2003-q4:1.19
	drow-cplus-merge-20031224:1.19
	drow-cplus-merge-20031220:1.19
	carlton_dictionary-20031215-merge:1.19
	drow-cplus-merge-20031214:1.19
	carlton-dictionary-20031111-merge:1.18
	gdb_6_0-2003-10-04-release:1.17
	kettenis_sparc-20030918-branch:1.18.0.6
	kettenis_sparc-20030918-branchpoint:1.18
	carlton_dictionary-20030917-merge:1.18
	ezannoni_pie-20030916-branchpoint:1.18
	ezannoni_pie-20030916-branch:1.18.0.4
	cagney_x86i386-20030821-branch:1.18.0.2
	cagney_x86i386-20030821-branchpoint:1.18
	carlton_dictionary-20030805-merge:1.17
	carlton_dictionary-20030627-merge:1.17
	gdb_6_0-branch:1.17.0.4
	gdb_6_0-2003-06-23-branchpoint:1.17
	jimb-ppc64-linux-20030613-branch:1.17.0.2
	jimb-ppc64-linux-20030613-branchpoint:1.17
	binutils-2_14:1.16
	cagney_convert-20030606-branch:1.16.0.48
	cagney_convert-20030606-branchpoint:1.16
	cagney_writestrings-20030508-branch:1.16.0.46
	cagney_writestrings-20030508-branchpoint:1.16
	jimb-ppc64-linux-20030528-branch:1.16.0.44
	jimb-ppc64-linux-20030528-branchpoint:1.16
	carlton_dictionary-20030523-merge:1.16
	cagney_fileio-20030521-branch:1.16.0.42
	cagney_fileio-20030521-branchpoint:1.16
	kettenis_i386newframe-20030517-mergepoint:1.16
	jimb-ppc64-linux-20030509-branch:1.16.0.40
	jimb-ppc64-linux-20030509-branchpoint:1.16
	kettenis_i386newframe-20030504-mergepoint:1.16
	carlton_dictionary-20030430-merge:1.16
	binutils-2_14-branch:1.16.0.38
	binutils-2_14-branchpoint:1.16
	kettenis_i386newframe-20030419-branch:1.16.0.36
	kettenis_i386newframe-20030419-branchpoint:1.16
	carlton_dictionary-20030416-merge:1.16
	cagney_frameaddr-20030409-mergepoint:1.16
	kettenis_i386newframe-20030406-branch:1.16.0.34
	kettenis_i386newframe-20030406-branchpoint:1.16
	cagney_frameaddr-20030403-branchpoint:1.16
	cagney_frameaddr-20030403-branch:1.16.0.32
	cagney_framebase-20030330-mergepoint:1.16
	cagney_framebase-20030326-branch:1.16.0.30
	cagney_framebase-20030326-branchpoint:1.16
	cagney_lazyid-20030317-branch:1.16.0.28
	cagney_lazyid-20030317-branchpoint:1.16
	kettenis-i386newframe-20030316-mergepoint:1.16
	offbyone-20030313-branch:1.16.0.26
	offbyone-20030313-branchpoint:1.16
	kettenis-i386newframe-20030308-branch:1.16.0.24
	kettenis-i386newframe-20030308-branchpoint:1.16
	carlton_dictionary-20030305-merge:1.16
	cagney_offbyone-20030303-branch:1.16.0.22
	cagney_offbyone-20030303-branchpoint:1.16
	carlton_dictionary-20030207-merge:1.16
	interps-20030202-branch:1.16.0.20
	interps-20030202-branchpoint:1.16
	cagney-unwind-20030108-branch:1.16.0.18
	cagney-unwind-20030108-branchpoint:1.16
	binutils-2_13_2_1:1.16
	binutils-2_13_2:1.16
	carlton_dictionary-20021223-merge:1.16
	gdb_5_3-2002-12-12-release:1.16
	carlton_dictionary-20021115-merge:1.16
	binutils-2_13_1:1.16
	kseitz_interps-20021105-merge:1.16
	kseitz_interps-20021103-merge:1.16
	drow-cplus-merge-20021020:1.16
	drow-cplus-merge-20021025:1.16
	carlton_dictionary-20021025-merge:1.16
	carlton_dictionary-20021011-merge:1.16
	drow-cplus-branch:1.16.0.16
	drow-cplus-branchpoint:1.16
	kseitz_interps-20020930-merge:1.16
	carlton_dictionary-20020927-merge:1.16
	carlton_dictionary-branch:1.16.0.14
	carlton_dictionary-20020920-branchpoint:1.16
	sid-20020905-branchpoint:1.16
	sid-20020905-branch:1.16.0.12
	gdb_5_3-branch:1.16.0.10
	gdb_5_3-2002-09-04-branchpoint:1.16
	kseitz_interps-20020829-merge:1.16
	cagney_sysregs-20020825-branch:1.16.0.8
	cagney_sysregs-20020825-branchpoint:1.16
	readline_4_3-import-branch:1.16.0.6
	readline_4_3-import-branchpoint:1.16
	binutils-2_13:1.16
	gdb_5_2_1-2002-07-23-release:1.15
	binutils-2_13-branchpoint:1.16
	binutils-2_13-branch:1.16.0.4
	kseitz_interps-20020528-branch:1.16.0.2
	kseitz_interps-20020528-branchpoint:1.16
	cagney_regbuf-20020515-branch:1.15.0.8
	cagney_regbuf-20020515-branchpoint:1.15
	binutils-2_12_1:1.15
	jimb-macro-020506-branch:1.15.0.6
	jimb-macro-020506-branchpoint:1.15
	gdb_5_2-2002-04-29-release:1.15
	binutils-2_12:1.15
	gdb_5_2-branch:1.15.0.4
	gdb_5_2-2002-03-03-branchpoint:1.15
	binutils-2_12-branch:1.15.0.2
	binutils-2_12-branchpoint:1.15
	gdb_5_1_1-2002-01-24-release:1.8
	gdb_5_1_0_1-2002-01-03-release:1.8
	cygnus_cvs_20020108_pre:1.14
	gdb_5_1_0_1-2002-01-03-branch:1.8.0.6
	gdb_5_1_0_1-2002-01-03-branchpoint:1.8
	gdb_5_1-2001-11-21-release:1.8
	gdb_s390-2001-09-26-branch:1.8.0.4
	gdb_s390-2001-09-26-branchpoint:1.8
	gdb_5_1-2001-07-29-branch:1.8.0.2
	gdb_5_1-2001-07-29-branchpoint:1.8
	binutils-2_11_2:1.5.2.1
	binutils-2_11_1:1.5.2.1
	binutils-2_11:1.5
	x86_64versiong3:1.5
	binutils-2_11-branch:1.5.0.2
	insight-precleanup-2001-01-01:1.5
	binutils-2_10_1:1.4
	binutils-2_10:1.4
	gdb-premipsmulti-2000-06-06-branch:1.4.0.6
	gdb-premipsmulti-2000-06-06-branchpoint:1.4
	gdb_5_0-2000-05-19-release:1.4
	gdb_4_18_2-2000-05-18-release:1.4
	gdb_4_95_1-2000-05-11-snapshot:1.4
	gdb_4_95_0-2000-04-27-snapshot:1.4
	gdb_5_0-2000-04-10-branch:1.4.0.4
	gdb_5_0-2000-04-10-branchpoint:1.4
	binutils-2_10-branch:1.4.0.2
	binutils-2_10-branchpoint:1.4
	binutils_latest_snapshot:1.35
	repo-unification-2000-02-06:1.3
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@ * @;


1.35
date	2010.06.27.04.07.55;	author amodra;	state Exp;
branches;
next	1.34;

1.34
date	2010.01.02.18.50.59;	author devans;	state Exp;
branches;
next	1.33;

1.33
date	2009.01.20.07.22.30;	author amodra;	state Exp;
branches;
next	1.32;

1.32
date	2007.07.05.09.49.02;	author nickc;	state Exp;
branches;
next	1.31;

1.31
date	2007.03.08.11.14.19;	author amodra;	state Exp;
branches;
next	1.30;

1.30
date	2005.10.26.07.49.05;	author amodra;	state Exp;
branches;
next	1.29;

1.29
date	2005.10.19.14.44.16;	author nickc;	state Exp;
branches;
next	1.28;

1.28
date	2005.10.18.07.53.17;	author nickc;	state Exp;
branches;
next	1.27;

1.27
date	2005.10.14.08.33.27;	author nickc;	state Exp;
branches;
next	1.26;

1.26
date	2005.07.06.08.19.39;	author amodra;	state Exp;
branches;
next	1.25;

1.25
date	2005.07.01.11.16.32;	author nickc;	state Exp;
branches;
next	1.24;

1.24
date	2005.05.07.07.34.29;	author nickc;	state Exp;
branches;
next	1.23;

1.23
date	2005.04.04.10.09.52;	author nickc;	state Exp;
branches;
next	1.22;

1.22
date	2005.02.23.16.04.39;	author nickc;	state Exp;
branches;
next	1.21;

1.21
date	2005.02.15.12.52.03;	author nickc;	state Exp;
branches;
next	1.20;

1.20
date	2004.03.30.09.29.19;	author nickc;	state Exp;
branches;
next	1.19;

1.19
date	2003.12.03.17.38.48;	author nickc;	state Exp;
branches
	1.19.6.1
	1.19.8.1;
next	1.18;

1.18
date	2003.08.09.00.39.21;	author meissner;	state Exp;
branches;
next	1.17;

1.17
date	2003.06.10.22.08.44;	author devans;	state Exp;
branches;
next	1.16;

1.16
date	2002.05.15.20.54.49;	author nickc;	state Exp;
branches
	1.16.14.1
	1.16.16.1;
next	1.15;

1.15
date	2002.01.22.21.45.35;	author graydon;	state Exp;
branches
	1.15.8.1;
next	1.14;

1.14
date	2001.10.13.09.38.03;	author nickc;	state Exp;
branches;
next	1.13;

1.13
date	2001.10.10.09.13.05;	author nickc;	state Exp;
branches;
next	1.12;

1.12
date	2001.10.09.08.54.58;	author nickc;	state Exp;
branches;
next	1.11;

1.11
date	2001.09.20.15.28.25;	author nickc;	state Exp;
branches;
next	1.10;

1.10
date	2001.09.19.05.33.36;	author hjl;	state Exp;
branches;
next	1.9;

1.9
date	2001.08.12.20.16.29;	author rth;	state Exp;
branches;
next	1.8;

1.8
date	2001.05.04.17.45.19;	author fche;	state Exp;
branches;
next	1.7;

1.7
date	2001.03.13.22.58.36;	author nickc;	state Exp;
branches;
next	1.6;

1.6
date	2001.03.05.15.55.01;	author brolley;	state Exp;
branches;
next	1.5;

1.5
date	2000.08.28.18.17.54;	author brolley;	state Exp;
branches
	1.5.2.1;
next	1.4;

1.4
date	2000.02.24.16.19.36;	author aph;	state Exp;
branches;
next	1.3;

1.3
date	99.10.05.00.05.52;	author devans;	state Exp;
branches;
next	1.2;

1.2
date	99.08.29.21.16.25;	author devans;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.59;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.19.6.1
date	2004.04.09.18.28.17;	author drow;	state Exp;
branches;
next	;

1.19.8.1
date	2004.04.02.16.47.53;	author drow;	state Exp;
branches;
next	;

1.16.14.1
date	2003.06.27.21.50.27;	author carlton;	state Exp;
branches;
next	1.16.14.2;

1.16.14.2
date	2003.09.17.21.29.00;	author carlton;	state Exp;
branches;
next	1.16.14.3;

1.16.14.3
date	2003.12.16.00.01.15;	author carlton;	state Exp;
branches;
next	;

1.16.16.1
date	2003.12.14.20.28.07;	author drow;	state Exp;
branches;
next	;

1.15.8.1
date	2002.06.15.16.43.20;	author cagney;	state Exp;
branches;
next	;

1.5.2.1
date	2001.06.07.03.18.35;	author amodra;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.59;	author rth;	state Exp;
branches;
next	;


desc
@@


1.35
log
@fix set but unused variable warnings
@
text
@/* Assembler interface for targets using CGEN. -*- C -*-
   CGEN: Cpu tools GENerator

   THIS FILE IS MACHINE GENERATED WITH CGEN.
   - the resultant file is machine generated, cgen-asm.in isn't

   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2005, 2007, 2008, 2010
   Free Software Foundation, Inc.

   This file is part of libopcodes.

   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */


/* ??? Eventually more and more of this stuff can go to cpu-independent files.
   Keep that in mind.  */

#include "sysdep.h"
#include <stdio.h>
#include "ansidecl.h"
#include "bfd.h"
#include "symcat.h"
#include "m32r-desc.h"
#include "m32r-opc.h"
#include "opintl.h"
#include "xregex.h"
#include "libiberty.h"
#include "safe-ctype.h"

#undef  min
#define min(a,b) ((a) < (b) ? (a) : (b))
#undef  max
#define max(a,b) ((a) > (b) ? (a) : (b))

static const char * parse_insn_normal
  (CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *);

/* -- assembler routines inserted here.  */

/* -- asm.c */
static const char * MISSING_CLOSING_PARENTHESIS = N_("missing `)'");

/* Handle '#' prefixes (i.e. skip over them).  */

static const char *
parse_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
	    const char **strp,
	    int opindex ATTRIBUTE_UNUSED,
	    long *valuep ATTRIBUTE_UNUSED)
{
  if (**strp == '#')
    ++*strp;
  return NULL;
}

/* Handle shigh(), high().  */

static const char *
parse_hi16 (CGEN_CPU_DESC cd,
	    const char **strp,
	    int opindex,
	    unsigned long *valuep)
{
  const char *errmsg;
  enum cgen_parse_operand_result result_type;
  bfd_vma value;

  if (**strp == '#')
    ++*strp;

  if (strncasecmp (*strp, "high(", 5) == 0)
    {
      *strp += 5;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_HI16_ULO,
				   & result_type, & value);
      if (**strp != ')')
	return MISSING_CLOSING_PARENTHESIS;
      ++*strp;
      if (errmsg == NULL
	  && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
	{
	  value >>= 16;
	  value &= 0xffff;
	}
      *valuep = value;
      return errmsg;
    }
  else if (strncasecmp (*strp, "shigh(", 6) == 0)
    {
      *strp += 6;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_HI16_SLO,
				   & result_type, & value);
      if (**strp != ')')
	return MISSING_CLOSING_PARENTHESIS;
      ++*strp;
      if (errmsg == NULL
	  && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
	{
	  value += 0x8000;
	  value >>= 16;
	  value &= 0xffff;
	}
      *valuep = value;
      return errmsg;
    }

  return cgen_parse_unsigned_integer (cd, strp, opindex, valuep);
}

/* Handle low() in a signed context.  Also handle sda().
   The signedness of the value doesn't matter to low(), but this also
   handles the case where low() isn't present.  */

static const char *
parse_slo16 (CGEN_CPU_DESC cd,
	     const char ** strp,
	     int opindex,
	     long * valuep)
{
  const char *errmsg;
  enum cgen_parse_operand_result result_type;
  bfd_vma value;

  if (**strp == '#')
    ++*strp;

  if (strncasecmp (*strp, "low(", 4) == 0)
    {
      *strp += 4;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_LO16,
				   & result_type, & value);
      if (**strp != ')')
	return MISSING_CLOSING_PARENTHESIS;
      ++*strp;
      if (errmsg == NULL
	  && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
	value = ((value & 0xffff) ^ 0x8000) - 0x8000;
      *valuep = value;
      return errmsg;
    }

  if (strncasecmp (*strp, "sda(", 4) == 0)
    {
      *strp += 4;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_SDA16,
				   NULL, & value);
      if (**strp != ')')
	return MISSING_CLOSING_PARENTHESIS;
      ++*strp;
      *valuep = value;
      return errmsg;
    }

  return cgen_parse_signed_integer (cd, strp, opindex, valuep);
}

/* Handle low() in an unsigned context.
   The signedness of the value doesn't matter to low(), but this also
   handles the case where low() isn't present.  */

static const char *
parse_ulo16 (CGEN_CPU_DESC cd,
	     const char **strp,
	     int opindex,
	     unsigned long *valuep)
{
  const char *errmsg;
  enum cgen_parse_operand_result result_type;
  bfd_vma value;

  if (**strp == '#')
    ++*strp;

  if (strncasecmp (*strp, "low(", 4) == 0)
    {
      *strp += 4;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_LO16,
				   & result_type, & value);
      if (**strp != ')')
	return MISSING_CLOSING_PARENTHESIS;
      ++*strp;
      if (errmsg == NULL
	  && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
	value &= 0xffff;
      *valuep = value;
      return errmsg;
    }

  return cgen_parse_unsigned_integer (cd, strp, opindex, valuep);
}

/* -- */

const char * m32r_cgen_parse_operand
  (CGEN_CPU_DESC, int, const char **, CGEN_FIELDS *);

/* Main entry point for operand parsing.

   This function is basically just a big switch statement.  Earlier versions
   used tables to look up the function to use, but
   - if the table contains both assembler and disassembler functions then
     the disassembler contains much of the assembler and vice-versa,
   - there's a lot of inlining possibilities as things grow,
   - using a switch statement avoids the function call overhead.

   This function could be moved into `parse_insn_normal', but keeping it
   separate makes clear the interface between `parse_insn_normal' and each of
   the handlers.  */

const char *
m32r_cgen_parse_operand (CGEN_CPU_DESC cd,
			   int opindex,
			   const char ** strp,
			   CGEN_FIELDS * fields)
{
  const char * errmsg = NULL;
  /* Used by scalar operands that still need to be parsed.  */
  long junk ATTRIBUTE_UNUSED;

  switch (opindex)
    {
    case M32R_OPERAND_ACC :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_acc);
      break;
    case M32R_OPERAND_ACCD :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_accd);
      break;
    case M32R_OPERAND_ACCS :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_accs);
      break;
    case M32R_OPERAND_DCR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_cr_names, & fields->f_r1);
      break;
    case M32R_OPERAND_DISP16 :
      {
        bfd_vma value = 0;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP16, 0, NULL,  & value);
        fields->f_disp16 = value;
      }
      break;
    case M32R_OPERAND_DISP24 :
      {
        bfd_vma value = 0;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP24, 0, NULL,  & value);
        fields->f_disp24 = value;
      }
      break;
    case M32R_OPERAND_DISP8 :
      {
        bfd_vma value = 0;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP8, 0, NULL,  & value);
        fields->f_disp8 = value;
      }
      break;
    case M32R_OPERAND_DR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r1);
      break;
    case M32R_OPERAND_HASH :
      errmsg = parse_hash (cd, strp, M32R_OPERAND_HASH, (long *) (& junk));
      break;
    case M32R_OPERAND_HI16 :
      errmsg = parse_hi16 (cd, strp, M32R_OPERAND_HI16, (unsigned long *) (& fields->f_hi16));
      break;
    case M32R_OPERAND_IMM1 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_IMM1, (unsigned long *) (& fields->f_imm1));
      break;
    case M32R_OPERAND_SCR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_cr_names, & fields->f_r2);
      break;
    case M32R_OPERAND_SIMM16 :
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM16, (long *) (& fields->f_simm16));
      break;
    case M32R_OPERAND_SIMM8 :
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM8, (long *) (& fields->f_simm8));
      break;
    case M32R_OPERAND_SLO16 :
      errmsg = parse_slo16 (cd, strp, M32R_OPERAND_SLO16, (long *) (& fields->f_simm16));
      break;
    case M32R_OPERAND_SR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r2);
      break;
    case M32R_OPERAND_SRC1 :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r1);
      break;
    case M32R_OPERAND_SRC2 :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r2);
      break;
    case M32R_OPERAND_UIMM16 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM16, (unsigned long *) (& fields->f_uimm16));
      break;
    case M32R_OPERAND_UIMM24 :
      {
        bfd_vma value = 0;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_UIMM24, 0, NULL,  & value);
        fields->f_uimm24 = value;
      }
      break;
    case M32R_OPERAND_UIMM3 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM3, (unsigned long *) (& fields->f_uimm3));
      break;
    case M32R_OPERAND_UIMM4 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM4, (unsigned long *) (& fields->f_uimm4));
      break;
    case M32R_OPERAND_UIMM5 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM5, (unsigned long *) (& fields->f_uimm5));
      break;
    case M32R_OPERAND_UIMM8 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM8, (unsigned long *) (& fields->f_uimm8));
      break;
    case M32R_OPERAND_ULO16 :
      errmsg = parse_ulo16 (cd, strp, M32R_OPERAND_ULO16, (unsigned long *) (& fields->f_uimm16));
      break;

    default :
      /* xgettext:c-format */
      fprintf (stderr, _("Unrecognized field %d while parsing.\n"), opindex);
      abort ();
  }

  return errmsg;
}

cgen_parse_fn * const m32r_cgen_parse_handlers[] = 
{
  parse_insn_normal,
};

void
m32r_cgen_init_asm (CGEN_CPU_DESC cd)
{
  m32r_cgen_init_opcode_table (cd);
  m32r_cgen_init_ibld_table (cd);
  cd->parse_handlers = & m32r_cgen_parse_handlers[0];
  cd->parse_operand = m32r_cgen_parse_operand;
#ifdef CGEN_ASM_INIT_HOOK
CGEN_ASM_INIT_HOOK
#endif
}



/* Regex construction routine.

   This translates an opcode syntax string into a regex string,
   by replacing any non-character syntax element (such as an
   opcode) with the pattern '.*'

   It then compiles the regex and stores it in the opcode, for
   later use by m32r_cgen_assemble_insn

   Returns NULL for success, an error message for failure.  */

char * 
m32r_cgen_build_insn_regex (CGEN_INSN *insn)
{  
  CGEN_OPCODE *opc = (CGEN_OPCODE *) CGEN_INSN_OPCODE (insn);
  const char *mnem = CGEN_INSN_MNEMONIC (insn);
  char rxbuf[CGEN_MAX_RX_ELEMENTS];
  char *rx = rxbuf;
  const CGEN_SYNTAX_CHAR_TYPE *syn;
  int reg_err;

  syn = CGEN_SYNTAX_STRING (CGEN_OPCODE_SYNTAX (opc));

  /* Mnemonics come first in the syntax string.  */
  if (! CGEN_SYNTAX_MNEMONIC_P (* syn))
    return _("missing mnemonic in syntax string");
  ++syn;

  /* Generate a case sensitive regular expression that emulates case
     insensitive matching in the "C" locale.  We cannot generate a case
     insensitive regular expression because in Turkish locales, 'i' and 'I'
     are not equal modulo case conversion.  */

  /* Copy the literal mnemonic out of the insn.  */
  for (; *mnem; mnem++)
    {
      char c = *mnem;

      if (ISALPHA (c))
	{
	  *rx++ = '[';
	  *rx++ = TOLOWER (c);
	  *rx++ = TOUPPER (c);
	  *rx++ = ']';
	}
      else
	*rx++ = c;
    }

  /* Copy any remaining literals from the syntax string into the rx.  */
  for(; * syn != 0 && rx <= rxbuf + (CGEN_MAX_RX_ELEMENTS - 7 - 4); ++syn)
    {
      if (CGEN_SYNTAX_CHAR_P (* syn)) 
	{
	  char c = CGEN_SYNTAX_CHAR (* syn);

	  switch (c) 
	    {
	      /* Escape any regex metacharacters in the syntax.  */
	    case '.': case '[': case '\\': 
	    case '*': case '^': case '$': 

#ifdef CGEN_ESCAPE_EXTENDED_REGEX
	    case '?': case '{': case '}': 
	    case '(': case ')': case '*':
	    case '|': case '+': case ']':
#endif
	      *rx++ = '\\';
	      *rx++ = c;
	      break;

	    default:
	      if (ISALPHA (c))
		{
		  *rx++ = '[';
		  *rx++ = TOLOWER (c);
		  *rx++ = TOUPPER (c);
		  *rx++ = ']';
		}
	      else
		*rx++ = c;
	      break;
	    }
	}
      else
	{
	  /* Replace non-syntax fields with globs.  */
	  *rx++ = '.';
	  *rx++ = '*';
	}
    }

  /* Trailing whitespace ok.  */
  * rx++ = '['; 
  * rx++ = ' '; 
  * rx++ = '\t'; 
  * rx++ = ']'; 
  * rx++ = '*'; 

  /* But anchor it after that.  */
  * rx++ = '$'; 
  * rx = '\0';

  CGEN_INSN_RX (insn) = xmalloc (sizeof (regex_t));
  reg_err = regcomp ((regex_t *) CGEN_INSN_RX (insn), rxbuf, REG_NOSUB);

  if (reg_err == 0) 
    return NULL;
  else
    {
      static char msg[80];

      regerror (reg_err, (regex_t *) CGEN_INSN_RX (insn), msg, 80);
      regfree ((regex_t *) CGEN_INSN_RX (insn));
      free (CGEN_INSN_RX (insn));
      (CGEN_INSN_RX (insn)) = NULL;
      return msg;
    }
}


/* Default insn parser.

   The syntax string is scanned and operands are parsed and stored in FIELDS.
   Relocs are queued as we go via other callbacks.

   ??? Note that this is currently an all-or-nothing parser.  If we fail to
   parse the instruction, we return 0 and the caller will start over from
   the beginning.  Backtracking will be necessary in parsing subexpressions,
   but that can be handled there.  Not handling backtracking here may get
   expensive in the case of the m68k.  Deal with later.

   Returns NULL for success, an error message for failure.  */

static const char *
parse_insn_normal (CGEN_CPU_DESC cd,
		   const CGEN_INSN *insn,
		   const char **strp,
		   CGEN_FIELDS *fields)
{
  /* ??? Runtime added insns not handled yet.  */
  const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
  const char *str = *strp;
  const char *errmsg;
  const char *p;
  const CGEN_SYNTAX_CHAR_TYPE * syn;
#ifdef CGEN_MNEMONIC_OPERANDS
  /* FIXME: wip */
  int past_opcode_p;
#endif

  /* For now we assume the mnemonic is first (there are no leading operands).
     We can parse it without needing to set up operand parsing.
     GAS's input scrubber will ensure mnemonics are lowercase, but we may
     not be called from GAS.  */
  p = CGEN_INSN_MNEMONIC (insn);
  while (*p && TOLOWER (*p) == TOLOWER (*str))
    ++p, ++str;

  if (* p)
    return _("unrecognized instruction");

#ifndef CGEN_MNEMONIC_OPERANDS
  if (* str && ! ISSPACE (* str))
    return _("unrecognized instruction");
#endif

  CGEN_INIT_PARSE (cd);
  cgen_init_parse_operand (cd);
#ifdef CGEN_MNEMONIC_OPERANDS
  past_opcode_p = 0;
#endif

  /* We don't check for (*str != '\0') here because we want to parse
     any trailing fake arguments in the syntax string.  */
  syn = CGEN_SYNTAX_STRING (syntax);

  /* Mnemonics come first for now, ensure valid string.  */
  if (! CGEN_SYNTAX_MNEMONIC_P (* syn))
    abort ();

  ++syn;

  while (* syn != 0)
    {
      /* Non operand chars must match exactly.  */
      if (CGEN_SYNTAX_CHAR_P (* syn))
	{
	  /* FIXME: While we allow for non-GAS callers above, we assume the
	     first char after the mnemonic part is a space.  */
	  /* FIXME: We also take inappropriate advantage of the fact that
	     GAS's input scrubber will remove extraneous blanks.  */
	  if (TOLOWER (*str) == TOLOWER (CGEN_SYNTAX_CHAR (* syn)))
	    {
#ifdef CGEN_MNEMONIC_OPERANDS
	      if (CGEN_SYNTAX_CHAR(* syn) == ' ')
		past_opcode_p = 1;
#endif
	      ++ syn;
	      ++ str;
	    }
	  else if (*str)
	    {
	      /* Syntax char didn't match.  Can't be this insn.  */
	      static char msg [80];

	      /* xgettext:c-format */
	      sprintf (msg, _("syntax error (expected char `%c', found `%c')"),
		       CGEN_SYNTAX_CHAR(*syn), *str);
	      return msg;
	    }
	  else
	    {
	      /* Ran out of input.  */
	      static char msg [80];

	      /* xgettext:c-format */
	      sprintf (msg, _("syntax error (expected char `%c', found end of instruction)"),
		       CGEN_SYNTAX_CHAR(*syn));
	      return msg;
	    }
	  continue;
	}

#ifdef CGEN_MNEMONIC_OPERANDS
      (void) past_opcode_p;
#endif
      /* We have an operand of some sort.  */
      errmsg = cd->parse_operand (cd, CGEN_SYNTAX_FIELD (*syn), &str, fields);
      if (errmsg)
	return errmsg;

      /* Done with this operand, continue with next one.  */
      ++ syn;
    }

  /* If we're at the end of the syntax string, we're done.  */
  if (* syn == 0)
    {
      /* FIXME: For the moment we assume a valid `str' can only contain
	 blanks now.  IE: We needn't try again with a longer version of
	 the insn and it is assumed that longer versions of insns appear
	 before shorter ones (eg: lsr r2,r3,1 vs lsr r2,r3).  */
      while (ISSPACE (* str))
	++ str;

      if (* str != '\0')
	return _("junk at end of line"); /* FIXME: would like to include `str' */

      return NULL;
    }

  /* We couldn't parse it.  */
  return _("unrecognized instruction");
}

/* Main entry point.
   This routine is called for each instruction to be assembled.
   STR points to the insn to be assembled.
   We assume all necessary tables have been initialized.
   The assembled instruction, less any fixups, is stored in BUF.
   Remember that if CGEN_INT_INSN_P then BUF is an int and thus the value
   still needs to be converted to target byte order, otherwise BUF is an array
   of bytes in target byte order.
   The result is a pointer to the insn's entry in the opcode table,
   or NULL if an error occured (an error message will have already been
   printed).

   Note that when processing (non-alias) macro-insns,
   this function recurses.

   ??? It's possible to make this cpu-independent.
   One would have to deal with a few minor things.
   At this point in time doing so would be more of a curiosity than useful
   [for example this file isn't _that_ big], but keeping the possibility in
   mind helps keep the design clean.  */

const CGEN_INSN *
m32r_cgen_assemble_insn (CGEN_CPU_DESC cd,
			   const char *str,
			   CGEN_FIELDS *fields,
			   CGEN_INSN_BYTES_PTR buf,
			   char **errmsg)
{
  const char *start;
  CGEN_INSN_LIST *ilist;
  const char *parse_errmsg = NULL;
  const char *insert_errmsg = NULL;
  int recognized_mnemonic = 0;

  /* Skip leading white space.  */
  while (ISSPACE (* str))
    ++ str;

  /* The instructions are stored in hashed lists.
     Get the first in the list.  */
  ilist = CGEN_ASM_LOOKUP_INSN (cd, str);

  /* Keep looking until we find a match.  */
  start = str;
  for ( ; ilist != NULL ; ilist = CGEN_ASM_NEXT_INSN (ilist))
    {
      const CGEN_INSN *insn = ilist->insn;
      recognized_mnemonic = 1;

#ifdef CGEN_VALIDATE_INSN_SUPPORTED 
      /* Not usually needed as unsupported opcodes
	 shouldn't be in the hash lists.  */
      /* Is this insn supported by the selected cpu?  */
      if (! m32r_cgen_insn_supported (cd, insn))
	continue;
#endif
      /* If the RELAXED attribute is set, this is an insn that shouldn't be
	 chosen immediately.  Instead, it is used during assembler/linker
	 relaxation if possible.  */
      if (CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAXED) != 0)
	continue;

      str = start;

      /* Skip this insn if str doesn't look right lexically.  */
      if (CGEN_INSN_RX (insn) != NULL &&
	  regexec ((regex_t *) CGEN_INSN_RX (insn), str, 0, NULL, 0) == REG_NOMATCH)
	continue;

      /* Allow parse/insert handlers to obtain length of insn.  */
      CGEN_FIELDS_BITSIZE (fields) = CGEN_INSN_BITSIZE (insn);

      parse_errmsg = CGEN_PARSE_FN (cd, insn) (cd, insn, & str, fields);
      if (parse_errmsg != NULL)
	continue;

      /* ??? 0 is passed for `pc'.  */
      insert_errmsg = CGEN_INSERT_FN (cd, insn) (cd, insn, fields, buf,
						 (bfd_vma) 0);
      if (insert_errmsg != NULL)
        continue;

      /* It is up to the caller to actually output the insn and any
         queued relocs.  */
      return insn;
    }

  {
    static char errbuf[150];
    const char *tmp_errmsg;
#ifdef CGEN_VERBOSE_ASSEMBLER_ERRORS
#define be_verbose 1
#else
#define be_verbose 0
#endif

    if (be_verbose)
      {
	/* If requesting verbose error messages, use insert_errmsg.
	   Failing that, use parse_errmsg.  */
	tmp_errmsg = (insert_errmsg ? insert_errmsg :
		      parse_errmsg ? parse_errmsg :
		      recognized_mnemonic ?
		      _("unrecognized form of instruction") :
		      _("unrecognized instruction"));

	if (strlen (start) > 50)
	  /* xgettext:c-format */
	  sprintf (errbuf, "%s `%.50s...'", tmp_errmsg, start);
	else 
	  /* xgettext:c-format */
	  sprintf (errbuf, "%s `%.50s'", tmp_errmsg, start);
      }
    else
      {
	if (strlen (start) > 50)
	  /* xgettext:c-format */
	  sprintf (errbuf, _("bad instruction `%.50s...'"), start);
	else 
	  /* xgettext:c-format */
	  sprintf (errbuf, _("bad instruction `%.50s'"), start);
      }
      
    *errmsg = errbuf;
    return NULL;
  }
}
@


1.34
log
@	* cgen-asm.in: Update copyright year.
	* cgen-dis.in: Update copyright year.
	* cgen-ibld.in: Update copyright year.
	* fr30-asm.c, * fr30-desc.c, * fr30-desc.h, * fr30-dis.c,
	* fr30-ibld.c, * fr30-opc.c, * fr30-opc.h, * frv-asm.c, * frv-desc.c,
	* frv-desc.h, * frv-dis.c, * frv-ibld.c, * frv-opc.c, * frv-opc.h,
	* ip2k-asm.c, * ip2k-desc.c, * ip2k-desc.h, * ip2k-dis.c,
	* ip2k-ibld.c, * ip2k-opc.c, * ip2k-opc.h, * iq2000-asm.c,
	* iq2000-desc.c, * iq2000-desc.h, * iq2000-dis.c, * iq2000-ibld.c,
	* iq2000-opc.c, * iq2000-opc.h, * lm32-asm.c, * lm32-desc.c,
	* lm32-desc.h, * lm32-dis.c, * lm32-ibld.c, * lm32-opc.c, * lm32-opc.h,
	* lm32-opinst.c, * m32c-asm.c, * m32c-desc.c, * m32c-desc.h,
	* m32c-dis.c, * m32c-ibld.c, * m32c-opc.c, * m32c-opc.h, * m32r-asm.c,
	* m32r-desc.c, * m32r-desc.h, * m32r-dis.c, * m32r-ibld.c,
	* m32r-opc.c, * m32r-opc.h, * m32r-opinst.c, * mep-asm.c, * mep-desc.c,
	* mep-desc.h, * mep-dis.c, * mep-ibld.c, * mep-opc.c, * mep-opc.h,
	* mt-asm.c, * mt-desc.c, * mt-desc.h, * mt-dis.c, * mt-ibld.c,
	* mt-opc.c, * mt-opc.h, * openrisc-asm.c, * openrisc-desc.c,
	* openrisc-desc.h, * openrisc-dis.c, * openrisc-ibld.c,
	* openrisc-opc.c, * openrisc-opc.h, * xc16x-asm.c, * xc16x-desc.c,
	* xc16x-desc.h, * xc16x-dis.c, * xc16x-ibld.c, * xc16x-opc.c,
	* xc16x-opc.h, * xstormy16-asm.c, * xstormy16-desc.c,
	* xstormy16-desc.h, * xstormy16-dis.c, * xstormy16-ibld.c,
	* xstormy16-opc.c, * xstormy16-opc.h: Regenerate.
@
text
@d578 3
d582 1
a582 2
      errmsg = cd->parse_operand (cd, CGEN_SYNTAX_FIELD (*syn),
					  &str, fields);
d699 1
d701 1
a701 16
    const char *tmp_errmsg;

    /* If requesting verbose error messages, use insert_errmsg.
       Failing that, use parse_errmsg.  */
    tmp_errmsg = (insert_errmsg ? insert_errmsg :
		  parse_errmsg ? parse_errmsg :
		  recognized_mnemonic ?
		  _("unrecognized form of instruction") :
		  _("unrecognized instruction"));

    if (strlen (start) > 50)
      /* xgettext:c-format */
      sprintf (errbuf, "%s `%.50s...'", tmp_errmsg, start);
    else 
      /* xgettext:c-format */
      sprintf (errbuf, "%s `%.50s'", tmp_errmsg, start);
d703 1
a703 6
    if (strlen (start) > 50)
      /* xgettext:c-format */
      sprintf (errbuf, _("bad instruction `%.50s...'"), start);
    else 
      /* xgettext:c-format */
      sprintf (errbuf, _("bad instruction `%.50s'"), start);
d705 27
@


1.33
log
@Regenerate for copyright date update.
@
text
@d7 1
a7 1
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2005, 2007, 2008
@


1.32
log
@Change source files over to GPLv3.
@
text
@d7 1
a7 1
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2005, 2007
@


1.31
log
@Regenerate.
@
text
@d7 1
a7 1
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2005
d10 1
a10 1
   This file is part of the GNU Binutils and GDB, the GNU debugger.
d12 1
a12 1
   This program is free software; you can redistribute it and/or modify
d14 1
a14 1
   the Free Software Foundation; either version 2, or (at your option)
d17 4
a20 4
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
d26 1
@


1.30
log
@	* m32r.opc (parse_hi16): Do not assume a 32-bit host word size.
@
text
@d91 1
a91 1
  	  && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
d103 1
a103 1
 				   & result_type, & value);
d109 3
a111 3
        {
          value += 0x8000;
          value >>= 16;
d113 1
a113 1
        }
d148 1
a148 1
	value = ((value & 0xffff) ^ 0x8000) - 0x8000;    
d346 3
@


1.29
log
@* m32r.opc (parse_slo16): Fix bad application of previous patch.
@
text
@d92 4
a95 1
	value >>= 16;
d110 1
a110 1
          value = value + (value & 0x8000 ? 0x10000 : 0);
d112 1
@


1.28
log
@m32r.opc (parse_slo16): Better version of previous patch.
@
text
@d144 1
a144 5
        {
	  value &= 0xffff;
          if (value & 0x8000)
	    value = ((value & 0xffff) ^ 0x8000) - 0x8000;
	}
@


1.27
log
@m32r.opc (parse_slo16): Do not assume a 32-bit host word size.
@
text
@d147 2
a148 2
	    value |= ~0xffff;
        }
@


1.26
log
@	* Makefile.am (stamp-m32r): Fix path to cpu files.
	(stamp-m32r, stamp-iq2000): Likewise.
	* Makefile.in: Regenerate.
	* m32r-asm.c: Regenerate.
	* po/POTFILES.in: Remove arm-opc.h.  Add ms1-asm.c, ms1-desc.c,
	ms1-desc.h, ms1-dis.c, ms1-ibld.c, ms1-opc.c, ms1-opc.h.
@
text
@d147 1
a147 1
             value |= 0xffff0000;
@


1.25
log
@Update function declarations to ISO C90 formatting
@
text
@a51 1

d122 4
a125 1
parse_slo16 (CGEN_CPU_DESC cd, const char ** strp, int opindex, long * valuep)
@


1.24
log
@Update the address and phone number of the FSF
@
text
@d4 2
a5 2
THIS FILE IS MACHINE GENERATED WITH CGEN.
- the resultant file is machine generated, cgen-asm.in isn't
d7 2
a8 1
Copyright 1996, 1997, 1998, 1999, 2000, 2001 Free Software Foundation, Inc.
d10 1
a10 1
This file is part of the GNU Binutils and GDB, the GNU debugger.
d12 13
a24 13
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software Foundation, Inc.,
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
d52 2
a53 8
static const char * parse_hash
  PARAMS ((CGEN_CPU_DESC, const char **, int, long *));
static const char * parse_hi16
  PARAMS ((CGEN_CPU_DESC, const char **, int, unsigned long *));
static const char * parse_slo16
  PARAMS ((CGEN_CPU_DESC, const char **, int, long *));
static const char * parse_ulo16
  PARAMS ((CGEN_CPU_DESC, const char **, int, unsigned long *));
d58 4
a61 5
parse_hash (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd ATTRIBUTE_UNUSED;
     const char **strp;
     int opindex ATTRIBUTE_UNUSED;
     long *valuep ATTRIBUTE_UNUSED;
d71 4
a74 5
parse_hi16 (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     const char **strp;
     int opindex;
     unsigned long *valuep;
d87 1
a87 1
				   &result_type, &value);
d89 1
a89 1
	return "missing `)'";
d101 1
a101 1
 				   &result_type, &value);
d103 1
a103 1
	return "missing `)'";
d123 1
a123 5
parse_slo16 (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     const char **strp;
     int opindex;
     long *valuep;
d136 1
a136 1
				   &result_type, &value);
d138 1
a138 1
	return "missing `)'";
d155 1
a155 1
				   NULL, &value);
d157 1
a157 1
	return "missing `)'";
d171 4
a174 5
parse_ulo16 (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     const char **strp;
     int opindex;
     unsigned long *valuep;
d187 1
a187 1
				   &result_type, &value);
d189 1
a189 1
	return "missing `)'";
d204 1
a204 1
  PARAMS ((CGEN_CPU_DESC, int, const char **, CGEN_FIELDS *));
d220 4
a223 5
m32r_cgen_parse_operand (cd, opindex, strp, fields)
     CGEN_CPU_DESC cd;
     int opindex;
     const char ** strp;
     CGEN_FIELDS * fields;
d338 1
a338 2
m32r_cgen_init_asm (cd)
     CGEN_CPU_DESC cd;
a720 27

#if 0 /* This calls back to GAS which we can't do without care.  */

/* Record each member of OPVALS in the assembler's symbol table.
   This lets GAS parse registers for us.
   ??? Interesting idea but not currently used.  */

/* Record each member of OPVALS in the assembler's symbol table.
   FIXME: Not currently used.  */

void
m32r_cgen_asm_hash_keywords (CGEN_CPU_DESC cd, CGEN_KEYWORD *opvals)
{
  CGEN_KEYWORD_SEARCH search = cgen_keyword_search_init (opvals, NULL);
  const CGEN_KEYWORD_ENTRY * ke;

  while ((ke = cgen_keyword_search_next (& search)) != NULL)
    {
#if 0 /* Unnecessary, should be done in the search routine.  */
      if (! m32r_cgen_opval_supported (ke))
	continue;
#endif
      cgen_asm_record_register (cd, ke->name, ke->value);
    }
}

#endif /* 0 */
@


1.23
log
@Initialise value to zero to avoid a compile time warning.
@
text
@d23 1
a23 1
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
@


1.22
log
@Fix compile time warnings generated by gcc 4.0
@
text
@d258 1
a258 1
        bfd_vma value;
d265 1
a265 1
        bfd_vma value;
d272 1
a272 1
        bfd_vma value;
d315 1
a315 1
        bfd_vma value;
@


1.21
log
@Fix compile time warning messages
@
text
@d52 1
a52 1
  PARAMS ((CGEN_CPU_DESC, const char **, int, unsigned long *));
d67 1
a67 1
     unsigned long *valuep ATTRIBUTE_UNUSED;
d281 1
a281 1
      errmsg = parse_hash (cd, strp, M32R_OPERAND_HASH, &junk);
d284 1
a284 1
      errmsg = parse_hi16 (cd, strp, M32R_OPERAND_HI16, &fields->f_hi16);
d287 1
a287 1
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_IMM1, &fields->f_imm1);
d293 1
a293 1
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM16, &fields->f_simm16);
d296 1
a296 1
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM8, &fields->f_simm8);
d299 1
a299 1
      errmsg = parse_slo16 (cd, strp, M32R_OPERAND_SLO16, &fields->f_simm16);
d311 1
a311 1
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM16, &fields->f_uimm16);
d321 1
a321 1
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM3, &fields->f_uimm3);
d324 1
a324 1
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM4, &fields->f_uimm4);
d327 1
a327 1
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM5, &fields->f_uimm5);
d330 1
a330 1
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM8, &fields->f_uimm8);
d333 1
a333 1
      errmsg = parse_ulo16 (cd, strp, M32R_OPERAND_ULO16, &fields->f_uimm16);
@


1.20
log
@Fix bug parsing shigh(0xffff8000)
@
text
@d7 1
a7 1
Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2004 Free Software Foundation, Inc.
@


1.19
log
@Add support for the M32R2 processor.
@
text
@d7 1
a7 1
Copyright 1996, 1997, 1998, 1999, 2000, 2001 Free Software Foundation, Inc.
d114 4
a117 1
	value = (value >> 16) + (value & 0x8000 ? 1 : 0);
@


1.19.6.1
log
@Merge to 2.15 branch.
@
text
@d7 1
a7 1
Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2004 Free Software Foundation, Inc.
d114 1
a114 4
        {
          value = value + (value & 0x8000 ? 0x10000 : 0);
          value >>= 16;
        }
@


1.19.8.1
log
@Merge GDB mainline of 20040402 to intercu branch.
@
text
@d7 1
a7 1
Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2004 Free Software Foundation, Inc.
d114 1
a114 4
        {
          value = value + (value & 0x8000 ? 0x10000 : 0);
          value >>= 16;
        }
@


1.18
log
@regenerate cgen files after prototype fix
@
text
@d150 5
a154 1
	value &= 0xffff;
d317 3
d325 3
@


1.17
log
@opcodes:
	* cgen-asm.in (@@arch@@_cgen_assemble_insn): CGEN_INSN_RELAX renamed to
	CGEN_INSN_RELAXED.
	* fr30-asm.c,fr30-desc.c,fr30-desc.h: Regenerate.
	* frv-asm.c,frv-desc.c,frv-desc.h: Regenerate.
	* ip2k-asm.c,ip2k-desc.c,ip2k-desc.h: Regenerate.
	* iq2000-asm.c,iq2000-desc.c,iq2000-desc.h: Regenerate.
	* m32r-asm.c,m32r-desc.c,m32r-desc.h,m32r-opc.c: Regenerate.
	* openrisc-asm.c,openrisc-desc.c,openrisc-desc.h: Regenerate.
	* xstormy16-asm.c,xstormy16-desc.c,xstormy16-desc.h: Regenerate.
gas:
	* cgen.c (gas_cgen_finish_insn): CGEN_INSN_RELAX renamed to
	CGEN_INSN_RELAXED.
	* config/tc-fr30.c (md_estimate_size_before_relax): Ditto.
	* config/tc-m32r.c (md_estimate_size_before_relax): Ditto.
	* config/tc-openrisc.c (md_estimate_size_before_relax): Ditto.
@
text
@d46 1
a46 1
     PARAMS ((CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *));
d361 1
a361 2
m32r_cgen_build_insn_regex (insn)
     CGEN_INSN *insn;
d484 4
a487 5
parse_insn_normal (cd, insn, strp, fields)
     CGEN_CPU_DESC cd;
     const CGEN_INSN *insn;
     const char **strp;
     CGEN_FIELDS *fields;
d625 5
a629 6
m32r_cgen_assemble_insn (cd, str, fields, buf, errmsg)
     CGEN_CPU_DESC cd;
     const char *str;
     CGEN_FIELDS *fields;
     CGEN_INSN_BYTES_PTR buf;
     char **errmsg;
d733 1
a733 3
m32r_cgen_asm_hash_keywords (cd, opvals)
     CGEN_CPU_DESC cd;
     CGEN_KEYWORD *opvals;
@


1.16
log
@Regernate cgen built files.
@
text
@d662 1
a662 1
      /* If the RELAX attribute is set, this is an insn that shouldn't be
d665 1
a665 1
      if (CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAX) != 0)
@


1.16.16.1
log
@Merge drow-cplus-branch to:
  cvs rtag -D 2003-12-14 00:00:00 UTC drow-cplus-merge-20031214 gdb+dejagnu
@
text
@d46 1
a46 1
  (CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *);
d150 1
a150 5
        {
	  value &= 0xffff;
          if (value & 0x8000)
             value |= 0xffff0000;
        }
a312 3
    case M32R_OPERAND_UIMM3 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM3, &fields->f_uimm3);
      break;
a318 3
    case M32R_OPERAND_UIMM8 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM8, &fields->f_uimm8);
      break;
d361 2
a362 1
m32r_cgen_build_insn_regex (CGEN_INSN *insn)
d485 5
a489 4
parse_insn_normal (CGEN_CPU_DESC cd,
		   const CGEN_INSN *insn,
		   const char **strp,
		   CGEN_FIELDS *fields)
d627 6
a632 5
m32r_cgen_assemble_insn (CGEN_CPU_DESC cd,
			   const char *str,
			   CGEN_FIELDS *fields,
			   CGEN_INSN_BYTES_PTR buf,
			   char **errmsg)
d662 1
a662 1
      /* If the RELAXED attribute is set, this is an insn that shouldn't be
d665 1
a665 1
      if (CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAXED) != 0)
d736 3
a738 1
m32r_cgen_asm_hash_keywords (CGEN_CPU_DESC cd, CGEN_KEYWORD *opvals)
@


1.16.14.1
log
@2003-06-27  David Carlton  <carlton@@kealia.com>

	* Merge with mainline; tag is carlton_dictionary-20030627-merge.
@
text
@d662 1
a662 1
      /* If the RELAXED attribute is set, this is an insn that shouldn't be
d665 1
a665 1
      if (CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAXED) != 0)
@


1.16.14.2
log
@2003-09-17  David Carlton  <carlton@@kealia.com>

	* Merge with mainline; tag is carlton_dictionary-20030917-merge.
@
text
@d46 1
a46 1
  (CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *);
d361 2
a362 1
m32r_cgen_build_insn_regex (CGEN_INSN *insn)
d485 5
a489 4
parse_insn_normal (CGEN_CPU_DESC cd,
		   const CGEN_INSN *insn,
		   const char **strp,
		   CGEN_FIELDS *fields)
d627 6
a632 5
m32r_cgen_assemble_insn (CGEN_CPU_DESC cd,
			   const char *str,
			   CGEN_FIELDS *fields,
			   CGEN_INSN_BYTES_PTR buf,
			   char **errmsg)
d736 3
a738 1
m32r_cgen_asm_hash_keywords (CGEN_CPU_DESC cd, CGEN_KEYWORD *opvals)
@


1.16.14.3
log
@2003-12-15  David Carlton  <carlton@@kealia.com>

	* Merge with mainline; tag is carlton_dictionary-20031215-merge.
	* cp-support.c (class_name_from_physname): Add DMGL_PARAMS to call
	to cplus_demangle.
	(method_name_from_physname): Ditto.
@
text
@d150 1
a150 5
        {
	  value &= 0xffff;
          if (value & 0x8000)
             value |= 0xffff0000;
        }
a312 3
    case M32R_OPERAND_UIMM3 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM3, &fields->f_uimm3);
      break;
a317 3
      break;
    case M32R_OPERAND_UIMM8 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM8, &fields->f_uimm8);
@


1.15
log
@[ include/opcode/ChangeLog ]

2002-01-22  Graydon Hoare  <graydon@@redhat.com>

	* cgen.h (CGEN_MAYBE_MULTI_IFLD): New structure.
	(CGEN_OPERAND): Add CGEN_MAYBE_MULTI_IFLD field.

[ opcodes/ChangeLog ]

2002-01-22  Graydon Hoare  <graydon@@redhat.com>

	* fr30-asm.c: Regenerate.
	* fr30-desc.c: Likewise.
	* fr30-desc.h: Likewise.
	* fr30-dis.c: Likewise.
	* fr30-ibld.c: Likewise.
	* fr30-opc.c: Likewise.
	* fr30-opc.h: Likewise.
	* m32r-asm.c: Likewise.
	* m32r-desc.c: Likewise.
	* m32r-desc.h: Likewise.
	* m32r-dis.c: Likewise.
	* m32r-ibld.c: Likewise.
	* m32r-opc.c: Likewise.
	* m32r-opc.h: Likewise.
	* m32r-opinst.c: Likewise.
	* openrisc-asm.c: Likewise.
	* openrisc-desc.c: Likewise.
	* openrisc-desc.h: Likewise.
	* openrisc-dis.c: Likewise.
	* openrisc-ibld.c: Likewise.
	* openrisc-opc.c: Likewise.
	* openrisc-opc.h: Likewise.
	* xstormy16-desc.c: Likewise.

[ cgen/ChangeLog ]

2002-01-22  Graydon Hoare  <graydon@@redhat.com>

	* desc-cpu.scm (ifld-number-cache): Add.
	(ifld-number): Add.
	(gen-maybe-multi-ifld-of-op): Add.
	(gen-maybe-multi-ifld): Add.
	(gen-multi-ifield-nodes): Add.
	(cgen-desc.c): Add call to gen-multi-ifield-nodes.
@
text
@d576 1
a576 1
      errmsg = m32r_cgen_parse_operand (cd, CGEN_SYNTAX_FIELD (*syn),
@


1.15.8.1
log
@merge from trunk
@
text
@d576 1
a576 1
      errmsg = cd->parse_operand (cd, CGEN_SYNTAX_FIELD (*syn),
@


1.14
log
@Use safe-ctype.h not ctype.h
@
text
@d222 1
a222 2
   the handlers.
*/
@


1.13
log
@work around locale problems for case insensitivity
@
text
@a28 1
#include <ctype.h>
d38 1
d40 1
a40 1
#undef min
d42 1
a42 1
#undef max
d48 1
a48 1
/* -- assembler routines inserted here */
d350 1
a350 2
/*
  Regex construction routine.
d352 3
a354 3
  This translates an opcode syntax string into a regex string,
  by replacing any non-character syntax element (such as an
  opcode) with the pattern '.*'
d356 2
a357 2
  It then compiles the regex and stores it in the opcode, for
  later use by m32r_cgen_assemble_insn
d359 1
a359 1
  Returns NULL for success, an error message for failure.  */
a366 1
  int mnem_len;
a433 3

	  /* Insert syntax char into rx.  */
	  *rx++ = c;
d467 1
a467 1
    return msg;
d508 1
a508 1
  while (*p && tolower (*p) == tolower (*str))
d515 1
a515 1
  if (* str && !isspace (* str))
d544 1
a544 1
	  if (tolower (*str) == tolower (CGEN_SYNTAX_CHAR (* syn)))
d593 1
a593 1
      while (isspace (* str))
d642 1
a642 1
  while (isspace (* str))
@


1.12
log
@Fix compile time warnings in cgen-generated files
@
text
@d360 1
a360 1
  Returns NULL for success, an error message for failure. */
d376 3
a378 2
  /* Mnemonics come first in the syntax string  */
  if (! CGEN_SYNTAX_MNEMONIC_P (* syn)) return "missing mnemonic in syntax string";
d381 20
a400 5
  /* copy the literal mnemonic out of the insn */
  memset (rx, 0, CGEN_MAX_RX_ELEMENTS);
  mnem_len = strlen(mnem);
  memcpy (rx, mnem, mnem_len);
  rx += mnem_len;
d402 2
a403 2
  /* copy any remaining literals from the syntax string into the rx */
  for(; * syn != 0 && rx < rxbuf + (CGEN_MAX_RX_ELEMENTS - 9); ++syn, ++rx) 
d407 7
a413 6
	 char tmp = CGEN_SYNTAX_CHAR (* syn);
	 switch (tmp) 
           {
	     /* escape any regex metacharacters in the syntax */
	   case '.': case '[': case '\\': 
	   case '*': case '^': case '$': 
d416 3
a418 3
	   case '?': case '{': case '}': 
	   case '(': case ')': case '*':
	   case '|': case '+': case ']':
d420 16
d437 2
a438 5
	     * rx++ = '\\';
	     break;  
	   }
	 /* insert syntax char into rx */
	* rx = tmp;
d442 3
a444 3
	  /* replace non-syntax fields with globs */
	  * rx = '.';
	  * ++rx = '*';
d448 1
a448 1
  /* trailing whitespace ok */
d455 1
a455 1
  /* but anchor it after that */
d460 1
a460 1
  reg_err = regcomp ((regex_t *) CGEN_INSN_RX (insn), rxbuf, REG_NOSUB|REG_ICASE);
d467 1
d488 1
a488 2
   Returns NULL for success, an error message for failure.
*/
d562 1
d572 1
a654 1

d662 2
a663 1
      /* not usually needed as unsupported opcodes shouldn't be in the hash lists */
a667 1

d676 1
a676 1
      /* skip this insn if str doesn't look right lexically */
d688 1
a688 1
      /* ??? 0 is passed for `pc' */
d705 1
a705 1
       Failing that, use parse_errmsg */
d708 2
a709 1
		  recognized_mnemonic ? _("unrecognized form of instruction") :
@


1.11
log
@Fix compile time warnings
@
text
@d29 1
a31 1
#include "safe-ctype.h"
d45 2
a46 6
static const char * parse_insn_normal       PARAMS ((CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *));
static const char * parse_hash              PARAMS ((CGEN_CPU_DESC, const char **, int, unsigned long *));
static const char * parse_hi16              PARAMS ((CGEN_CPU_DESC, const char **, int, unsigned long *));
static const char * parse_slo16             PARAMS ((CGEN_CPU_DESC, const char **, int, long *));
static const char * parse_ulo16             PARAMS ((CGEN_CPU_DESC, const char **, int, unsigned long *));
       const char * m32r_cgen_parse_operand PARAMS ((CGEN_CPU_DESC, int, const char **, CGEN_FIELDS *));
d51 8
d208 3
d234 1
a234 1
  long junk;
d360 1
a360 2
  returns NULL for success, an error message for failure 
*/
d483 1
a483 1
  while (*p && TOLOWER (*p) == TOLOWER (*str))
d490 1
a490 1
  if (* str && !ISSPACE (* str))
d519 1
a519 1
	  if (TOLOWER (*str) == TOLOWER (CGEN_SYNTAX_CHAR (* syn)))
d566 1
a566 1
      while (ISSPACE (* str))
d615 1
a615 1
  while (ISSPACE (* str))
@


1.10
log
@Locale changes from Bruno Haible  <haible@@clisp.cons.org>.
@
text
@d38 1
d45 6
a50 2
static const char * parse_insn_normal
     PARAMS ((CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *));
d60 1
a60 1
     CGEN_CPU_DESC cd;
d62 2
a63 2
     int opindex;
     unsigned long *valuep;
d360 1
a360 1
  CGEN_OPCODE *opc = CGEN_INSN_OPCODE (insn);
@


1.9
log
@        * cgen-ibld.in (extract_normal): Match type of VALUE and MASK
        to *VALUEP.  Regenerate all cgen files.
@
text
@a28 1
#include <ctype.h>
d31 1
d472 1
a472 1
  while (*p && tolower (*p) == tolower (*str))
d479 1
a479 1
  if (* str && !isspace (* str))
d508 1
a508 1
	  if (tolower (*str) == tolower (CGEN_SYNTAX_CHAR (* syn)))
d555 1
a555 1
      while (isspace (* str))
d604 1
a604 1
  while (isspace (* str))
@


1.8
log
@* m32r disasm bug fix

2001-05-04  Frank Ch. Eigler  <fche@@redhat.com>

	* m32r-dis.c, -asm.c, -ibld.c: Regenerated with disassembler fixes.

2001-05-04  Frank Ch. Eigler  <fche@@redhat.com>

	* cgen-dis.in (print_insn): Remove call to read_insn.  Instead,
	assume incoming buffer already has the base insn loaded.  Handle
	case of smaller-than-base instructions for variable-length case.
@
text
@d37 1
d337 98
d601 1
d617 1
d634 5
d666 1
@


1.7
log
@Fix typos in ChangeLogs; fix dates in copyright notices
@
text
@d553 1
a555 1
#ifdef CGEN_VERBOSE_ASSEMBLER_ERRORS
@


1.6
log
@2001-03-05  Dave Brolley  <brolley@@redhat.co

        * opcodes/fr30-asm.c: Regenerate.
        * opcodes/fr30-desc.c: Regenerate.
        * opcodes/fr30-desc.h: Regenerate.
        * opcodes/fr30-dis.c: Regenerate.
        * opcodes/fr30-ibld.c: Regenerate.
        * opcodes/fr30-opc.c: Regenerate.
        * opcodes/fr30-opc.h: Regenerate.
        * opcodes/m32r-asm.c: Regenerate.
        * opcodes/m32r-desc.c: Regenerate.
        * opcodes/m32r-desc.h: Regenerate.
        * opcodes/m32r-dis.c: Regenerate.
        * opcodes/m32r-ibld.c: Regenerate.
        * opcodes/m32r-opc.c: Regenerate.
        * opcodes/m32r-opc.h: Regenerate.
        * opcodes/m32r-opinst.c: Regenerate.
@
text
@d7 1
a7 1
Copyright (C) 1996, 1997, 1998, 1999, 2001 Free Software Foundation, Inc.
@


1.5
log
@2000-08-28  Dave Brolley  <brolley@@redhat.com>

	* cgen-ibld.in (cgen_put_insn_int_value): New function.
	(insert_normal): Allow for non-zero word_offset with CGEN_INT_INSN_P.
	(insert_insn_normal): Use cgen_put_insn_int_value with CGEN_INT_INSN_P.
	(extract_normal): Allow for non-zero word_offset with CGEN_INT_INSN_P.
	* cgen-dis.in (read_insn): New static function.
	(print_insn): Use read_insn to read the insn into the buffer and set
	up for disassembly.
	(print_insn): in CGEN_INT_INSN_P, make sure that the entire insn is
	in the buffer.
	* fr30-asm.c: Regenerated.
	* fr30-desc.c: Regenerated.
	* fr30-desc.h Regenerated.
	* fr30-dis.c: Regenerated.
	* fr30-ibld.c: Regenerated.
	* fr30-opc.c: Regenerated.
	* fr30-opc.h Regenerated.
	* m32r-asm.c: Regenerated.
	* m32r-desc.c: Regenerated.
	* m32r-desc.h Regenerated.
	* m32r-dis.c: Regenerated.
	* m32r-ibld.c: Regenerated.
	* m32r-opc.c: Regenerated.
@
text
@d7 1
a7 1
Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.
d362 1
a362 1
  const unsigned char * syn;
d412 1
a412 1
	      if (* syn == ' ')
d418 1
a418 1
	  else
d424 10
a433 1
		       *syn, *str);
d450 1
a450 1
  if (* syn == '\0')
d500 2
a501 1
  const char *tmp_errmsg = NULL;
d536 2
a537 2
      tmp_errmsg = CGEN_PARSE_FN (cd, insn) (cd, insn, & str, fields);
      if (tmp_errmsg != NULL)
d541 3
a543 3
      tmp_errmsg = CGEN_INSERT_FN (cd, insn) (cd, insn, fields, buf,
					      (bfd_vma) 0);
      if (tmp_errmsg != NULL)
a550 4
  /* Make sure we leave this with something at this point. */
  if (tmp_errmsg == NULL)
    tmp_errmsg = "unknown mnemonic";

d553 1
d556 6
a561 1
    /* if verbose error messages, use errmsg from CGEN_PARSE_FN */
@


1.5.2.1
log
@Update copyright notices.
@
text
@d7 1
a7 1
Copyright 1996, 1997, 1998, 1999, 2000, 2001 Free Software Foundation, Inc.
@


1.4
log
@2000-02-23  Andrew Haley  <aph@@cygnus.com>

        * m32r-asm.c, m32r-desc.c, m32r-desc.h, m32r-dis.c,
        m32r-ibld.c,m32r-opc.h: Rebuild.
@
text
@d409 1
a409 1
	  if (*str == CGEN_SYNTAX_CHAR (* syn))
d421 5
a425 3
	      /* FIXME: would like to return something like
		 "expected char `c'" */
	      return _("syntax error");
d491 1
a491 1
  const char *tmp_errmsg;
d526 3
a528 10
      if (!(tmp_errmsg = CGEN_PARSE_FN (cd, insn) (cd, insn, & str, fields)))
	{
	  /* ??? 0 is passed for `pc' */
	  if (CGEN_INSERT_FN (cd, insn) (cd, insn, fields, buf, (bfd_vma) 0)
	      != NULL)
	    continue;
	  /* It is up to the caller to actually output the insn and any
	     queued relocs.  */
	  return insn;
	}
d530 9
a538 1
      /* Try the next entry.  */
d540 4
@


1.3
log
@	* fr30-asm.c,fr30-desc.h: Rebuild.
	* m32r-asm.c,m32r-desc.c,m32r-desc.h: Rebuild.  Add m32rx support.
	* m32r-dis.c,m32r-ibld.c,m32r-opc.c,m32r-opc.h,m32r-opinst.c: Ditto.
@
text
@d489 1
d506 2
a507 1
#if 0 /* not needed as unsupported opcodes shouldn't be in the hash lists */
d524 1
a524 1
      if (! CGEN_PARSE_FN (cd, insn) (cd, insn, & str, fields))
a537 2
  /* FIXME: We can return a better error message than this.
     Need to track why it failed and pick the right one.  */
d539 11
a549 1
    static char errbuf[100];
d556 1
@


1.2
log
@	* fr30-asm.c,fr30-desc.h,fr30-dis.c,fr30-ibld.c,fr30-opc.c: Rebuild.
	* m32r-asm.c,m32r-desc.h,m32r-dis.c,m32r-ibld.c,m32r-opc.c: Rebuild.
	* m32r-opinst.c: Rebuild.
@
text
@d225 9
d267 3
d375 6
a380 2
  
  if (* p || (* str && !isspace (* str)))
d382 1
d405 4
@


1.1
log
@Initial revision
@
text
@d219 3
a221 1
  const char * errmsg;
d253 1
a253 1
      errmsg = parse_hash (cd, strp, M32R_OPERAND_HASH, &fields->f_nil);
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

