
 add_fsm_encoding \
       {axi_mux4.mx_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {axi_demux4.dm_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {axi_demux4__parameterized0.dm_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {cvita_dechunker.state} \
       { }  \
       {{00 00} {01 10} {10 11} {11 01} }

 add_fsm_encoding \
       {cvita_chunker.state} \
       { }  \
       {{00 00} {01 10} {10 11} {11 01} }

 add_fsm_encoding \
       {rxmac_to_ll8.xfer_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 100} {100 011} {101 110} {111 101} }

 add_fsm_encoding \
       {ll8_to_txmac.xfer_state} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 100} }

 add_fsm_encoding \
       {mdio.state} \
       { }  \
       {{00000000 0000000} {00000001 0000001} {00000010 0000010} {00000011 0000011} {00000100 0000100} {00000101 0000101} {00000110 0000110} {00000111 0000111} {00001000 0001000} {00001001 0001001} {00001010 0001010} {00001011 0001011} {00001100 0001100} {00001101 0001101} {00001110 0001110} {00001111 0001111} {00010000 0010000} {00010001 0010001} {00010010 0010010} {00010011 0010011} {00010100 0010100} {00010101 0010101} {00010110 0010110} {00010111 0010111} {00011000 0011000} {00011001 0011001} {00011010 0011010} {00011011 0011011} {00011100 0011100} {00011101 0011101} {00011110 0011110} {00011111 0011111} {00100000 0100000} {00100001 0100001} {00100010 0100011} {00100011 0100010} {00100100 0100100} {00100101 0100101} {00100110 0100110} {00100111 0100111} {00101000 0101000} {00101001 0101001} {00101010 0101010} {00101011 0101011} {00101100 0101100} {00101101 0101101} {00101110 0101110} {00101111 0101111} {00110000 0110000} {00110001 0110001} {00110010 1010010} {00110011 1010011} {00110100 1010100} {00110101 1010101} {00110110 1010110} {00110111 1010111} {00111000 1011000} {00111001 1011001} {00111010 1011010} {00111011 1011011} {00111100 1011100} {00111101 1011101} {00111110 1011110} {00111111 1011111} {01000000 1100000} {01000001 1100001} {01000010 1100010} {01000011 0110010} {01000100 0110011} {01000101 0110100} {01000110 0110101} {01000111 0110110} {01001000 0110111} {01001001 0111000} {01001010 0111001} {01001011 0111010} {01001100 0111011} {01001101 0111100} {01001110 0111101} {01001111 0111110} {01010000 0111111} {01010001 1000000} {01010010 1000001} {01010011 1000010} {01010100 1000011} {01010101 1000100} {01010110 1000101} {01010111 1000110} {01011000 1000111} {01011001 1001000} {01011010 1001001} {01011011 1001010} {01011100 1001011} {01011101 1001100} {01011110 1001101} {01011111 1001110} {01100000 1001111} {01100001 1010000} {01100010 1010001} {01100011 1100011} }

 add_fsm_encoding \
       {tx_dequeue.curr_state_enc} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {wishbone_if.state} \
       { }  \
       {{00000000 0000000} {00000001 0000001} {00000010 0000010} {00000011 0000011} {00000100 0000100} {00000101 0000101} {00000110 0000110} {00000111 0000111} {00001000 0001000} {00001001 0001001} {00001010 0001010} {00001011 0001011} {00001100 0001100} {00001101 0001101} {00001110 0001110} {00001111 0001111} {00010000 0010000} {00010001 0010001} {00010010 0010010} {00010011 0010011} {00010100 0010100} {00010101 0010101} {00010110 0010110} {00010111 0010111} {00011000 0011000} {00011001 0011001} {00011010 0011010} {00011011 0011011} {00011100 0011100} {00011101 0011101} {00011110 0011110} {00011111 0011111} {00100000 0100000} {00100001 0100001} {00100010 0100011} {00100011 0100010} {00100100 0100100} {00100101 0100101} {00100110 0100110} {00100111 0100111} {00101000 0101000} {00101001 0101001} {00101010 0101010} {00101011 0101011} {00101100 0101100} {00101101 0101101} {00101110 0101110} {00101111 0101111} {00110000 0110000} {00110001 0110001} {00110010 1010010} {00110011 1010011} {00110100 1010100} {00110101 1010101} {00110110 1010110} {00110111 1010111} {00111000 1011000} {00111001 1011001} {00111010 1011010} {00111011 1011011} {00111100 1011100} {00111101 1011101} {00111110 1011110} {00111111 1011111} {01000000 1100000} {01000001 1100001} {01000010 1100010} {01000011 0110010} {01000100 0110011} {01000101 0110100} {01000110 0110101} {01000111 0110110} {01001000 0110111} {01001001 0111000} {01001010 0111001} {01001011 0111010} {01001100 0111011} {01001101 0111100} {01001110 0111101} {01001111 0111110} {01010000 0111111} {01010001 1000000} {01010010 1000001} {01010011 1000010} {01010100 1000011} {01010101 1000100} {01010110 1000101} {01010111 1000110} {01011000 1000111} {01011001 1001000} {01011010 1001001} {01011011 1001010} {01011100 1001011} {01011101 1001100} {01011110 1001101} {01011111 1001110} {01100000 1001111} {01100001 1010000} {01100010 1010001} {01100011 1100011} }

 add_fsm_encoding \
       {xge64_to_axi64.state} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0111} {0011 0110} {0100 0101} {0101 0100} {0110 0011} {0111 0010} {1000 1000} }

 add_fsm_encoding \
       {mig_7series_v4_0_tempmon.xadc_supplied_temperature.tempmon_state} \
       { }  \
       {{000 0001} {001 0010} {010 0100} {011 1000} }

 add_fsm_encoding \
       {axi_mux4__parameterized1.mx_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {cmd_pkt_proc.state} \
       { }  \
       {{0000 000} {0001 010} {0010 011} {0011 100} {0100 101} {0101 110} {0111 111} {1000 001} }

 add_fsm_encoding \
       {chdr_framer.chdr_state} \
       { }  \
       {{0000 0001} {0001 0010} {0010 0100} {0011 1000} }

 add_fsm_encoding \
       {axi_mux4__parameterized0.mx_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {axi_chdr_test_pattern.tx_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} }

 add_fsm_encoding \
       {axi_chdr_test_pattern.rx_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 100} {100 011} }

 add_fsm_encoding \
       {axi_dma_fifo.output_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {axi_dma_fifo.input_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {axi_dma_fifo__parameterized0.output_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {axi_dma_fifo__parameterized0.input_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {dds_freq_tune__xdcDup__1.state} \
       { }  \
       {{000 00} {001 01} {010 10} {011 11} }

 add_fsm_encoding \
       {dds_freq_tune.state} \
       { }  \
       {{000 00} {001 01} {010 10} {011 11} }

 add_fsm_encoding \
       {axi_stream_to_wb.tx_state} \
       { }  \
       {{00 0001} {01 0010} {10 0100} {11 1000} }

 add_fsm_encoding \
       {i2c_master_bit_ctrl.c_state} \
       { }  \
       {{00000000000000000 00000} {00000000000000001 00001} {00000000000000010 00010} {00000000000000100 00011} {00000000000001000 00100} {00000000000010000 00101} {00000000000100000 00110} {00000000001000000 00111} {00000000010000000 01000} {00000000100000000 01001} {00000001000000000 01110} {00000010000000000 01111} {00000100000000000 10000} {00001000000000000 10001} {00010000000000000 01010} {00100000000000000 01011} {01000000000000000 01100} {10000000000000000 01101} }

 add_fsm_encoding \
       {i2c_master_byte_ctrl.c_state} \
       { }  \
       {{00000 000} {00001 001} {00010 010} {00100 011} {01000 100} {10000 101} }

 add_fsm_encoding \
       {simple_spi_core__parameterized0.state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} }

 add_fsm_encoding \
       {axi_mux4__parameterized2.mx_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {axi_demux4__parameterized1.dm_state} \
       { }  \
       {{0000 000} {0001 001} {0010 010} {0100 011} {1000 100} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1.mi_state} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 111} {101 110} {110 100} {111 101} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo.mi_state} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 111} {101 110} {110 100} {111 101} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_14_axic_reg_srl_fifo.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {cmd_pkt_proc__parameterized0.state} \
       { }  \
       {{0000 0000} {0001 0010} {0010 0011} {0011 0100} {0100 0101} {0101 0110} {0110 0111} {0111 1000} {1000 0001} }

 add_fsm_encoding \
       {rx_control_gen3.ibs_state} \
       { }  \
       {{000 00} {001 01} {010 10} {011 11} }

 add_fsm_encoding \
       {simple_spi_core.state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} }
