Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
