$date
	Sat Oct 22 20:06:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#796068
b1001 !
1"
#796070
b1001 &
b1001 %
1$
#796071
0"
#796074
b11100 &
b11100 %
#796078
b1110 &
b1110 %
#796082
b111 &
b111 %
#796086
b10110 &
b10110 %
#796090
b1011 &
b1011 %
#796094
b100010 &
b100010 %
#796098
b10001 &
b10001 %
#796102
b110100 &
b110100 %
#796106
b11010 &
b11010 %
#796110
b1101 &
b1101 %
#796114
b101000 &
b101000 %
#796118
b10100 &
b10100 %
#796122
b1010 &
b1010 %
#796126
b101 &
b101 %
#796130
b10000 &
b10000 %
#796134
b1000 &
b1000 %
#796138
b100 &
b100 %
#796142
b10 &
b10 %
#796146
b1 &
b1 %
1#
#796150
b0 &
0#
b0 %
0$
#1839898
b11010 &
b11010 %
1$
b11010 !
1"
#1839899
0"
#1839902
b1101 &
b1101 %
#1839906
b101000 &
b101000 %
#1839910
b10100 &
b10100 %
#1839914
b1010 &
b1010 %
#1839918
b101 &
b101 %
#1839922
b10000 &
b10000 %
#1839926
b1000 &
b1000 %
#1839930
b100 &
b100 %
#1839934
b10 &
b10 %
#1839938
b1 &
b1 %
1#
#1839942
b0 &
0#
b0 %
0$
#2831739
b11 !
1"
#2831742
b11 &
b11 %
1$
#2831743
0"
#2831746
b1010 &
b1010 %
#2831750
b101 &
b101 %
#2831754
b10000 &
b10000 %
#2831758
b1000 &
b1000 %
#2831762
b100 &
b100 %
#2831766
b10 &
b10 %
#2831770
b1 &
b1 %
1#
#2831774
b0 &
0#
b0 %
0$
#4500012
