Release 14.1 Map P.15xf (nt)
Xilinx Map Application Log File for Design 'proyfinal'

Design Information
------------------
Command Line   : map -o proyfinal_map.ncd -pr b -ol high -timing -detail
proyfinal.ngd proyfinal.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -5
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Thu Feb 02 00:22:38 2023

Mapping design into LUTs...
Writing file proyfinal_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dbb4123a) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:dbb4123a) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dbb4123a) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:fee3409b) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fee3409b) REAL time: 11 secs 

Phase 6.4  Local Placement Optimization
......................................
..............................................
Phase 6.4  Local Placement Optimization (Checksum:fee3409b) REAL time: 18 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:fee3409b) REAL time: 18 secs 

Phase 8.8  Global Placement
..................................
.......................
.............
....................................................................................................................................................................
........................................................................
.......................................................................................................................................
Phase 8.8  Global Placement (Checksum:876d2a8d) REAL time: 35 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:876d2a8d) REAL time: 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:876d2a8d) REAL time: 35 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:54ad8b69) REAL time: 56 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:54ad8b69) REAL time: 56 secs 

Total REAL time to Placer completion: 56 secs 
Total CPU  time to Placer completion: 56 secs 
Running post-placement packing...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         2,005 out of  15,360   13%
  Number of 4 input LUTs:             3,175 out of  15,360   20%
Logic Distribution:
  Number of occupied Slices:          2,493 out of   7,680   32%
    Number of Slices containing only related logic:   2,493 out of   2,493 100%
    Number of Slices containing unrelated logic:          0 out of   2,493   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,375 out of  15,360   21%
    Number used as logic:             2,707
    Number used as a route-thru:        200
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 31 out of     173   17%
    IOB Flip Flops:                       4
    IOB Latches:                          3
  Number of RAMB16s:                     17 out of      24   70%
  Number of MULT18X18s:                   3 out of      24   12%
  Number of BUFGMUXs:                     3 out of       8   37%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  258 MB
Total REAL time to MAP completion:  59 secs 
Total CPU time to MAP completion:   58 secs 

Mapping completed.
See MAP report file "proyfinal_map.mrp" for details.
