Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\GitHub\FAccel-CNN\hardware\verilog\microntrollers\forth_micro\Terasic_DE0_Nano_DevKit\JTAG_UART\jtag_uart.qsys --synthesis=VERILOG --output-directory=C:\GitHub\FAccel-CNN\hardware\verilog\microntrollers\forth_micro\Terasic_DE0_Nano_DevKit\JTAG_UART\jtag_uart\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading JTAG_UART/jtag_uart.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 20.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: jtag_uart.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'jtag_uart_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart --dir=C:/Users/NUC/AppData/Local/Temp/alt8603_4536381050068828402.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/NUC/AppData/Local/Temp/alt8603_4536381050068828402.dir/0002_jtag_uart_gen//jtag_uart_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'jtag_uart_jtag_uart'
Info: jtag_uart: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: rst_controller: "jtag_uart" instantiated altera_reset_controller "rst_controller"
Info: jtag_uart: Done "jtag_uart" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
