
*** Running vivado
    with args -log fir_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Mar 13 14:11:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fir_filter.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/utils_1/imports/synth_1/Pipelined_FIR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/utils_1/imports/synth_1/Pipelined_FIR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir_filter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.941 ; gain = 468.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir_filter' [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/sources_1/new/fir_filter.sv:3]
INFO: [Synth 8-3876] $readmem data file 'fir_coeffs_binary.mem' is read successfully [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/sources_1/new/fir_filter.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter' (0#1) [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/sources_1/new/fir_filter.sv:3]
WARNING: [Synth 8-6014] Unused sequential element delay_pipeline_reg[203] was removed.  [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/sources_1/new/fir_filter.sv:28]
WARNING: [Synth 8-6014] Unused sequential element delay_pipeline_reg[202] was removed.  [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/sources_1/new/fir_filter.sv:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.828 ; gain = 588.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.828 ; gain = 588.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.828 ; gain = 588.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1143.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/constrs_1/new/fir_filter.xdc]
Finished Parsing XDC File [C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.srcs/constrs_1/new/fir_filter.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1236.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1236.379 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1236.379 ; gain = 681.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1236.379 ; gain = 681.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1236.379 ; gain = 681.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1236.379 ; gain = 681.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 95    
+---Registers : 
	               64 Bit    Registers := 101   
	               16 Bit    Registers := 202   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x11).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x111).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1001).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1100).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x11).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1010).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x111).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1100).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1100).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x111).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1010).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x11).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1100).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1001).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x101).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1011).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x111).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1110).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x11).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1236.379 ; gain = 681.379
---------------------------------------------------------------------------------
 Sort Area is  p_0_out_10 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_12 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_17 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_19 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_1c : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_1d : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_20 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_27 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_2a : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_2b : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_2e : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_30 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_35 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_37 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_39 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_3a : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_3b : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_3d : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_4 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_40 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_42 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_7 : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_a : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_c : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_d : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_e : 0 0 : 513 513 : Used 1 time 0
 Sort Area is  p_0_out_11 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_14 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_15 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_16 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_18 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_1a : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_1b : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_1e : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_1f : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_2 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_21 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_22 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_23 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_24 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_25 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_26 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_28 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_29 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_2c : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_2d : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_2f : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_31 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_32 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_33 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_36 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_38 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_3c : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_3e : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_3f : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_41 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_43 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_6 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_8 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_9 : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_b : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_f : 0 0 : 488 488 : Used 1 time 0
 Sort Area is  p_0_out_0 : 0 0 : 230 230 : Used 1 time 0
 Sort Area is  p_0_out_13 : 0 0 : 230 230 : Used 1 time 0
 Sort Area is  p_0_out_34 : 0 0 : 230 230 : Used 1 time 0
 Sort Area is  p_0_out_44 : 0 0 : 230 230 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter  | A*(B:0x11)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x111)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1001) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x110)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1100) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x11)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1010) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x111)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1100) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1100) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x111)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1010) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x11)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1100) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x110)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1101) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1001) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x101)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1011) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x111)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1110) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x11)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1393.977 ; gain = 838.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1439.797 ; gain = 884.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1461.820 ; gain = 906.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir_filter  | delay_pipeline_reg[21][15]      | 4      | 96    | YES          | NO                 | YES               | 96     | 0       | 
|fir_filter  | accumulator_pipeline_reg[38][6] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|fir_filter  | accumulator_pipeline_reg[38][2] | 8      | 6     | YES          | NO                 | YES               | 6      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter  | A*B         | 30     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*B         | 30     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1356|
|3     |DSP48E1 |    66|
|4     |LUT1    |    95|
|5     |LUT2    |  5390|
|6     |SRL16E  |   110|
|7     |FDCE    |  2947|
|8     |FDRE    |  5891|
|9     |IBUF    |    18|
|10    |OBUF    |    64|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.152 ; gain = 1101.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1656.152 ; gain = 1008.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.152 ; gain = 1101.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1662.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fir_filter' is not ideal for floorplanning, since the cellview 'fir_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1665.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 103b1a4f
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1665.969 ; gain = 1295.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1665.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/code/FIR-Filter-Design/AVLSI_FIR/AVLSI_FIR.runs/synth_1/fir_filter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fir_filter_utilization_synth.rpt -pb fir_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 14:12:33 2025...
