{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@139:149@HdlStmAssign", "assign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    transfer_in_save = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx.v@139:149", "assign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    transfer_in_out = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@148:158", "assign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    store_frame = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@138:148", "assign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@144:154", "assign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    store_frame = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@138:148", "assign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n"]], "Diff Content": {"Delete": [[144, "assign frame_error = frame_error_reg;\n"]], "Add": [[144, "assign error_header_early_termination = error_header_early_termination_reg;\n"]]}}