Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_27 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_25 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_crossbar_v2_1_26 -L proc_sys_reset_v5_0_13 -L axi_protocol_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cgra_loader_tb_behav xil_defaultlib.cgra_loader_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.brute_force_synchronizer
Compiling module xil_defaultlib.dffr(WIDTH=20)
Compiling module xil_defaultlib.dffr(WIDTH=2)
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.one_pulse
Compiling module xil_defaultlib.button_press_unit
Compiling module xil_defaultlib.dffre(WIDTH=12)
Compiling module xil_defaultlib.cgra_loader
Compiling module xil_defaultlib.cgra_loader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cgra_loader_tb_behav
