 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: AddressRouter                       Date:  3-25-2024,  5:14PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
17 /72  ( 24%) 12  /360  (  3%) 15 /216 (  7%)   3  /72  (  4%) 24 /34  ( 71%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        6/54        5/90       8/ 9
FB2           3/18        4/54        2/90       6/ 9
FB3           6/18        2/54        2/90       6/ 9
FB4           2/18        3/54        3/90       4/ 7
             -----       -----       -----      -----    
             17/72       15/216      12/360     24/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'i_clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    18      28
Output        :   15          15    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     24          24

** Power Data **

There are 17 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'AddressRouter.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_as'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_duart_irq'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_fc<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_fc<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_fc<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 15 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
o_cs_duart          1     1     FB1_2   1    I/O     O       STD  FAST 
o_duart_rw          1     1     FB1_6   3    I/O     O       STD  FAST 
o_oe                0     0     FB1_11  6    GCK/I/O O       STD  FAST 
o_we                1     1     FB1_14  7    GCK/I/O O       STD  FAST 
o_cs_ramh           1     3     FB1_15  8    I/O     O       STD  FAST 
o_cs_raml           1     3     FB1_17  9    I/O     O       STD  FAST 
o_cs_roml           1     3     FB2_11  40   GTS/I/O O       STD  FAST 
o_duart_iack        0     0     FB2_14  42   GTS/I/O O       STD  FAST 
o_cs_romh           1     3     FB2_15  43   I/O     O       STD  FAST 
o_ipl<0>            0     0     FB3_5   12   I/O     O       STD  FAST 
o_ipl<1>            0     0     FB3_9   14   I/O     O       STD  FAST 
o_berr              0     0     FB3_11  18   I/O     O       STD  FAST 
o_ipl<2>            0     0     FB3_15  20   I/O     O       STD  FAST 
o_dtack             1     1     FB3_16  24   I/O     O       STD  FAST RESET
io_hlt              1     1     FB3_17  22   I/O     O       STD  FAST 

** 2 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
s_step              1     2     FB4_17  STD  SET
s_switched          2     3     FB4_18  STD  SET

** 9 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
i_duart_dtack       FB1_5   2    I/O     I
i_clk               FB1_9   5    GCK/I/O GCK
i_addr<1>           FB2_6   37   I/O     I
i_addr<0>           FB2_9   39   GSR/I/O I
i_rst               FB2_17  44   I/O     I
i_rw                FB4_2   25   I/O     I
i_lds               FB4_5   26   I/O     I
i_uds               FB4_8   27   I/O     I
i_addr<7>           FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
o_cs_duart            1       0     0   4     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     I
o_duart_rw            1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
o_oe                  0       0     0   5     FB1_11  6     GCK/I/O O
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
o_we                  1       0     0   4     FB1_14  7     GCK/I/O O
o_cs_ramh             1       0     0   4     FB1_15  8     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
o_cs_raml             1       0     0   4     FB1_17  9     I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: i_addr<0>          3: i_lds              5: i_uds 
  2: i_addr<1>          4: i_rw               6: i_addr<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
o_cs_duart           .....X.................................. 1
o_duart_rw           ...X.................................... 1
o_oe                 ........................................ 0
o_we                 ...X.................................... 1
o_cs_ramh            XX..X................................... 3
o_cs_raml            XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
o_cs_roml             1       0     0   4     FB2_11  40    GTS/I/O O
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
o_duart_iack          0       0     0   5     FB2_14  42    GTS/I/O O
o_cs_romh             1       0     0   4     FB2_15  43    I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     I
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: i_addr<0>          3: i_lds              4: i_uds 
  2: i_addr<1>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
o_cs_roml            XXX..................................... 3
o_duart_iack         ........................................ 0
o_cs_romh            XX.X.................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
o_ipl<0>              0       0     0   5     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
o_ipl<1>              0       0     0   5     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
o_berr                0       0     0   5     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
o_ipl<2>              0       0     0   5     FB3_15  20    I/O     O
o_dtack               1       0     0   4     FB3_16  24    I/O     O
io_hlt                1       0     0   4     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: i_rst              2: s_step           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
o_ipl<0>             ........................................ 0
o_ipl<1>             ........................................ 0
o_berr               ........................................ 0
o_ipl<2>             ........................................ 0
o_dtack              .X...................................... 1
io_hlt               X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
s_step                1       0     0   4     FB4_17  34    I/O     I
s_switched            2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_duart_dtack      2: s_step             3: s_switched 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
s_step               X.X..................................... 2
s_switched           XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


io_hlt_I <= '0';
io_hlt <= io_hlt_I when io_hlt_OE = '1' else 'Z';
io_hlt_OE <= NOT i_rst;


o_berr <= '1';


o_cs_duart <= i_addr(7);


o_cs_ramh <= NOT ((NOT i_uds AND NOT i_addr(1) AND i_addr(0)));


o_cs_raml <= NOT ((NOT i_addr(1) AND i_addr(0) AND NOT i_lds));


o_cs_romh <= NOT ((NOT i_uds AND NOT i_addr(1) AND NOT i_addr(0)));


o_cs_roml <= NOT ((NOT i_addr(1) AND NOT i_addr(0) AND NOT i_lds));

FDCPE_o_dtack: FDCPE port map (o_dtack,s_step,i_clk,'0','0');


o_duart_iack <= '1';


o_duart_rw <= i_rw;


o_ipl(0) <= '1';


o_ipl(1) <= '1';


o_ipl(2) <= '1';


o_oe <= '0';


o_we <= i_rw;

FDCPE_s_step: FDCPE port map (s_step,s_step_D,i_clk,'0','0');
s_step_D <= (NOT i_duart_dtack AND s_switched);

FDCPE_s_switched: FDCPE port map (s_switched,s_switched_D,i_clk,'0','0');
s_switched_D <= ((i_duart_dtack)
	OR (NOT s_step AND s_switched));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 o_cs_duart                       23 GND                           
  2 i_duart_dtack                    24 o_dtack                       
  3 o_duart_rw                       25 i_rw                          
  4 KPR                              26 i_lds                         
  5 i_clk                            27 i_uds                         
  6 o_oe                             28 KPR                           
  7 o_we                             29 KPR                           
  8 o_cs_ramh                        30 TDO                           
  9 o_cs_raml                        31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 o_ipl<0>                         34 i_addr<7>                     
 13 KPR                              35 KPR                           
 14 o_ipl<1>                         36 KPR                           
 15 TDI                              37 i_addr<1>                     
 16 TMS                              38 KPR                           
 17 TCK                              39 i_addr<0>                     
 18 o_berr                           40 o_cs_roml                     
 19 KPR                              41 VCC                           
 20 o_ipl<2>                         42 o_duart_iack                  
 21 VCC                              43 o_cs_romh                     
 22 io_hlt                           44 i_rst                         


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
