# Digital Design with RTL Design, VHDL, and Verilog
Frank Vahid 

## Chapter 1

### 1.1 
Digital signals can assume discrete values, analog signals can assume continuos values. 

### 1.2 
00 00 01 10 11 10 01

### 1.3 
<<IMAGE>>

### 1.4 
000000000000 000000000000 000000000001 111111111111 010101010101 000000000000 000000000000 111111111111 111111111111

### 1.5 00 01 11 100000000000 10

### 1.6 

(a) 1001100 1000101 1010100
(b) 1010010 1000101 1010011 1000101 1010100 0100001
(c) 1001000 1000101 1001100 1001100 1001111 0100000 0100100 0110001

### 1.7 A=001, B=010, C=011, D=100, E=101, F=110, G=111

### 1.8

(a) 4
(b) 11
(c) 1
(d) 63
(e) 42

### 1.9

(a) 10
(b) 64
(c) 204
(d) 31
(e) 1497

### 1.10

(a) 3
(b) 15
(c) 30
(d) 60
(e) 26

### 1.11

(a) 1001
(b) 1111
(c) 100000
(d) 10001100

### 1.12

(a) 10011
(b) 11110
(c) 1000000
(d) 10000000

### 1.13

(a) 11
(b) 1000001
(c) 1011010
(d) 1100100

### 1.14 = 1.11
### 1.15 = 1.12
### 1.16 = 1.13

### 1.17

(a) 10111
(b) 1010111
(c) 1111011
(d) 1100101

### 1.18

(a) F0
(b) FF
(c) 5A
(d) 136D

### 1.19

(a) CD
(b) A5
(c) F1
(d) 1B7C

### 1.20

(a) E7
(b) C8
(c) A4
(d) 336D

### 1.21

(a) 1111 1111 
(b) 1111 0000 1010 0010
(c) 0000 1111 0001 0000 0000
(d) 0001 0000 0000

### 1.22

(a) 0100 1111 0101 1110
(b) 0011 1111 1010 1101
(c) 0011 1110 0010 1010
(d) 1101 1110 1110 1101

### 1.23

(a) 1011 0000 1100 0100
(b) 0001 1110 1111 0000 0011
(c) 1111 0000 0000 0010
(d) 1011 1110 1110 1111

### 1.24

(a) 255
(b) 61682
(c) 68696
(d) 256

### 1.25

(a) 16
(b) 1251
(c) 4080
(d) 512

### 1.25

(a) 100000000
(b) 80
(c) 11202
(d) 1003
(e) 88

### 1.26

| Q | num | bin | oct | dec | hex |
|---|-----|-----|-----|-----|-----|
| a | 8      |  4 | 2 | 1 | 1 |
| b | 60     |  6 | 2 | 2 | 2 |
| c | 300    |  9 | 3 | 3 | 3 |
| d | 1000   | 10 | 4 | 4 | 3 |
| e | 999999 | 20 | 7 | 6 | 5 |

### 1.27


## Chapter 2

### 2.1
300.000

### 2.2
1.000

### 2.3
The computacional processing will double every 18 months. 

### 2.4
Approximately 100 billion 

### 2.7
The circuit conducts only if x = 0 AND y = 0.

### 2.8
There is an insulator between the gate and the source to prevent this. 

### 2.9
It will attract allectrons and make the conducting channel.

### 2.10
(a) OR
(b) AND
(c) NOT

### 2.11
(a) PUMP = DETECTOR AND ENABLED
(b) ALARM = NIGHT AND LIGHT NAND MOTION
(c) SPRINNKLER = ENABLED NAND (FREEZING OR RAIN)

### 2.22
F = M + (M' * L)

### 2.23
(a) a b c d
(b) a a' b c c' d
(c) a, a'b, acd, c'

### 2.27
F = abd' + acd' + abc' + ac'd

### 2.28
F = a'bc + a'bd' + ab' + ac + abc + acd

### 2.29
F' = b' + ac'

### 2.30
F' = a' + b'cd'

### 2.49 
Not equivalent

### 2.50
Equivalent

### 2.51
Equivalent

### 2.52
Not equivalent (they are the opposite of each other)

## Chapter 3

### 3.1
(a) 2 * 10^-5

### 3.2
(a) 3.0518 * 10^-5
(b) 10^-8

### 3.3
(a) 1Hz
(b) 1KHz