This is the Term Project for the Course Computer Organization & Architecture <br />
32-bit RISC based processor using Verilog <br />
Project by: Deepraj Das & Jay Priyadarshi
