---
layout: post
title:  "Homer's first blog"
date:   2024-5-21 22:19:10 +0700
tags:
  - blog
---


```verilog
module my_module (
    input   wire logic          clk,
    input   wire logic          en,
    input   wire logic [7:0]    din,
    inout   wire logic [7:0]    bus,
    output  var  logic [7:0]    dout,
    output  var  logic [7:0]    bus
);
```
