----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 06/12/2025 10:02:55 AM
-- Design Name: 
-- Module Name: DSP - v0
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity DSP is
    Port ( RESET : in STD_LOGIC;
           CLOCK : in STD_LOGIC;
           DINA : in STD_LOGIC_VECTOR (63 downto 0);
           DINB : in STD_LOGIC_VECTOR (63 downto 0);
           DOUT : out STD_LOGIC_VECTOR (63 downto 0);
           GETN : out STD_LOGIC;
           DAREADY : in STD_LOGIC;
           DBREADY : in STD_LOGIC;
           START : in STD_LOGIC;
           RDY : out STD_LOGIC;
           DONE : out STD_LOGIC;
           MPTY : in STD_LOGIC);
end DSP;

architecture v0 of DSP is
    
    -- stato
    type state_type is (IDLE, DATAIN, PROC, DECOP, MULT, ACC, NORMROUNDCOMP, ENDED);
    signal state : state_type := IDLE;

    -- costanti
    constant ZERO_106 : std_logic_vector(105 downto 0) := (others => '0');    
    constant ZERO_53 : std_logic_vector(52 downto 0) := (others => '0');
    constant ZERO_11 : std_logic_vector(10 downto 0) := (others => '0');
    
    -- buffer ingresso e uscita
    subtype operand_type is STD_LOGIC_VECTOR(63 downto 0);
    signal a : operand_type := (others => '0');
    signal b : operand_type := (others => '0');
    signal c : operand_type := (others => '0');

    -- registri
    signal sign_a, sign_b, sign_res : STD_LOGIC := '0';
    signal exp_a, exp_b : STD_LOGIC_VECTOR(10 downto 0) := (others => '0');
    signal man_a, man_b : STD_LOGIC_VECTOR(52 downto 0) := (others => '0'); -- 53 bit con '1' implicito
    signal exp_res : STD_LOGIC_VECTOR(11 downto 0) := (others => '0'); -- 1 bit extra per overflow
    signal man_res : STD_LOGIC_VECTOR(105 downto 0) := (others => '0'); -- 53+53
    signal acc_sign : STD_LOGIC := '0';
    signal acc_man_reg : STD_LOGIC_VECTOR(105 downto 0) := (others => '0'); -- 53+53+1
    signal acc_exp_reg : STD_LOGIC_VECTOR(11 downto 0) := (others => '0');
    signal result : STD_LOGIC_VECTOR(63 downto 0) := (others => '0');
    
    -- variabili di supporto non NUMERIC
    signal carry_12 : STD_LOGIC_VECTOR(11 downto 0) := (others => '0');
    signal tmp_12 : STD_LOGIC_VECTOR(11 downto 0) := (others => '0');
    signal carry_106 : STD_LOGIC_VECTOR(105 downto 0) := (others => '0');
    signal y_106 : STD_LOGIC_VECTOR(105 downto 0) := (others => '0');
    signal x_106 : STD_LOGIC_VECTOR(105 downto 0) := (others => '0');
    signal tmp_106 : STD_LOGIC_VECTOR(105 downto 0) := (others => '0');
    signal bias : STD_LOGIC_VECTOR(11 downto 0) := (others => '0');
    signal borrow : STD_LOGIC_VECTOR(11 downto 0) := (others => '0');
    signal found : STD_LOGIC := '0';
    signal GETN_reg : STD_LOGIC := '0';
    signal iready : STD_LOGIC := '0';
    
    -- variabili di supporto con NUMERIC
    signal exp_diff : integer;

begin

    process(CLOCK, RESET)
    begin
        if RESET = '1' then
        DOUT <= (others => '0');
        a <= (others => '0');
        b <= (others => '0');
        c <= (others => '0');
        GETN <= '0';
        DONE <= '0';
        RDY <= '0';
        GETN_reg <= '0';
        iready <= '0';
        bias <= (others => '0');
        borrow <= (others => '0');
        acc_man_reg <= (others => '0');
        acc_sign <= '0';
        acc_exp_reg <= (others => '0');
        elsif rising_edge(CLOCK) then
            case state is
                when IDLE =>
                    if START = '1' then
                        DONE <= '0';
                        acc_man_reg <= (others => '0');
                        acc_sign <= '0';
                        acc_exp_reg <= (others => '0');
                        state <= PROC;
                    else
                        state <= IDLE;
                    end if;
                when PROC =>
                    if MPTY = '0' and iready = '1' then
                        state <= DECOP;
                    elsif MPTY = '0' and iready = '0' then
                        state <= DATAIN;
                    elsif MPTY = '1' then
                        state <= NORMROUNDCOMP;
                    else
                        state <= IDLE;
                    end if;
                when DATAIN =>
                    if GETN_reg = '0' then
                        GETN <= '1';
                        GETN_reg <= '1';
                        iready <= '0';
                        state <= DATAIN;
                    elsif DAREADY = '1' and DBREADY = '1' and GETN_reg = '1' then
                        GETN <= '0';
                        GETN_reg <= '0';
                        a <= DINA;
                        b <= DINB;
                        iready <= '1';
                        state <= PROC;
                    else
                        state <= DATAIN;
                    end if;
                when DECOP =>
                    sign_a <= a(63);
                    sign_b <= b(63);
                    exp_a  <= a(62 downto 52);
                    exp_b  <= b(62 downto 52);
                    man_a  <= "1" & a(51 downto 0); -- aggiungiamo il bit implicito
                    man_b  <= "1" & b(51 downto 0);
                    -- Reset support variable before MULT stage
                    bias <= "00111111111";
                    man_res <= (others => '0');
                    found <= '1';
                    state <= MULT;
                when MULT =>
                    sign_res <= sign_a xor sign_b; -- <-- SIGN_RES ASSIGN
                    if man_b /= ZERO_53 then
                        if man_b(0) = '1' then
                            --Accumulo a in multiplication_result
                            if found = '1' then
                                carry_106 <= (others => '1'); -- Magic Number
                                x_106 <= man_a;
                                y_106 <= man_res;
                                found <= '0';
                            end if;
                            if carry_106 /= ZERO_106 then
                                tmp_106 <= x_106 xor y_106;
                                carry_106 <= x_106 and y_106;
                                carry_106 <= carry_106(104 downto 0) & "0";
                                x_106 <= tmp_106;
                                y_106 <= carry_106;
                            else
                                man_res <= x_106; -- <-- MAN_RES ACC
                                man_a <= man_a(50 downto 0) & "0";
                                man_b <= "0" & man_b(51 downto 1);
                                found <= '1';
                            end if;
                        else
                            man_a <= man_a(50 downto 0) & "0";
                            man_b <= "0" & man_b(51 downto 1);
                        end if;
                    end if;
                    if exp_b /= ZERO_11 then
                        tmp_12 <= "0" & exp_a xor exp_b;
                        carry_12 <= exp_a and exp_b;
                        carry_12 <= carry_12(10 downto 0) & "0";
                        exp_a <= tmp_12;
                        exp_b <= carry_12;
                    end if;
                    if bias /= ZERO_11 then
                        borrow <= (not exp_a) and bias;
                        exp_a <= exp_a xor bias;
                        bias <= borrow(10 downto 0) & "0";
                    end if;
                    if man_b = ZERO_53 and exp_b = ZERO_11 and bias = ZERO_11 then
                        exp_res <= exp_a; -- <-- EXP_RES ASSIGN
                        state <= ACC;
                    else
                        state <= MULT;
                    end if;
                when ACC =>
                    -- fino ad ora abbiamo exp_res(12) e man_res(106) che vanno accumulati
                    -- Qui Ã¨ l'unico punto in cui uso la STD NUMERIC
                    -- Controllo su esponenti
                    if acc_exp_reg > exp_res then
                        exp_diff <= to_integer(unsigned(acc_exp_reg) - unsigned(exp_res));
                        if exp_diff > 105 then
                            man_res <= (others => '0');
                        else
                            man_res <= man_res(105 - exp_diff downto 0) & (exp_diff downto 1 => '0');
                        end if;
                    elsif exp_res > acc_exp_reg then
                        exp_diff <= to_integer(unsigned(exp_res) - unsigned(acc_exp_reg));
                        if exp_diff > 105 then
                            acc_man_reg <= (others => '0');
                        else
                            acc_man_reg <= acc_man_reg(105 - exp_diff downto 0) & (exp_diff downto 1 => '0');
                        end if;
                    end if;
                    -- Somma o sottrazione in base al segno

                    iready <= '0';
                    state <= PROC;
                when NORMROUNDCOMP =>
                    
                    state <= ENDED;
                when ENDED =>
                    DOUT <= c;
                    DONE <= '1';
                    state <= IDLE;
                when others =>
                    state <= IDLE;
            end case;
        end if;
    end process;

end v0;
