vendor_name = ModelSim
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/registradorGenerico.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/muxGenerico2x1.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULAsoma.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/somaConstante.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/projeto1.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaROM.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/processador.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/arquitetura.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULA.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/flag.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/UC.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/output_files/Waveform.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/output_files/Waveform1.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform1.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform2.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/bancoRegistradoresArqRegMem.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform3.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/decodificador.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform4.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform5.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/flipFlop.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform6.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform7.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform8.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform9.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform10.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaRAM.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform11.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/codificadorEnderecos.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform12.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform13.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/conversorHex7Seg.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/displays.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/db/projeto1.cbx.xml
design_name = projeto1
instance = comp, \pinoTeste[0]~output\, pinoTeste[0]~output, projeto1, 1
instance = comp, \pinoTeste[1]~output\, pinoTeste[1]~output, projeto1, 1
instance = comp, \pinoTeste[2]~output\, pinoTeste[2]~output, projeto1, 1
instance = comp, \pinoTeste[3]~output\, pinoTeste[3]~output, projeto1, 1
instance = comp, \pinoTeste[4]~output\, pinoTeste[4]~output, projeto1, 1
instance = comp, \pinoTeste[5]~output\, pinoTeste[5]~output, projeto1, 1
instance = comp, \pinoTeste[6]~output\, pinoTeste[6]~output, projeto1, 1
instance = comp, \pinoTeste[7]~output\, pinoTeste[7]~output, projeto1, 1
instance = comp, \pinoTeste[8]~output\, pinoTeste[8]~output, projeto1, 1
instance = comp, \pinoTeste[9]~output\, pinoTeste[9]~output, projeto1, 1
instance = comp, \t_outMem[0]~output\, t_outMem[0]~output, projeto1, 1
instance = comp, \t_outMem[1]~output\, t_outMem[1]~output, projeto1, 1
instance = comp, \t_outMem[2]~output\, t_outMem[2]~output, projeto1, 1
instance = comp, \t_outMem[3]~output\, t_outMem[3]~output, projeto1, 1
instance = comp, \t_outMem[4]~output\, t_outMem[4]~output, projeto1, 1
instance = comp, \t_outMem[5]~output\, t_outMem[5]~output, projeto1, 1
instance = comp, \t_outMem[6]~output\, t_outMem[6]~output, projeto1, 1
instance = comp, \t_outMem[7]~output\, t_outMem[7]~output, projeto1, 1
instance = comp, \habRAM~output\, habRAM~output, projeto1, 1
instance = comp, \habDisplay~output\, habDisplay~output, projeto1, 1
instance = comp, \habSW~output\, habSW~output, projeto1, 1
instance = comp, \habKEY~output\, habKEY~output, projeto1, 1
instance = comp, \habLED~output\, habLED~output, projeto1, 1
instance = comp, \habBT~output\, habBT~output, projeto1, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, projeto1, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~1\, processador|fetch|somPC|Add0~1, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[0]\, processador|fetch|registerPC|DOUT[0], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~5\, processador|fetch|somPC|Add0~5, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[1]\, processador|fetch|registerPC|DOUT[1], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~9\, processador|fetch|somPC|Add0~9, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[2]\, processador|fetch|registerPC|DOUT[2], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~13\, processador|fetch|somPC|Add0~13, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[3]\, processador|fetch|registerPC|DOUT[3], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~17\, processador|fetch|somPC|Add0~17, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[4]\, processador|fetch|registerPC|DOUT[4], projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[5]\, processador|fetch|registerPC|DOUT[5], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~21\, processador|fetch|somPC|Add0~21, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[5]~DUPLICATE\, processador|fetch|registerPC|DOUT[5]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~25\, processador|fetch|somPC|Add0~25, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[6]\, processador|fetch|registerPC|DOUT[6], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~29\, processador|fetch|somPC|Add0~29, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[7]\, processador|fetch|registerPC|DOUT[7], projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[8]\, processador|fetch|registerPC|DOUT[8], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~33\, processador|fetch|somPC|Add0~33, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[8]~DUPLICATE\, processador|fetch|registerPC|DOUT[8]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~37\, processador|fetch|somPC|Add0~37, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[9]\, processador|fetch|registerPC|DOUT[9], projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[1]~DUPLICATE\, processador|fetch|registerPC|DOUT[1]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[2]~DUPLICATE\, processador|fetch|registerPC|DOUT[2]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~1\, processador|fetch|ROM|memROM~1, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~0\, processador|fetch|ROM|memROM~0, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~2\, processador|fetch|ROM|memROM~2, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~0\, processador|arquitetura|muxInstRAM|saida_MUX[0]~0, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~30\, processador|arquitetura|memReg|registrador~30, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~20\, processador|arquitetura|memReg|registrador~20, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~31\, processador|arquitetura|memReg|registrador~31, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~12\, processador|arquitetura|memReg|registrador~12, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~28\, processador|arquitetura|memReg|registrador~28, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~3\, processador|fetch|ROM|memROM~3, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~21\, processador|arquitetura|memReg|registrador~21, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~13\, processador|arquitetura|memReg|registrador~13, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~29\, processador|arquitetura|memReg|registrador~29, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~4\, processador|fetch|ROM|memROM~4, projeto1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, projeto1, 1
