#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ec7f520e110 .scope module, "tb_riscv_sc" "tb_riscv_sc" 2 3;
 .timescale -9 -9;
v0x5ec7f5258cb0_0 .var "clk", 0 0;
v0x5ec7f5258d50_0 .var "start", 0 0;
S_0x5ec7f520e440 .scope module, "riscv_DUT" "SingleCycleCPU" 2 9, 3 1 0, S_0x5ec7f520e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
L_0x5ec7f5258ea0 .functor AND 1, v0x5ec7f524f810_0, v0x5ec7f524e6a0_0, C4<1>, C4<1>;
v0x5ec7f52575d0_0 .net "ALUCtl", 3 0, v0x5ec7f524ea20_0;  1 drivers
v0x5ec7f52576e0_0 .net "ALUOp", 1 0, v0x5ec7f524f660_0;  1 drivers
v0x5ec7f52577f0_0 .net "ALUOut", 31 0, v0x5ec7f524e3f0_0;  1 drivers
v0x5ec7f5257890_0 .net "ALUSrc", 0 0, v0x5ec7f524f770_0;  1 drivers
v0x5ec7f5257980_0 .net "branch", 0 0, v0x5ec7f524f810_0;  1 drivers
v0x5ec7f5257a70_0 .net "clk", 0 0, v0x5ec7f5258cb0_0;  1 drivers
v0x5ec7f5257b10_0 .net "imm", 31 0, v0x5ec7f5252020_0;  1 drivers
v0x5ec7f5257bb0_0 .net "instr", 31 0, L_0x5ec7f5269bf0;  1 drivers
v0x5ec7f5257c70_0 .net "memRead", 0 0, v0x5ec7f524f8e0_0;  1 drivers
v0x5ec7f5257da0_0 .net "memWrite", 0 0, v0x5ec7f524f9a0_0;  1 drivers
v0x5ec7f5257e90_0 .net "memtoReg", 0 0, v0x5ec7f524fab0_0;  1 drivers
v0x5ec7f5257f80_0 .net "pc", 31 0, v0x5ec7f5254e50_0;  1 drivers
v0x5ec7f52580d0_0 .net "pcnext", 31 0, L_0x5ec7f526b0f0;  1 drivers
v0x5ec7f5258190_0 .net "pcplus4", 31 0, L_0x5ec7f5258f80;  1 drivers
v0x5ec7f52582a0_0 .net "pcsel", 0 0, L_0x5ec7f5258ea0;  1 drivers
v0x5ec7f5258340_0 .net "pctarget", 31 0, L_0x5ec7f526b050;  1 drivers
v0x5ec7f5258430_0 .net "readData", 31 0, v0x5ec7f5251970_0;  1 drivers
v0x5ec7f5258650_0 .net "readData2", 31 0, L_0x5ec7f526a900;  1 drivers
v0x5ec7f5258710_0 .net "regWrite", 0 0, v0x5ec7f524fc50_0;  1 drivers
v0x5ec7f5258800_0 .net "srcA", 31 0, L_0x5ec7f526a2d0;  1 drivers
v0x5ec7f5258910_0 .net "srcB", 31 0, L_0x5ec7f526b220;  1 drivers
v0x5ec7f5258a20_0 .net "start", 0 0, v0x5ec7f5258d50_0;  1 drivers
v0x5ec7f5258ac0_0 .net "writeData", 31 0, L_0x5ec7f526b440;  1 drivers
v0x5ec7f5258bd0_0 .net "zero", 0 0, v0x5ec7f524e6a0_0;  1 drivers
L_0x5ec7f5269d90 .part L_0x5ec7f5269bf0, 0, 7;
L_0x5ec7f526aae0 .part L_0x5ec7f5269bf0, 15, 5;
L_0x5ec7f526ab80 .part L_0x5ec7f5269bf0, 20, 5;
L_0x5ec7f526ac20 .part L_0x5ec7f5269bf0, 7, 5;
L_0x5ec7f526b2c0 .part L_0x5ec7f5269bf0, 30, 1;
L_0x5ec7f526b360 .part L_0x5ec7f5269bf0, 12, 3;
S_0x5ec7f520e780 .scope module, "m_ALU" "ALU" 3 115, 4 3 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "zero";
v0x5ec7f520dbd0_0 .net "A", 31 0, L_0x5ec7f526a2d0;  alias, 1 drivers
v0x5ec7f524e310_0 .net "ALUCtl", 3 0, v0x5ec7f524ea20_0;  alias, 1 drivers
v0x5ec7f524e3f0_0 .var "ALUOut", 31 0;
v0x5ec7f524e4b0_0 .net "B", 31 0, L_0x5ec7f526b220;  alias, 1 drivers
v0x5ec7f524e590_0 .var "carry", 0 0;
v0x5ec7f524e6a0_0 .var "zero", 0 0;
E_0x5ec7f51aaf30 .event anyedge, v0x5ec7f524e310_0, v0x5ec7f520dbd0_0, v0x5ec7f524e4b0_0;
S_0x5ec7f524e800 .scope module, "m_ALUCtrl" "ALUCtrl" 3 108, 5 3 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "ALUCtl";
v0x5ec7f524ea20_0 .var "ALUCtl", 3 0;
v0x5ec7f524eb00_0 .net "ALUOp", 1 0, v0x5ec7f524f660_0;  alias, 1 drivers
v0x5ec7f524ebc0_0 .net "funct3", 2 0, L_0x5ec7f526b360;  1 drivers
v0x5ec7f524ec80_0 .net "funct7", 0 0, L_0x5ec7f526b2c0;  1 drivers
E_0x5ec7f51aacc0 .event anyedge, v0x5ec7f524eb00_0, v0x5ec7f524ebc0_0, v0x5ec7f524ec80_0;
S_0x5ec7f524edc0 .scope module, "m_Adder_2" "Adder" 3 88, 6 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x5ec7f524eff0_0 .net/s "a", 31 0, v0x5ec7f5254e50_0;  alias, 1 drivers
v0x5ec7f524f0f0_0 .net/s "b", 31 0, v0x5ec7f5252020_0;  alias, 1 drivers
v0x5ec7f524f1d0_0 .net/s "sum", 31 0, L_0x5ec7f526b050;  alias, 1 drivers
L_0x5ec7f526b050 .arith/sum 32, v0x5ec7f5254e50_0, v0x5ec7f5252020_0;
S_0x5ec7f524f340 .scope module, "m_Control" "Control" 3 55, 7 3 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memRead";
    .port_info 3 /OUTPUT 1 "memtoReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "regWrite";
v0x5ec7f524f660_0 .var "ALUOp", 1 0;
v0x5ec7f524f770_0 .var "ALUSrc", 0 0;
v0x5ec7f524f810_0 .var "branch", 0 0;
v0x5ec7f524f8e0_0 .var "memRead", 0 0;
v0x5ec7f524f9a0_0 .var "memWrite", 0 0;
v0x5ec7f524fab0_0 .var "memtoReg", 0 0;
v0x5ec7f524fb70_0 .net "opcode", 6 0, L_0x5ec7f5269d90;  1 drivers
v0x5ec7f524fc50_0 .var "regWrite", 0 0;
E_0x5ec7f518d350 .event anyedge, v0x5ec7f524fb70_0;
S_0x5ec7f524fe60 .scope module, "m_DataMemory" "DataMemory" 3 123, 8 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v0x5ec7f5250590_0 .net "address", 31 0, v0x5ec7f524e3f0_0;  alias, 1 drivers
v0x5ec7f5250670_0 .net "clk", 0 0, v0x5ec7f5258cb0_0;  alias, 1 drivers
v0x5ec7f5250710 .array "data_memory", 0 127, 7 0;
v0x5ec7f52517b0_0 .net "memRead", 0 0, v0x5ec7f524f8e0_0;  alias, 1 drivers
v0x5ec7f5251880_0 .net "memWrite", 0 0, v0x5ec7f524f9a0_0;  alias, 1 drivers
v0x5ec7f5251970_0 .var "readData", 31 0;
v0x5ec7f5251a10_0 .net "rst", 0 0, v0x5ec7f5258d50_0;  alias, 1 drivers
v0x5ec7f5251ad0_0 .net "writeData", 31 0, L_0x5ec7f526a900;  alias, 1 drivers
v0x5ec7f5250710_0 .array/port v0x5ec7f5250710, 0;
v0x5ec7f5250710_1 .array/port v0x5ec7f5250710, 1;
E_0x5ec7f5237b60/0 .event anyedge, v0x5ec7f524f8e0_0, v0x5ec7f524e3f0_0, v0x5ec7f5250710_0, v0x5ec7f5250710_1;
v0x5ec7f5250710_2 .array/port v0x5ec7f5250710, 2;
v0x5ec7f5250710_3 .array/port v0x5ec7f5250710, 3;
v0x5ec7f5250710_4 .array/port v0x5ec7f5250710, 4;
v0x5ec7f5250710_5 .array/port v0x5ec7f5250710, 5;
E_0x5ec7f5237b60/1 .event anyedge, v0x5ec7f5250710_2, v0x5ec7f5250710_3, v0x5ec7f5250710_4, v0x5ec7f5250710_5;
v0x5ec7f5250710_6 .array/port v0x5ec7f5250710, 6;
v0x5ec7f5250710_7 .array/port v0x5ec7f5250710, 7;
v0x5ec7f5250710_8 .array/port v0x5ec7f5250710, 8;
v0x5ec7f5250710_9 .array/port v0x5ec7f5250710, 9;
E_0x5ec7f5237b60/2 .event anyedge, v0x5ec7f5250710_6, v0x5ec7f5250710_7, v0x5ec7f5250710_8, v0x5ec7f5250710_9;
v0x5ec7f5250710_10 .array/port v0x5ec7f5250710, 10;
v0x5ec7f5250710_11 .array/port v0x5ec7f5250710, 11;
v0x5ec7f5250710_12 .array/port v0x5ec7f5250710, 12;
v0x5ec7f5250710_13 .array/port v0x5ec7f5250710, 13;
E_0x5ec7f5237b60/3 .event anyedge, v0x5ec7f5250710_10, v0x5ec7f5250710_11, v0x5ec7f5250710_12, v0x5ec7f5250710_13;
v0x5ec7f5250710_14 .array/port v0x5ec7f5250710, 14;
v0x5ec7f5250710_15 .array/port v0x5ec7f5250710, 15;
v0x5ec7f5250710_16 .array/port v0x5ec7f5250710, 16;
v0x5ec7f5250710_17 .array/port v0x5ec7f5250710, 17;
E_0x5ec7f5237b60/4 .event anyedge, v0x5ec7f5250710_14, v0x5ec7f5250710_15, v0x5ec7f5250710_16, v0x5ec7f5250710_17;
v0x5ec7f5250710_18 .array/port v0x5ec7f5250710, 18;
v0x5ec7f5250710_19 .array/port v0x5ec7f5250710, 19;
v0x5ec7f5250710_20 .array/port v0x5ec7f5250710, 20;
v0x5ec7f5250710_21 .array/port v0x5ec7f5250710, 21;
E_0x5ec7f5237b60/5 .event anyedge, v0x5ec7f5250710_18, v0x5ec7f5250710_19, v0x5ec7f5250710_20, v0x5ec7f5250710_21;
v0x5ec7f5250710_22 .array/port v0x5ec7f5250710, 22;
v0x5ec7f5250710_23 .array/port v0x5ec7f5250710, 23;
v0x5ec7f5250710_24 .array/port v0x5ec7f5250710, 24;
v0x5ec7f5250710_25 .array/port v0x5ec7f5250710, 25;
E_0x5ec7f5237b60/6 .event anyedge, v0x5ec7f5250710_22, v0x5ec7f5250710_23, v0x5ec7f5250710_24, v0x5ec7f5250710_25;
v0x5ec7f5250710_26 .array/port v0x5ec7f5250710, 26;
v0x5ec7f5250710_27 .array/port v0x5ec7f5250710, 27;
v0x5ec7f5250710_28 .array/port v0x5ec7f5250710, 28;
v0x5ec7f5250710_29 .array/port v0x5ec7f5250710, 29;
E_0x5ec7f5237b60/7 .event anyedge, v0x5ec7f5250710_26, v0x5ec7f5250710_27, v0x5ec7f5250710_28, v0x5ec7f5250710_29;
v0x5ec7f5250710_30 .array/port v0x5ec7f5250710, 30;
v0x5ec7f5250710_31 .array/port v0x5ec7f5250710, 31;
v0x5ec7f5250710_32 .array/port v0x5ec7f5250710, 32;
v0x5ec7f5250710_33 .array/port v0x5ec7f5250710, 33;
E_0x5ec7f5237b60/8 .event anyedge, v0x5ec7f5250710_30, v0x5ec7f5250710_31, v0x5ec7f5250710_32, v0x5ec7f5250710_33;
v0x5ec7f5250710_34 .array/port v0x5ec7f5250710, 34;
v0x5ec7f5250710_35 .array/port v0x5ec7f5250710, 35;
v0x5ec7f5250710_36 .array/port v0x5ec7f5250710, 36;
v0x5ec7f5250710_37 .array/port v0x5ec7f5250710, 37;
E_0x5ec7f5237b60/9 .event anyedge, v0x5ec7f5250710_34, v0x5ec7f5250710_35, v0x5ec7f5250710_36, v0x5ec7f5250710_37;
v0x5ec7f5250710_38 .array/port v0x5ec7f5250710, 38;
v0x5ec7f5250710_39 .array/port v0x5ec7f5250710, 39;
v0x5ec7f5250710_40 .array/port v0x5ec7f5250710, 40;
v0x5ec7f5250710_41 .array/port v0x5ec7f5250710, 41;
E_0x5ec7f5237b60/10 .event anyedge, v0x5ec7f5250710_38, v0x5ec7f5250710_39, v0x5ec7f5250710_40, v0x5ec7f5250710_41;
v0x5ec7f5250710_42 .array/port v0x5ec7f5250710, 42;
v0x5ec7f5250710_43 .array/port v0x5ec7f5250710, 43;
v0x5ec7f5250710_44 .array/port v0x5ec7f5250710, 44;
v0x5ec7f5250710_45 .array/port v0x5ec7f5250710, 45;
E_0x5ec7f5237b60/11 .event anyedge, v0x5ec7f5250710_42, v0x5ec7f5250710_43, v0x5ec7f5250710_44, v0x5ec7f5250710_45;
v0x5ec7f5250710_46 .array/port v0x5ec7f5250710, 46;
v0x5ec7f5250710_47 .array/port v0x5ec7f5250710, 47;
v0x5ec7f5250710_48 .array/port v0x5ec7f5250710, 48;
v0x5ec7f5250710_49 .array/port v0x5ec7f5250710, 49;
E_0x5ec7f5237b60/12 .event anyedge, v0x5ec7f5250710_46, v0x5ec7f5250710_47, v0x5ec7f5250710_48, v0x5ec7f5250710_49;
v0x5ec7f5250710_50 .array/port v0x5ec7f5250710, 50;
v0x5ec7f5250710_51 .array/port v0x5ec7f5250710, 51;
v0x5ec7f5250710_52 .array/port v0x5ec7f5250710, 52;
v0x5ec7f5250710_53 .array/port v0x5ec7f5250710, 53;
E_0x5ec7f5237b60/13 .event anyedge, v0x5ec7f5250710_50, v0x5ec7f5250710_51, v0x5ec7f5250710_52, v0x5ec7f5250710_53;
v0x5ec7f5250710_54 .array/port v0x5ec7f5250710, 54;
v0x5ec7f5250710_55 .array/port v0x5ec7f5250710, 55;
v0x5ec7f5250710_56 .array/port v0x5ec7f5250710, 56;
v0x5ec7f5250710_57 .array/port v0x5ec7f5250710, 57;
E_0x5ec7f5237b60/14 .event anyedge, v0x5ec7f5250710_54, v0x5ec7f5250710_55, v0x5ec7f5250710_56, v0x5ec7f5250710_57;
v0x5ec7f5250710_58 .array/port v0x5ec7f5250710, 58;
v0x5ec7f5250710_59 .array/port v0x5ec7f5250710, 59;
v0x5ec7f5250710_60 .array/port v0x5ec7f5250710, 60;
v0x5ec7f5250710_61 .array/port v0x5ec7f5250710, 61;
E_0x5ec7f5237b60/15 .event anyedge, v0x5ec7f5250710_58, v0x5ec7f5250710_59, v0x5ec7f5250710_60, v0x5ec7f5250710_61;
v0x5ec7f5250710_62 .array/port v0x5ec7f5250710, 62;
v0x5ec7f5250710_63 .array/port v0x5ec7f5250710, 63;
v0x5ec7f5250710_64 .array/port v0x5ec7f5250710, 64;
v0x5ec7f5250710_65 .array/port v0x5ec7f5250710, 65;
E_0x5ec7f5237b60/16 .event anyedge, v0x5ec7f5250710_62, v0x5ec7f5250710_63, v0x5ec7f5250710_64, v0x5ec7f5250710_65;
v0x5ec7f5250710_66 .array/port v0x5ec7f5250710, 66;
v0x5ec7f5250710_67 .array/port v0x5ec7f5250710, 67;
v0x5ec7f5250710_68 .array/port v0x5ec7f5250710, 68;
v0x5ec7f5250710_69 .array/port v0x5ec7f5250710, 69;
E_0x5ec7f5237b60/17 .event anyedge, v0x5ec7f5250710_66, v0x5ec7f5250710_67, v0x5ec7f5250710_68, v0x5ec7f5250710_69;
v0x5ec7f5250710_70 .array/port v0x5ec7f5250710, 70;
v0x5ec7f5250710_71 .array/port v0x5ec7f5250710, 71;
v0x5ec7f5250710_72 .array/port v0x5ec7f5250710, 72;
v0x5ec7f5250710_73 .array/port v0x5ec7f5250710, 73;
E_0x5ec7f5237b60/18 .event anyedge, v0x5ec7f5250710_70, v0x5ec7f5250710_71, v0x5ec7f5250710_72, v0x5ec7f5250710_73;
v0x5ec7f5250710_74 .array/port v0x5ec7f5250710, 74;
v0x5ec7f5250710_75 .array/port v0x5ec7f5250710, 75;
v0x5ec7f5250710_76 .array/port v0x5ec7f5250710, 76;
v0x5ec7f5250710_77 .array/port v0x5ec7f5250710, 77;
E_0x5ec7f5237b60/19 .event anyedge, v0x5ec7f5250710_74, v0x5ec7f5250710_75, v0x5ec7f5250710_76, v0x5ec7f5250710_77;
v0x5ec7f5250710_78 .array/port v0x5ec7f5250710, 78;
v0x5ec7f5250710_79 .array/port v0x5ec7f5250710, 79;
v0x5ec7f5250710_80 .array/port v0x5ec7f5250710, 80;
v0x5ec7f5250710_81 .array/port v0x5ec7f5250710, 81;
E_0x5ec7f5237b60/20 .event anyedge, v0x5ec7f5250710_78, v0x5ec7f5250710_79, v0x5ec7f5250710_80, v0x5ec7f5250710_81;
v0x5ec7f5250710_82 .array/port v0x5ec7f5250710, 82;
v0x5ec7f5250710_83 .array/port v0x5ec7f5250710, 83;
v0x5ec7f5250710_84 .array/port v0x5ec7f5250710, 84;
v0x5ec7f5250710_85 .array/port v0x5ec7f5250710, 85;
E_0x5ec7f5237b60/21 .event anyedge, v0x5ec7f5250710_82, v0x5ec7f5250710_83, v0x5ec7f5250710_84, v0x5ec7f5250710_85;
v0x5ec7f5250710_86 .array/port v0x5ec7f5250710, 86;
v0x5ec7f5250710_87 .array/port v0x5ec7f5250710, 87;
v0x5ec7f5250710_88 .array/port v0x5ec7f5250710, 88;
v0x5ec7f5250710_89 .array/port v0x5ec7f5250710, 89;
E_0x5ec7f5237b60/22 .event anyedge, v0x5ec7f5250710_86, v0x5ec7f5250710_87, v0x5ec7f5250710_88, v0x5ec7f5250710_89;
v0x5ec7f5250710_90 .array/port v0x5ec7f5250710, 90;
v0x5ec7f5250710_91 .array/port v0x5ec7f5250710, 91;
v0x5ec7f5250710_92 .array/port v0x5ec7f5250710, 92;
v0x5ec7f5250710_93 .array/port v0x5ec7f5250710, 93;
E_0x5ec7f5237b60/23 .event anyedge, v0x5ec7f5250710_90, v0x5ec7f5250710_91, v0x5ec7f5250710_92, v0x5ec7f5250710_93;
v0x5ec7f5250710_94 .array/port v0x5ec7f5250710, 94;
v0x5ec7f5250710_95 .array/port v0x5ec7f5250710, 95;
v0x5ec7f5250710_96 .array/port v0x5ec7f5250710, 96;
v0x5ec7f5250710_97 .array/port v0x5ec7f5250710, 97;
E_0x5ec7f5237b60/24 .event anyedge, v0x5ec7f5250710_94, v0x5ec7f5250710_95, v0x5ec7f5250710_96, v0x5ec7f5250710_97;
v0x5ec7f5250710_98 .array/port v0x5ec7f5250710, 98;
v0x5ec7f5250710_99 .array/port v0x5ec7f5250710, 99;
v0x5ec7f5250710_100 .array/port v0x5ec7f5250710, 100;
v0x5ec7f5250710_101 .array/port v0x5ec7f5250710, 101;
E_0x5ec7f5237b60/25 .event anyedge, v0x5ec7f5250710_98, v0x5ec7f5250710_99, v0x5ec7f5250710_100, v0x5ec7f5250710_101;
v0x5ec7f5250710_102 .array/port v0x5ec7f5250710, 102;
v0x5ec7f5250710_103 .array/port v0x5ec7f5250710, 103;
v0x5ec7f5250710_104 .array/port v0x5ec7f5250710, 104;
v0x5ec7f5250710_105 .array/port v0x5ec7f5250710, 105;
E_0x5ec7f5237b60/26 .event anyedge, v0x5ec7f5250710_102, v0x5ec7f5250710_103, v0x5ec7f5250710_104, v0x5ec7f5250710_105;
v0x5ec7f5250710_106 .array/port v0x5ec7f5250710, 106;
v0x5ec7f5250710_107 .array/port v0x5ec7f5250710, 107;
v0x5ec7f5250710_108 .array/port v0x5ec7f5250710, 108;
v0x5ec7f5250710_109 .array/port v0x5ec7f5250710, 109;
E_0x5ec7f5237b60/27 .event anyedge, v0x5ec7f5250710_106, v0x5ec7f5250710_107, v0x5ec7f5250710_108, v0x5ec7f5250710_109;
v0x5ec7f5250710_110 .array/port v0x5ec7f5250710, 110;
v0x5ec7f5250710_111 .array/port v0x5ec7f5250710, 111;
v0x5ec7f5250710_112 .array/port v0x5ec7f5250710, 112;
v0x5ec7f5250710_113 .array/port v0x5ec7f5250710, 113;
E_0x5ec7f5237b60/28 .event anyedge, v0x5ec7f5250710_110, v0x5ec7f5250710_111, v0x5ec7f5250710_112, v0x5ec7f5250710_113;
v0x5ec7f5250710_114 .array/port v0x5ec7f5250710, 114;
v0x5ec7f5250710_115 .array/port v0x5ec7f5250710, 115;
v0x5ec7f5250710_116 .array/port v0x5ec7f5250710, 116;
v0x5ec7f5250710_117 .array/port v0x5ec7f5250710, 117;
E_0x5ec7f5237b60/29 .event anyedge, v0x5ec7f5250710_114, v0x5ec7f5250710_115, v0x5ec7f5250710_116, v0x5ec7f5250710_117;
v0x5ec7f5250710_118 .array/port v0x5ec7f5250710, 118;
v0x5ec7f5250710_119 .array/port v0x5ec7f5250710, 119;
v0x5ec7f5250710_120 .array/port v0x5ec7f5250710, 120;
v0x5ec7f5250710_121 .array/port v0x5ec7f5250710, 121;
E_0x5ec7f5237b60/30 .event anyedge, v0x5ec7f5250710_118, v0x5ec7f5250710_119, v0x5ec7f5250710_120, v0x5ec7f5250710_121;
v0x5ec7f5250710_122 .array/port v0x5ec7f5250710, 122;
v0x5ec7f5250710_123 .array/port v0x5ec7f5250710, 123;
v0x5ec7f5250710_124 .array/port v0x5ec7f5250710, 124;
v0x5ec7f5250710_125 .array/port v0x5ec7f5250710, 125;
E_0x5ec7f5237b60/31 .event anyedge, v0x5ec7f5250710_122, v0x5ec7f5250710_123, v0x5ec7f5250710_124, v0x5ec7f5250710_125;
v0x5ec7f5250710_126 .array/port v0x5ec7f5250710, 126;
v0x5ec7f5250710_127 .array/port v0x5ec7f5250710, 127;
E_0x5ec7f5237b60/32 .event anyedge, v0x5ec7f5250710_126, v0x5ec7f5250710_127;
E_0x5ec7f5237b60 .event/or E_0x5ec7f5237b60/0, E_0x5ec7f5237b60/1, E_0x5ec7f5237b60/2, E_0x5ec7f5237b60/3, E_0x5ec7f5237b60/4, E_0x5ec7f5237b60/5, E_0x5ec7f5237b60/6, E_0x5ec7f5237b60/7, E_0x5ec7f5237b60/8, E_0x5ec7f5237b60/9, E_0x5ec7f5237b60/10, E_0x5ec7f5237b60/11, E_0x5ec7f5237b60/12, E_0x5ec7f5237b60/13, E_0x5ec7f5237b60/14, E_0x5ec7f5237b60/15, E_0x5ec7f5237b60/16, E_0x5ec7f5237b60/17, E_0x5ec7f5237b60/18, E_0x5ec7f5237b60/19, E_0x5ec7f5237b60/20, E_0x5ec7f5237b60/21, E_0x5ec7f5237b60/22, E_0x5ec7f5237b60/23, E_0x5ec7f5237b60/24, E_0x5ec7f5237b60/25, E_0x5ec7f5237b60/26, E_0x5ec7f5237b60/27, E_0x5ec7f5237b60/28, E_0x5ec7f5237b60/29, E_0x5ec7f5237b60/30, E_0x5ec7f5237b60/31, E_0x5ec7f5237b60/32;
E_0x5ec7f5250530 .event posedge, v0x5ec7f5250670_0;
S_0x5ec7f5251cd0 .scope module, "m_ImmGen" "ImmGen" 3 78, 9 3 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
P_0x5ec7f5251eb0 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x5ec7f5252020_0 .var/s "imm", 31 0;
v0x5ec7f5252130_0 .net "inst", 31 0, L_0x5ec7f5269bf0;  alias, 1 drivers
v0x5ec7f52521f0_0 .net "opcode", 6 0, L_0x5ec7f526acc0;  1 drivers
E_0x5ec7f5251fa0 .event anyedge, v0x5ec7f52521f0_0, v0x5ec7f5252130_0;
L_0x5ec7f526acc0 .part L_0x5ec7f5269bf0, 0, 7;
S_0x5ec7f5252340 .scope module, "m_InstMem" "InstructionMemory" 3 50, 10 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x7ff009d29060 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5252560_0 .net/2u *"_ivl_0", 31 0, L_0x7ff009d29060;  1 drivers
L_0x7ff009d290f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5252660_0 .net/2u *"_ivl_10", 31 0, L_0x7ff009d290f0;  1 drivers
v0x5ec7f5252740_0 .net *"_ivl_12", 31 0, L_0x5ec7f5269320;  1 drivers
v0x5ec7f5252830_0 .net *"_ivl_14", 7 0, L_0x5ec7f5269570;  1 drivers
L_0x7ff009d29138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5252910_0 .net/2u *"_ivl_16", 31 0, L_0x7ff009d29138;  1 drivers
v0x5ec7f5252a40_0 .net *"_ivl_18", 31 0, L_0x5ec7f5269660;  1 drivers
v0x5ec7f5252b20_0 .net *"_ivl_2", 0 0, L_0x5ec7f52690f0;  1 drivers
v0x5ec7f5252be0_0 .net *"_ivl_20", 7 0, L_0x5ec7f52697e0;  1 drivers
L_0x7ff009d29180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5252cc0_0 .net/2u *"_ivl_22", 31 0, L_0x7ff009d29180;  1 drivers
v0x5ec7f5252da0_0 .net *"_ivl_24", 31 0, L_0x5ec7f5269880;  1 drivers
v0x5ec7f5252e80_0 .net *"_ivl_26", 31 0, L_0x5ec7f5269a10;  1 drivers
L_0x7ff009d290a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5252f60_0 .net/2u *"_ivl_4", 31 0, L_0x7ff009d290a8;  1 drivers
v0x5ec7f5253040_0 .net *"_ivl_6", 7 0, L_0x5ec7f52691e0;  1 drivers
v0x5ec7f5253120_0 .net *"_ivl_8", 7 0, L_0x5ec7f5269280;  1 drivers
v0x5ec7f5253200_0 .net "inst", 31 0, L_0x5ec7f5269bf0;  alias, 1 drivers
v0x5ec7f52532c0 .array "insts", 0 127, 7 0;
v0x5ec7f5253360_0 .net "readAddr", 31 0, v0x5ec7f5254e50_0;  alias, 1 drivers
L_0x5ec7f52690f0 .cmp/ge 32, v0x5ec7f5254e50_0, L_0x7ff009d29060;
L_0x5ec7f52691e0 .array/port v0x5ec7f52532c0, v0x5ec7f5254e50_0;
L_0x5ec7f5269280 .array/port v0x5ec7f52532c0, L_0x5ec7f5269320;
L_0x5ec7f5269320 .arith/sum 32, v0x5ec7f5254e50_0, L_0x7ff009d290f0;
L_0x5ec7f5269570 .array/port v0x5ec7f52532c0, L_0x5ec7f5269660;
L_0x5ec7f5269660 .arith/sum 32, v0x5ec7f5254e50_0, L_0x7ff009d29138;
L_0x5ec7f52697e0 .array/port v0x5ec7f52532c0, L_0x5ec7f5269880;
L_0x5ec7f5269880 .arith/sum 32, v0x5ec7f5254e50_0, L_0x7ff009d29180;
L_0x5ec7f5269a10 .concat [ 8 8 8 8], L_0x5ec7f52697e0, L_0x5ec7f5269570, L_0x5ec7f5269280, L_0x5ec7f52691e0;
L_0x5ec7f5269bf0 .functor MUXZ 32, L_0x5ec7f5269a10, L_0x7ff009d290a8, L_0x5ec7f52690f0, C4<>;
S_0x5ec7f5253490 .scope module, "m_Mux_ALU" "Mux2to1" 3 101, 11 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5ec7f5253620 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x5ec7f5253790_0 .net/s "out", 31 0, L_0x5ec7f526b220;  alias, 1 drivers
v0x5ec7f5253880_0 .net/s "s0", 31 0, L_0x5ec7f526a900;  alias, 1 drivers
v0x5ec7f5253950_0 .net/s "s1", 31 0, v0x5ec7f5252020_0;  alias, 1 drivers
v0x5ec7f5253a70_0 .net "sel", 0 0, v0x5ec7f524f770_0;  alias, 1 drivers
L_0x5ec7f526b220 .functor MUXZ 32, L_0x5ec7f526a900, v0x5ec7f5252020_0, v0x5ec7f524f770_0, C4<>;
S_0x5ec7f5253b80 .scope module, "m_Mux_PC" "Mux2to1" 3 94, 11 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5ec7f524fff0 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x5ec7f5253e50_0 .net/s "out", 31 0, L_0x5ec7f526b0f0;  alias, 1 drivers
v0x5ec7f5253f50_0 .net/s "s0", 31 0, L_0x5ec7f5258f80;  alias, 1 drivers
v0x5ec7f5254030_0 .net/s "s1", 31 0, L_0x5ec7f526b050;  alias, 1 drivers
v0x5ec7f5254130_0 .net "sel", 0 0, L_0x5ec7f5258ea0;  alias, 1 drivers
L_0x5ec7f526b0f0 .functor MUXZ 32, L_0x5ec7f5258f80, L_0x5ec7f526b050, L_0x5ec7f5258ea0, C4<>;
S_0x5ec7f5254280 .scope module, "m_Mux_WriteData" "Mux2to1" 3 133, 11 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5ec7f5254460 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x5ec7f52545a0_0 .net/s "out", 31 0, L_0x5ec7f526b440;  alias, 1 drivers
v0x5ec7f52546a0_0 .net/s "s0", 31 0, v0x5ec7f524e3f0_0;  alias, 1 drivers
v0x5ec7f52547b0_0 .net/s "s1", 31 0, v0x5ec7f5251970_0;  alias, 1 drivers
v0x5ec7f5254880_0 .net "sel", 0 0, v0x5ec7f524fab0_0;  alias, 1 drivers
L_0x5ec7f526b440 .functor MUXZ 32, v0x5ec7f524e3f0_0, v0x5ec7f5251970_0, v0x5ec7f524fab0_0, C4<>;
S_0x5ec7f52549c0 .scope module, "m_PC" "PC" 3 37, 12 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0x5ec7f5254c90_0 .net "clk", 0 0, v0x5ec7f5258cb0_0;  alias, 1 drivers
v0x5ec7f5254d80_0 .net "pc_i", 31 0, L_0x5ec7f526b0f0;  alias, 1 drivers
v0x5ec7f5254e50_0 .var "pc_o", 31 0;
v0x5ec7f5254f70_0 .net "rst", 0 0, v0x5ec7f5258d50_0;  alias, 1 drivers
E_0x5ec7f5254c10/0 .event negedge, v0x5ec7f5251a10_0;
E_0x5ec7f5254c10/1 .event posedge, v0x5ec7f5250670_0;
E_0x5ec7f5254c10 .event/or E_0x5ec7f5254c10/0, E_0x5ec7f5254c10/1;
S_0x5ec7f5255080 .scope module, "m_Register" "Register" 3 66, 13 3 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0x5ec7f5255390_0 .net *"_ivl_0", 31 0, L_0x5ec7f5269e30;  1 drivers
v0x5ec7f5255490_0 .net *"_ivl_10", 6 0, L_0x5ec7f526a0b0;  1 drivers
L_0x7ff009d29258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255570_0 .net *"_ivl_13", 1 0, L_0x7ff009d29258;  1 drivers
L_0x7ff009d292a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255630_0 .net/2u *"_ivl_14", 31 0, L_0x7ff009d292a0;  1 drivers
v0x5ec7f5255710_0 .net *"_ivl_18", 31 0, L_0x5ec7f526a410;  1 drivers
L_0x7ff009d292e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255840_0 .net *"_ivl_21", 26 0, L_0x7ff009d292e8;  1 drivers
L_0x7ff009d29330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255920_0 .net/2u *"_ivl_22", 31 0, L_0x7ff009d29330;  1 drivers
v0x5ec7f5255a00_0 .net *"_ivl_24", 0 0, L_0x5ec7f526a540;  1 drivers
v0x5ec7f5255ac0_0 .net *"_ivl_26", 31 0, L_0x5ec7f526a680;  1 drivers
v0x5ec7f5255ba0_0 .net *"_ivl_28", 6 0, L_0x5ec7f526a770;  1 drivers
L_0x7ff009d291c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255c80_0 .net *"_ivl_3", 26 0, L_0x7ff009d291c8;  1 drivers
L_0x7ff009d29378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255d60_0 .net *"_ivl_31", 1 0, L_0x7ff009d29378;  1 drivers
L_0x7ff009d293c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255e40_0 .net/2u *"_ivl_32", 31 0, L_0x7ff009d293c0;  1 drivers
L_0x7ff009d29210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5255f20_0 .net/2u *"_ivl_4", 31 0, L_0x7ff009d29210;  1 drivers
v0x5ec7f5256000_0 .net *"_ivl_6", 0 0, L_0x5ec7f5269ed0;  1 drivers
v0x5ec7f52560c0_0 .net *"_ivl_8", 31 0, L_0x5ec7f526a010;  1 drivers
v0x5ec7f52561a0_0 .net "clk", 0 0, v0x5ec7f5258cb0_0;  alias, 1 drivers
v0x5ec7f5256240_0 .net "readData1", 31 0, L_0x5ec7f526a2d0;  alias, 1 drivers
v0x5ec7f5256300_0 .net "readData2", 31 0, L_0x5ec7f526a900;  alias, 1 drivers
v0x5ec7f52563f0_0 .net "readReg1", 4 0, L_0x5ec7f526aae0;  1 drivers
v0x5ec7f52564d0_0 .net "readReg2", 4 0, L_0x5ec7f526ab80;  1 drivers
v0x5ec7f52565b0_0 .net "regWrite", 0 0, v0x5ec7f524fc50_0;  alias, 1 drivers
v0x5ec7f5256650 .array "regs", 31 0, 31 0;
v0x5ec7f52566f0_0 .net "rst", 0 0, v0x5ec7f5258d50_0;  alias, 1 drivers
v0x5ec7f52567e0_0 .net "writeData", 31 0, L_0x5ec7f526b440;  alias, 1 drivers
v0x5ec7f52568a0_0 .net "writeReg", 4 0, L_0x5ec7f526ac20;  1 drivers
L_0x5ec7f5269e30 .concat [ 5 27 0 0], L_0x5ec7f526aae0, L_0x7ff009d291c8;
L_0x5ec7f5269ed0 .cmp/ne 32, L_0x5ec7f5269e30, L_0x7ff009d29210;
L_0x5ec7f526a010 .array/port v0x5ec7f5256650, L_0x5ec7f526a0b0;
L_0x5ec7f526a0b0 .concat [ 5 2 0 0], L_0x5ec7f526aae0, L_0x7ff009d29258;
L_0x5ec7f526a2d0 .functor MUXZ 32, L_0x7ff009d292a0, L_0x5ec7f526a010, L_0x5ec7f5269ed0, C4<>;
L_0x5ec7f526a410 .concat [ 5 27 0 0], L_0x5ec7f526ab80, L_0x7ff009d292e8;
L_0x5ec7f526a540 .cmp/ne 32, L_0x5ec7f526a410, L_0x7ff009d29330;
L_0x5ec7f526a680 .array/port v0x5ec7f5256650, L_0x5ec7f526a770;
L_0x5ec7f526a770 .concat [ 5 2 0 0], L_0x5ec7f526ab80, L_0x7ff009d29378;
L_0x5ec7f526a900 .functor MUXZ 32, L_0x7ff009d293c0, L_0x5ec7f526a680, L_0x5ec7f526a540, C4<>;
S_0x5ec7f5256ad0 .scope module, "m_ShiftLeftOne" "ShiftLeftOne" 3 83, 14 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /OUTPUT 32 "o";
v0x5ec7f5256cc0_0 .net *"_ivl_2", 30 0, L_0x5ec7f526ae70;  1 drivers
L_0x7ff009d29408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5256dc0_0 .net *"_ivl_4", 0 0, L_0x7ff009d29408;  1 drivers
v0x5ec7f5256ea0_0 .net/s "i", 31 0, v0x5ec7f5252020_0;  alias, 1 drivers
v0x5ec7f5256f40_0 .net/s "o", 31 0, L_0x5ec7f526af10;  1 drivers
L_0x5ec7f526ae70 .part v0x5ec7f5252020_0, 0, 31;
L_0x5ec7f526af10 .concat [ 1 31 0 0], L_0x7ff009d29408, L_0x5ec7f526ae70;
S_0x5ec7f5257080 .scope module, "m_pc_plus_4" "Adder" 3 44, 6 1 0, S_0x5ec7f520e440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x5ec7f52572b0_0 .net/s "a", 31 0, v0x5ec7f5254e50_0;  alias, 1 drivers
L_0x7ff009d29018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ec7f5257390_0 .net/s "b", 31 0, L_0x7ff009d29018;  1 drivers
v0x5ec7f5257470_0 .net/s "sum", 31 0, L_0x5ec7f5258f80;  alias, 1 drivers
L_0x5ec7f5258f80 .arith/sum 32, v0x5ec7f5254e50_0, L_0x7ff009d29018;
    .scope S_0x5ec7f52549c0;
T_0 ;
    %wait E_0x5ec7f5254c10;
    %load/vec4 v0x5ec7f5254f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ec7f5254e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ec7f5254d80_0;
    %assign/vec4 v0x5ec7f5254e50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ec7f5252340;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ec7f52532c0, 4, 0;
    %vpi_call 10 21 "$readmemb", "ass1/TEST_INSTRUCTIONS.dat", v0x5ec7f52532c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000110011 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5ec7f524f340;
T_2 ;
    %wait E_0x5ec7f518d350;
    %load/vec4 v0x5ec7f524fb70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fab0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ec7f524f660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fc50_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fab0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ec7f524f660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524fc50_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fab0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ec7f524f660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524fc50_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fab0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ec7f524f660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524fc50_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ec7f524f660_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524f9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fc50_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f524f810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fab0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ec7f524f660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f524fc50_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ec7f5255080;
T_3 ;
    %wait E_0x5ec7f5250530;
    %load/vec4 v0x5ec7f52566f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ec7f52565b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5ec7f52568a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x5ec7f52567e0_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %load/vec4 v0x5ec7f52568a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5256650, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ec7f5251cd0;
T_4 ;
    %wait E_0x5ec7f5251fa0;
    %load/vec4 v0x5ec7f52521f0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5ec7f5252130_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5ec7f5252020_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ec7f524e800;
T_5 ;
    %wait E_0x5ec7f51aacc0;
    %load/vec4 v0x5ec7f524eb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5ec7f524ebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x5ec7f524ec80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v0x5ec7f524ec80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5ec7f524ebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.25 ;
    %load/vec4 v0x5ec7f524ec80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.29, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.30, 8;
T_5.29 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_5.30, 8;
 ; End of false expr.
    %blend;
T_5.30;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.28;
T_5.28 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5ec7f524ebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.31 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.32 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.33 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.34 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.35 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.36 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5ec7f524ea20_0, 0, 4;
    %jmp T_5.38;
T_5.38 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ec7f520e780;
T_6 ;
    %wait E_0x5ec7f51aaf30;
    %load/vec4 v0x5ec7f524e310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %pad/u 33;
    %load/vec4 v0x5ec7f524e4b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %store/vec4 v0x5ec7f524e590_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %pad/u 33;
    %load/vec4 v0x5ec7f524e4b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %store/vec4 v0x5ec7f524e590_0, 0, 1;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %xor;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %xor;
    %pad/u 1;
    %store/vec4 v0x5ec7f524e6a0_0, 0, 1;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %or;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %and;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %pad/u 33;
    %ix/getv 4, v0x5ec7f524e4b0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %store/vec4 v0x5ec7f524e590_0, 0, 1;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %ix/getv 4, v0x5ec7f524e4b0_0;
    %shiftr 4;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %ix/getv 4, v0x5ec7f524e4b0_0;
    %shiftr/s 4;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x5ec7f524e3f0_0, 0, 32;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ec7f524e6a0_0, 0, 1;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5ec7f524e6a0_0, 0, 1;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x5ec7f524e4b0_0;
    %load/vec4 v0x5ec7f520dbd0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5ec7f524e6a0_0, 0, 1;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x5ec7f520dbd0_0;
    %load/vec4 v0x5ec7f524e4b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5ec7f524e6a0_0, 0, 1;
    %jmp T_6.16;
T_6.14 ;
    %load/vec4 v0x5ec7f524e4b0_0;
    %load/vec4 v0x5ec7f520dbd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5ec7f524e6a0_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ec7f524fe60;
T_7 ;
    %wait E_0x5ec7f5250530;
    %load/vec4 v0x5ec7f5251a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ec7f5251880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5ec7f5251ad0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5ec7f5250590_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %load/vec4 v0x5ec7f5251ad0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5ec7f5250590_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %load/vec4 v0x5ec7f5251ad0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5ec7f5250590_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
    %load/vec4 v0x5ec7f5251ad0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5ec7f5250590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ec7f5250710, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ec7f524fe60;
T_8 ;
    %wait E_0x5ec7f5237b60;
    %load/vec4 v0x5ec7f52517b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5ec7f5250590_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5ec7f5250710, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec7f5251970_0, 4, 8;
    %load/vec4 v0x5ec7f5250590_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5ec7f5250710, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec7f5251970_0, 4, 8;
    %load/vec4 v0x5ec7f5250590_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5ec7f5250710, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec7f5251970_0, 4, 8;
    %ix/getv 4, v0x5ec7f5250590_0;
    %load/vec4a v0x5ec7f5250710, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ec7f5251970_0, 4, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ec7f5251970_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ec7f520e110;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ec7f5258cb0_0;
    %inv;
    %store/vec4 v0x5ec7f5258cb0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5ec7f520e110;
T_10 ;
    %vpi_call 2 15 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ec7f520e110 {0 0 0};
    %vpi_call 2 18 "$monitor", "%d, t0 %d, t1 %d, t2 %d, s0 %d", $time, &A<v0x5ec7f5256650, 5>, &A<v0x5ec7f5256650, 6>, &A<v0x5ec7f5256650, 7>, &A<v0x5ec7f5256650, 8> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f5258cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec7f5258d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec7f5258d50_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/tb_riscv_sc.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/SingleCycleCPU.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/ALU.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/ALUCtrl.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/Adder.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/Control.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/DataMemory.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/ImmGen.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/InstructionMemory.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/Mux2to1.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/PC.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/Register.v";
    "/home/aditya/VStudio/veril/iris/iris-riscv/ass1/ShiftLeftOne.v";
