Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 20 10:41:35 2021
| Host         : TOP-R9GCMPE-TYX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           11 |
| Yes          | Yes                   | No                     |            1024 |          501 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------+-------------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------+-------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG |                                    |                         |                1 |              2 |
| ~sys_clk_IBUF_BUFG |                                    |                         |                2 |              2 |
|  RegWrite_BUFG     |                                    |                         |                2 |              5 |
| ~sys_clk_IBUF_BUFG |                                    | u_ifetch/PC[31]_i_1_n_0 |                3 |              5 |
|  sys_clk_IBUF_BUFG | u_ifetch/ledout_reg[23]_9[1]       | sys_rst_n_IBUF          |                2 |              8 |
|  sys_clk_IBUF_BUFG | u_ifetch/ledout_reg[23]_9[0]       | sys_rst_n_IBUF          |                7 |             16 |
| ~sys_clk_IBUF_BUFG | u_ifetch/E[0]                      | sys_rst_n_IBUF          |                2 |             16 |
| ~sys_clk_IBUF_BUFG |                                    | sys_rst_n_IBUF          |               14 |             26 |
|  sys_clk_IBUF_BUFG | u_decoder/register[13][31]_i_1_n_0 | sys_rst_n_IBUF          |               12 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[9][31]_i_1_n_0  | sys_rst_n_IBUF          |               21 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[25][31]_i_1_n_0 | sys_rst_n_IBUF          |               15 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[17][31]_i_1_n_0 | sys_rst_n_IBUF          |               11 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[14][31]_i_1_n_0 | sys_rst_n_IBUF          |               17 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[5][31]_i_1_n_0  | sys_rst_n_IBUF          |               22 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[31][31]_i_1_n_0 | sys_rst_n_IBUF          |               21 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[20][31]_i_1_n_0 | sys_rst_n_IBUF          |               18 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[4][31]_i_1_n_0  | sys_rst_n_IBUF          |               16 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[23][31]_i_1_n_0 | sys_rst_n_IBUF          |               18 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[16][31]_i_1_n_0 | sys_rst_n_IBUF          |               13 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[24][31]_i_1_n_0 | sys_rst_n_IBUF          |               15 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[19][31]_i_1_n_0 | sys_rst_n_IBUF          |               11 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[21][31]_i_1_n_0 | sys_rst_n_IBUF          |               14 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[7][31]_i_1_n_0  | sys_rst_n_IBUF          |               26 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[3][31]_i_1_n_0  | sys_rst_n_IBUF          |               15 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[8][31]_i_1_n_0  | sys_rst_n_IBUF          |               17 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[2][31]_i_1_n_0  | sys_rst_n_IBUF          |               11 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[15][31]_i_1_n_0 | sys_rst_n_IBUF          |               15 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[6][31]_i_1_n_0  | sys_rst_n_IBUF          |               19 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[28][31]_i_1_n_0 | sys_rst_n_IBUF          |               17 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[18][31]_i_1_n_0 | sys_rst_n_IBUF          |               14 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[1][31]_i_1_n_0  | sys_rst_n_IBUF          |               13 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[30][31]_i_1_n_0 | sys_rst_n_IBUF          |               20 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[26][31]_i_1_n_0 | sys_rst_n_IBUF          |               11 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register                 | sys_rst_n_IBUF          |               14 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[10][31]_i_1_n_0 | sys_rst_n_IBUF          |               17 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[27][31]_i_1_n_0 | sys_rst_n_IBUF          |                7 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[22][31]_i_1_n_0 | sys_rst_n_IBUF          |               18 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[11][31]_i_1_n_0 | sys_rst_n_IBUF          |               16 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[12][31]_i_1_n_0 | sys_rst_n_IBUF          |                9 |             32 |
|  sys_clk_IBUF_BUFG | u_decoder/register[29][31]_i_1_n_0 | sys_rst_n_IBUF          |               18 |             32 |
+--------------------+------------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 5      |                     2 |
| 8      |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


