Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 11 07:17:45 2024
| Host         : Pogputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sequencer_timing_summary_routed.rpt -pb sequencer_timing_summary_routed.pb -rpx sequencer_timing_summary_routed.rpx -warn_on_violation
| Design       : sequencer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-16  Warning           Large setup violation          54          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clock1/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.471     -146.858                     77                   93        0.173        0.000                      0                   93       -0.155       -0.155                       1                    62  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.471     -146.858                     77                   93        0.173        0.000                      0                   93       -0.155       -0.155                       1                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           77  Failing Endpoints,  Worst Slack       -3.471ns,  Total Violation     -146.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.471ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.213ns (44.424%)  route 2.769ns (55.576%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.681    10.068    clock1/clear
    SLICE_X36Y45         FDRE                                         r  clock1/clkq_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock1/clkq_reg[13]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429     6.597    clock1/clkq_reg[13]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 -3.471    

Slack (VIOLATED) :        -3.467ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.213ns (44.462%)  route 2.764ns (55.538%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.677    10.064    clock1/clear
    SLICE_X37Y45         FDRE                                         r  clock1/clkq_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock1/clkq_reg[4]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429     6.597    clock1/clkq_reg[4]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 -3.467    

Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.213ns (45.714%)  route 2.628ns (54.286%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 6.785 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.540     9.927    clock1/clear
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.444     6.785    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
                         clock pessimism              0.275     7.060    
                         clock uncertainty           -0.035     7.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429     6.596    clock1/clkq_reg[1]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.213ns (45.714%)  route 2.628ns (54.286%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 6.785 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.540     9.927    clock1/clear
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.444     6.785    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[2]/C
                         clock pessimism              0.275     7.060    
                         clock uncertainty           -0.035     7.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429     6.596    clock1/clkq_reg[2]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.327ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 2.213ns (45.744%)  route 2.625ns (54.256%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.537     9.924    clock1/clear
    SLICE_X37Y43         FDRE                                         r  clock1/clkq_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clock1/clkq_reg[0]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     6.597    clock1/clkq_reg[0]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 -3.327    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.213ns (47.223%)  route 2.473ns (52.777%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.386     9.773    clock1/clear
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[15]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524     6.502    clock1/clkq_reg[15]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.213ns (47.223%)  route 2.473ns (52.777%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.386     9.773    clock1/clear
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[16]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524     6.502    clock1/clkq_reg[16]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.213ns (47.223%)  route 2.473ns (52.777%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.386     9.773    clock1/clear
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[17]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524     6.502    clock1/clkq_reg[17]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.213ns (47.223%)  route 2.473ns (52.777%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.386     9.773    clock1/clear
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[18]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524     6.502    clock1/clkq_reg[18]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.213ns (47.223%)  route 2.473ns (52.777%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.581     6.123    clock1/clkq_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.645 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.645    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  clock1/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.759    clock1/clkq_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  clock1/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.873    clock1/clkq_reg[0]_i_12_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.987    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clock1/clkq_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.101    clock1/clkq_reg[0]_i_8_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clock1/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.215    clock1/clkq_reg[0]_i_15_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clock1/clkq_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.934     8.388    clock1/p_0_in[27]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.302     8.690 r  clock1/clkq[0]_i_6/O
                         net (fo=1, routed)           0.573     9.263    clock1/clkq[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.386     9.773    clock1/clear
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock1/clkq_reg[19]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524     6.502    clock1/clkq_reg[19]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -3.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg[1]/Q
                         net (fo=7, routed)           0.092     1.698    count_reg[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.743 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    p_0_in__0[3]
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.092     1.570    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.148%)  route 0.144ns (40.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  count_reg[0]/Q
                         net (fo=8, routed)           0.144     1.773    count_reg[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    p_0_in__0[1]
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.092     1.570    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.642%)  route 0.154ns (42.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  count_reg[0]/Q
                         net (fo=8, routed)           0.154     1.783    count_reg[0]
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    p_0_in__0[2]
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.092     1.570    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.433%)  route 0.206ns (52.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg[3]/Q
                         net (fo=11, routed)          0.206     1.812    count_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.857 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_0_in__0[4]
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.599    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.192%)  route 0.208ns (52.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg[3]/Q
                         net (fo=11, routed)          0.208     1.814    count_reg[3]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    p_0_in__0[5]
    SLICE_X64Y24         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.120     1.598    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.040%)  route 0.169ns (39.960%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  count_reg[4]/Q
                         net (fo=4, routed)           0.075     1.704    count_reg[4]
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  count[7]_i_3/O
                         net (fo=2, routed)           0.094     1.843    count[7]_i_3_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    p_0_in__0[6]
    SLICE_X65Y24         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092     1.570    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg[7]/Q
                         net (fo=2, routed)           0.231     1.837    count_reg[7]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.882 r  count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.882    p_0_in__0[7]
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.092     1.557    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  SS0/refresh_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[13]/Q
                         net (fo=1, routed)           0.180     1.789    SS0/refresh_counter_reg_n_0_[13]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.899 r  SS0/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.899    SS0/refresh_counter_reg[12]_i_1_n_6
    SLICE_X62Y22         FDCE                                         r  SS0/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  SS0/refresh_counter_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[17]/Q
                         net (fo=1, routed)           0.180     1.787    SS0/refresh_counter_reg_n_0_[17]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.897 r  SS0/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    SS0/refresh_counter_reg[16]_i_1_n_6
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[17]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    SS0/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.470    SS0/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  SS0/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SS0/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.180     1.791    SS0/refresh_counter_reg_n_0_[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.901 r  SS0/refresh_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.901    SS0/refresh_counter_reg[0]_i_1_n_6
    SLICE_X62Y19         FDCE                                         r  SS0/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     1.983    SS0/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  SS0/refresh_counter_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    SS0/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X64Y24   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X63Y24   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X62Y24   count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X62Y24   count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X64Y24   count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X64Y24   count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X65Y24   count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X63Y24   count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X62Y19   SS0/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X63Y24   count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X63Y24   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X63Y24   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X63Y24   count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y24   count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y24   count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm1/s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.204ns  (logic 4.357ns (38.891%)  route 6.847ns (61.109%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[6]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fsm1/s_reg[6]/Q
                         net (fo=7, routed)           1.006     1.425    fsm1/s[6]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.299     1.724 f  fsm1/x_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.518     2.242    fsm1/x_OBUF_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.366 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          5.323     7.689    x_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.204 r  x_OBUF_inst/O
                         net (fo=0)                   0.000    11.204    x
    P1                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 3.981ns (49.315%)  route 4.092ns (50.685%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[10]_lopt_replica/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.092     4.548    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.073 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.073    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 3.964ns (50.741%)  route 3.848ns (49.259%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[9]_lopt_replica/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.848     4.304    lopt_10
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.813 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.813    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.986ns (61.515%)  route 2.494ns (38.485%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[1]_lopt_replica/C
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.494     2.950    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.479 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.479    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm1/s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm1/s_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 1.472ns (23.159%)  route 4.884ns (76.841%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[6]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fsm1/s_reg[6]/Q
                         net (fo=7, routed)           1.018     1.437    fsm1/s[6]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.299     1.736 f  fsm1/s[9]_i_11/O
                         net (fo=1, routed)           0.665     2.401    fsm1/s[9]_i_11_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.525 r  fsm1/s[9]_i_6/O
                         net (fo=6, routed)           1.004     3.529    fsm1/s[9]_i_6_n_0
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124     3.653 r  fsm1/s[9]_i_2/O
                         net (fo=10, routed)          0.925     4.578    fsm1/s[9]_i_2_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.152     4.730 r  fsm1/s[6]_i_3/O
                         net (fo=1, routed)           1.272     6.002    fsm1/s[6]_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I3_O)        0.354     6.356 r  fsm1/s[6]_i_1/O
                         net (fo=1, routed)           0.000     6.356    fsm1/s[6]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  fsm1/s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.186ns  (logic 4.098ns (66.250%)  route 2.088ns (33.750%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[8]_lopt_replica/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lfsr1/Q_state_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.088     2.507    lopt_9
    V13                  OBUF (Prop_obuf_I_O)         3.679     6.186 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.186    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 3.961ns (65.354%)  route 2.100ns (34.646%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[0]_lopt_replica/C
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.100     2.556    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.061 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.061    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.957ns (65.346%)  route 2.098ns (34.654%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[7]_lopt_replica/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.098     2.554    lopt_8
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.055 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.055    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.970ns (65.656%)  route 2.077ns (34.344%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[5]_lopt_replica/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.077     2.533    lopt_6
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.047 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.047    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.962ns (65.543%)  route 2.083ns (34.457%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[6]_lopt_replica/C
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.083     2.539    lopt_7
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.045 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.045    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr1/Q_state_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.502%)  route 0.071ns (33.498%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[1]/C
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[1]/Q
                         net (fo=2, routed)           0.071     0.212    lfsr1/Q[1]
    SLICE_X0Y17          FDSE                                         r  lfsr1/Q_state_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[17]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[17]/C
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  lfsr1/Q_state_reg[17]/Q
                         net (fo=1, routed)           0.124     0.252    lfsr1/Q_state[17]
    SLICE_X0Y16          FDSE                                         r  lfsr1/Q_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[12]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[12]/Q
                         net (fo=1, routed)           0.114     0.255    lfsr1/Q_state[12]
    SLICE_X1Y17          FDRE                                         r  lfsr1/Q_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.208%)  route 0.114ns (44.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[13]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[13]/Q
                         net (fo=1, routed)           0.114     0.255    lfsr1/Q_state[13]
    SLICE_X0Y16          FDSE                                         r  lfsr1/Q_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[2]/C
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[2]/Q
                         net (fo=2, routed)           0.116     0.257    lfsr1/Q[2]
    SLICE_X0Y17          FDRE                                         r  lfsr1/Q_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.386%)  route 0.131ns (50.614%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lfsr1/Q_state_reg[7]/Q
                         net (fo=2, routed)           0.131     0.259    lfsr1/Q[7]
    SLICE_X0Y17          FDRE                                         r  lfsr1/Q_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.247%)  route 0.119ns (45.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[3]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    lfsr1/Q[3]
    SLICE_X1Y16          FDSE                                         r  lfsr1/Q_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.208%)  route 0.132ns (50.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[8]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lfsr1/Q_state_reg[8]/Q
                         net (fo=2, routed)           0.132     0.260    lfsr1/Q[8]
    SLICE_X0Y18          FDRE                                         r  lfsr1/Q_state_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[15]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[15]/Q
                         net (fo=1, routed)           0.121     0.262    lfsr1/Q_state[15]
    SLICE_X0Y16          FDRE                                         r  lfsr1/Q_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[5]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[5]/Q
                         net (fo=2, routed)           0.122     0.263    lfsr1/Q[5]
    SLICE_X1Y16          FDSE                                         r  lfsr1/Q_state_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.507ns  (logic 4.471ns (52.561%)  route 4.036ns (47.439%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.232     6.829    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.744     7.725    SS0/LED_BCD__9[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.332     8.057 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.060    10.117    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.649 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.649    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.456ns  (logic 4.444ns (52.558%)  route 4.012ns (47.442%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.232     6.829    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.914     7.895    SS0/LED_BCD__9[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.332     8.227 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866    10.093    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.597 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.597    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 4.476ns (53.372%)  route 3.910ns (46.628%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.232     6.829    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.013     7.994    SS0/LED_BCD__9[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.332     8.326 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.666     9.991    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.527 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.527    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.286ns (51.952%)  route 3.964ns (48.048%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  count_reg[4]/Q
                         net (fo=4, routed)           1.067     6.724    SS0/Q[4]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.848 r  SS0/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     7.890    SS0/LED_BCD__9[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.869    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.389 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.389    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.469ns (54.540%)  route 3.725ns (45.460%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.232     6.829    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829     7.810    SS0/LED_BCD__9[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.142 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.806    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.336 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.336    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 4.451ns (54.403%)  route 3.730ns (45.597%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.232     6.829    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.981 f  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     7.812    SS0/LED_BCD__9[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.812    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.322 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.322    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.301ns (53.250%)  route 3.776ns (46.750%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  count_reg[4]/Q
                         net (fo=4, routed)           1.067     6.724    SS0/Q[4]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.848 f  SS0/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.046     7.895    SS0/LED_BCD__9[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.019 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.681    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.217 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.217    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 4.316ns (58.212%)  route 3.098ns (41.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=14, routed)          1.183     6.781    SS0/LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.154     6.935 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     8.850    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706    12.555 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.555    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.309ns (61.097%)  route 2.744ns (38.903%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=14, routed)          0.991     6.588    SS0/LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.152     6.740 r  SS0/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.493    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.194 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.194    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 4.090ns (58.291%)  route 2.927ns (41.709%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.232     6.829    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.953 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.695     8.648    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.158 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.158    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.398ns (74.150%)  route 0.487ns (25.850%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg[2]/Q
                         net (fo=12, routed)          0.151     1.757    SS0/Q[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.138    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.350 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.350    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.416ns (74.560%)  route 0.483ns (25.440%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg[2]/Q
                         net (fo=12, routed)          0.152     1.758    SS0/Q[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.134    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.364 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.364    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.422ns (69.862%)  route 0.613ns (30.138%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  count_reg[3]/Q
                         net (fo=11, routed)          0.283     1.889    SS0/Q[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.265    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.501 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.501    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.422ns (69.827%)  route 0.615ns (30.173%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.282     1.889    SS0/LED_activating_counter[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.934 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.267    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.503 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.503    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.449ns (70.602%)  route 0.603ns (29.398%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.208     1.815    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.046     1.861 r  SS0/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.257    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.519 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.519    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.397ns (67.969%)  route 0.659ns (32.031%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=14, routed)          0.295     1.902    SS0/LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.947 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.311    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.522 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.522    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.410ns (68.411%)  route 0.651ns (31.589%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.208     1.815    SS0/LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.303    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.527 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.527    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.392ns (67.133%)  route 0.681ns (32.867%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.276     1.883    SS0/LED_activating_counter[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.333    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.539 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.539    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.407ns (67.090%)  route 0.690ns (32.910%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  count_reg[3]/Q
                         net (fo=11, routed)          0.280     1.886    SS0/Q[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.341    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.562 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.418ns (65.101%)  route 0.760ns (34.899%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.277     1.884    SS0/LED_activating_counter[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.929 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.412    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.645 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.645    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.588ns (26.839%)  route 4.328ns (73.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           1.011     5.916    count[7]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.588ns (26.839%)  route 4.328ns (73.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           1.011     5.916    count[7]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.588ns (26.839%)  route 4.328ns (73.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           1.011     5.916    count[7]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.588ns (26.839%)  route 4.328ns (73.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           1.011     5.916    count[7]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.588ns (27.361%)  route 4.215ns (72.639%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           0.898     5.803    count[7]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.588ns (27.361%)  route 4.215ns (72.639%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           0.898     5.803    count[7]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.588ns (27.381%)  route 4.211ns (72.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           0.894     5.799    count[7]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.588ns (27.381%)  route 4.211ns (72.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          3.317     4.781    rst_fsm_IBUF
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  count[7]_i_1/O
                         net (fo=8, routed)           0.894     5.799    count[7]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.707ns  (logic 1.464ns (25.647%)  route 4.244ns (74.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          4.244     5.707    SS0/rst_fsm_IBUF
    SLICE_X62Y23         FDCE                                         f  SS0/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.504     4.845    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.707ns  (logic 1.464ns (25.647%)  route 4.244ns (74.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          4.244     5.707    SS0/rst_fsm_IBUF
    SLICE_X62Y23         FDCE                                         f  SS0/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.504     4.845    SS0/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  SS0/refresh_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.186ns (12.164%)  route 1.343ns (87.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.222     1.529    x_OBUF
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.186ns (12.164%)  route 1.343ns (87.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.222     1.529    x_OBUF
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.186ns (11.838%)  route 1.385ns (88.162%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.264     1.571    x_OBUF
    SLICE_X65Y24         FDRE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.186ns (11.703%)  route 1.403ns (88.297%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.282     1.589    x_OBUF
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.186ns (11.703%)  route 1.403ns (88.297%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.282     1.589    x_OBUF
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.186ns (11.401%)  route 1.445ns (88.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.324     1.631    x_OBUF
    SLICE_X64Y24         FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.186ns (11.401%)  route 1.445ns (88.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.324     1.631    x_OBUF
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 fsm1/s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.186ns (11.401%)  route 1.445ns (88.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  fsm1/s_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm1/s_reg[10]/Q
                         net (fo=7, routed)           0.121     0.262    fsm1/s[10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.324     1.631    x_OBUF
    SLICE_X64Y24         FDRE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.232ns (11.966%)  route 1.705ns (88.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          1.705     1.937    SS0/rst_fsm_IBUF
    SLICE_X62Y19         FDCE                                         f  SS0/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     1.983    SS0/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  SS0/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.232ns (11.966%)  route 1.705ns (88.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=37, routed)          1.705     1.937    SS0/rst_fsm_IBUF
    SLICE_X62Y19         FDCE                                         f  SS0/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     1.983    SS0/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  SS0/refresh_counter_reg[1]/C





