Start Configure Chip 0------------------------------------------
-----Input Sync block -----------
Start Configure IO Module 32---------------------------
gap_enable  24<--1
layer_sync_input_buffer_available_status  400<--0
layer_sync_output_buffer_status  410<--ff
layer_sync_csq_message_rcvd_counters  448<--0
layer_sync_asq_message_rcvd_counters  458<--0
layer_sync_csq_message_rcvd_counters  4b8<--0
layer_sync_asq_message_rcvd_counters  4c8<--0
layer_sync_csq_message_rcvd_counters  528<--0
layer_sync_asq_message_rcvd_counters  538<--0
layer_sync_csq_message_rcvd_counters  598<--0
layer_sync_asq_message_rcvd_counters  5a8<--0
layer_sync_csq_message_rcvd_counters  608<--0
layer_sync_asq_message_rcvd_counters  618<--0
layer_sync_csq_message_rcvd_counters  678<--0
layer_sync_asq_message_rcvd_counters  688<--0
layer_sync_csq_message_rcvd_counters  6e8<--0
layer_sync_asq_message_rcvd_counters  6f8<--0
layer_sync_csq_message_rcvd_counters  758<--0
layer_sync_asq_message_rcvd_counters  768<--0
output dma mac_blk_dma_enable  2000<--1
output dma mac_blk_dma_enable  2004<--0
output dma mac_blk_dma_enable  200c<--0
simd_cmd_fifo_status  8<<--1
wbuf_addr_fifo_status  c<<--1
wbuf_data_fifo_status  10<<--1
mac_cmd_fifo_status  14<<--1
mac_data_fifo_status  18<<--1
Start Configure layer 0------------------------
simd_base_addr 0  d0<<--1000000
dest_addr 0  160<<--0
remap_base_mask 0  164<<--ffffffff
remap_base_addr 0  168<<--0
------Configuring Sync block, chip 0 row 32 block 0
layer_sync_message_send_address 0 layer 0 to layer 2 (chip 0, row 0, idx 0, cntr 1)  460<--ffc004
layer_sync_csq_message_send enable  440<--1
layer_sync_csq_message_rcvd_counter_enable  444<--1
layer_sync_asq_message_send enable  450<--0
layer_sync_asq_message_rcvd_counter_enable  454<--0
layer_sync_input_buffer_empty_level  490<--1
layer_sync_input_buffer_decrement_step  494<--1
layer_sync_output_buffer_full_level  4a0<--4
layer_sync_output_buffer_decrement_step  4a4<--1
------End Configuring Sync block
Start Configure layer 1------------------------
simd_base_addr 0  e0<<--1040000
dest_addr 0  1a0<<--0
remap_base_mask 0  1a4<<--ffffffff
remap_base_addr 0  1a8<<--0
------Configuring Sync block, chip 0 row 32 block 1
layer_sync_message_send_address 0 layer 1 to layer 3 (chip 0, row 1, idx 0, cntr 1)  4d0<--ffc104
layer_sync_csq_message_send enable  4b0<--1
layer_sync_csq_message_rcvd_counter_enable  4b4<--1
layer_sync_asq_message_send enable  4c0<--0
layer_sync_asq_message_rcvd_counter_enable  4c4<--0
layer_sync_input_buffer_empty_level  500<--1
layer_sync_input_buffer_decrement_step  504<--1
layer_sync_output_buffer_full_level  510<--4
layer_sync_output_buffer_decrement_step  514<--1
------End Configuring Sync block
Start Configure layer 4------------------------
simd_base_addr 0  f0<<--904000
dest_addr 0  1e0<<--904000
remap_base_mask 0  1e4<<--ffffffff
remap_base_addr 0  1e8<<--0
------Configuring Sync block, chip 0 row 32 block 2
Output Sync block 
layer_sync_message_send_address 0 layer 4 to layer 2 (chip 0, row 0, idx 0, cntr 0)  540<--ffc000
layer_sync_csq_message_send enable  520<--0
layer_sync_csq_message_rcvd_counter_enable  524<--0
layer_sync_asq_message_send enable  530<--1
layer_sync_asq_message_rcvd_counter_enable  534<--1
layer_sync_input_buffer_empty_level  570<--1
layer_sync_input_buffer_decrement_step  574<--1
layer_sync_output_buffer_full_level  580<--f
layer_sync_output_buffer_decrement_step  584<--1
------End Configuring Sync block
Start Configure layer 5------------------------
simd_base_addr 0  100<<--908000
dest_addr 0  220<<--908000
remap_base_mask 0  224<<--ffffffff
remap_base_addr 0  228<<--0
------Configuring Sync block, chip 0 row 32 block 3
Output Sync block 
layer_sync_message_send_address 0 layer 5 to layer 3 (chip 0, row 1, idx 0, cntr 0)  5b0<--ffc100
layer_sync_csq_message_send enable  590<--0
layer_sync_csq_message_rcvd_counter_enable  594<--0
layer_sync_asq_message_send enable  5a0<--1
layer_sync_asq_message_rcvd_counter_enable  5a4<--1
layer_sync_input_buffer_empty_level  5e0<--1
layer_sync_input_buffer_decrement_step  5e4<--1
layer_sync_output_buffer_full_level  5f0<--f
layer_sync_output_buffer_decrement_step  5f4<--1
------End Configuring Sync block
End Configure IO Module 32---------------------------
Start Configure Row 0------------------------------------------
mac_blk_enable  0<--1
simd_enable  24<--1
input up sleep wake enable  300<--1
input up sleep wake lut0 run  310<--1
input up sleep wake lut1 run  314<--0
output up sleep wake enable  380<--1
output up sleep wake lut0 run  390<--1
output up sleep wake vec enable  384<--1
output up sleep wake vec select  3a0<--0
frame_end flag  3dc<--0
layer_sync_input_buffer_available_status  400<--0
layer_sync_output_buffer_status  410<--ff
layer_sync_csq_message_rcvd_counters  448<--0
layer_sync_asq_message_rcvd_counters  458<--0
layer_sync_csq_message_rcvd_counters  4b8<--0
layer_sync_asq_message_rcvd_counters  4c8<--0
layer_sync_csq_message_rcvd_counters  528<--0
layer_sync_asq_message_rcvd_counters  538<--0
layer_sync_csq_message_rcvd_counters  598<--0
layer_sync_asq_message_rcvd_counters  5a8<--0
layer_sync_csq_message_rcvd_counters  608<--0
layer_sync_asq_message_rcvd_counters  618<--0
layer_sync_csq_message_rcvd_counters  678<--0
layer_sync_asq_message_rcvd_counters  688<--0
layer_sync_csq_message_rcvd_counters  6e8<--0
layer_sync_asq_message_rcvd_counters  6f8<--0
layer_sync_csq_message_rcvd_counters  758<--0
layer_sync_asq_message_rcvd_counters  768<--0
input dma mac_blk_dma_enable  1000<--1
input dma mac_blk_dma_enable  1004<--0
input dma mac_blk_dma_enable  100c<--0
input dma mac_blk_dma_split_group  1020<--0
output dma mac_blk_dma_enable  2000<--1
output dma mac_blk_dma_enable  2004<--0
output dma mac_blk_dma_enable  200c<--0
output dma mac_blk_dma_split_group  2020<--0
prefetch dma mac_blk_dma_enable  3000<--0
prefetch dma mac_blk_dma_enable  3004<--0
prefetch dma mac_blk_dma_enable  300c<--0
simd_cmd_fifo_status  8<<--1
wbuf_addr_fifo_status  c<<--1
wbuf_data_fifo_status  10<<--1
mac_cmd_fifo_status  14<<--1
mac_data_fifo_status  18<<--1
prefetch_dma_fifo_status  1c<<--1
Start Configure layer 2------------------------
simd_base_addr 0  d0<<--3008000
dest_addr 0  160<<--0
remap_base_mask 0  164<<--ffffffff
remap_base_addr 0  168<<--0
------Configuring Sync block, chip 0 row 0 block 0
layer_sync_message_send_address 0 layer 2 to layer 4 (chip 0, row 32, idx 2, cntr 0)  460<--3ffff40
layer_sync_message_send_address 1 layer 2 to layer 0 (chip 0, row 32, idx 0, cntr 0)  464<--3ffff00
layer_sync_csq_message_send enable  440<--1
layer_sync_csq_message_rcvd_counter_enable  444<--1
layer_sync_asq_message_send enable  450<--2
layer_sync_asq_message_rcvd_counter_enable  454<--2
layer_sync_input_buffer_empty_level  490<--1
layer_sync_input_buffer_decrement_step  494<--1
layer_sync_output_buffer_full_level  4a0<--4
layer_sync_output_buffer_decrement_step  4a4<--1
------End Configuring Sync block
Xbar 0 ADC Gain enable 1 mac_gain 14 pe_gain 8 ag_shift 14
Xbar 1 ADC Gain enable 0 mac_gain 1 pe_gain 1 ag_shift 1
Xbar 2 ADC Gain enable 0 mac_gain 1 pe_gain 1 ag_shift 1
Xbar 3 ADC Gain enable 0 mac_gain 1 pe_gain 1 ag_shift 1
End Configure Row 0--------------------------------------------
Start Configure Row 1------------------------------------------
mac_blk_enable  0<--2
simd_enable  24<--1
input up sleep wake enable  300<--1
input up sleep wake lut0 run  310<--1
input up sleep wake lut1 run  314<--0
output up sleep wake enable  380<--1
output up sleep wake lut0 run  390<--1
output up sleep wake vec enable  384<--1
output up sleep wake vec select  3a0<--0
frame_end flag  3dc<--0
layer_sync_input_buffer_available_status  400<--0
layer_sync_output_buffer_status  410<--ff
layer_sync_csq_message_rcvd_counters  448<--0
layer_sync_asq_message_rcvd_counters  458<--0
layer_sync_csq_message_rcvd_counters  4b8<--0
layer_sync_asq_message_rcvd_counters  4c8<--0
layer_sync_csq_message_rcvd_counters  528<--0
layer_sync_asq_message_rcvd_counters  538<--0
layer_sync_csq_message_rcvd_counters  598<--0
layer_sync_asq_message_rcvd_counters  5a8<--0
layer_sync_csq_message_rcvd_counters  608<--0
layer_sync_asq_message_rcvd_counters  618<--0
layer_sync_csq_message_rcvd_counters  678<--0
layer_sync_asq_message_rcvd_counters  688<--0
layer_sync_csq_message_rcvd_counters  6e8<--0
layer_sync_asq_message_rcvd_counters  6f8<--0
layer_sync_csq_message_rcvd_counters  758<--0
layer_sync_asq_message_rcvd_counters  768<--0
input dma mac_blk_dma_enable  1000<--1
input dma mac_blk_dma_enable  1004<--0
input dma mac_blk_dma_enable  100c<--0
input dma mac_blk_dma_split_group  1020<--0
output dma mac_blk_dma_enable  2000<--1
output dma mac_blk_dma_enable  2004<--0
output dma mac_blk_dma_enable  200c<--0
output dma mac_blk_dma_split_group  2020<--0
prefetch dma mac_blk_dma_enable  3000<--0
prefetch dma mac_blk_dma_enable  3004<--0
prefetch dma mac_blk_dma_enable  300c<--0
simd_cmd_fifo_status  8<<--1
wbuf_addr_fifo_status  c<<--1
wbuf_data_fifo_status  10<<--1
mac_cmd_fifo_status  14<<--1
mac_data_fifo_status  18<<--1
prefetch_dma_fifo_status  1c<<--1
Start Configure layer 3------------------------
simd_base_addr 0  d0<<--300c000
dest_addr 0  160<<--0
remap_base_mask 0  164<<--ffffffff
remap_base_addr 0  168<<--0
------Configuring Sync block, chip 0 row 1 block 0
layer_sync_message_send_address 0 layer 3 to layer 5 (chip 0, row 32, idx 3, cntr 0)  460<--3ffff60
layer_sync_message_send_address 1 layer 3 to layer 1 (chip 0, row 32, idx 1, cntr 0)  464<--3ffff20
layer_sync_csq_message_send enable  440<--1
layer_sync_csq_message_rcvd_counter_enable  444<--1
layer_sync_asq_message_send enable  450<--2
layer_sync_asq_message_rcvd_counter_enable  454<--2
layer_sync_input_buffer_empty_level  490<--1
layer_sync_input_buffer_decrement_step  494<--1
layer_sync_output_buffer_full_level  4a0<--4
layer_sync_output_buffer_decrement_step  4a4<--1
------End Configuring Sync block
Xbar 0 ADC Gain enable 0 mac_gain 1 pe_gain 1 ag_shift 1
Xbar 1 ADC Gain enable 1 mac_gain 14 pe_gain 8 ag_shift 14
Xbar 2 ADC Gain enable 0 mac_gain 1 pe_gain 1 ag_shift 1
Xbar 3 ADC Gain enable 0 mac_gain 1 pe_gain 1 ag_shift 1
End Configure Row 1--------------------------------------------
