{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 01:45:59 2023 " "Info: Processing started: Thu Nov 02 01:45:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab3/lab7.bdf" { { 320 296 464 336 "CLK" "" } } } } { "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst1\|f74161:sub\|99 74161:inst1\|f74161:sub\|87 250.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 250.0 MHz between source register \"74161:inst1\|f74161:sub\|99\" and destination register \"74161:inst1\|f74161:sub\|87\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.0 ns 2.0 ns 4.0 ns " "Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register register " "Info: + Longest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|99 1 REG LC4_D7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D7; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns 74161:inst1\|f74161:sub\|98~30 2 COMB LC1_D7 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC1_D7; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|98~30'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|98~30 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 568 432 496 608 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 1.800 ns 74161:inst1\|f74161:sub\|87 3 REG LC3_D7 7 " "Info: 3: + IC(0.100 ns) + CELL(0.600 ns) = 1.800 ns; Loc. = LC3_D7; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { 74161:inst1|f74161:sub|98~30 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 88.89 % ) " "Info: Total cell delay = 1.600 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 11.11 % ) " "Info: Total interconnect delay = 0.200 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|98~30 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|98~30 74161:inst1|f74161:sub|87 } { 0.000ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CLK 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab3/lab7.bdf" { { 320 296 464 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74161:inst1\|f74161:sub\|87 2 REG LC3_D7 7 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3_D7; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|87 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CLK 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab3/lab7.bdf" { { 320 296 464 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74161:inst1\|f74161:sub\|99 2 REG LC4_D7 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_D7; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|99 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|87 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|99 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|98~30 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|98~30 74161:inst1|f74161:sub|87 } { 0.000ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.600ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|87 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|99 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|87 } {  } {  } } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q 74161:inst1\|f74161:sub\|9 8.900 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\" through register \"74161:inst1\|f74161:sub\|9\" is 8.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CLK 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab3/lab7.bdf" { { 320 296 464 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74161:inst1\|f74161:sub\|9 2 REG LC2_D7 7 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D7; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|9 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns + Longest register pin " "Info: + Longest register to pin delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LC2_D7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D7; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 0.700 ns 74151:inst\|f74151:sub\|71~15 2 COMB LC7_D7 1 " "Info: 2: + IC(0.100 ns) + CELL(0.600 ns) = 0.700 ns; Loc. = LC7_D7; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|71~15'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { 74161:inst1|f74161:sub|9 74151:inst|f74151:sub|71~15 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74151.bdf" { { 120 488 552 160 "71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.700 ns 74151:inst\|f74151:sub\|78~3 3 COMB LC8_D7 1 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 1.700 ns; Loc. = LC8_D7; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|78~3'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { 74151:inst|f74151:sub|71~15 74151:inst|f74151:sub|78~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74151.bdf" { { 272 640 704 312 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.600 ns 74151:inst\|f74151:sub\|81~47 4 COMB LC5_D7 1 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC5_D7; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|81~47'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.900 ns" { 74151:inst|f74151:sub|78~3 74151:inst|f74151:sub|81~47 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 7.100 ns Q 5 PIN PIN_90 0 " "Info: 5: + IC(0.700 ns) + CELL(3.800 ns) = 7.100 ns; Loc. = PIN_90; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.500 ns" { 74151:inst|f74151:sub|81~47 Q } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab3/lab7.bdf" { { 264 808 984 280 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.200 ns ( 87.32 % ) " "Info: Total cell delay = 6.200 ns ( 87.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 12.68 % ) " "Info: Total interconnect delay = 0.900 ns ( 12.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { 74161:inst1|f74161:sub|9 74151:inst|f74151:sub|71~15 74151:inst|f74151:sub|78~3 74151:inst|f74151:sub|81~47 Q } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "7.100 ns" { 74161:inst1|f74161:sub|9 74151:inst|f74151:sub|71~15 74151:inst|f74151:sub|78~3 74151:inst|f74151:sub|81~47 Q } { 0.000ns 0.100ns 0.000ns 0.100ns 0.700ns } { 0.000ns 0.600ns 1.000ns 0.800ns 3.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CLK CLK~out 74161:inst1|f74161:sub|9 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { 74161:inst1|f74161:sub|9 74151:inst|f74151:sub|71~15 74151:inst|f74151:sub|78~3 74151:inst|f74151:sub|81~47 Q } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "7.100 ns" { 74161:inst1|f74161:sub|9 74151:inst|f74151:sub|71~15 74151:inst|f74151:sub|78~3 74151:inst|f74151:sub|81~47 Q } { 0.000ns 0.100ns 0.000ns 0.100ns 0.700ns } { 0.000ns 0.600ns 1.000ns 0.800ns 3.800ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 01:45:59 2023 " "Info: Processing ended: Thu Nov 02 01:45:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
