Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 16:24:50 2018
| Host         : YxGuo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_2_2_timing_summary_routed.rpt -pb lab9_2_2_timing_summary_routed.pb -rpx lab9_2_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_2_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U1/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.051        0.000                      0                   70        0.103        0.000                      0                   70        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_5mhz              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_5mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.051        0.000                      0                   70        0.103        0.000                      0                   70       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_5mhz
  To Clock:  clk_5mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_5mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.051ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.058ns (24.045%)  route 3.342ns (75.955%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.225     3.570    U1/cnt[0]_i_2_n_0
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[20]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y104         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                195.051    

Slack (MET) :             195.051ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.058ns (24.045%)  route 3.342ns (75.955%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.225     3.570    U1/cnt[0]_i_2_n_0
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y104         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                195.051    

Slack (MET) :             195.051ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.058ns (24.045%)  route 3.342ns (75.955%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.225     3.570    U1/cnt[0]_i_2_n_0
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[22]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y104         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                195.051    

Slack (MET) :             195.112ns  (required time - arrival time)
  Source:                 U1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U1/cnt_reg[21]/Q
                         net (fo=3, routed)           0.821     0.446    U1/cnt_reg[21]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     0.570 f  U1/cnt[0]_i_9/O
                         net (fo=1, routed)           0.800     1.370    U1/cnt[0]_i_9_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     1.494 r  U1/cnt[0]_i_4/O
                         net (fo=3, routed)           0.594     2.087    U1/cnt[0]_i_4_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.124     2.211 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          1.099     3.310    U1/cnt[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[20]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.422    U1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                195.112    

Slack (MET) :             195.112ns  (required time - arrival time)
  Source:                 U1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U1/cnt_reg[21]/Q
                         net (fo=3, routed)           0.821     0.446    U1/cnt_reg[21]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     0.570 f  U1/cnt[0]_i_9/O
                         net (fo=1, routed)           0.800     1.370    U1/cnt[0]_i_9_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     1.494 r  U1/cnt[0]_i_4/O
                         net (fo=3, routed)           0.594     2.087    U1/cnt[0]_i_4_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.124     2.211 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          1.099     3.310    U1/cnt[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.422    U1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                195.112    

Slack (MET) :             195.112ns  (required time - arrival time)
  Source:                 U1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U1/cnt_reg[21]/Q
                         net (fo=3, routed)           0.821     0.446    U1/cnt_reg[21]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     0.570 f  U1/cnt[0]_i_9/O
                         net (fo=1, routed)           0.800     1.370    U1/cnt[0]_i_9_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     1.494 r  U1/cnt[0]_i_4/O
                         net (fo=3, routed)           0.594     2.087    U1/cnt[0]_i_4_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.124     2.211 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          1.099     3.310    U1/cnt[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y104         FDRE                                         r  U1/cnt_reg[22]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.422    U1/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                195.112    

Slack (MET) :             195.192ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.058ns (24.840%)  route 3.201ns (75.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.084     3.429    U1/cnt[0]_i_2_n_0
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[16]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                195.192    

Slack (MET) :             195.192ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.058ns (24.840%)  route 3.201ns (75.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.084     3.429    U1/cnt[0]_i_2_n_0
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[17]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                195.192    

Slack (MET) :             195.192ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.058ns (24.840%)  route 3.201ns (75.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.084     3.429    U1/cnt[0]_i_2_n_0
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[18]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                195.192    

Slack (MET) :             195.192ns  (required time - arrival time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.058ns (24.840%)  route 3.201ns (75.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.710    -0.830    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  U1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     0.483    U1/cnt_reg[14]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     0.635 f  U1/cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     1.068    U1/cnt[0]_i_10_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.326     1.394 f  U1/cnt[0]_i_5/O
                         net (fo=3, routed)           0.827     2.222    U1/cnt[0]_i_5_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.346 r  U1/cnt[0]_i_2/O
                         net (fo=23, routed)          1.084     3.429    U1/cnt[0]_i_2_n_0
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000   200.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    U1/clk
    SLICE_X1Y103         FDRE                                         r  U1/cnt_reg[19]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205   198.621    U1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                195.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.084 r  U1/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.084    U1/cnt_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.073 r  U1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.073    U1/cnt_reg[4]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[6]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.048 r  U1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.048    U1/cnt_reg[4]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[5]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.048 r  U1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.048    U1/cnt_reg[4]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y100         FDRE                                         r  U1/cnt_reg[7]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  U1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    U1/cnt_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.045 r  U1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.045    U1/cnt_reg[8]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  U1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    U1/cnt_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.034 r  U1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    U1/cnt_reg[8]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  U1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    U1/cnt_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.009 r  U1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    U1/cnt_reg[8]_i_1_n_4
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  U1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    U1/cnt_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.009 r  U1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    U1/cnt_reg[8]_i_1_n_6
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y101         FDRE                                         r  U1/cnt_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  U1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    U1/cnt_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.060 r  U1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    U1/cnt_reg[8]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.006 r  U1/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.006    U1/cnt_reg[12]_i_1_n_7
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    U1/clk
    SLICE_X1Y99          FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    U1/cnt_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  U1/cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    U1/cnt_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  U1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    U1/cnt_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.060 r  U1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    U1/cnt_reg[8]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.005 r  U1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.005    U1/cnt_reg[12]_i_1_n_5
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_5mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/U/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    U1/clk
    SLICE_X1Y102         FDRE                                         r  U1/cnt_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.187    U1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/U/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/U/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     U1/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y99      U1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y101     U1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y101     U1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     U1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     U1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     U1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     U1/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y99      U1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y99      U1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y99      U1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y99      U1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     U1/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y101     U1/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y101     U1/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     U1/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     U1/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     U1/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y99      U1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     U1/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y99      U1/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/U/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/U/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/U/inst/mmcm_adv_inst/CLKFBOUT



