multiline_comment|/* IEEE754 floating point arithmetic&n; * single precision square root&n; */
multiline_comment|/*&n; * MIPS floating point support&n; * Copyright (C) 1994-2000 Algorithmics Ltd.&n; * http://www.algor.co.uk&n; *&n; * ########################################################################&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * ########################################################################&n; */
macro_line|#include &quot;ieee754sp.h&quot;
DECL|function|ieee754sp_sqrt
id|ieee754sp
id|ieee754sp_sqrt
c_func
(paren
id|ieee754sp
id|x
)paren
(brace
r_int
id|ix
comma
id|s
comma
id|q
comma
id|m
comma
id|t
comma
id|i
suffix:semicolon
r_int
r_int
id|r
suffix:semicolon
id|COMPXSP
suffix:semicolon
multiline_comment|/* take care of Inf and NaN */
id|EXPLODEXSP
suffix:semicolon
id|CLEARCX
suffix:semicolon
id|FLUSHXSP
suffix:semicolon
multiline_comment|/* x == INF or NAN? */
r_switch
c_cond
(paren
id|xc
)paren
(brace
r_case
id|IEEE754_CLASS_QNAN
suffix:colon
multiline_comment|/* sqrt(Nan) = Nan */
r_return
id|ieee754sp_nanxcpt
c_func
(paren
id|x
comma
l_string|&quot;sqrt&quot;
)paren
suffix:semicolon
r_case
id|IEEE754_CLASS_SNAN
suffix:colon
id|SETCX
c_func
(paren
id|IEEE754_INVALID_OPERATION
)paren
suffix:semicolon
r_return
id|ieee754sp_nanxcpt
c_func
(paren
id|ieee754sp_indef
c_func
(paren
)paren
comma
l_string|&quot;sqrt&quot;
)paren
suffix:semicolon
r_case
id|IEEE754_CLASS_ZERO
suffix:colon
multiline_comment|/* sqrt(0) = 0 */
r_return
id|x
suffix:semicolon
r_case
id|IEEE754_CLASS_INF
suffix:colon
r_if
c_cond
(paren
id|xs
)paren
(brace
multiline_comment|/* sqrt(-Inf) = Nan */
id|SETCX
c_func
(paren
id|IEEE754_INVALID_OPERATION
)paren
suffix:semicolon
r_return
id|ieee754sp_nanxcpt
c_func
(paren
id|ieee754sp_indef
c_func
(paren
)paren
comma
l_string|&quot;sqrt&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/* sqrt(+Inf) = Inf */
r_return
id|x
suffix:semicolon
r_case
id|IEEE754_CLASS_DNORM
suffix:colon
r_case
id|IEEE754_CLASS_NORM
suffix:colon
r_if
c_cond
(paren
id|xs
)paren
(brace
multiline_comment|/* sqrt(-x) = Nan */
id|SETCX
c_func
(paren
id|IEEE754_INVALID_OPERATION
)paren
suffix:semicolon
r_return
id|ieee754sp_nanxcpt
c_func
(paren
id|ieee754sp_indef
c_func
(paren
)paren
comma
l_string|&quot;sqrt&quot;
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
)brace
id|ix
op_assign
id|x.bits
suffix:semicolon
multiline_comment|/* normalize x */
id|m
op_assign
(paren
id|ix
op_rshift
l_int|23
)paren
suffix:semicolon
r_if
c_cond
(paren
id|m
op_eq
l_int|0
)paren
(brace
multiline_comment|/* subnormal x */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
(paren
id|ix
op_amp
l_int|0x00800000
)paren
op_eq
l_int|0
suffix:semicolon
id|i
op_increment
)paren
id|ix
op_lshift_assign
l_int|1
suffix:semicolon
id|m
op_sub_assign
id|i
op_minus
l_int|1
suffix:semicolon
)brace
id|m
op_sub_assign
l_int|127
suffix:semicolon
multiline_comment|/* unbias exponent */
id|ix
op_assign
(paren
id|ix
op_amp
l_int|0x007fffff
)paren
op_or
l_int|0x00800000
suffix:semicolon
r_if
c_cond
(paren
id|m
op_amp
l_int|1
)paren
multiline_comment|/* odd m, double x to make it even */
id|ix
op_add_assign
id|ix
suffix:semicolon
id|m
op_rshift_assign
l_int|1
suffix:semicolon
multiline_comment|/* m = [m/2] */
multiline_comment|/* generate sqrt(x) bit by bit */
id|ix
op_add_assign
id|ix
suffix:semicolon
id|q
op_assign
id|s
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* q = sqrt(x) */
id|r
op_assign
l_int|0x01000000
suffix:semicolon
multiline_comment|/* r = moving bit from right to left */
r_while
c_loop
(paren
id|r
op_ne
l_int|0
)paren
(brace
id|t
op_assign
id|s
op_plus
id|r
suffix:semicolon
r_if
c_cond
(paren
id|t
op_le
id|ix
)paren
(brace
id|s
op_assign
id|t
op_plus
id|r
suffix:semicolon
id|ix
op_sub_assign
id|t
suffix:semicolon
id|q
op_add_assign
id|r
suffix:semicolon
)brace
id|ix
op_add_assign
id|ix
suffix:semicolon
id|r
op_rshift_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|ix
op_ne
l_int|0
)paren
(brace
id|SETCX
c_func
(paren
id|IEEE754_INEXACT
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|ieee754_csr.rm
)paren
(brace
r_case
id|IEEE754_RP
suffix:colon
id|q
op_add_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_case
id|IEEE754_RN
suffix:colon
id|q
op_add_assign
(paren
id|q
op_amp
l_int|1
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
id|ix
op_assign
(paren
id|q
op_rshift
l_int|1
)paren
op_plus
l_int|0x3f000000
suffix:semicolon
id|ix
op_add_assign
(paren
id|m
op_lshift
l_int|23
)paren
suffix:semicolon
id|x.bits
op_assign
id|ix
suffix:semicolon
r_return
id|x
suffix:semicolon
)brace
eof
