<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/**</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> *######################################################################</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> *                (c) Copyright 2011 Freescale Semiconductor, Inc.</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> *                         ALL RIGHTS RESERVED.</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> *######################################################################</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> *</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> *    @file    sysclk_init.c</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> *    @version M4_SRC_SW_VERSION_MAJOR.M4_SRC_SW_VERSION_MINOR.M4_SRC_SW_VERSION_PATCH</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> *    @brief   Mode Entry, System Clock, CMU initialization file - 8Mhz XTAL 60Mhz Clk.</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> *    @details This file contains definitions for initialization</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> *                         functions of Mode Entry, System Clock and CMU module.</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> *                         Mode Entry function will configure the system SoC for</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> *                         different operating modes. In System Clock function the</span></td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="ct"> *                         Clock Generation Module parameters are initialized for</span></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="ct"> *                         DRUN mode. CMU function is initialized to monitor the</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="ct"> *                         system clock parameters and report the failures.</span></td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="ct"> *</span></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="ct"> *    Project M4_SRC_PROJECT_NAME</span></td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="ct"> *    Platform M4_SRC_MCU_FAMILY</span></td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="ct"> *</span></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="ct"> *   Creation date:		23-May-2011</span></td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="ct"> *   Author:                         B14423</span></td></tr>
<tr name="24" id="24">
<td>24</td><td><span class="ct"> *</span></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="ct"> */</span></td></tr>
<tr name="26" id="26">
<td>26</td><td></td></tr>
<tr name="27" id="27">
<td>27</td><td><span class="pp">#ifdef</span> <a id="27c8" class="tk">__cplusplus</a></td></tr>
<tr name="28" id="28">
<td>28</td><td></td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="kw">extern</span> "C"<span class="br">{</span></td></tr>
<tr name="30" id="30">
<td>30</td><td></td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="pp">#endif</span></td></tr>
<tr name="32" id="32">
<td>32</td><td></td></tr>
<tr name="33" id="33">
<td>33</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="ct">   *                  Includes</span></td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="ct">   ******************************************************************************/</span></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="pp">#include "sysclk_init.h"</span></td></tr>
<tr name="37" id="37">
<td>37</td><td></td></tr>
<tr name="38" id="38">
<td>38</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="39" id="39">
<td>39</td><td><span class="ct">   *                   Global functions</span></td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="ct">   ******************************************************************************/</span></td></tr>
<tr name="41" id="41">
<td>41</td><td></td></tr>
<tr name="42" id="42">
<td>42</td><td>  <span class="ct">/*********************  Initialization Function(s) ************************/</span></td></tr>
<tr name="43" id="43">
<td>43</td><td></td></tr>
<tr name="44" id="44">
<td>44</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="ct">   *   Function:  sysclk_module_init_fnc</span></td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="ct">     @brief    Sets the Channel Watchdog Selection Register .</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="ct">     @details   Sets the Channel Watchdog Selection Register</span></td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="ct"></span></td></tr>
<tr name="49" id="49">
<td>49</td><td><span class="ct">     @return none</span></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="ct">   */</span></td></tr>
<tr name="51" id="51">
<td>51</td><td>  <span class="kw">void</span> <a id="51c8" class="tk">sysclk_module_init_fnc</a>(<span class="kw">void</span>)</td></tr>
<tr name="52" id="52">
<td>52</td><td>  <span class="br">{</span></td></tr>
<tr name="53" id="53">
<td>53</td><td>    <span class="kw">while</span> (<a id="53c12" class="tk">RGM</a>.<a id="53c16" class="tk">FES</a>.<a id="53c20" class="tk">R</a> <a id="53c22" class="tk">!=</a> 0) <span class="br">{</span></td></tr>
<tr name="54" id="54">
<td>54</td><td>      <a id="54c7" class="tk">RGM</a>.<a id="54c11" class="tk">FES</a>.<a id="54c15" class="tk">R</a> = 0xFFFF;</td></tr>
<tr name="55" id="55">
<td>55</td><td>    <span class="br">}</span>                                  <span class="ct">/* Errata for cut1 */</span></td></tr>
<tr name="56" id="56">
<td>56</td><td></td></tr>
<tr name="57" id="57">
<td>57</td><td>    <a id="57c5" class="tk">Mode_Entry_init_fnc</a>();</td></tr>
<tr name="58" id="58">
<td>58</td><td></td></tr>
<tr name="59" id="59">
<td>59</td><td>    <span class="ct">/* Mode Entry Initialization Function */</span></td></tr>
<tr name="60" id="60">
<td>60</td><td>    <a id="60c5" class="tk">sysclk_init_fnc</a>();</td></tr>
<tr name="61" id="61">
<td>61</td><td></td></tr>
<tr name="62" id="62">
<td>62</td><td>    <span class="ct">/* System Clock Initialization Function */</span></td></tr>
<tr name="63" id="63">
<td>63</td><td>    <a id="63c5" class="tk">cmu_init_fnc</a>();</td></tr>
<tr name="64" id="64">
<td>64</td><td></td></tr>
<tr name="65" id="65">
<td>65</td><td>    <span class="ct">/* CMU Initialization Function */</span></td></tr>
<tr name="66" id="66">
<td>66</td><td>  <span class="br">}</span></td></tr>
<tr name="67" id="67">
<td>67</td><td></td></tr>
<tr name="68" id="68">
<td>68</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="69" id="69">
<td>69</td><td><span class="ct">   *   Function:  Mode_Entry_init_fnc</span></td></tr>
<tr name="70" id="70">
<td>70</td><td><span class="ct">     @brief    Mode Entry Initialization Function .</span></td></tr>
<tr name="71" id="71">
<td>71</td><td><span class="ct">     @details   Mode Entry Initialization Function</span></td></tr>
<tr name="72" id="72">
<td>72</td><td><span class="ct"></span></td></tr>
<tr name="73" id="73">
<td>73</td><td><span class="ct">     @return none</span></td></tr>
<tr name="74" id="74">
<td>74</td><td><span class="ct">   */</span></td></tr>
<tr name="75" id="75">
<td>75</td><td>  <span class="kw">void</span> <a id="75c8" class="tk">Mode_Entry_init_fnc</a>(<span class="kw">void</span>)</td></tr>
<tr name="76" id="76">
<td>76</td><td>  <span class="br">{</span></td></tr>
<tr name="77" id="77">
<td>77</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="78" id="78">
<td>78</td><td>    <span class="ct">/*              Operating Modes Initialization - Start            */</span></td></tr>
<tr name="79" id="79">
<td>79</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="80" id="80">
<td>80</td><td></td></tr>
<tr name="81" id="81">
<td>81</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="82" id="82">
<td>82</td><td>    <span class="ct">/*              Mode Entry Setup            */</span></td></tr>
<tr name="83" id="83">
<td>83</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="84" id="84">
<td>84</td><td>    <a id="84c5" class="tk">ME</a>.<a id="84c8" class="tk">MEN</a>.<a id="84c12" class="tk">R</a> = 0x0000801D;</td></tr>
<tr name="85" id="85">
<td>85</td><td></td></tr>
<tr name="86" id="86">
<td>86</td><td>    <span class="ct">/* STOP0 Mode : Disabled    */</span></td></tr>
<tr name="87" id="87">
<td>87</td><td>    <span class="ct">/* HALT0 Mode : Disabled    */</span></td></tr>
<tr name="88" id="88">
<td>88</td><td>    <span class="ct">/* RUN3 Mode : Disabled    */</span></td></tr>
<tr name="89" id="89">
<td>89</td><td>    <span class="ct">/* RUN2 Mode : Disabled    */</span></td></tr>
<tr name="90" id="90">
<td>90</td><td>    <span class="ct">/* RUN1 Mode : Disabled    */</span></td></tr>
<tr name="91" id="91">
<td>91</td><td>    <span class="ct">/* RUN0 Mode : Enabled    */</span></td></tr>
<tr name="92" id="92">
<td>92</td><td>    <span class="ct">/* DRUN Mode : Enabled    */</span></td></tr>
<tr name="93" id="93">
<td>93</td><td>    <span class="ct">/* SAFE Mode : Enabled    */</span></td></tr>
<tr name="94" id="94">
<td>94</td><td>    <span class="ct">/* TEST Mode : Disabled    */</span></td></tr>
<tr name="95" id="95">
<td>95</td><td>    <span class="ct">/* RESET Mode : Enabled    */</span></td></tr>
<tr name="96" id="96">
<td>96</td><td>    <span class="ct">/*---------------------------TEST Mode--------------------------------*/</span></td></tr>
<tr name="97" id="97">
<td>97</td><td>    <a id="97c5" class="tk">ME</a>.<a id="97c8" class="tk">TEST_MC</a>.<a id="97c16" class="tk">R</a> = 0x001F0010;</td></tr>
<tr name="98" id="98">
<td>98</td><td></td></tr>
<tr name="99" id="99">
<td>99</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="100" id="100">
<td>100</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="101" id="101">
<td>101</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="102" id="102">
<td>102</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="103" id="103">
<td>103</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="104" id="104">
<td>104</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="105" id="105">
<td>105</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="106" id="106">
<td>106</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="107" id="107">
<td>107</td><td>    <span class="ct">/*---------------------------SAFE Mode--------------------------------*/</span></td></tr>
<tr name="108" id="108">
<td>108</td><td>    <a id="108c5" class="tk">ME</a>.<a id="108c8" class="tk">SAFE_MC</a>.<a id="108c16" class="tk">R</a> = 0x009F0010;</td></tr>
<tr name="109" id="109">
<td>109</td><td></td></tr>
<tr name="110" id="110">
<td>110</td><td>    <span class="ct">/* I/O Power Down Control: Enabled    */</span></td></tr>
<tr name="111" id="111">
<td>111</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="112" id="112">
<td>112</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="113" id="113">
<td>113</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="114" id="114">
<td>114</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="115" id="115">
<td>115</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="116" id="116">
<td>116</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="117" id="117">
<td>117</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="118" id="118">
<td>118</td><td>    <span class="ct">/*---------------------------RUN0 Mode--------------------------------*/</span></td></tr>
<tr name="119" id="119">
<td>119</td><td>    <a id="119c5" class="tk">ME</a>.<a id="119c8" class="tk">RUN_MC</a>[0].<a id="119c18" class="tk">R</a> = 0x001F00F4;</td></tr>
<tr name="120" id="120">
<td>120</td><td></td></tr>
<tr name="121" id="121">
<td>121</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="122" id="122">
<td>122</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="123" id="123">
<td>123</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="124" id="124">
<td>124</td><td>    <span class="ct">/* Secondary PLL (PLL1): ON    */</span></td></tr>
<tr name="125" id="125">
<td>125</td><td>    <span class="ct">/* System PLL0: ON    */</span></td></tr>
<tr name="126" id="126">
<td>126</td><td>    <span class="ct">/* Crystal Oscillator: ON    */</span></td></tr>
<tr name="127" id="127">
<td>127</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="128" id="128">
<td>128</td><td>    <span class="ct">/* System Clock Source: System PLL 0    */</span></td></tr>
<tr name="129" id="129">
<td>129</td><td>    <span class="ct">/*---------------------------RUN1 Mode--------------------------------*/</span></td></tr>
<tr name="130" id="130">
<td>130</td><td>    <a id="130c5" class="tk">ME</a>.<a id="130c8" class="tk">RUN_MC</a>[1].<a id="130c18" class="tk">R</a> = 0x001F0010;</td></tr>
<tr name="131" id="131">
<td>131</td><td></td></tr>
<tr name="132" id="132">
<td>132</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="133" id="133">
<td>133</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="134" id="134">
<td>134</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="135" id="135">
<td>135</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="136" id="136">
<td>136</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="137" id="137">
<td>137</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="138" id="138">
<td>138</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="139" id="139">
<td>139</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="140" id="140">
<td>140</td><td>    <span class="ct">/*---------------------------RUN2 Mode--------------------------------*/</span></td></tr>
<tr name="141" id="141">
<td>141</td><td>    <a id="141c5" class="tk">ME</a>.<a id="141c8" class="tk">RUN_MC</a>[2].<a id="141c18" class="tk">R</a> = 0x001F0010;</td></tr>
<tr name="142" id="142">
<td>142</td><td></td></tr>
<tr name="143" id="143">
<td>143</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="144" id="144">
<td>144</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="145" id="145">
<td>145</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="146" id="146">
<td>146</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="147" id="147">
<td>147</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="148" id="148">
<td>148</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="149" id="149">
<td>149</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="150" id="150">
<td>150</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="151" id="151">
<td>151</td><td>    <span class="ct">/*---------------------------RUN3 Mode--------------------------------*/</span></td></tr>
<tr name="152" id="152">
<td>152</td><td>    <a id="152c5" class="tk">ME</a>.<a id="152c8" class="tk">RUN_MC</a>[3].<a id="152c18" class="tk">R</a> = 0x001F0010;</td></tr>
<tr name="153" id="153">
<td>153</td><td></td></tr>
<tr name="154" id="154">
<td>154</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="155" id="155">
<td>155</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="156" id="156">
<td>156</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="157" id="157">
<td>157</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="158" id="158">
<td>158</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="159" id="159">
<td>159</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="160" id="160">
<td>160</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="161" id="161">
<td>161</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="162" id="162">
<td>162</td><td>    <span class="ct">/*---------------------------HALT0 Mode--------------------------------*/</span></td></tr>
<tr name="163" id="163">
<td>163</td><td>    <a id="163c5" class="tk">ME</a>.<a id="163c8" class="tk">HALT0_MC</a>.<a id="163c17" class="tk">R</a> = 0x001F0010;</td></tr>
<tr name="164" id="164">
<td>164</td><td></td></tr>
<tr name="165" id="165">
<td>165</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="166" id="166">
<td>166</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="167" id="167">
<td>167</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="168" id="168">
<td>168</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="169" id="169">
<td>169</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="170" id="170">
<td>170</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="171" id="171">
<td>171</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="172" id="172">
<td>172</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="173" id="173">
<td>173</td><td>    <span class="ct">/*---------------------------STOP0 Mode--------------------------------*/</span></td></tr>
<tr name="174" id="174">
<td>174</td><td>    <a id="174c5" class="tk">ME</a>.<a id="174c8" class="tk">STOP0_MC</a>.<a id="174c17" class="tk">R</a> = 0x00150010;</td></tr>
<tr name="175" id="175">
<td>175</td><td></td></tr>
<tr name="176" id="176">
<td>176</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="177" id="177">
<td>177</td><td>    <span class="ct">/* Main Voltage Regulator Control: ON    */</span></td></tr>
<tr name="178" id="178">
<td>178</td><td>    <span class="ct">/* Code Flash Power Down Control: Power Down    */</span></td></tr>
<tr name="179" id="179">
<td>179</td><td>    <span class="ct">/* Secondary PLL (PLL1): OFF    */</span></td></tr>
<tr name="180" id="180">
<td>180</td><td>    <span class="ct">/* System PLL0: OFF    */</span></td></tr>
<tr name="181" id="181">
<td>181</td><td>    <span class="ct">/* Crystal Oscillator: OFF    */</span></td></tr>
<tr name="182" id="182">
<td>182</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="183" id="183">
<td>183</td><td>    <span class="ct">/* System Clock Source: 16MHz internal RC oscillator     */</span></td></tr>
<tr name="184" id="184">
<td>184</td><td></td></tr>
<tr name="185" id="185">
<td>185</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="186" id="186">
<td>186</td><td>    <span class="ct">/*              Peripheral RUN Mode Configuration            */</span></td></tr>
<tr name="187" id="187">
<td>187</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="188" id="188">
<td>188</td><td>    <a id="188c5" class="tk">ME</a>.<a id="188c8" class="tk">RUNPC</a>[0].<a id="188c17" class="tk">R</a> = 0x000000FE;</td></tr>
<tr name="189" id="189">
<td>189</td><td></td></tr>
<tr name="190" id="190">
<td>190</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Enabled    */</span></td></tr>
<tr name="191" id="191">
<td>191</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Enabled    */</span></td></tr>
<tr name="192" id="192">
<td>192</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Enabled    */</span></td></tr>
<tr name="193" id="193">
<td>193</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Enabled    */</span></td></tr>
<tr name="194" id="194">
<td>194</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="195" id="195">
<td>195</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Enabled    */</span></td></tr>
<tr name="196" id="196">
<td>196</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Enabled    */</span></td></tr>
<tr name="197" id="197">
<td>197</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="198" id="198">
<td>198</td><td>    <a id="198c5" class="tk">ME</a>.<a id="198c8" class="tk">RUNPC</a>[1].<a id="198c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="199" id="199">
<td>199</td><td></td></tr>
<tr name="200" id="200">
<td>200</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="201" id="201">
<td>201</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="202" id="202">
<td>202</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="203" id="203">
<td>203</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="204" id="204">
<td>204</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="205" id="205">
<td>205</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="206" id="206">
<td>206</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="207" id="207">
<td>207</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="208" id="208">
<td>208</td><td>    <a id="208c5" class="tk">ME</a>.<a id="208c8" class="tk">RUNPC</a>[2].<a id="208c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="209" id="209">
<td>209</td><td></td></tr>
<tr name="210" id="210">
<td>210</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="211" id="211">
<td>211</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="212" id="212">
<td>212</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="213" id="213">
<td>213</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="214" id="214">
<td>214</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="215" id="215">
<td>215</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="216" id="216">
<td>216</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="217" id="217">
<td>217</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="218" id="218">
<td>218</td><td>    <a id="218c5" class="tk">ME</a>.<a id="218c8" class="tk">RUNPC</a>[3].<a id="218c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="219" id="219">
<td>219</td><td></td></tr>
<tr name="220" id="220">
<td>220</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="221" id="221">
<td>221</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="222" id="222">
<td>222</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="223" id="223">
<td>223</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="224" id="224">
<td>224</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="225" id="225">
<td>225</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="226" id="226">
<td>226</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="227" id="227">
<td>227</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="228" id="228">
<td>228</td><td>    <a id="228c5" class="tk">ME</a>.<a id="228c8" class="tk">RUNPC</a>[4].<a id="228c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="229" id="229">
<td>229</td><td></td></tr>
<tr name="230" id="230">
<td>230</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="231" id="231">
<td>231</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="232" id="232">
<td>232</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="233" id="233">
<td>233</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="234" id="234">
<td>234</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="235" id="235">
<td>235</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="236" id="236">
<td>236</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="237" id="237">
<td>237</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="238" id="238">
<td>238</td><td>    <a id="238c5" class="tk">ME</a>.<a id="238c8" class="tk">RUNPC</a>[5].<a id="238c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="239" id="239">
<td>239</td><td></td></tr>
<tr name="240" id="240">
<td>240</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="241" id="241">
<td>241</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="242" id="242">
<td>242</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="243" id="243">
<td>243</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="244" id="244">
<td>244</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="245" id="245">
<td>245</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="246" id="246">
<td>246</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="247" id="247">
<td>247</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="248" id="248">
<td>248</td><td>    <a id="248c5" class="tk">ME</a>.<a id="248c8" class="tk">RUNPC</a>[6].<a id="248c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="249" id="249">
<td>249</td><td></td></tr>
<tr name="250" id="250">
<td>250</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="251" id="251">
<td>251</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="252" id="252">
<td>252</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="253" id="253">
<td>253</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="254" id="254">
<td>254</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="255" id="255">
<td>255</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="256" id="256">
<td>256</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="257" id="257">
<td>257</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="258" id="258">
<td>258</td><td>    <a id="258c5" class="tk">ME</a>.<a id="258c8" class="tk">RUNPC</a>[7].<a id="258c17" class="tk">R</a> = 0x00000008;</td></tr>
<tr name="259" id="259">
<td>259</td><td></td></tr>
<tr name="260" id="260">
<td>260</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="261" id="261">
<td>261</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="262" id="262">
<td>262</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="263" id="263">
<td>263</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="264" id="264">
<td>264</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="265" id="265">
<td>265</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="266" id="266">
<td>266</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="267" id="267">
<td>267</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="268" id="268">
<td>268</td><td></td></tr>
<tr name="269" id="269">
<td>269</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="270" id="270">
<td>270</td><td>    <span class="ct">/*              Peripheral Low-Power Mode Configuration            */</span></td></tr>
<tr name="271" id="271">
<td>271</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="272" id="272">
<td>272</td><td>    <a id="272c5" class="tk">ME</a>.<a id="272c8" class="tk">LPPC</a>[0].<a id="272c16" class="tk">R</a> = 0x00000500;</td></tr>
<tr name="273" id="273">
<td>273</td><td></td></tr>
<tr name="274" id="274">
<td>274</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Enabled    */</span></td></tr>
<tr name="275" id="275">
<td>275</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Enabled    */</span></td></tr>
<tr name="276" id="276">
<td>276</td><td>    <a id="276c5" class="tk">ME</a>.<a id="276c8" class="tk">LPPC</a>[1].<a id="276c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="277" id="277">
<td>277</td><td></td></tr>
<tr name="278" id="278">
<td>278</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="279" id="279">
<td>279</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="280" id="280">
<td>280</td><td>    <a id="280c5" class="tk">ME</a>.<a id="280c8" class="tk">LPPC</a>[2].<a id="280c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="281" id="281">
<td>281</td><td></td></tr>
<tr name="282" id="282">
<td>282</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="283" id="283">
<td>283</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="284" id="284">
<td>284</td><td>    <a id="284c5" class="tk">ME</a>.<a id="284c8" class="tk">LPPC</a>[3].<a id="284c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="285" id="285">
<td>285</td><td></td></tr>
<tr name="286" id="286">
<td>286</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="287" id="287">
<td>287</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="288" id="288">
<td>288</td><td>    <a id="288c5" class="tk">ME</a>.<a id="288c8" class="tk">LPPC</a>[4].<a id="288c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="289" id="289">
<td>289</td><td></td></tr>
<tr name="290" id="290">
<td>290</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="291" id="291">
<td>291</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="292" id="292">
<td>292</td><td>    <a id="292c5" class="tk">ME</a>.<a id="292c8" class="tk">LPPC</a>[5].<a id="292c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="293" id="293">
<td>293</td><td></td></tr>
<tr name="294" id="294">
<td>294</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="295" id="295">
<td>295</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="296" id="296">
<td>296</td><td>    <a id="296c5" class="tk">ME</a>.<a id="296c8" class="tk">LPPC</a>[6].<a id="296c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="297" id="297">
<td>297</td><td></td></tr>
<tr name="298" id="298">
<td>298</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="299" id="299">
<td>299</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="300" id="300">
<td>300</td><td>    <a id="300c5" class="tk">ME</a>.<a id="300c8" class="tk">LPPC</a>[7].<a id="300c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="301" id="301">
<td>301</td><td></td></tr>
<tr name="302" id="302">
<td>302</td><td>    <span class="ct">/* Peripheral Operation in STOP0 mode: Disabled    */</span></td></tr>
<tr name="303" id="303">
<td>303</td><td>    <span class="ct">/* Peripheral Operation in HALT0 mode: Disabled    */</span></td></tr>
<tr name="304" id="304">
<td>304</td><td></td></tr>
<tr name="305" id="305">
<td>305</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="306" id="306">
<td>306</td><td>    <span class="ct">/*              Peripheral Mode Control Setup            */</span></td></tr>
<tr name="307" id="307">
<td>307</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="308" id="308">
<td>308</td><td></td></tr>
<tr name="309" id="309">
<td>309</td><td>    <span class="ct">/* DSPI_0 Control */</span></td></tr>
<tr name="310" id="310">
<td>310</td><td>    <a id="310c5" class="tk">ME</a>.<a id="310c8" class="tk">PCTL</a>[4].<a id="310c16" class="tk">R</a> = 0x00;</td></tr>
<tr name="311" id="311">
<td>311</td><td></td></tr>
<tr name="312" id="312">
<td>312</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="313" id="313">
<td>313</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="314" id="314">
<td>314</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="315" id="315">
<td>315</td><td></td></tr>
<tr name="316" id="316">
<td>316</td><td>    <span class="ct">/* DSPI_1 Control */</span></td></tr>
<tr name="317" id="317">
<td>317</td><td>    <a id="317c5" class="tk">ME</a>.<a id="317c8" class="tk">PCTL</a>[5].<a id="317c16" class="tk">R</a> = 0x00;</td></tr>
<tr name="318" id="318">
<td>318</td><td></td></tr>
<tr name="319" id="319">
<td>319</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="320" id="320">
<td>320</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="321" id="321">
<td>321</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="322" id="322">
<td>322</td><td></td></tr>
<tr name="323" id="323">
<td>323</td><td>    <span class="ct">/* DSPI_2 Control */</span></td></tr>
<tr name="324" id="324">
<td>324</td><td>    <a id="324c5" class="tk">ME</a>.<a id="324c8" class="tk">PCTL</a>[6].<a id="324c16" class="tk">R</a> = 0x00;</td></tr>
<tr name="325" id="325">
<td>325</td><td></td></tr>
<tr name="326" id="326">
<td>326</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="327" id="327">
<td>327</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="328" id="328">
<td>328</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="329" id="329">
<td>329</td><td></td></tr>
<tr name="330" id="330">
<td>330</td><td>    <span class="ct">/* FlexCAN_0 Control */</span></td></tr>
<tr name="331" id="331">
<td>331</td><td>    <a id="331c5" class="tk">ME</a>.<a id="331c8" class="tk">PCTL</a>[16].<a id="331c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="332" id="332">
<td>332</td><td></td></tr>
<tr name="333" id="333">
<td>333</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="334" id="334">
<td>334</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="335" id="335">
<td>335</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="336" id="336">
<td>336</td><td></td></tr>
<tr name="337" id="337">
<td>337</td><td>    <span class="ct">/* FlexCAN_1 Control */</span></td></tr>
<tr name="338" id="338">
<td>338</td><td>    <a id="338c5" class="tk">ME</a>.<a id="338c8" class="tk">PCTL</a>[17].<a id="338c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="339" id="339">
<td>339</td><td></td></tr>
<tr name="340" id="340">
<td>340</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="341" id="341">
<td>341</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="342" id="342">
<td>342</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="343" id="343">
<td>343</td><td></td></tr>
<tr name="344" id="344">
<td>344</td><td>    <span class="ct">/* FlexRay Control */</span></td></tr>
<tr name="345" id="345">
<td>345</td><td>    <a id="345c5" class="tk">ME</a>.<a id="345c8" class="tk">PCTL</a>[24].<a id="345c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="346" id="346">
<td>346</td><td></td></tr>
<tr name="347" id="347">
<td>347</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="348" id="348">
<td>348</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="349" id="349">
<td>349</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="350" id="350">
<td>350</td><td></td></tr>
<tr name="351" id="351">
<td>351</td><td>    <span class="ct">/* ADC_0 Control */</span></td></tr>
<tr name="352" id="352">
<td>352</td><td>    <a id="352c5" class="tk">ME</a>.<a id="352c8" class="tk">PCTL</a>[32].<a id="352c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="353" id="353">
<td>353</td><td></td></tr>
<tr name="354" id="354">
<td>354</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="355" id="355">
<td>355</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="356" id="356">
<td>356</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="357" id="357">
<td>357</td><td></td></tr>
<tr name="358" id="358">
<td>358</td><td>    <span class="ct">/* ADC_1 Control */</span></td></tr>
<tr name="359" id="359">
<td>359</td><td>    <a id="359c5" class="tk">ME</a>.<a id="359c8" class="tk">PCTL</a>[33].<a id="359c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="360" id="360">
<td>360</td><td></td></tr>
<tr name="361" id="361">
<td>361</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="362" id="362">
<td>362</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="363" id="363">
<td>363</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="364" id="364">
<td>364</td><td></td></tr>
<tr name="365" id="365">
<td>365</td><td>    <span class="ct">/* eTimer0 Control */</span></td></tr>
<tr name="366" id="366">
<td>366</td><td>    <a id="366c5" class="tk">ME</a>.<a id="366c8" class="tk">PCTL</a>[38].<a id="366c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="367" id="367">
<td>367</td><td></td></tr>
<tr name="368" id="368">
<td>368</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="369" id="369">
<td>369</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="370" id="370">
<td>370</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="371" id="371">
<td>371</td><td></td></tr>
<tr name="372" id="372">
<td>372</td><td>    <span class="ct">/* eTimer1 Control */</span></td></tr>
<tr name="373" id="373">
<td>373</td><td>    <a id="373c5" class="tk">ME</a>.<a id="373c8" class="tk">PCTL</a>[39].<a id="373c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="374" id="374">
<td>374</td><td></td></tr>
<tr name="375" id="375">
<td>375</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="376" id="376">
<td>376</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="377" id="377">
<td>377</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="378" id="378">
<td>378</td><td></td></tr>
<tr name="379" id="379">
<td>379</td><td>    <span class="ct">/* eTimer2 Control */</span></td></tr>
<tr name="380" id="380">
<td>380</td><td>    <a id="380c5" class="tk">ME</a>.<a id="380c8" class="tk">PCTL</a>[40].<a id="380c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="381" id="381">
<td>381</td><td></td></tr>
<tr name="382" id="382">
<td>382</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="383" id="383">
<td>383</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="384" id="384">
<td>384</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="385" id="385">
<td>385</td><td></td></tr>
<tr name="386" id="386">
<td>386</td><td>    <span class="ct">/* FlexPWM0 Control */</span></td></tr>
<tr name="387" id="387">
<td>387</td><td>    <a id="387c5" class="tk">ME</a>.<a id="387c8" class="tk">PCTL</a>[41].<a id="387c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="388" id="388">
<td>388</td><td></td></tr>
<tr name="389" id="389">
<td>389</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="390" id="390">
<td>390</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="391" id="391">
<td>391</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="392" id="392">
<td>392</td><td></td></tr>
<tr name="393" id="393">
<td>393</td><td>    <span class="ct">/* FlexPWM1 Control */</span></td></tr>
<tr name="394" id="394">
<td>394</td><td>    <a id="394c5" class="tk">ME</a>.<a id="394c8" class="tk">PCTL</a>[42].<a id="394c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="395" id="395">
<td>395</td><td></td></tr>
<tr name="396" id="396">
<td>396</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="397" id="397">
<td>397</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="398" id="398">
<td>398</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="399" id="399">
<td>399</td><td></td></tr>
<tr name="400" id="400">
<td>400</td><td>    <span class="ct">/* LINFlex_0 Control */</span></td></tr>
<tr name="401" id="401">
<td>401</td><td>    <a id="401c5" class="tk">ME</a>.<a id="401c8" class="tk">PCTL</a>[48].<a id="401c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="402" id="402">
<td>402</td><td></td></tr>
<tr name="403" id="403">
<td>403</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="404" id="404">
<td>404</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="405" id="405">
<td>405</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="406" id="406">
<td>406</td><td></td></tr>
<tr name="407" id="407">
<td>407</td><td>    <span class="ct">/* LINFlex_1 Control */</span></td></tr>
<tr name="408" id="408">
<td>408</td><td>    <a id="408c5" class="tk">ME</a>.<a id="408c8" class="tk">PCTL</a>[49].<a id="408c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="409" id="409">
<td>409</td><td></td></tr>
<tr name="410" id="410">
<td>410</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="411" id="411">
<td>411</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="412" id="412">
<td>412</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="413" id="413">
<td>413</td><td></td></tr>
<tr name="414" id="414">
<td>414</td><td>    <span class="ct">/* CRC Control*/</span></td></tr>
<tr name="415" id="415">
<td>415</td><td>    <a id="415c5" class="tk">ME</a>.<a id="415c8" class="tk">PCTL</a>[58].<a id="415c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="416" id="416">
<td>416</td><td></td></tr>
<tr name="417" id="417">
<td>417</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="418" id="418">
<td>418</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="419" id="419">
<td>419</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="420" id="420">
<td>420</td><td></td></tr>
<tr name="421" id="421">
<td>421</td><td>    <span class="ct">/* SWG Control*/</span></td></tr>
<tr name="422" id="422">
<td>422</td><td>    <a id="422c5" class="tk">ME</a>.<a id="422c8" class="tk">PCTL</a>[62].<a id="422c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="423" id="423">
<td>423</td><td></td></tr>
<tr name="424" id="424">
<td>424</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="425" id="425">
<td>425</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="426" id="426">
<td>426</td><td>    <span class="ct">/* RUN Mode Peripheral Configuration: RUN Mode Configuration 0    */</span></td></tr>
<tr name="427" id="427">
<td>427</td><td></td></tr>
<tr name="428" id="428">
<td>428</td><td>    <span class="ct">/* PIT Control */</span></td></tr>
<tr name="429" id="429">
<td>429</td><td>    <a id="429c5" class="tk">ME</a>.<a id="429c8" class="tk">PCTL</a>[92].<a id="429c17" class="tk">R</a> = 0x00;</td></tr>
<tr name="430" id="430">
<td>430</td><td></td></tr>
<tr name="431" id="431">
<td>431</td><td>    <span class="ct">/* Peripheral Operation in Debug mode: Disabled    */</span></td></tr>
<tr name="432" id="432">
<td>432</td><td>    <span class="ct">/* Low-Power Mode Peripheral Configuration: Low-Power Mode Configuration 0    */</span></td></tr>
<tr name="433" id="433">
<td>433</td><td></td></tr>
<tr name="434" id="434">
<td>434</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="435" id="435">
<td>435</td><td>    <span class="ct">/*              Interrupt Setup            */</span></td></tr>
<tr name="436" id="436">
<td>436</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="437" id="437">
<td>437</td><td>    <a id="437c5" class="tk">ME</a>.<a id="437c8" class="tk">IM</a>.<a id="437c11" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="438" id="438">
<td>438</td><td></td></tr>
<tr name="439" id="439">
<td>439</td><td>    <span class="ct">/* Invalid Mode Configuration Interrupt: Disabled    */</span></td></tr>
<tr name="440" id="440">
<td>440</td><td>    <span class="ct">/* Invalid Mode Interrupt: Disabled    */</span></td></tr>
<tr name="441" id="441">
<td>441</td><td>    <span class="ct">/* SAFE Mode Interrupt: Disabled    */</span></td></tr>
<tr name="442" id="442">
<td>442</td><td>    <span class="ct">/* Mode Transition Complete Interrupt: Disabled    */</span></td></tr>
<tr name="443" id="443">
<td>443</td><td></td></tr>
<tr name="444" id="444">
<td>444</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="445" id="445">
<td>445</td><td>    <span class="ct">/*              Operating Modes Initialization - End                */</span></td></tr>
<tr name="446" id="446">
<td>446</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="447" id="447">
<td>447</td><td>  <span class="br">}</span></td></tr>
<tr name="448" id="448">
<td>448</td><td></td></tr>
<tr name="449" id="449">
<td>449</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="450" id="450">
<td>450</td><td><span class="ct">   *   Function:  sysclk_init_fnc</span></td></tr>
<tr name="451" id="451">
<td>451</td><td><span class="ct">     @brief    System Clock Initialization Function .</span></td></tr>
<tr name="452" id="452">
<td>452</td><td><span class="ct">     @details   System Clock Initialization Function</span></td></tr>
<tr name="453" id="453">
<td>453</td><td><span class="ct"></span></td></tr>
<tr name="454" id="454">
<td>454</td><td><span class="ct">     @return none</span></td></tr>
<tr name="455" id="455">
<td>455</td><td><span class="ct">   */</span></td></tr>
<tr name="456" id="456">
<td>456</td><td>  <span class="kw">void</span> <a id="456c8" class="tk">sysclk_init_fnc</a>(<span class="kw">void</span>)</td></tr>
<tr name="457" id="457">
<td>457</td><td>  <span class="br">{</span></td></tr>
<tr name="458" id="458">
<td>458</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="459" id="459">
<td>459</td><td>    <span class="ct">/*              Enable Peripheral Clocks            */</span></td></tr>
<tr name="460" id="460">
<td>460</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="461" id="461">
<td>461</td><td>    <a id="461c5" class="tk">CGM</a>.<a id="461c9" class="tk">SC_DC</a>.<a id="461c15" class="tk">R</a> = 0x80;</td></tr>
<tr name="462" id="462">
<td>462</td><td></td></tr>
<tr name="463" id="463">
<td>463</td><td>    <span class="ct">/* Peripheral Set 0 Clock Divider Status: Enabled */</span></td></tr>
<tr name="464" id="464">
<td>464</td><td></td></tr>
<tr name="465" id="465">
<td>465</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="466" id="466">
<td>466</td><td>    <span class="ct">/*              Enable All Auxiliary Clocks            */</span></td></tr>
<tr name="467" id="467">
<td>467</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="468" id="468">
<td>468</td><td>    <a id="468c5" class="tk">CGM</a>.<a id="468c9" class="tk">AC0_DC0_3</a>.<a id="468c19" class="tk">B</a>.<a id="468c21" class="tk">DE0</a> = 0x1;</td></tr>
<tr name="469" id="469">
<td>469</td><td></td></tr>
<tr name="470" id="470">
<td>470</td><td>    <span class="ct">/* Motor Control Clock Divider:  Enabled */</span></td></tr>
<tr name="471" id="471">
<td>471</td><td>    <a id="471c5" class="tk">CGM</a>.<a id="471c9" class="tk">AC0_DC0_3</a>.<a id="471c19" class="tk">B</a>.<a id="471c21" class="tk">DE1</a> = 0x1;</td></tr>
<tr name="472" id="472">
<td>472</td><td></td></tr>
<tr name="473" id="473">
<td>473</td><td>    <span class="ct">/* Sinewave Generator Clock Divider:  Enabled */</span></td></tr>
<tr name="474" id="474">
<td>474</td><td>    <a id="474c5" class="tk">CGM</a>.<a id="474c9" class="tk">AC1_DC0_3</a>.<a id="474c19" class="tk">B</a>.<a id="474c21" class="tk">DE0</a> = 0x1;</td></tr>
<tr name="475" id="475">
<td>475</td><td></td></tr>
<tr name="476" id="476">
<td>476</td><td>    <span class="ct">/* FlexRay Clock Divider:  Enabled */</span></td></tr>
<tr name="477" id="477">
<td>477</td><td>    <a id="477c5" class="tk">CGM</a>.<a id="477c9" class="tk">AC1_DC0_3</a>.<a id="477c19" class="tk">B</a>.<a id="477c21" class="tk">DE0</a> = 0x1;</td></tr>
<tr name="478" id="478">
<td>478</td><td></td></tr>
<tr name="479" id="479">
<td>479</td><td>    <span class="ct">/* FlexCAN Clock Divider:  Enabled */</span></td></tr>
<tr name="480" id="480">
<td>480</td><td></td></tr>
<tr name="481" id="481">
<td>481</td><td>    <span class="ct">/* --------------- Set Maximum CMU0 RC Divider  --------------- */</span></td></tr>
<tr name="482" id="482">
<td>482</td><td>    <a id="482c5" class="tk">CMU0</a>.<a id="482c10" class="tk">CSR</a>.<a id="482c14" class="tk">R</a> = 0x00000006;</td></tr>
<tr name="483" id="483">
<td>483</td><td></td></tr>
<tr name="484" id="484">
<td>484</td><td>    <span class="ct">/* RC Clock Division factor: 8  */</span></td></tr>
<tr name="485" id="485">
<td>485</td><td></td></tr>
<tr name="486" id="486">
<td>486</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="487" id="487">
<td>487</td><td>    <span class="ct">/*              Clock Source Configuration            */</span></td></tr>
<tr name="488" id="488">
<td>488</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="489" id="489">
<td>489</td><td>    <a id="489c5" class="tk">CGM</a>.<a id="489c9" class="tk">RC_CTL</a>.<a id="489c16" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="490" id="490">
<td>490</td><td></td></tr>
<tr name="491" id="491">
<td>491</td><td>    <span class="ct">/* IRC Oscillator Trimming: 0    */</span></td></tr>
<tr name="492" id="492">
<td>492</td><td>    <a id="492c5" class="tk">CGM</a>.<a id="492c9" class="tk">OSC_CTL</a>.<a id="492c17" class="tk">R</a> = 0x00800000;</td></tr>
<tr name="493" id="493">
<td>493</td><td></td></tr>
<tr name="494" id="494">
<td>494</td><td>    <span class="ct">/* Oscillator Output is Disabled as rootclock    */</span></td></tr>
<tr name="495" id="495">
<td>495</td><td>    <span class="ct">/* The End of Count Value for XOSC = 0x80    */</span></td></tr>
<tr name="496" id="496">
<td>496</td><td>    <span class="ct">/* The XOSC Clock Interrupt: Disabled    */</span></td></tr>
<tr name="497" id="497">
<td>497</td><td>    <a id="497c5" class="tk">CGM</a>.<a id="497c9" class="tk">AC3_SC</a>.<a id="497c16" class="tk">B</a>.<a id="497c18" class="tk">SELCTL</a> = 1;</td></tr>
<tr name="498" id="498">
<td>498</td><td></td></tr>
<tr name="499" id="499">
<td>499</td><td>    <span class="ct">/* PLL0 reference clock source : XTAL */</span></td></tr>
<tr name="500" id="500">
<td>500</td><td>    <a id="500c5" class="tk">CGM</a>.<a id="500c9" class="tk">AC4_SC</a>.<a id="500c16" class="tk">B</a>.<a id="500c18" class="tk">SELCTL</a> = 1;</td></tr>
<tr name="501" id="501">
<td>501</td><td></td></tr>
<tr name="502" id="502">
<td>502</td><td>    <span class="ct">/* PLL1 reference clock source : XTAL */</span></td></tr>
<tr name="503" id="503">
<td>503</td><td>    <a id="503c5" class="tk">CGM</a>.<a id="503c9" class="tk">FMPLL</a>[0].<a id="503c18" class="tk">CR</a>.<a id="503c21" class="tk">R</a> = <a id="503c25" class="tk">PLL_VALUE_0</a>;</td></tr>
<tr name="504" id="504">
<td>504</td><td>    <a id="504c5" class="tk">CGM</a>.<a id="504c9" class="tk">FMPLL</a>[0].<a id="504c18" class="tk">MR</a>.<a id="504c21" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="505" id="505">
<td>505</td><td></td></tr>
<tr name="506" id="506">
<td>506</td><td>    <span class="ct">/* The selected Spread Type: Down Spread    */</span></td></tr>
<tr name="507" id="507">
<td>507</td><td>    <span class="ct">/* The Modulation Period for FMPLL0: 0    */</span></td></tr>
<tr name="508" id="508">
<td>508</td><td>    <span class="ct">/* Frequency modulation for PLL: Disabled    */</span></td></tr>
<tr name="509" id="509">
<td>509</td><td>    <span class="ct">/* The Increment Step for FMPLL0: 0    */</span></td></tr>
<tr name="510" id="510">
<td>510</td><td>    <a id="510c5" class="tk">CGM</a>.<a id="510c9" class="tk">FMPLL</a>[1].<a id="510c18" class="tk">CR</a>.<a id="510c21" class="tk">R</a> = <a id="510c25" class="tk">PLL_VALUE_1</a>;</td></tr>
<tr name="511" id="511">
<td>511</td><td>    <a id="511c5" class="tk">CGM</a>.<a id="511c9" class="tk">FMPLL</a>[1].<a id="511c18" class="tk">MR</a>.<a id="511c21" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="512" id="512">
<td>512</td><td></td></tr>
<tr name="513" id="513">
<td>513</td><td>    <span class="ct">/* The selected Spread Type: Down Spread    */</span></td></tr>
<tr name="514" id="514">
<td>514</td><td>    <span class="ct">/* The Modulation Period for FMPLL1: 0    */</span></td></tr>
<tr name="515" id="515">
<td>515</td><td>    <span class="ct">/* Frequency modulation for PLL: Disabled    */</span></td></tr>
<tr name="516" id="516">
<td>516</td><td>    <span class="ct">/* The Increment Step for FMPLL1: 0    */</span></td></tr>
<tr name="517" id="517">
<td>517</td><td></td></tr>
<tr name="518" id="518">
<td>518</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="519" id="519">
<td>519</td><td>    <span class="ct">/*                    System Clock Setup  (PLL)                 */</span></td></tr>
<tr name="520" id="520">
<td>520</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="521" id="521">
<td>521</td><td></td></tr>
<tr name="522" id="522">
<td>522</td><td>    <span class="ct">/* ----------------   PLL Configuration  ------------------- */</span></td></tr>
<tr name="523" id="523">
<td>523</td><td>    <a id="523c5" class="tk">ME</a>.<a id="523c8" class="tk">DRUN_MC</a>.<a id="523c16" class="tk">R</a> = 0x001F00F0;</td></tr>
<tr name="524" id="524">
<td>524</td><td></td></tr>
<tr name="525" id="525">
<td>525</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="526" id="526">
<td>526</td><td>    <span class="ct">/* Main Voltage Regulator Control: Enabled    */</span></td></tr>
<tr name="527" id="527">
<td>527</td><td>    <span class="ct">/* Code Flash Power Down Control: Enabled    */</span></td></tr>
<tr name="528" id="528">
<td>528</td><td>    <span class="ct">/* Secondary PLL (PLL1): ON    */</span></td></tr>
<tr name="529" id="529">
<td>529</td><td>    <span class="ct">/* System PLL: ON    */</span></td></tr>
<tr name="530" id="530">
<td>530</td><td>    <span class="ct">/* Crystal Oscillator: ON    */</span></td></tr>
<tr name="531" id="531">
<td>531</td><td>    <span class="ct">/* 16MHz IRC: ON    */</span></td></tr>
<tr name="532" id="532">
<td>532</td><td>    <span class="ct">/* System Clock Source: 16MHz IRC    */</span></td></tr>
<tr name="533" id="533">
<td>533</td><td>    <a id="533c5" class="tk">ME</a>.<a id="533c8" class="tk">MCTL</a>.<a id="533c13" class="tk">R</a> = 0x30005AF0;</td></tr>
<tr name="534" id="534">
<td>534</td><td></td></tr>
<tr name="535" id="535">
<td>535</td><td>    <span class="ct">/* Mode &amp; Key */</span></td></tr>
<tr name="536" id="536">
<td>536</td><td>    <a id="536c5" class="tk">ME</a>.<a id="536c8" class="tk">MCTL</a>.<a id="536c13" class="tk">R</a> = 0x3000A50F;</td></tr>
<tr name="537" id="537">
<td>537</td><td></td></tr>
<tr name="538" id="538">
<td>538</td><td>    <span class="ct">/* Mode &amp; Key  Inverted  */</span></td></tr>
<tr name="539" id="539">
<td>539</td><td>    <span class="kw">while</span> (0x1 <a id="539c16" class="tk">==</a> <a id="539c19" class="tk">ME</a>.<a id="539c22" class="tk">GS</a>.<a id="539c25" class="tk">B</a>.<a id="539c27" class="tk">S_MTRANS</a>) <span class="br">{</span></td></tr>
<tr name="540" id="540">
<td>540</td><td>    <span class="br">}</span></td></tr>
<tr name="541" id="541">
<td>541</td><td></td></tr>
<tr name="542" id="542">
<td>542</td><td>    ;</td></tr>
<tr name="543" id="543">
<td>543</td><td></td></tr>
<tr name="544" id="544">
<td>544</td><td>    <span class="ct">/* Wait for mode entry to complete  */</span></td></tr>
<tr name="545" id="545">
<td>545</td><td>    <span class="kw">while</span> (0x3 <a id="545c16" class="tk">!=</a> <a id="545c19" class="tk">ME</a>.<a id="545c22" class="tk">GS</a>.<a id="545c25" class="tk">B</a>.<a id="545c27" class="tk">S_CURRENT_MODE</a>) <span class="br">{</span></td></tr>
<tr name="546" id="546">
<td>546</td><td>    <span class="br">}</span></td></tr>
<tr name="547" id="547">
<td>547</td><td></td></tr>
<tr name="548" id="548">
<td>548</td><td>    ;</td></tr>
<tr name="549" id="549">
<td>549</td><td></td></tr>
<tr name="550" id="550">
<td>550</td><td>    <span class="ct">/* Check DRUN mode has been entered  */</span></td></tr>
<tr name="551" id="551">
<td>551</td><td></td></tr>
<tr name="552" id="552">
<td>552</td><td>    <span class="ct">/* Wait for PLL to lock - will not lock before DRUN Re-entry  */</span></td></tr>
<tr name="553" id="553">
<td>553</td><td>    <span class="kw">while</span> (0x0 <a id="553c16" class="tk">==</a> <a id="553c19" class="tk">CGM</a>.<a id="553c23" class="tk">FMPLL</a>[0].<a id="553c32" class="tk">CR</a>.<a id="553c35" class="tk">B</a>.<a id="553c37" class="tk">S_LOCK</a>) <span class="br">{</span></td></tr>
<tr name="554" id="554">
<td>554</td><td>    <span class="br">}</span></td></tr>
<tr name="555" id="555">
<td>555</td><td></td></tr>
<tr name="556" id="556">
<td>556</td><td>    ;</td></tr>
<tr name="557" id="557">
<td>557</td><td>    <a id="557c5" class="tk">ME</a>.<a id="557c8" class="tk">DRUN_MC</a>.<a id="557c16" class="tk">R</a> = 0x001F00F4;</td></tr>
<tr name="558" id="558">
<td>558</td><td></td></tr>
<tr name="559" id="559">
<td>559</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="560" id="560">
<td>560</td><td>    <span class="ct">/* Main Voltage Regulator Control: Enabled    */</span></td></tr>
<tr name="561" id="561">
<td>561</td><td>    <span class="ct">/* Code Flash Power Down Control: Enabled    */</span></td></tr>
<tr name="562" id="562">
<td>562</td><td>    <span class="ct">/* Secondary PLL (PLL1): ON    */</span></td></tr>
<tr name="563" id="563">
<td>563</td><td>    <span class="ct">/* System PLL0: ON    */</span></td></tr>
<tr name="564" id="564">
<td>564</td><td>    <span class="ct">/* Crystal Oscillator: ON    */</span></td></tr>
<tr name="565" id="565">
<td>565</td><td>    <span class="ct">/* 16MHz IRC: ON    */</span></td></tr>
<tr name="566" id="566">
<td>566</td><td>    <span class="ct">/* System Clock Source: System PLL 0    */</span></td></tr>
<tr name="567" id="567">
<td>567</td><td>    <a id="567c5" class="tk">ME</a>.<a id="567c8" class="tk">MCTL</a>.<a id="567c13" class="tk">R</a> = 0x30005AF0;</td></tr>
<tr name="568" id="568">
<td>568</td><td></td></tr>
<tr name="569" id="569">
<td>569</td><td>    <span class="ct">/* Mode &amp; Key */</span></td></tr>
<tr name="570" id="570">
<td>570</td><td>    <a id="570c5" class="tk">ME</a>.<a id="570c8" class="tk">MCTL</a>.<a id="570c13" class="tk">R</a> = 0x3000A50F;</td></tr>
<tr name="571" id="571">
<td>571</td><td></td></tr>
<tr name="572" id="572">
<td>572</td><td>    <span class="ct">/* Mode &amp; Key  Inverted  */</span></td></tr>
<tr name="573" id="573">
<td>573</td><td>    <span class="kw">while</span> (0x1 <a id="573c16" class="tk">==</a> <a id="573c19" class="tk">ME</a>.<a id="573c22" class="tk">GS</a>.<a id="573c25" class="tk">B</a>.<a id="573c27" class="tk">S_MTRANS</a>) <span class="br">{</span></td></tr>
<tr name="574" id="574">
<td>574</td><td>    <span class="br">}</span></td></tr>
<tr name="575" id="575">
<td>575</td><td></td></tr>
<tr name="576" id="576">
<td>576</td><td>    ;</td></tr>
<tr name="577" id="577">
<td>577</td><td></td></tr>
<tr name="578" id="578">
<td>578</td><td>    <span class="ct">/* Wait for mode entry to complete  */</span></td></tr>
<tr name="579" id="579">
<td>579</td><td>    <span class="kw">while</span> (0x3 <a id="579c16" class="tk">!=</a> <a id="579c19" class="tk">ME</a>.<a id="579c22" class="tk">GS</a>.<a id="579c25" class="tk">B</a>.<a id="579c27" class="tk">S_CURRENT_MODE</a>) <span class="br">{</span></td></tr>
<tr name="580" id="580">
<td>580</td><td>    <span class="br">}</span></td></tr>
<tr name="581" id="581">
<td>581</td><td></td></tr>
<tr name="582" id="582">
<td>582</td><td>    ;</td></tr>
<tr name="583" id="583">
<td>583</td><td></td></tr>
<tr name="584" id="584">
<td>584</td><td>    <span class="ct">/* Check DRUN mode has been entered  */</span></td></tr>
<tr name="585" id="585">
<td>585</td><td></td></tr>
<tr name="586" id="586">
<td>586</td><td>    <span class="ct">/* Poll Global Status Register to get current System Clock  */</span></td></tr>
<tr name="587" id="587">
<td>587</td><td>    <span class="kw">while</span> (0x4 <a id="587c16" class="tk">!=</a> <a id="587c19" class="tk">ME</a>.<a id="587c22" class="tk">GS</a>.<a id="587c25" class="tk">B</a>.<a id="587c27" class="tk">S_SYSCLK</a>) <span class="br">{</span></td></tr>
<tr name="588" id="588">
<td>588</td><td>    <span class="br">}</span></td></tr>
<tr name="589" id="589">
<td>589</td><td></td></tr>
<tr name="590" id="590">
<td>590</td><td>    ;</td></tr>
<tr name="591" id="591">
<td>591</td><td></td></tr>
<tr name="592" id="592">
<td>592</td><td>    <span class="ct">/* Fail is stuck here  */</span></td></tr>
<tr name="593" id="593">
<td>593</td><td></td></tr>
<tr name="594" id="594">
<td>594</td><td>    <span class="ct">/* System Clock to System PLL */</span></td></tr>
<tr name="595" id="595">
<td>595</td><td>    <a id="595c5" class="tk">CGM</a>.<a id="595c9" class="tk">SC_SS</a>.<a id="595c15" class="tk">B</a>.<a id="595c17" class="tk">SELSTAT</a> = 0x0100;</td></tr>
<tr name="596" id="596">
<td>596</td><td></td></tr>
<tr name="597" id="597">
<td>597</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="598" id="598">
<td>598</td><td>    <span class="ct">/*          Activate the clock Configuration              */</span></td></tr>
<tr name="599" id="599">
<td>599</td><td>    <span class="ct">/* -----------------------------------------------------------  */</span></td></tr>
<tr name="600" id="600">
<td>600</td><td>    <a id="600c5" class="tk">ME</a>.<a id="600c8" class="tk">MCTL</a>.<a id="600c13" class="tk">R</a> = ((<a id="600c19" class="tk">ME</a>.<a id="600c22" class="tk">GS</a>.<a id="600c25" class="tk">B</a>.<a id="600c27" class="tk">S_CURRENT_MODE</a> <a id="600c42" class="tk">&lt;&lt;</a> 28) <a id="600c49" class="tk">|</a> 0x00005AF0);</td></tr>
<tr name="601" id="601">
<td>601</td><td>    <a id="601c5" class="tk">ME</a>.<a id="601c8" class="tk">MCTL</a>.<a id="601c13" class="tk">R</a> = ((<a id="601c19" class="tk">ME</a>.<a id="601c22" class="tk">GS</a>.<a id="601c25" class="tk">B</a>.<a id="601c27" class="tk">S_CURRENT_MODE</a> <a id="601c42" class="tk">&lt;&lt;</a> 28) <a id="601c49" class="tk">|</a> 0x0000A50F);</td></tr>
<tr name="602" id="602">
<td>602</td><td></td></tr>
<tr name="603" id="603">
<td>603</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="604" id="604">
<td>604</td><td>    <span class="ct">/*                    System Output Clock Setup                 */</span></td></tr>
<tr name="605" id="605">
<td>605</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="606" id="606">
<td>606</td><td>    <a id="606c5" class="tk">CGM</a>.<a id="606c9" class="tk">OCDS_SC</a>.<a id="606c17" class="tk">R</a> = 0x02000000;</td></tr>
<tr name="607" id="607">
<td>607</td><td></td></tr>
<tr name="608" id="608">
<td>608</td><td>    <span class="ct">/* Clock Divider: 1 */</span></td></tr>
<tr name="609" id="609">
<td>609</td><td>    <span class="ct">/* Output Clock Source: System PLL (PLL0) */</span></td></tr>
<tr name="610" id="610">
<td>610</td><td>    <a id="610c5" class="tk">CGM</a>.<a id="610c9" class="tk">OC_EN</a>.<a id="610c15" class="tk">B</a>.<a id="610c17" class="tk">EN</a> = 0x1;</td></tr>
<tr name="611" id="611">
<td>611</td><td></td></tr>
<tr name="612" id="612">
<td>612</td><td>    <span class="ct">/* Output Clock: Enabled */</span></td></tr>
<tr name="613" id="613">
<td>613</td><td>    <a id="613c5" class="tk">CGM</a>.<a id="613c9" class="tk">SC_DC</a>.<a id="613c15" class="tk">R</a> = 0x80;</td></tr>
<tr name="614" id="614">
<td>614</td><td></td></tr>
<tr name="615" id="615">
<td>615</td><td>    <span class="ct">/* Peripheral Set 0 Clock Divider: 1 */</span></td></tr>
<tr name="616" id="616">
<td>616</td><td>    <a id="616c5" class="tk">CGM</a>.<a id="616c9" class="tk">AC0_SC</a>.<a id="616c16" class="tk">B</a>.<a id="616c18" class="tk">SELCTL</a> = 4;</td></tr>
<tr name="617" id="617">
<td>617</td><td></td></tr>
<tr name="618" id="618">
<td>618</td><td>    <span class="ct">/* Auxiliary Clock 0 Source: System PLL */</span></td></tr>
<tr name="619" id="619">
<td>619</td><td>    <a id="619c5" class="tk">CGM</a>.<a id="619c9" class="tk">AC0_DC0_3</a>.<a id="619c19" class="tk">B</a>.<a id="619c21" class="tk">DIV0</a> = <a id="619c28" class="tk">MC_DIV</a>;</td></tr>
<tr name="620" id="620">
<td>620</td><td></td></tr>
<tr name="621" id="621">
<td>621</td><td>    <span class="ct">/* Motor Control Clock Divider */</span></td></tr>
<tr name="622" id="622">
<td>622</td><td>    <a id="622c5" class="tk">CGM</a>.<a id="622c9" class="tk">AC0_DC0_3</a>.<a id="622c19" class="tk">B</a>.<a id="622c21" class="tk">DIV1</a> = <a id="622c28" class="tk">SW_DIV</a>;</td></tr>
<tr name="623" id="623">
<td>623</td><td></td></tr>
<tr name="624" id="624">
<td>624</td><td>    <span class="ct">/* Sinewave Generator Clock Divider */</span></td></tr>
<tr name="625" id="625">
<td>625</td><td>    <a id="625c5" class="tk">CGM</a>.<a id="625c9" class="tk">AC1_SC</a>.<a id="625c16" class="tk">R</a> = 0x04000000;</td></tr>
<tr name="626" id="626">
<td>626</td><td></td></tr>
<tr name="627" id="627">
<td>627</td><td>    <span class="ct">/* Auxiliary Clock 1 Source: System PLL (PLL0) */</span></td></tr>
<tr name="628" id="628">
<td>628</td><td>    <a id="628c5" class="tk">CGM</a>.<a id="628c9" class="tk">AC1_DC0_3</a>.<a id="628c19" class="tk">B</a>.<a id="628c21" class="tk">DIV0</a> = 1;</td></tr>
<tr name="629" id="629">
<td>629</td><td></td></tr>
<tr name="630" id="630">
<td>630</td><td>    <span class="ct">/* FlexRay Clock Divider Value: 1    */</span></td></tr>
<tr name="631" id="631">
<td>631</td><td>    <a id="631c5" class="tk">CGM</a>.<a id="631c9" class="tk">AC2_SC</a>.<a id="631c16" class="tk">R</a> = 0x04000000;</td></tr>
<tr name="632" id="632">
<td>632</td><td></td></tr>
<tr name="633" id="633">
<td>633</td><td>    <span class="ct">/* Auxiliary Clock 2 Source: System PLL (PLL0) */</span></td></tr>
<tr name="634" id="634">
<td>634</td><td>    <a id="634c5" class="tk">CGM</a>.<a id="634c9" class="tk">AC2_DC0_3</a>.<a id="634c19" class="tk">B</a>.<a id="634c21" class="tk">DIV0</a> = 1;</td></tr>
<tr name="635" id="635">
<td>635</td><td></td></tr>
<tr name="636" id="636">
<td>636</td><td>    <span class="ct">/* FlexCAN Clock Divider Value: 1    */</span></td></tr>
<tr name="637" id="637">
<td>637</td><td>  <span class="br">}</span></td></tr>
<tr name="638" id="638">
<td>638</td><td></td></tr>
<tr name="639" id="639">
<td>639</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="640" id="640">
<td>640</td><td><span class="ct">   *   Function:  cmu_init_fnc</span></td></tr>
<tr name="641" id="641">
<td>641</td><td><span class="ct">     @brief     CMU Initialization Function .</span></td></tr>
<tr name="642" id="642">
<td>642</td><td><span class="ct">     @details    CMU Initialization Function</span></td></tr>
<tr name="643" id="643">
<td>643</td><td><span class="ct"></span></td></tr>
<tr name="644" id="644">
<td>644</td><td><span class="ct">     @return none</span></td></tr>
<tr name="645" id="645">
<td>645</td><td><span class="ct">   */</span></td></tr>
<tr name="646" id="646">
<td>646</td><td>  <span class="kw">void</span> <a id="646c8" class="tk">cmu_init_fnc</a>(<span class="kw">void</span>)</td></tr>
<tr name="647" id="647">
<td>647</td><td>  <span class="br">{</span></td></tr>
<tr name="648" id="648">
<td>648</td><td>    <span class="ct">/*-----------------------CMU0 Setup------------------------*/</span></td></tr>
<tr name="649" id="649">
<td>649</td><td>    <a id="649c5" class="tk">CMU0</a>.<a id="649c10" class="tk">MDR</a>.<a id="649c14" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="650" id="650">
<td>650</td><td></td></tr>
<tr name="651" id="651">
<td>651</td><td>    <span class="ct">/* IRC Measurement Duration in IRC Clock Cycles: 0 */</span></td></tr>
<tr name="652" id="652">
<td>652</td><td>    <a id="652c5" class="tk">CMU0</a>.<a id="652c10" class="tk">HFREFR_A</a>.<a id="652c19" class="tk">R</a> = 0x00000FFF;</td></tr>
<tr name="653" id="653">
<td>653</td><td></td></tr>
<tr name="654" id="654">
<td>654</td><td>    <span class="ct">/* High Frequency Reference Value for System Clock: 1023.75MHz */</span></td></tr>
<tr name="655" id="655">
<td>655</td><td>    <a id="655c5" class="tk">CMU0</a>.<a id="655c10" class="tk">LFREFR_A</a>.<a id="655c19" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="656" id="656">
<td>656</td><td></td></tr>
<tr name="657" id="657">
<td>657</td><td>    <span class="ct">/* Low Frequency Reference Value for System Clock: 0.0MHz */</span></td></tr>
<tr name="658" id="658">
<td>658</td><td>    <a id="658c5" class="tk">CMU0</a>.<a id="658c10" class="tk">CSR</a>.<a id="658c14" class="tk">R</a> = 0x00000006;</td></tr>
<tr name="659" id="659">
<td>659</td><td></td></tr>
<tr name="660" id="660">
<td>660</td><td>    <span class="ct">/* RC Oscillator to be calibrated by Frequency Meter: 16MHz IRC*/</span></td></tr>
<tr name="661" id="661">
<td>661</td><td>    <span class="ct">/* RC Clock Division factor: 8 */</span></td></tr>
<tr name="662" id="662">
<td>662</td><td>    <span class="ct">/* Clock Monitoring Unit 0: Disable */</span></td></tr>
<tr name="663" id="663">
<td>663</td><td></td></tr>
<tr name="664" id="664">
<td>664</td><td>    <span class="ct">/*-----------------------CMU1 Setup------------------------*/</span></td></tr>
<tr name="665" id="665">
<td>665</td><td>    <a id="665c5" class="tk">CMU1</a>.<a id="665c10" class="tk">HFREFR_A</a>.<a id="665c19" class="tk">R</a> = 0x00000FFF;</td></tr>
<tr name="666" id="666">
<td>666</td><td></td></tr>
<tr name="667" id="667">
<td>667</td><td>    <span class="ct">/* High Frequency Reference Value for Motor Control Clock: 1023.75MHz */</span></td></tr>
<tr name="668" id="668">
<td>668</td><td>    <a id="668c5" class="tk">CMU1</a>.<a id="668c10" class="tk">LFREFR_A</a>.<a id="668c19" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="669" id="669">
<td>669</td><td></td></tr>
<tr name="670" id="670">
<td>670</td><td>    <span class="ct">/* Low Frequency Reference Value for Motor Control Clock: 0.0MHz */</span></td></tr>
<tr name="671" id="671">
<td>671</td><td>    <a id="671c5" class="tk">CMU1</a>.<a id="671c10" class="tk">CSR</a>.<a id="671c14" class="tk">R</a> = 0x00000006;</td></tr>
<tr name="672" id="672">
<td>672</td><td></td></tr>
<tr name="673" id="673">
<td>673</td><td>    <span class="ct">/* Clock Monitoring Unit 0: Disable */</span></td></tr>
<tr name="674" id="674">
<td>674</td><td></td></tr>
<tr name="675" id="675">
<td>675</td><td>    <span class="ct">/*-----------------------CMU2 Setup------------------------*/</span></td></tr>
<tr name="676" id="676">
<td>676</td><td>    <a id="676c5" class="tk">CMU2</a>.<a id="676c10" class="tk">HFREFR_A</a>.<a id="676c19" class="tk">R</a> = 0x00000FFF;</td></tr>
<tr name="677" id="677">
<td>677</td><td></td></tr>
<tr name="678" id="678">
<td>678</td><td>    <span class="ct">/* High Frequency Reference Value for FlexRay Clock: 1023.75MHz */</span></td></tr>
<tr name="679" id="679">
<td>679</td><td>    <a id="679c5" class="tk">CMU2</a>.<a id="679c10" class="tk">LFREFR_A</a>.<a id="679c19" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="680" id="680">
<td>680</td><td></td></tr>
<tr name="681" id="681">
<td>681</td><td>    <span class="ct">/* Low Frequency Reference Value for FMPLL0: 0.0MHz */</span></td></tr>
<tr name="682" id="682">
<td>682</td><td>    <a id="682c5" class="tk">CMU2</a>.<a id="682c10" class="tk">CSR</a>.<a id="682c14" class="tk">R</a> = 0x00000006;</td></tr>
<tr name="683" id="683">
<td>683</td><td></td></tr>
<tr name="684" id="684">
<td>684</td><td>    <span class="ct">/* Clock Monitoring Unit 0: Disable */</span></td></tr>
<tr name="685" id="685">
<td>685</td><td>  <span class="br">}</span></td></tr>
<tr name="686" id="686">
<td>686</td><td></td></tr>
<tr name="687" id="687">
<td>687</td><td>  <span class="ct">/******************************************************************************</span></td></tr>
<tr name="688" id="688">
<td>688</td><td><span class="ct">   *   Function:  mode_entry_post_config_fnc</span></td></tr>
<tr name="689" id="689">
<td>689</td><td><span class="ct">     @brief     Mode entry configuration .</span></td></tr>
<tr name="690" id="690">
<td>690</td><td><span class="ct">     @details    Mode entry configuration</span></td></tr>
<tr name="691" id="691">
<td>691</td><td><span class="ct"></span></td></tr>
<tr name="692" id="692">
<td>692</td><td><span class="ct">     @return none</span></td></tr>
<tr name="693" id="693">
<td>693</td><td><span class="ct">   */</span></td></tr>
<tr name="694" id="694">
<td>694</td><td>  <span class="kw">void</span> <a id="694c8" class="tk">mode_entry_post_config_fnc</a>(<span class="kw">void</span>)</td></tr>
<tr name="695" id="695">
<td>695</td><td>  <span class="br">{</span></td></tr>
<tr name="696" id="696">
<td>696</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="697" id="697">
<td>697</td><td>    <span class="ct">/*              Peripheral RUN Mode Configuration            */</span></td></tr>
<tr name="698" id="698">
<td>698</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="699" id="699">
<td>699</td><td>    <a id="699c5" class="tk">ME</a>.<a id="699c8" class="tk">RUNPC</a>[0].<a id="699c17" class="tk">R</a> = 0x000000FE;</td></tr>
<tr name="700" id="700">
<td>700</td><td></td></tr>
<tr name="701" id="701">
<td>701</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Enabled    */</span></td></tr>
<tr name="702" id="702">
<td>702</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Enabled    */</span></td></tr>
<tr name="703" id="703">
<td>703</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Enabled    */</span></td></tr>
<tr name="704" id="704">
<td>704</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Enabled    */</span></td></tr>
<tr name="705" id="705">
<td>705</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Enabled    */</span></td></tr>
<tr name="706" id="706">
<td>706</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Enabled    */</span></td></tr>
<tr name="707" id="707">
<td>707</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Enabled    */</span></td></tr>
<tr name="708" id="708">
<td>708</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="709" id="709">
<td>709</td><td>    <a id="709c5" class="tk">ME</a>.<a id="709c8" class="tk">RUNPC</a>[1].<a id="709c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="710" id="710">
<td>710</td><td></td></tr>
<tr name="711" id="711">
<td>711</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="712" id="712">
<td>712</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="713" id="713">
<td>713</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="714" id="714">
<td>714</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="715" id="715">
<td>715</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="716" id="716">
<td>716</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="717" id="717">
<td>717</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="718" id="718">
<td>718</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="719" id="719">
<td>719</td><td>    <a id="719c5" class="tk">ME</a>.<a id="719c8" class="tk">RUNPC</a>[2].<a id="719c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="720" id="720">
<td>720</td><td></td></tr>
<tr name="721" id="721">
<td>721</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="722" id="722">
<td>722</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="723" id="723">
<td>723</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="724" id="724">
<td>724</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="725" id="725">
<td>725</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="726" id="726">
<td>726</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="727" id="727">
<td>727</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="728" id="728">
<td>728</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="729" id="729">
<td>729</td><td>    <a id="729c5" class="tk">ME</a>.<a id="729c8" class="tk">RUNPC</a>[3].<a id="729c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="730" id="730">
<td>730</td><td></td></tr>
<tr name="731" id="731">
<td>731</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="732" id="732">
<td>732</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="733" id="733">
<td>733</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="734" id="734">
<td>734</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="735" id="735">
<td>735</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="736" id="736">
<td>736</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="737" id="737">
<td>737</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="738" id="738">
<td>738</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="739" id="739">
<td>739</td><td>    <a id="739c5" class="tk">ME</a>.<a id="739c8" class="tk">RUNPC</a>[4].<a id="739c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="740" id="740">
<td>740</td><td></td></tr>
<tr name="741" id="741">
<td>741</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="742" id="742">
<td>742</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="743" id="743">
<td>743</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="744" id="744">
<td>744</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="745" id="745">
<td>745</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="746" id="746">
<td>746</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="747" id="747">
<td>747</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="748" id="748">
<td>748</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="749" id="749">
<td>749</td><td>    <a id="749c5" class="tk">ME</a>.<a id="749c8" class="tk">RUNPC</a>[5].<a id="749c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="750" id="750">
<td>750</td><td></td></tr>
<tr name="751" id="751">
<td>751</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="752" id="752">
<td>752</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="753" id="753">
<td>753</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="754" id="754">
<td>754</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="755" id="755">
<td>755</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="756" id="756">
<td>756</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="757" id="757">
<td>757</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="758" id="758">
<td>758</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="759" id="759">
<td>759</td><td>    <a id="759c5" class="tk">ME</a>.<a id="759c8" class="tk">RUNPC</a>[6].<a id="759c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="760" id="760">
<td>760</td><td></td></tr>
<tr name="761" id="761">
<td>761</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="762" id="762">
<td>762</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="763" id="763">
<td>763</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="764" id="764">
<td>764</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="765" id="765">
<td>765</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="766" id="766">
<td>766</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="767" id="767">
<td>767</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="768" id="768">
<td>768</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="769" id="769">
<td>769</td><td>    <a id="769c5" class="tk">ME</a>.<a id="769c8" class="tk">RUNPC</a>[7].<a id="769c17" class="tk">R</a> = 0x00000000;</td></tr>
<tr name="770" id="770">
<td>770</td><td></td></tr>
<tr name="771" id="771">
<td>771</td><td>    <span class="ct">/* Peripheral Operation in RUN3  mode: Disabled    */</span></td></tr>
<tr name="772" id="772">
<td>772</td><td>    <span class="ct">/* Peripheral Operation in RUN2  mode: Disabled    */</span></td></tr>
<tr name="773" id="773">
<td>773</td><td>    <span class="ct">/* Peripheral Operation in RUN1  mode: Disabled    */</span></td></tr>
<tr name="774" id="774">
<td>774</td><td>    <span class="ct">/* Peripheral Operation in RUN0  mode: Disabled    */</span></td></tr>
<tr name="775" id="775">
<td>775</td><td>    <span class="ct">/* Peripheral Operation in DRUN  mode: Disabled    */</span></td></tr>
<tr name="776" id="776">
<td>776</td><td>    <span class="ct">/* Peripheral Operation in SAFE  mode: Disabled    */</span></td></tr>
<tr name="777" id="777">
<td>777</td><td>    <span class="ct">/* Peripheral Operation in TEST  mode: Disabled    */</span></td></tr>
<tr name="778" id="778">
<td>778</td><td>    <span class="ct">/* Peripheral Operation in RESET  mode: Disabled    */</span></td></tr>
<tr name="779" id="779">
<td>779</td><td></td></tr>
<tr name="780" id="780">
<td>780</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="781" id="781">
<td>781</td><td>    <span class="ct">/*      DRUN Clock settings &amp; Peripheral Clock and Auxiliary Divider Settings    	   */</span></td></tr>
<tr name="782" id="782">
<td>782</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="783" id="783">
<td>783</td><td>    <a id="783c5" class="tk">ME</a>.<a id="783c8" class="tk">DRUN_MC</a>.<a id="783c16" class="tk">R</a> = 0x001F00F4;</td></tr>
<tr name="784" id="784">
<td>784</td><td></td></tr>
<tr name="785" id="785">
<td>785</td><td>    <span class="ct">/* I/O Power Down Control: Disabled    */</span></td></tr>
<tr name="786" id="786">
<td>786</td><td>    <span class="ct">/* Main Voltage Regulator Control: Enabled    */</span></td></tr>
<tr name="787" id="787">
<td>787</td><td>    <span class="ct">/* Code Flash Power Down Control: Normal    */</span></td></tr>
<tr name="788" id="788">
<td>788</td><td>    <span class="ct">/* System PLL0: ON    */</span></td></tr>
<tr name="789" id="789">
<td>789</td><td>    <span class="ct">/* Secondary PLL (PLL1): ON    */</span></td></tr>
<tr name="790" id="790">
<td>790</td><td>    <span class="ct">/* Crystal Oscillator: ON    */</span></td></tr>
<tr name="791" id="791">
<td>791</td><td>    <span class="ct">/* 16MHz IRC:  ON    */</span></td></tr>
<tr name="792" id="792">
<td>792</td><td>    <span class="ct">/* System Clock Source: System PLL 0    */</span></td></tr>
<tr name="793" id="793">
<td>793</td><td>    <a id="793c5" class="tk">CGM</a>.<a id="793c9" class="tk">SC_DC</a>.<a id="793c15" class="tk">R</a> = 0x80;</td></tr>
<tr name="794" id="794">
<td>794</td><td></td></tr>
<tr name="795" id="795">
<td>795</td><td>    <span class="ct">/* Peripheral Set 0 Clock Divider Status: Enabled */</span></td></tr>
<tr name="796" id="796">
<td>796</td><td>    <span class="ct">/* Peripheral Set 1 Clock Divider: 1 */</span></td></tr>
<tr name="797" id="797">
<td>797</td><td>    <a id="797c5" class="tk">CGM</a>.<a id="797c9" class="tk">AC0_DC0_3</a>.<a id="797c19" class="tk">B</a>.<a id="797c21" class="tk">DE0</a> = 0x1;</td></tr>
<tr name="798" id="798">
<td>798</td><td></td></tr>
<tr name="799" id="799">
<td>799</td><td>    <span class="ct">/* Motor Control Clock Divider : Enabled    */</span></td></tr>
<tr name="800" id="800">
<td>800</td><td>    <a id="800c5" class="tk">CGM</a>.<a id="800c9" class="tk">AC0_DC0_3</a>.<a id="800c19" class="tk">B</a>.<a id="800c21" class="tk">DE1</a> = 0x1;</td></tr>
<tr name="801" id="801">
<td>801</td><td></td></tr>
<tr name="802" id="802">
<td>802</td><td>    <span class="ct">/* Sinewave Generator Clock Divider: Enabled    */</span></td></tr>
<tr name="803" id="803">
<td>803</td><td>    <a id="803c5" class="tk">CGM</a>.<a id="803c9" class="tk">AC1_DC0_3</a>.<a id="803c19" class="tk">B</a>.<a id="803c21" class="tk">DE0</a> = 0x1;</td></tr>
<tr name="804" id="804">
<td>804</td><td></td></tr>
<tr name="805" id="805">
<td>805</td><td>    <span class="ct">/* FlexRay Clock (Aux Clock 1 Divider): Enabled    */</span></td></tr>
<tr name="806" id="806">
<td>806</td><td>    <a id="806c5" class="tk">CGM</a>.<a id="806c9" class="tk">AC2_DC0_3</a>.<a id="806c19" class="tk">B</a>.<a id="806c21" class="tk">DE0</a> = 0x1;</td></tr>
<tr name="807" id="807">
<td>807</td><td></td></tr>
<tr name="808" id="808">
<td>808</td><td>    <span class="ct">/* FlexCAN Clock Divider: Enabled    */</span></td></tr>
<tr name="809" id="809">
<td>809</td><td></td></tr>
<tr name="810" id="810">
<td>810</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="811" id="811">
<td>811</td><td>    <span class="ct">/*                     DRUN Re-Entry                    */</span></td></tr>
<tr name="812" id="812">
<td>812</td><td>    <span class="ct">/* ----------------------------------------------------------- */</span></td></tr>
<tr name="813" id="813">
<td>813</td><td></td></tr>
<tr name="814" id="814">
<td>814</td><td>    <span class="ct">/* Re-enter in DRUN mode to update the configuration*/</span></td></tr>
<tr name="815" id="815">
<td>815</td><td>    <a id="815c5" class="tk">ME</a>.<a id="815c8" class="tk">MCTL</a>.<a id="815c13" class="tk">R</a> = 0x30005AF0;</td></tr>
<tr name="816" id="816">
<td>816</td><td></td></tr>
<tr name="817" id="817">
<td>817</td><td>    <span class="ct">/* Mode &amp; Key */</span></td></tr>
<tr name="818" id="818">
<td>818</td><td>    <a id="818c5" class="tk">ME</a>.<a id="818c8" class="tk">MCTL</a>.<a id="818c13" class="tk">R</a> = 0x3000A50F;</td></tr>
<tr name="819" id="819">
<td>819</td><td></td></tr>
<tr name="820" id="820">
<td>820</td><td>    <span class="ct">/* Mode &amp; Key  Inverted */</span></td></tr>
<tr name="821" id="821">
<td>821</td><td>    <span class="kw">while</span> (0x1 <a id="821c16" class="tk">==</a> <a id="821c19" class="tk">ME</a>.<a id="821c22" class="tk">GS</a>.<a id="821c25" class="tk">B</a>.<a id="821c27" class="tk">S_MTRANS</a>) <span class="br">{</span></td></tr>
<tr name="822" id="822">
<td>822</td><td>    <span class="br">}</span></td></tr>
<tr name="823" id="823">
<td>823</td><td></td></tr>
<tr name="824" id="824">
<td>824</td><td>    ;</td></tr>
<tr name="825" id="825">
<td>825</td><td></td></tr>
<tr name="826" id="826">
<td>826</td><td>    <span class="ct">/* Wait for mode entry to complete */</span></td></tr>
<tr name="827" id="827">
<td>827</td><td>    <span class="kw">while</span> (0x3 <a id="827c16" class="tk">!=</a> <a id="827c19" class="tk">ME</a>.<a id="827c22" class="tk">GS</a>.<a id="827c25" class="tk">B</a>.<a id="827c27" class="tk">S_CURRENT_MODE</a>) <span class="br">{</span></td></tr>
<tr name="828" id="828">
<td>828</td><td>    <span class="br">}</span></td></tr>
<tr name="829" id="829">
<td>829</td><td></td></tr>
<tr name="830" id="830">
<td>830</td><td>    ;</td></tr>
<tr name="831" id="831">
<td>831</td><td></td></tr>
<tr name="832" id="832">
<td>832</td><td>    <span class="ct">/* Check DRUN mode has been entered  */</span></td></tr>
<tr name="833" id="833">
<td>833</td><td>  <span class="br">}</span></td></tr>
<tr name="834" id="834">
<td>834</td><td></td></tr>
<tr name="835" id="835">
<td>835</td><td><span class="pp">#ifdef</span> <a id="835c8" class="tk">__cplusplus</a></td></tr>
<tr name="836" id="836">
<td>836</td><td></td></tr>
<tr name="837" id="837">
<td>837</td><td><span class="br">}</span></td></tr>
<tr name="838" id="838">
<td>838</td><td><span class="pp">#endif</span></td></tr>
<tr name="839" id="839">
<td>839</td><td></td></tr>
<tr name="840" id="840">
<td>840</td><td><span class="ct">/*</span></td></tr>
<tr name="841" id="841">
<td>841</td><td><span class="ct"> *######################################################################</span></td></tr>
<tr name="842" id="842">
<td>842</td><td><span class="ct"> *                           End of File</span></td></tr>
<tr name="843" id="843">
<td>843</td><td><span class="ct"> *######################################################################</span></td></tr>
<tr name="844" id="844">
<td>844</td><td><span class="ct"> */</span></td></tr>
<tr name="845" id="845">
<td>845</td><td></td></tr>
</table>
</pre>
</body>
</html>
