<stg><name>pow_generic<double></name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:1 %base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r

]]></Node>
<StgValue><ssdm name="base_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:2 %p_Val2_s = bitcast i64 %base_read

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:3 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:4 %p_Repl2_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="52" op_0_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:5 %p_Repl2_s = trunc i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:6 %zext_ln509 = zext i11 %p_Repl2_3

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:7 %b_exp = add i12 %zext_ln509, i12

]]></Node>
<StgValue><ssdm name="b_exp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:8 %icmp_ln369 = icmp_eq  i12 %b_exp, i12

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:9 %icmp_ln828 = icmp_eq  i52 %p_Repl2_s, i52

]]></Node>
<StgValue><ssdm name="icmp_ln828"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:10 %x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln828

]]></Node>
<StgValue><ssdm name="x_is_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:11 %xor_ln964 = xor i1 %p_Result_14, i1

]]></Node>
<StgValue><ssdm name="xor_ln964"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:12 %x_is_p1 = and i1 %x_is_1, i1 %xor_ln964

]]></Node>
<StgValue><ssdm name="x_is_p1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:13 %icmp_ln828_1 = icmp_eq  i11 %p_Repl2_3, i11

]]></Node>
<StgValue><ssdm name="icmp_ln828_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:23 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:25 %index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="index0_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:28 %b_exp_1 = add i12 %zext_ln509, i12

]]></Node>
<StgValue><ssdm name="b_exp_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:30 %b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp

]]></Node>
<StgValue><ssdm name="b_exp_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:33 %zext_ln492 = zext i6 %index0_V

]]></Node>
<StgValue><ssdm name="zext_ln492"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:34 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64, i64 %zext_ln492

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:35 %b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:287 %xor_ln369 = xor i1 %x_is_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln369"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:288 %icmp_ln407 = icmp_ne  i11 %p_Repl2_3, i11

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:289 %icmp_ln407_1 = icmp_ne  i11 %p_Repl2_3, i11

]]></Node>
<StgValue><ssdm name="icmp_ln407_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:290 %and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369

]]></Node>
<StgValue><ssdm name="and_ln407"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:291 %and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407

]]></Node>
<StgValue><ssdm name="and_ln407_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:294 %icmp_ln407_2 = icmp_eq  i11 %p_Repl2_3, i11

]]></Node>
<StgValue><ssdm name="icmp_ln407_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:295 %or_ln407_3 = or i1 %icmp_ln828_1, i1 %icmp_ln407_2

]]></Node>
<StgValue><ssdm name="or_ln407_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:296 %sel_tmp13 = and i1 %or_ln407_3, i1 %xor_ln369

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
<literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:24 %p_Result_15 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1, i52 %p_Repl2_s, i1

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
<literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:26 %b_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="b_frac"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
<literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="53">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:27 %zext_ln1287_1 = zext i53 %b_frac

]]></Node>
<StgValue><ssdm name="zext_ln1287_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:29 %select_ln513 = select i1 %p_Result_s, i54 %zext_ln1287_1, i54 %p_Result_15

]]></Node>
<StgValue><ssdm name="select_ln513"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:35 %b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="54" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:38 %zext_ln682 = zext i6 %b_frac_tilde_inverse_V

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:39 %mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513

]]></Node>
<StgValue><ssdm name="mul_ln682"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:41 %a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln682, i32, i32

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="50" op_0_bw="54">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:42 %trunc_ln657 = trunc i54 %mul_ln682

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:43 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln682, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="71" op_0_bw="71" op_1_bw="54" op_2_bw="17">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:40 %z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln682, i17

]]></Node>
<StgValue><ssdm name="z1_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="75" op_0_bw="75" op_1_bw="5" op_2_bw="54" op_3_bw="16">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:44 %sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5, i54 %mul_ln682, i16

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="76" op_0_bw="76" op_1_bw="5" op_2_bw="54" op_3_bw="17">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:45 %tmp_3 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5, i54 %mul_ln682, i17

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="76" op_0_bw="75">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:46 %zext_ln1287 = zext i75 %sf

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="76" op_0_bw="1" op_1_bw="76" op_2_bw="76">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:47 %select_ln1287 = select i1 %tmp_6, i76 %tmp_3, i76 %zext_ln1287

]]></Node>
<StgValue><ssdm name="select_ln1287"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="75" op_0_bw="75" op_1_bw="50" op_2_bw="25">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:48 %lhs_V_1 = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln657, i25

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="76" op_0_bw="75">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:49 %zext_ln1146 = zext i75 %lhs_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1146"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:50 %ret_V_25 = add i76 %select_ln1287, i76 %zext_ln1146

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="75" op_0_bw="4">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:51 %zext_ln1070 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln1070"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="75" op_0_bw="71">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:52 %zext_ln1072_1 = zext i71 %z1_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:53 %r_V_13 = mul i75 %zext_ln1070, i75 %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="76" op_0_bw="75">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:54 %zext_ln1147 = zext i75 %r_V_13

]]></Node>
<StgValue><ssdm name="zext_ln1147"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:55 %ret_V_3 = sub i76 %ret_V_25, i76 %zext_ln1147

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="73" op_0_bw="73" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:56 %z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_3, i32, i32

]]></Node>
<StgValue><ssdm name="z2_V"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:61 %a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_3, i32, i32

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="67" op_0_bw="67" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:63 %tmp_4 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="81" op_0_bw="81" op_1_bw="8" op_2_bw="73">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:62 %eZ_V = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i8.i73, i8, i73 %z2_V

]]></Node>
<StgValue><ssdm name="eZ_V"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="81" op_0_bw="81" op_1_bw="67" op_2_bw="14">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:64 %lhs_V_3 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_4, i14

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="82" op_0_bw="81">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:65 %zext_ln1146_1 = zext i81 %lhs_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1146_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="82" op_0_bw="81">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:66 %zext_ln657 = zext i81 %eZ_V

]]></Node>
<StgValue><ssdm name="zext_ln657"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:67 %ret_V_26 = add i82 %zext_ln657, i82 %zext_ln1146_1

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="79" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:68 %zext_ln1070_1 = zext i6 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln1070_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="79" op_0_bw="73">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:69 %zext_ln1072_2 = zext i73 %z2_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:70 %r_V_2 = mul i79 %zext_ln1070_1, i79 %zext_ln1072_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="80" op_0_bw="80" op_1_bw="79" op_2_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:71 %rhs_V_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_2, i1

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="82" op_0_bw="80">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:72 %zext_ln1147_1 = zext i80 %rhs_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1147_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:73 %ret_V_5 = sub i82 %ret_V_26, i82 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:79 %a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_5, i32, i32

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="76" op_0_bw="82">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:80 %trunc_ln657_3 = trunc i82 %ret_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln657_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="83" op_0_bw="83" op_1_bw="82" op_2_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:74 %z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_5, i1

]]></Node>
<StgValue><ssdm name="z3_V"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="96" op_0_bw="96" op_1_bw="13" op_2_bw="82" op_3_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:81 %eZ_V_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13, i82 %ret_V_5, i1

]]></Node>
<StgValue><ssdm name="eZ_V_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="101" op_0_bw="101" op_1_bw="76" op_2_bw="25">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:82 %lhs_V_5 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln657_3, i25

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="102" op_0_bw="101">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:83 %zext_ln1146_2 = zext i101 %lhs_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1146_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="102" op_0_bw="96">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:84 %zext_ln657_1 = zext i96 %eZ_V_1

]]></Node>
<StgValue><ssdm name="zext_ln657_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:85 %ret_V_27 = add i102 %zext_ln657_1, i102 %zext_ln1146_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="89" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:86 %zext_ln1070_2 = zext i6 %a_2

]]></Node>
<StgValue><ssdm name="zext_ln1070_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="89" op_0_bw="83">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:87 %zext_ln1072_3 = zext i83 %z3_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:88 %r_V_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="95" op_0_bw="95" op_1_bw="89" op_2_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:89 %rhs_V_4 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_3, i6

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="102" op_0_bw="95">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:90 %zext_ln1147_2 = zext i95 %rhs_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1147_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:91 %ret_V_7 = sub i102 %ret_V_27, i102 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="92" op_0_bw="92" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:92 %z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_7, i32, i32

]]></Node>
<StgValue><ssdm name="z4_V"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="86" op_0_bw="86" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:98 %tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_7, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:103 %tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_7, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="110" op_0_bw="110" op_1_bw="18" op_2_bw="92">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:97 %eZ_V_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i18.i92, i18, i92 %z4_V

]]></Node>
<StgValue><ssdm name="eZ_V_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="120" op_0_bw="120" op_1_bw="86" op_2_bw="34">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:99 %lhs_V_7 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="121" op_0_bw="120">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:100 %zext_ln1146_3 = zext i120 %lhs_V_7

]]></Node>
<StgValue><ssdm name="zext_ln1146_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="121" op_0_bw="110">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:101 %zext_ln657_2 = zext i110 %eZ_V_2

]]></Node>
<StgValue><ssdm name="zext_ln657_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:102 %ret_V_28 = add i121 %zext_ln657_2, i121 %zext_ln1146_3

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="98" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:104 %zext_ln1070_4 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln1070_4"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="98" op_0_bw="92">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:105 %zext_ln1072_4 = zext i92 %z4_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_4"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:106 %r_V_4 = mul i98 %zext_ln1070_4, i98 %zext_ln1072_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="109" op_0_bw="109" op_1_bw="98" op_2_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:107 %rhs_V_6 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_4, i11

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="121" op_0_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:108 %zext_ln1147_3 = zext i109 %rhs_V_6

]]></Node>
<StgValue><ssdm name="zext_ln1147_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:109 %ret_V_9 = sub i121 %ret_V_28, i121 %zext_ln1147_3

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="87" op_0_bw="87" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:110 %z5_V = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_9, i32, i32

]]></Node>
<StgValue><ssdm name="z5_V"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="81" op_0_bw="81" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:116 %tmp_s = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_9, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:121 %tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_9, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="110" op_0_bw="110" op_1_bw="23" op_2_bw="87">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:115 %eZ_V_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23, i87 %z5_V

]]></Node>
<StgValue><ssdm name="eZ_V_3"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="125" op_0_bw="125" op_1_bw="81" op_2_bw="44">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:117 %lhs_V_9 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_s, i44

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="126" op_0_bw="125">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:118 %zext_ln1146_4 = zext i125 %lhs_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1146_4"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="126" op_0_bw="110">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:119 %zext_ln657_3 = zext i110 %eZ_V_3

]]></Node>
<StgValue><ssdm name="zext_ln657_3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:120 %ret_V_29 = add i126 %zext_ln657_3, i126 %zext_ln1146_4

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="93" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:122 %zext_ln1070_5 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln1070_5"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="93" op_0_bw="87">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:123 %zext_ln1072_5 = zext i87 %z5_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:124 %r_V_5 = mul i93 %zext_ln1070_5, i93 %zext_ln1072_5

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="109" op_0_bw="109" op_1_bw="93" op_2_bw="16">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:125 %rhs_V_8 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_5, i16

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="126" op_0_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:126 %zext_ln1147_4 = zext i109 %rhs_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1147_4"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:127 %ret_V_11 = sub i126 %ret_V_29, i126 %zext_ln1147_4

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="82" op_0_bw="82" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:128 %z6_V = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_11, i32, i32

]]></Node>
<StgValue><ssdm name="z6_V"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="76" op_0_bw="76" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:134 %tmp_5 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_11, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:139 %tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_11, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="110" op_0_bw="110" op_1_bw="28" op_2_bw="82">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:133 %eZ_V_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28, i82 %z6_V

]]></Node>
<StgValue><ssdm name="eZ_V_4"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="130" op_0_bw="130" op_1_bw="76" op_2_bw="54">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:135 %lhs_V_11 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_5, i54

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="131" op_0_bw="130">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:136 %zext_ln1146_5 = zext i130 %lhs_V_11

]]></Node>
<StgValue><ssdm name="zext_ln1146_5"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="131" op_0_bw="110">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:137 %zext_ln657_4 = zext i110 %eZ_V_4

]]></Node>
<StgValue><ssdm name="zext_ln657_4"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:138 %ret_V_30 = add i131 %zext_ln657_4, i131 %zext_ln1146_5

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="88" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:140 %zext_ln1070_6 = zext i6 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1070_6"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="88" op_0_bw="82">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:141 %zext_ln1072_6 = zext i82 %z6_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_6"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:142 %r_V_6 = mul i88 %zext_ln1070_6, i88 %zext_ln1072_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="109" op_0_bw="109" op_1_bw="88" op_2_bw="21">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:143 %rhs_V_10 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_6, i21

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="131" op_0_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:144 %zext_ln1147_5 = zext i109 %rhs_V_10

]]></Node>
<StgValue><ssdm name="zext_ln1147_5"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:145 %ret_V_13 = sub i131 %ret_V_30, i131 %zext_ln1147_5

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="77" op_0_bw="77" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:146 %z7_V = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_13, i32, i32

]]></Node>
<StgValue><ssdm name="z7_V"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="71" op_0_bw="71" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:152 %tmp_10 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_13, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:157 %tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_13, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="109" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:36 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64, i64 %zext_ln492

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="109" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:37 %log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr

]]></Node>
<StgValue><ssdm name="log_sum_V"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:57 %zext_ln492_1 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln492_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="105" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:58 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64, i64 %zext_ln492_1

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="105" op_0_bw="4">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:59 %logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:75 %zext_ln492_6 = zext i6 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln492_6"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="102" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:76 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64, i64 %zext_ln492_6

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="102" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:77 %logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_1"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:93 %zext_ln492_7 = zext i6 %a_2

]]></Node>
<StgValue><ssdm name="zext_ln492_7"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="97" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:94 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64, i64 %zext_ln492_7

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="97" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:95 %logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_2"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:111 %zext_ln492_8 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln492_8"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="92" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:112 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64, i64 %zext_ln492_8

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="92" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:113 %logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_3"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:129 %zext_ln492_9 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln492_9"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="87" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:130 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64, i64 %zext_ln492_9

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="87" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:131 %logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_4"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:147 %zext_ln492_10 = zext i6 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln492_10"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="82" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:148 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64, i64 %zext_ln492_10

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="82" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:149 %logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_5"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="110" op_0_bw="110" op_1_bw="33" op_2_bw="77">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:151 %eZ_V_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33, i77 %z7_V

]]></Node>
<StgValue><ssdm name="eZ_V_5"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="135" op_0_bw="135" op_1_bw="71" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:153 %lhs_V_13 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_10, i64

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="136" op_0_bw="135">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:154 %zext_ln1146_6 = zext i135 %lhs_V_13

]]></Node>
<StgValue><ssdm name="zext_ln1146_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="136" op_0_bw="110">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:155 %zext_ln657_5 = zext i110 %eZ_V_5

]]></Node>
<StgValue><ssdm name="zext_ln657_5"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:156 %ret_V_31 = add i136 %zext_ln657_5, i136 %zext_ln1146_6

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="83" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:158 %zext_ln1070_7 = zext i6 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln1070_7"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="83" op_0_bw="77">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:159 %zext_ln1072_7 = zext i77 %z7_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_7"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:160 %r_V_7 = mul i83 %zext_ln1070_7, i83 %zext_ln1072_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="109" op_0_bw="109" op_1_bw="83" op_2_bw="26">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:161 %rhs_V_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_7, i26

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="136" op_0_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:162 %zext_ln1147_6 = zext i109 %rhs_V_12

]]></Node>
<StgValue><ssdm name="zext_ln1147_6"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:163 %ret_V_15 = sub i136 %ret_V_31, i136 %zext_ln1147_6

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:164 %zext_ln492_11 = zext i6 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln492_11"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="77" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:165 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64, i64 %zext_ln492_11

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="77" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:166 %logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_6"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="72" op_0_bw="72" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:178 %tmp_12 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_15, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="40" op_0_bw="40" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:179 %tmp_13 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_15, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="90" op_0_bw="12">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:31 %sext_ln657 = sext i12 %b_exp_2

]]></Node>
<StgValue><ssdm name="sext_ln657"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:32 %Elog2_V = mul i90 %sext_ln657, i90

]]></Node>
<StgValue><ssdm name="Elog2_V"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="109" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:37 %log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr

]]></Node>
<StgValue><ssdm name="log_sum_V"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="105" op_0_bw="4">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:59 %logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="109" op_0_bw="105">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:60 %zext_ln223 = zext i105 %logn_V

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="102" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:77 %logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="103" op_0_bw="102">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:78 %zext_ln223_1 = zext i102 %logn_V_1

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="97" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:95 %logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_2"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="103" op_0_bw="97">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:96 %zext_ln223_2 = zext i97 %logn_V_2

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="92" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:113 %logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_3"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="93" op_0_bw="92">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:114 %zext_ln223_3 = zext i92 %logn_V_3

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="87" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:131 %logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_4"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="93" op_0_bw="87">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:132 %zext_ln223_4 = zext i87 %logn_V_4

]]></Node>
<StgValue><ssdm name="zext_ln223_4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="82" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:149 %logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_5"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="83" op_0_bw="82">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:150 %zext_ln223_5 = zext i82 %logn_V_5

]]></Node>
<StgValue><ssdm name="zext_ln223_5"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="77" op_0_bw="6">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:166 %logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_6"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="83" op_0_bw="77">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:167 %zext_ln223_6 = zext i77 %logn_V_6

]]></Node>
<StgValue><ssdm name="zext_ln223_6"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:168 %add_ln657 = add i109 %log_sum_V, i109 %zext_ln223

]]></Node>
<StgValue><ssdm name="add_ln657"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="103" op_0_bw="103" op_1_bw="103">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:169 %add_ln657_1 = add i103 %zext_ln223_2, i103 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="add_ln657_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="109" op_0_bw="103">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:170 %zext_ln657_6 = zext i103 %add_ln657_1

]]></Node>
<StgValue><ssdm name="zext_ln657_6"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:171 %add_ln657_2 = add i109 %add_ln657, i109 %zext_ln657_6

]]></Node>
<StgValue><ssdm name="add_ln657_2"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:172 %add_ln657_3 = add i93 %zext_ln223_4, i93 %zext_ln223_3

]]></Node>
<StgValue><ssdm name="add_ln657_3"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:173 %add_ln657_4 = add i83 %zext_ln223_6, i83 %zext_ln223_5

]]></Node>
<StgValue><ssdm name="add_ln657_4"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="93" op_0_bw="83">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:174 %zext_ln657_7 = zext i83 %add_ln657_4

]]></Node>
<StgValue><ssdm name="zext_ln657_7"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:175 %add_ln657_5 = add i93 %add_ln657_3, i93 %zext_ln657_7

]]></Node>
<StgValue><ssdm name="add_ln657_5"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="109" op_0_bw="93">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:176 %zext_ln657_8 = zext i93 %add_ln657_5

]]></Node>
<StgValue><ssdm name="zext_ln657_8"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:177 %log_sum_V_1 = add i109 %add_ln657_2, i109 %zext_ln657_8

]]></Node>
<StgValue><ssdm name="log_sum_V_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="80" op_0_bw="40">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:180 %zext_ln1072_12 = zext i40 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln1072_12"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:181 %r_V_14 = mul i80 %zext_ln1072_12, i80 %zext_ln1072_12

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="79" op_0_bw="79" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:182 %rhs_V_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_14, i32, i32

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="117" op_0_bw="117" op_1_bw="72" op_2_bw="45">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:183 %lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_12, i45

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="118" op_0_bw="117">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:184 %zext_ln1147_7 = zext i117 %lhs_V

]]></Node>
<StgValue><ssdm name="zext_ln1147_7"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="118" op_0_bw="79">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:185 %zext_ln1147_8 = zext i79 %rhs_V_s

]]></Node>
<StgValue><ssdm name="zext_ln1147_8"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="118" op_0_bw="118" op_1_bw="118">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:186 %ret_V = sub i118 %zext_ln1147_7, i118 %zext_ln1147_8

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="73" op_0_bw="73" op_1_bw="118" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:187 %trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="120" op_0_bw="120" op_1_bw="90" op_2_bw="30">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:188 %lhs_V_15 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="120" op_0_bw="109">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:189 %sext_ln1146 = sext i109 %log_sum_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1146"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:190 %ret_V_16 = add i120 %sext_ln1146, i120 %lhs_V_15

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="120" op_0_bw="73">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:191 %sext_ln1146_1 = sext i73 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln1146_1"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:192 %ret_V_17 = add i120 %sext_ln1146_1, i120 %ret_V_16

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:193 %m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_17, i32, i32

]]></Node>
<StgValue><ssdm name="m_fix_hi_V"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="120" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:194 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_17, i32

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="16">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:195 %sext_ln1070 = sext i16 %m_fix_hi_V

]]></Node>
<StgValue><ssdm name="sext_ln1070"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:196 %r_V_15 = mul i31 %sext_ln1070, i31

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="59" op_0_bw="59" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:210 %trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_17, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="224" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:196 %r_V_15 = mul i31 %sext_ln1070, i31

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="225" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:196 %r_V_15 = mul i31 %sext_ln1070, i31

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:197 %rhs_V_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_16, i18

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="19">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:198 %sext_ln1146_2 = sext i19 %rhs_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1146_2"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:199 %ret_V_32 = add i31 %r_V_15, i31 %sext_ln1146_2

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="229" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:199 %ret_V_32 = add i31 %r_V_15, i31 %sext_ln1146_2

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:200 %p_Result_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_32, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_cast"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:201 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="31">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:202 %trunc_ln805 = trunc i31 %ret_V_32

]]></Node>
<StgValue><ssdm name="trunc_ln805"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:203 %icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:204 %add_ln649 = add i13 %p_Result_cast, i13

]]></Node>
<StgValue><ssdm name="add_ln649"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:205 %select_ln804 = select i1 %icmp_ln805, i13 %p_Result_cast, i13 %add_ln649

]]></Node>
<StgValue><ssdm name="select_ln804"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:206 %r_exp_V = select i1 %p_Result_7, i13 %select_ln804, i13 %p_Result_cast

]]></Node>
<StgValue><ssdm name="r_exp_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="71" op_0_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:207 %sext_ln1072 = sext i13 %r_exp_V

]]></Node>
<StgValue><ssdm name="sext_ln1072"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:208 %r_V = mul i71 %sext_ln1072, i71

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="59" op_0_bw="59" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:209 %trunc_ln657_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln657_1"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:211 %m_diff = sub i59 %trunc_ln2, i59 %trunc_ln657_1

]]></Node>
<StgValue><ssdm name="m_diff"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:212 %m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32

]]></Node>
<StgValue><ssdm name="m_diff_hi_V"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:216 %Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32

]]></Node>
<StgValue><ssdm name="Z2"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:217 %Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32

]]></Node>
<StgValue><ssdm name="Z3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="35" op_0_bw="59">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:218 %Z4 = trunc i59 %m_diff

]]></Node>
<StgValue><ssdm name="Z4"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:219 %Z4_ind_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32

]]></Node>
<StgValue><ssdm name="Z4_ind_V"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:220 %zext_ln492_3 = zext i8 %Z4_ind_V

]]></Node>
<StgValue><ssdm name="zext_ln492_3"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:221 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:222 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:227 %zext_ln492_4 = zext i8 %Z3

]]></Node>
<StgValue><ssdm name="zext_ln492_4"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:228 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_4

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:229 %f_Z3_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:213 %zext_ln492_2 = zext i8 %m_diff_hi_V

]]></Node>
<StgValue><ssdm name="zext_ln492_2"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="58" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:214 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_2

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="58" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:215 %exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:222 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:223 %f_Z4_V = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32

]]></Node>
<StgValue><ssdm name="f_Z4_V"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="36" op_0_bw="35">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:224 %zext_ln657_9 = zext i35 %Z4

]]></Node>
<StgValue><ssdm name="zext_ln657_9"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="36" op_0_bw="10">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:225 %zext_ln657_10 = zext i10 %f_Z4_V

]]></Node>
<StgValue><ssdm name="zext_ln657_10"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:226 %ret_V_33 = add i36 %zext_ln657_10, i36 %zext_ln657_9

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:229 %f_Z3_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3_V"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="43" op_0_bw="43" op_1_bw="8" op_2_bw="9" op_3_bw="26">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:230 %ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9, i26 %f_Z3_V

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="79" op_0_bw="43">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:232 %zext_ln1072_8 = zext i43 %ret_V_34

]]></Node>
<StgValue><ssdm name="zext_ln1072_8"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="79" op_0_bw="36">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:233 %zext_ln1072_9 = zext i36 %ret_V_33

]]></Node>
<StgValue><ssdm name="zext_ln1072_9"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:234 %r_V_10 = mul i79 %zext_ln1072_9, i79 %zext_ln1072_8

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="20" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:235 %trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_10, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln657_s"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="36" op_0_bw="20">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:236 %zext_ln657_11 = zext i20 %trunc_ln657_s

]]></Node>
<StgValue><ssdm name="zext_ln657_11"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:237 %add_ln657_7 = add i36 %zext_ln657_11, i36 %ret_V_33

]]></Node>
<StgValue><ssdm name="add_ln657_7"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:240 %zext_ln492_5 = zext i8 %Z2

]]></Node>
<StgValue><ssdm name="zext_ln492_5"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:241 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_5

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="42" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:242 %f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="f_Z2_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="271" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="58" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:215 %exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="44" op_0_bw="43">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:231 %zext_ln1146_7 = zext i43 %ret_V_34

]]></Node>
<StgValue><ssdm name="zext_ln1146_7"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="44" op_0_bw="36">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:238 %zext_ln657_12 = zext i36 %add_ln657_7

]]></Node>
<StgValue><ssdm name="zext_ln657_12"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:239 %exp_Z2P_m_1_V = add i44 %zext_ln1146_7, i44 %zext_ln657_12

]]></Node>
<StgValue><ssdm name="exp_Z2P_m_1_V"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="42" op_0_bw="8">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:242 %f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="f_Z2_V"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="40" op_0_bw="40" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:243 %tmp_14 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="49" op_0_bw="49" op_1_bw="8" op_2_bw="1" op_3_bw="40">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:244 %exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1, i40 %tmp_14

]]></Node>
<StgValue><ssdm name="exp_Z2_m_1_V"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="93" op_0_bw="49">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:245 %zext_ln1072_10 = zext i49 %exp_Z2_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_10"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="93" op_0_bw="44">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:246 %zext_ln1072_11 = zext i44 %exp_Z2P_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_11"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:247 %r_V_11 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="51" op_0_bw="51" op_1_bw="8" op_2_bw="1" op_3_bw="40" op_4_bw="2">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:248 %lhs_V_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1, i40 %tmp_14, i2

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="52" op_0_bw="51">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:249 %zext_ln1146_8 = zext i51 %lhs_V_18

]]></Node>
<StgValue><ssdm name="zext_ln1146_8"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="36" op_0_bw="36" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:250 %trunc_ln657_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_11, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln657_2"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="44" op_0_bw="36">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:251 %zext_ln657_13 = zext i36 %trunc_ln657_2

]]></Node>
<StgValue><ssdm name="zext_ln657_13"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:252 %add_ln657_9 = add i44 %zext_ln657_13, i44 %exp_Z2P_m_1_V

]]></Node>
<StgValue><ssdm name="add_ln657_9"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="52" op_0_bw="44">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:253 %zext_ln657_14 = zext i44 %add_ln657_9

]]></Node>
<StgValue><ssdm name="zext_ln657_14"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:254 %exp_Z1P_m_1_l_V = add i52 %zext_ln1146_8, i52 %zext_ln657_14

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_l_V"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="50" op_0_bw="50" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:255 %exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32, i32

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_V"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="50" op_0_bw="50" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:256 %exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32, i32

]]></Node>
<StgValue><ssdm name="exp_Z1_hi_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="290" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:257 %ret_V_23 = add i58 %exp_Z1_V, i58

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="100" op_0_bw="50">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:258 %zext_ln1070_3 = zext i50 %exp_Z1_hi_V

]]></Node>
<StgValue><ssdm name="zext_ln1070_3"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="100" op_0_bw="50">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:259 %zext_ln1072 = zext i50 %exp_Z1P_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1072"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:260 %r_V_16 = mul i100 %zext_ln1072, i100 %zext_ln1070_3

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="107" op_0_bw="107" op_1_bw="58" op_2_bw="49">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:261 %lhs_V_20 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_23, i49

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="107" op_0_bw="100">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:262 %zext_ln1146_9 = zext i100 %r_V_16

]]></Node>
<StgValue><ssdm name="zext_ln1146_9"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="106" op_0_bw="100">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:263 %zext_ln1146_10 = zext i100 %r_V_16

]]></Node>
<StgValue><ssdm name="zext_ln1146_10"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="57" op_0_bw="58">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:264 %trunc_ln1146 = trunc i58 %ret_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln1146"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="106" op_0_bw="106" op_1_bw="57" op_2_bw="49">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:265 %trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="105" op_0_bw="100">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:266 %zext_ln1146_11 = zext i100 %r_V_16

]]></Node>
<StgValue><ssdm name="zext_ln1146_11"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="56" op_0_bw="58">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:267 %trunc_ln1146_2 = trunc i58 %ret_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln1146_2"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="105" op_0_bw="105" op_1_bw="56" op_2_bw="49">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:268 %trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49

]]></Node>
<StgValue><ssdm name="trunc_ln1146_1"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:269 %ret_V_24 = add i107 %zext_ln1146_9, i107 %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:270 %add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_11

]]></Node>
<StgValue><ssdm name="add_ln1146_1"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:271 %add_ln1146_2 = add i106 %trunc_ln3, i106 %zext_ln1146_10

]]></Node>
<StgValue><ssdm name="add_ln1146_2"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:272 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_24, i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:273 %r_exp_V_1 = add i13 %r_exp_V, i13

]]></Node>
<StgValue><ssdm name="r_exp_V_1"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:274 %select_ln651 = select i1 %tmp_16, i13 %r_exp_V, i13 %r_exp_V_1

]]></Node>
<StgValue><ssdm name="select_ln651"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:275 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln651, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:276 %icmp_ln844 = icmp_sgt  i3 %tmp_17, i3

]]></Node>
<StgValue><ssdm name="icmp_ln844"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="120" op_2_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:277 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_17, i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:278 %select_ln658 = select i1 %tmp_18, i64, i64

]]></Node>
<StgValue><ssdm name="select_ln658"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:279 %icmp_ln848 = icmp_slt  i13 %select_ln651, i13

]]></Node>
<StgValue><ssdm name="icmp_ln848"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="52" op_0_bw="52" op_1_bw="106" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:280 %tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="52" op_0_bw="52" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:281 %tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:282 %tmp_V = select i1 %tmp_16, i52 %tmp, i52 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="13">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:283 %trunc_ln170 = trunc i13 %select_ln651

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:284 %p_Val2_11 = add i11 %trunc_ln170, i11

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:285 %p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Val2_11, i52 %tmp_V

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:286 %bitcast_ln520 = bitcast i64 %p_Result_13

]]></Node>
<StgValue><ssdm name="bitcast_ln520"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:292 %and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln844

]]></Node>
<StgValue><ssdm name="and_ln657"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:293 %select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln520

]]></Node>
<StgValue><ssdm name="select_ln657"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:14 %xor_ln832 = xor i1 %icmp_ln828, i1

]]></Node>
<StgValue><ssdm name="xor_ln832"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:15 %x_is_NaN = and i1 %icmp_ln828_1, i1 %xor_ln832

]]></Node>
<StgValue><ssdm name="x_is_NaN"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:16 %or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln407"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:17 %select_ln407 = select i1 %x_is_p1, i64, i64

]]></Node>
<StgValue><ssdm name="select_ln407"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:18 %or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln407_1"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:19 %select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64

]]></Node>
<StgValue><ssdm name="select_ln407_1"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:20 %or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln828_1

]]></Node>
<StgValue><ssdm name="or_ln407_2"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:21 %select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64

]]></Node>
<StgValue><ssdm name="select_ln407_2"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:22 %select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64

]]></Node>
<StgValue><ssdm name="select_ln407_3"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:297 %sel_tmp14 = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln657

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:298 %xor_ln657 = xor i1 %icmp_ln844, i1

]]></Node>
<StgValue><ssdm name="xor_ln657"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:299 %and_ln848 = and i1 %icmp_ln848, i1 %xor_ln657

]]></Node>
<StgValue><ssdm name="and_ln848"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:300 %and_ln848_1 = and i1 %and_ln848, i1 %and_ln407_1

]]></Node>
<StgValue><ssdm name="and_ln848_1"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
<literal name="x_is_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:301 %select_ln848 = select i1 %and_ln848_1, i64, i64 %sel_tmp14

]]></Node>
<StgValue><ssdm name="select_ln848"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:302 %select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln848

]]></Node>
<StgValue><ssdm name="select_ln369"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:303 %UnifiedRetVal = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln369

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="64">
<![CDATA[
_Z13generic_isinfIdEiT_.exit_ifconv:304 %ret_ln690 = ret i64 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln690"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
