

================================================================
== Vitis HLS Report for 'linear_ap_fixed_23_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s'
================================================================
* Date:           Wed Oct 16 20:17:14 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|      0 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|        0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|        0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|        0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>|  return value|
|data_0_val   |   in|   23|     ap_none|                                                                   data_0_val|        scalar|
|data_1_val   |   in|   23|     ap_none|                                                                   data_1_val|        scalar|
|data_2_val   |   in|   23|     ap_none|                                                                   data_2_val|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 2 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_val_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %data_2_val" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 3 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_val_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %data_1_val" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 4 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_val_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %data_0_val" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 5 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %data_0_val_read, i32 10, i32 22" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 6 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i13 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 7 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln32_s = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %data_1_val_read, i32 10, i32 22" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 8 'partselect' 'trunc_ln32_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i13 %trunc_ln32_s" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 9 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln32_31 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %data_2_val_read, i32 10, i32 22" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 10 'partselect' 'trunc_ln32_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i13 %trunc_ln32_31" [firmware/nnet_utils/nnet_activation.h:32]   --->   Operation 11 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %sext_ln32" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 12 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %sext_ln32_1" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 13 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln32_2" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 14 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 15 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln32 (specpipeline) [ 00]
data_2_val_read   (read        ) [ 00]
data_1_val_read   (read        ) [ 00]
data_0_val_read   (read        ) [ 00]
trunc_ln          (partselect  ) [ 00]
sext_ln32         (sext        ) [ 00]
trunc_ln32_s      (partselect  ) [ 00]
sext_ln32_1       (sext        ) [ 00]
trunc_ln32_31     (partselect  ) [ 00]
sext_ln32_2       (sext        ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
ret_ln34          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="data_2_val_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="23" slack="0"/>
<pin id="26" dir="0" index="1" bw="23" slack="0"/>
<pin id="27" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="data_1_val_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="23" slack="0"/>
<pin id="32" dir="0" index="1" bw="23" slack="0"/>
<pin id="33" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="data_0_val_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="23" slack="0"/>
<pin id="38" dir="0" index="1" bw="23" slack="0"/>
<pin id="39" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="trunc_ln_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="13" slack="0"/>
<pin id="44" dir="0" index="1" bw="23" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="0" index="3" bw="6" slack="0"/>
<pin id="47" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln32_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln32_s_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="13" slack="0"/>
<pin id="58" dir="0" index="1" bw="23" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="0" index="3" bw="6" slack="0"/>
<pin id="61" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_s/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln32_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="13" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln32_31_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="13" slack="0"/>
<pin id="72" dir="0" index="1" bw="23" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_31/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln32_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mrv_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="48" slack="0"/>
<pin id="86" dir="0" index="1" bw="13" slack="0"/>
<pin id="87" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mrv_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="48" slack="0"/>
<pin id="92" dir="0" index="1" bw="13" slack="0"/>
<pin id="93" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mrv_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="48" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="51"><net_src comp="20" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="55"><net_src comp="42" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="30" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="69"><net_src comp="56" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="24" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="70" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="52" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="66" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="80" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11> : data_0_val | {1 }
	Port: linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11> : data_1_val | {1 }
	Port: linear<ap_fixed<23, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11> : data_2_val | {1 }
  - Chain level:
	State 1
		sext_ln32 : 1
		sext_ln32_1 : 1
		sext_ln32_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          | data_2_val_read_read_fu_24 |
|   read   | data_1_val_read_read_fu_30 |
|          | data_0_val_read_read_fu_36 |
|----------|----------------------------|
|          |       trunc_ln_fu_42       |
|partselect|     trunc_ln32_s_fu_56     |
|          |     trunc_ln32_31_fu_70    |
|----------|----------------------------|
|          |       sext_ln32_fu_52      |
|   sext   |      sext_ln32_1_fu_66     |
|          |      sext_ln32_2_fu_80     |
|----------|----------------------------|
|          |          mrv_fu_84         |
|insertvalue|         mrv_1_fu_90        |
|          |         mrv_2_fu_96        |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
