{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673037402929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673037402930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 23:36:42 2023 " "Processing started: Fri Jan 06 23:36:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673037402930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037402930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb -c tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb -c tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037402930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673037403175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/Quartus/projects/bonus/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "D:/Quartus/projects/bonus/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s1 S1 controller.v(7) " "Verilog HDL Declaration information at controller.v(7): object \"s1\" differs only in case from object \"S1\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s2 S2 controller.v(8) " "Verilog HDL Declaration information at controller.v(8): object \"s2\" differs only in case from object \"S2\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s3 S3 controller.v(9) " "Verilog HDL Declaration information at controller.v(9): object \"s3\" differs only in case from object \"S3\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s4 S4 controller.v(10) " "Verilog HDL Declaration information at controller.v(10): object \"s4\" differs only in case from object \"S4\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparasor.v 1 1 " "Found 1 design units, including 1 entities, in source file comparasor.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparasor " "Found entity 1: comparasor" {  } { { "comparasor.v" "" { Text "D:/Quartus/projects/bonus/comparasor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_8 " "Found entity 1: adder_4_8" {  } { { "adder_4_8.v" "" { Text "D:/Quartus/projects/bonus/adder_4_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_8bit " "Found entity 1: mux_2x1_8bit" {  } { { "mux_2x1_8bit.v" "" { Text "D:/Quartus/projects/bonus/mux_2x1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.v" "" { Text "D:/Quartus/projects/bonus/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037409549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "present_state datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"present_state\"" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"i\"" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "at_begin datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"at_begin\"" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673037409560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:first " "Elaborating entity \"datapath\" for hierarchy \"datapath:first\"" {  } { { "tb.v" "first" { Text "D:/Quartus/projects/bonus/tb.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:first\|mux_4x1:cypher_parser " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:first\|mux_4x1:cypher_parser\"" {  } { { "datapath.v" "cypher_parser" { Text "D:/Quartus/projects/bonus/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409572 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cypher mux_4x1.v(12) " "Verilog HDL Always Construct warning at mux_4x1.v(12): inferring latch(es) for variable \"cypher\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673037409572 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[0\] mux_4x1.v(18) " "Inferred latch for \"cypher\[0\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409573 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[1\] mux_4x1.v(18) " "Inferred latch for \"cypher\[1\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409573 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[2\] mux_4x1.v(18) " "Inferred latch for \"cypher\[2\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409573 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[3\] mux_4x1.v(18) " "Inferred latch for \"cypher\[3\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409573 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_8bit datapath:first\|mux_2x1_8bit:sum_control " "Elaborating entity \"mux_2x1_8bit\" for hierarchy \"datapath:first\|mux_2x1_8bit:sum_control\"" {  } { { "datapath.v" "sum_control" { Text "D:/Quartus/projects/bonus/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409573 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1_8bit.v(8) " "Verilog HDL Always Construct warning at mux_2x1_8bit.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1_8bit.v" "" { Text "D:/Quartus/projects/bonus/mux_2x1_8bit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673037409574 "|tb|datapath:first|mux_2x1_8bit:sum_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 datapath:first\|mux_8x1:input_parser " "Elaborating entity \"mux_8x1\" for hierarchy \"datapath:first\|mux_8x1:input_parser\"" {  } { { "datapath.v" "input_parser" { Text "D:/Quartus/projects/bonus/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_8 datapath:first\|adder_4_8:my_adder " "Elaborating entity \"adder_4_8\" for hierarchy \"datapath:first\|adder_4_8:my_adder\"" {  } { { "datapath.v" "my_adder" { Text "D:/Quartus/projects/bonus/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparasor datapath:first\|comparasor:my_comparasor " "Elaborating entity \"comparasor\" for hierarchy \"datapath:first\|comparasor:my_comparasor\"" {  } { { "datapath.v" "my_comparasor" { Text "D:/Quartus/projects/bonus/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller datapath:first\|controller:my_controller " "Elaborating entity \"controller\" for hierarchy \"datapath:first\|controller:my_controller\"" {  } { { "datapath.v" "my_controller" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller.v(61) " "Verilog HDL assignment warning at controller.v(61): truncated value with size 4 to match size of target (3)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller.v(82) " "Verilog HDL assignment warning at controller.v(82): truncated value with size 4 to match size of target (3)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(46) " "Verilog HDL Case Statement warning at controller.v(46): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controller.v(46) " "Verilog HDL Always Construct warning at controller.v(46): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controller.v(115) " "Verilog HDL assignment warning at controller.v(115): truncated value with size 3 to match size of target (2)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controller.v(129) " "Verilog HDL assignment warning at controller.v(129): truncated value with size 32 to match size of target (3)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] controller.v(46) " "Inferred latch for \"next_state\[0\]\" at controller.v(46)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] controller.v(46) " "Inferred latch for \"next_state\[1\]\" at controller.v(46)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] controller.v(46) " "Inferred latch for \"next_state\[2\]\" at controller.v(46)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037409577 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[2\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037409766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[0\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037409766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[1\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037409766 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673037409852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:first\|controller:my_controller\|next_state\[0\] " "Latch datapath:first\|controller:my_controller\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:first\|controller:my_controller\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:first\|controller:my_controller\|present_state\[1\]" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673037409857 ""}  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673037409857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:first\|controller:my_controller\|next_state\[1\] " "Latch datapath:first\|controller:my_controller\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:first\|controller:my_controller\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:first\|controller:my_controller\|present_state\[1\]" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673037409857 ""}  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673037409857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:first\|controller:my_controller\|next_state\[2\] " "Latch datapath:first\|controller:my_controller\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:first\|controller:my_controller\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:first\|controller:my_controller\|present_state\[1\]" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673037409857 ""}  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673037409857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673037409911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/projects/bonus/output_files/tb.map.smsg " "Generated suppressed messages file D:/Quartus/projects/bonus/output_files/tb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037410081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673037410142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037410142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673037410160 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673037410160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673037410160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673037410160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673037410175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 23:36:50 2023 " "Processing ended: Fri Jan 06 23:36:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673037410175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673037410175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673037410175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037410175 ""}
