##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Klok
		4.3::Critical Path Report for UART_RCX_IntClock
		4.4::Critical Path Report for UART_TRX_IntClock
		4.5::Critical Path Report for USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. USB_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RCX_IntClock:R)
		5.3::Critical Path Report for (Klok:R vs. Klok:R)
		5.4::Critical Path Report for (USB_IntClock:R vs. USB_IntClock:R)
		5.5::Critical Path Report for (UART_RCX_IntClock:R vs. UART_RCX_IntClock:R)
		5.6::Critical Path Report for (UART_TRX_IntClock:R vs. UART_TRX_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK          | Frequency: 50.43 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: Klok               | Frequency: 91.00 MHz  | Target: 1.00 MHz   | 
Clock: UART_RCX_IntClock  | Frequency: 50.43 MHz  | Target: 0.04 MHz   | 
Clock: UART_TRX_IntClock  | Frequency: 55.63 MHz  | Target: 0.04 MHz   | 
Clock: USB_IntClock       | Frequency: 45.97 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_RCX_IntClock  41666.7          21838       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          USB_IntClock       41666.7          24148       N/A              N/A         N/A              N/A         N/A              N/A         
Klok               Klok               1e+006           989011      N/A              N/A         N/A              N/A         N/A              N/A         
UART_RCX_IntClock  UART_RCX_IntClock  2.60417e+007     26023884    N/A              N/A         N/A              N/A         N/A              N/A         
UART_TRX_IntClock  UART_TRX_IntClock  2.60417e+007     26023690    N/A              N/A         N/A              N/A         N/A              N/A         
USB_IntClock       USB_IntClock       2.16667e+006     2144913     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase     
-------------  ------------  -------------------  
TRX_rx(0)_PAD  25159         UART_TRX_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase     
------------------  ------------  -------------------  
MotorLinks(0)_PAD   24704         Klok:R               
MotorRechts(0)_PAD  25117         Klok:R               
RCX_tx(0)_PAD       29504         UART_RCX_IntClock:R  
Tx_1(0)_PAD         35621         USB_IntClock:R       
Tx_TRX(0)_PAD       31283         UART_TRX_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
LichtRechts(0)_PAD  GeenIsr0(0)_PAD          40661  
LichtLinks(0)_PAD   GeenIsr0(0)_PAD          40474  
LichtRechts(0)_PAD  GeenIsr1(0)_PAD          40377  
LichtLinks(0)_PAD   GeenIsr1(0)_PAD          40191  
LichtRechts(0)_PAD  GeenIsr2(0)_PAD          39148  
LichtLinks(0)_PAD   GeenIsr2(0)_PAD          38922  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.43 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 21838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16319
-------------------------------------   ----- 
End-of-path arrival time (ps)           16319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   2873  16319  21838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Klok
**********************************
Clock: Klok
Frequency: 91.00 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989011p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  989011  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3679   4929  989011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_RCX_IntClock
***********************************************
Clock: UART_RCX_IntClock
Frequency: 50.43 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 21838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16319
-------------------------------------   ----- 
End-of-path arrival time (ps)           16319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   2873  16319  21838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_TRX_IntClock
***********************************************
Clock: UART_TRX_IntClock
Frequency: 55.63 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TRX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26023690p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12616
-------------------------------------   ----- 
End-of-path arrival time (ps)           12616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q            macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_counter_load\/main_3  macrocell5    5117   6367  26023690  RISE       1
\UART_TRX:BUART:rx_counter_load\/q       macrocell5    3350   9717  26023690  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/load   count7cell    2899  12616  26023690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for USB_IntClock
******************************************
Clock: USB_IntClock
Frequency: 45.97 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15563
-------------------------------------   ----- 
End-of-path arrival time (ps)           15563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q                      macrocell74      1250   1250  2144913  RISE       1
\USB:BUART:counter_load_not\/main_1           macrocell21      8661   9911  2144913  RISE       1
\USB:BUART:counter_load_not\/q                macrocell21      3350  13261  2144913  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2302  15563  2144913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. USB_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24148p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14048
-------------------------------------   ----- 
End-of-path arrival time (ps)           14048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell10         2009   2009  24148  RISE       1
\USB:BUART:rx_postpoll\/main_1         macrocell25      6377   8386  24148  RISE       1
\USB:BUART:rx_postpoll\/q              macrocell25      3350  11736  24148  RISE       1
\USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2313  14048  24148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RCX_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 21838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16319
-------------------------------------   ----- 
End-of-path arrival time (ps)           16319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   2873  16319  21838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1


5.3::Critical Path Report for (Klok:R vs. Klok:R)
*************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989011p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  989011  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3679   4929  989011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (USB_IntClock:R vs. USB_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15563
-------------------------------------   ----- 
End-of-path arrival time (ps)           15563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q                      macrocell74      1250   1250  2144913  RISE       1
\USB:BUART:counter_load_not\/main_1           macrocell21      8661   9911  2144913  RISE       1
\USB:BUART:counter_load_not\/q                macrocell21      3350  13261  2144913  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2302  15563  2144913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (UART_RCX_IntClock:R vs. UART_RCX_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RCX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26023884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q     macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_counter_load\/main_0  macrocell16   4930   6180  26023884  RISE       1
\UART_RCX:BUART:rx_counter_load\/q       macrocell16   3350   9530  26023884  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/load   count7cell    2892  12422  26023884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.6::Critical Path Report for (UART_TRX_IntClock:R vs. UART_TRX_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TRX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26023690p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12616
-------------------------------------   ----- 
End-of-path arrival time (ps)           12616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q            macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_counter_load\/main_3  macrocell5    5117   6367  26023690  RISE       1
\UART_TRX:BUART:rx_counter_load\/q       macrocell5    3350   9717  26023690  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/load   count7cell    2899  12616  26023690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 21838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16319
-------------------------------------   ----- 
End-of-path arrival time (ps)           16319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell59   2873  16319  21838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 21841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16315
-------------------------------------   ----- 
End-of-path arrival time (ps)           16315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_status_3\/main_3  macrocell68   2869  16315  21841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16315
-------------------------------------   ----- 
End-of-path arrival time (ps)           16315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                                 iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0          macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q               macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_3  macrocell69   2869  16315  21841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 21841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16315
-------------------------------------   ----- 
End-of-path arrival time (ps)           16315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                           iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0    macrocell17   8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q         macrocell17   3350  13446  21838  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_3  macrocell71   2869  16315  21841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21876p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16321
-------------------------------------   ----- 
End-of-path arrival time (ps)           16321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                                iocell9         1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0         macrocell17     8223  10096  21838  RISE       1
\UART_RCX:BUART:rx_postpoll\/q              macrocell17     3350  13446  21838  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2875  16321  21876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24148p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14048
-------------------------------------   ----- 
End-of-path arrival time (ps)           14048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell10         2009   2009  24148  RISE       1
\USB:BUART:rx_postpoll\/main_1         macrocell25      6377   8386  24148  RISE       1
\USB:BUART:rx_postpoll\/q              macrocell25      3350  11736  24148  RISE       1
\USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2313  14048  24148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 28975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9182
-------------------------------------   ---- 
End-of-path arrival time (ps)           9182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                        iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_state_2\/main_0  macrocell62   7309   9182  28975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:pollcount_1\/main_3
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 29210p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell10      2009   2009  24148  RISE       1
\USB:BUART:pollcount_1\/main_3  macrocell84   6937   8946  29210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:pollcount_0\/main_2
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 29210p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell10      2009   2009  24148  RISE       1
\USB:BUART:pollcount_0\/main_2  macrocell85   6937   8946  29210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_state_0\/main_9
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 29735p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8422
-------------------------------------   ---- 
End-of-path arrival time (ps)           8422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  24148  RISE       1
\USB:BUART:rx_state_0\/main_9  macrocell78   6413   8422  29735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_state_2\/main_8
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 29750p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  24148  RISE       1
\USB:BUART:rx_state_2\/main_8  macrocell81   6398   8407  29750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_status_3\/main_6
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 29750p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell10      2009   2009  24148  RISE       1
\USB:BUART:rx_status_3\/main_6  macrocell86   6398   8407  29750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \USB:BUART:rx_last\/main_0
Capture Clock  : \USB:BUART:rx_last\/clock_0
Path slack     : 29771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#52 vs. USB_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                  iocell10      2009   2009  24148  RISE       1
\USB:BUART:rx_last\/main_0  macrocell87   6377   8386  29771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_last\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb     iocell9       1873   1873  21838  RISE       1
MODIN7_1/main_0  macrocell65   5041   6914  31243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 31243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb     iocell9       1873   1873  21838  RISE       1
MODIN7_0/main_0  macrocell66   5041   6914  31243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_last\/main_0
Capture Clock  : \UART_RCX:BUART:rx_last\/clock_0
Path slack     : 31243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                     iocell9       1873   1873  21838  RISE       1
\UART_RCX:BUART:rx_last\/main_0  macrocell70   5041   6914  31243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_last\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989011p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  989011  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3679   4929  989011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VermogenRechts:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VermogenRechts:PWMUDB:runmode_enable\/clock_0
Path slack     : 989140p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:genblk1:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  989140  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/main_0      macrocell30    6140   7350  989140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989365p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  989365  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2285   4575  989365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989424p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  989424  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2226   4516  989424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 990158p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  990158  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2532   3782  990158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : Net_1262/main_0
Capture Clock  : Net_1262/clock_0
Path slack     : 990668p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  989011  RISE       1
Net_1262/main_0                           macrocell31   4572   5822  990668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1262/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1262/main_1
Capture Clock  : Net_1262/clock_0
Path slack     : 991097p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  991097  RISE       1
Net_1262/main_1                                macrocell31     2883   5393  991097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1262/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1248/main_1
Capture Clock  : Net_1248/clock_0
Path slack     : 991740p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991740  RISE       1
Net_1248/main_1                               macrocell29     2240   4750  991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1248/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : Net_1248/main_0
Capture Clock  : Net_1248/clock_0
Path slack     : 992719p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q  macrocell28   1250   1250  990158  RISE       1
Net_1248/main_0                          macrocell29   2521   3771  992719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1248/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VermogenLinks:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VermogenLinks:PWMUDB:runmode_enable\/clock_0
Path slack     : 993004p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:genblk1:ctrlreg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  993004  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/main_0      macrocell28    2276   3486  993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15563
-------------------------------------   ----- 
End-of-path arrival time (ps)           15563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q                      macrocell74      1250   1250  2144913  RISE       1
\USB:BUART:counter_load_not\/main_1           macrocell21      8661   9911  2144913  RISE       1
\USB:BUART:counter_load_not\/q                macrocell21      3350  13261  2144913  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2302  15563  2144913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \USB:BUART:sTX:TxSts\/clock
Path slack     : 2147988p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18179
-------------------------------------   ----- 
End-of-path arrival time (ps)           18179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q        macrocell73    1250   1250  2147988  RISE       1
\USB:BUART:tx_status_0\/main_0  macrocell22    8012   9262  2147988  RISE       1
\USB:BUART:tx_status_0\/q       macrocell22    3350  12612  2147988  RISE       1
\USB:BUART:sTX:TxSts\/status_0  statusicell5   5567  18179  2147988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxSts\/clock                                statusicell5        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148486p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12820
-------------------------------------   ----- 
End-of-path arrival time (ps)           12820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_counter_load\/main_0  macrocell24   5321   6571  2148486  RISE       1
\USB:BUART:rx_counter_load\/q       macrocell24   3350   9921  2148486  RISE       1
\USB:BUART:sRX:RxBitCounter\/load   count7cell    2900  12820  2148486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \USB:BUART:sRX:RxSts\/clock
Path slack     : 2152153p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14014
-------------------------------------   ----- 
End-of-path arrival time (ps)           14014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2152153  RISE       1
\USB:BUART:rx_status_4\/main_1                 macrocell26      2899   6479  2152153  RISE       1
\USB:BUART:rx_status_4\/q                      macrocell26      3350   9829  2152153  RISE       1
\USB:BUART:sRX:RxSts\/status_4                 statusicell6     4184  14014  2152153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxSts\/clock                                statusicell6        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152176p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q                macrocell73     1250   1250  2147988  RISE       1
\USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   7231   8481  2152176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \USB:BUART:txn\/main_3
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2152576p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  2152576  RISE       1
\USB:BUART:txn\/main_3                macrocell72     6211  10581  2152576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:txn\/main_2
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2152688p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q  macrocell74   1250   1250  2144913  RISE       1
\USB:BUART:txn\/main_2    macrocell72   9219  10469  2152688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_state_1\/main_1
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2152688p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q       macrocell74   1250   1250  2144913  RISE       1
\USB:BUART:tx_state_1\/main_1  macrocell73   9219  10469  2152688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153379p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149186  RISE       1
\USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    7087   7277  2153379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153765p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q         macrocell77      1250   1250  2148486  RISE       1
\USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   5642   6892  2153765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_state_0\/main_0
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2153895p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q       macrocell73   1250   1250  2147988  RISE       1
\USB:BUART:tx_state_0\/main_0  macrocell74   8012   9262  2153895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_bitclk\/main_0
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2153895p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q      macrocell73   1250   1250  2147988  RISE       1
\USB:BUART:tx_bitclk\/main_0  macrocell76   8012   9262  2153895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_1\/q
Path End       : \USB:BUART:rx_status_3\/main_5
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2153963p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_1\/q       macrocell84   1250   1250  2151893  RISE       1
\USB:BUART:rx_status_3\/main_5  macrocell86   7944   9194  2153963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:txn\/main_6
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2154424p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q  macrocell76   1250   1250  2154424  RISE       1
\USB:BUART:txn\/main_6   macrocell72   7483   8733  2154424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:tx_state_1\/main_5
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2154424p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q        macrocell76   1250   1250  2154424  RISE       1
\USB:BUART:tx_state_1\/main_5  macrocell73   7483   8733  2154424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_1\/q
Path End       : \USB:BUART:rx_state_0\/main_8
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2154520p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_1\/q      macrocell84   1250   1250  2151893  RISE       1
\USB:BUART:rx_state_0\/main_8  macrocell78   7387   8637  2154520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_state_2\/main_1
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2154875p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q       macrocell74   1250   1250  2144913  RISE       1
\USB:BUART:tx_state_2\/main_1  macrocell75   7031   8281  2154875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_state_0\/main_2
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2155093p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149186  RISE       1
\USB:BUART:tx_state_0\/main_2               macrocell74      7873   8063  2155093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_bitclk\/main_2
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2155093p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149186  RISE       1
\USB:BUART:tx_bitclk\/main_2                macrocell76      7873   8063  2155093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155243p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q                macrocell74     1250   1250  2144913  RISE       1
\USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   4164   5414  2155243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:tx_state_2\/main_5
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2155340p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q        macrocell76   1250   1250  2154424  RISE       1
\USB:BUART:tx_state_2\/main_5  macrocell75   6566   7816  2155340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_state_0\/main_4
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2155368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q       macrocell75   1250   1250  2147990  RISE       1
\USB:BUART:tx_state_0\/main_4  macrocell74   6538   7788  2155368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_bitclk\/main_3
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2155368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q      macrocell75   1250   1250  2147990  RISE       1
\USB:BUART:tx_bitclk\/main_3  macrocell76   6538   7788  2155368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \USB:BUART:tx_state_0\/main_3
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2155387p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:TxShifter:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  2149480  RISE       1
\USB:BUART:tx_state_0\/main_3                  macrocell74     4190   7770  2155387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q                macrocell78      1250   1250  2151030  RISE       1
\USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   3685   4935  2155722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:txn\/main_4
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2155761p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q  macrocell75   1250   1250  2147990  RISE       1
\USB:BUART:txn\/main_4    macrocell72   6145   7395  2155761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_state_1\/main_3
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2155761p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q       macrocell75   1250   1250  2147990  RISE       1
\USB:BUART:tx_state_1\/main_3  macrocell73   6145   7395  2155761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156198p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q          macrocell82      1250   1250  2156198  RISE       1
\USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   3209   4459  2156198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_0\/main_0
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2156586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_state_0\/main_0    macrocell78   5321   6571  2156586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2156586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_load_fifo\/main_0  macrocell79   5321   6571  2156586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_3\/main_0
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2156586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_state_3\/main_0    macrocell80   5321   6571  2156586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_2\/main_0
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2156605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_state_2\/main_0    macrocell81   5301   6551  2156605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q        macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_0  macrocell83   5301   6551  2156605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_ctrl_mark_last\/q
Path End       : \USB:BUART:rx_status_3\/main_0
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2156605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_ctrl_mark_last\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  2148486  RISE       1
\USB:BUART:rx_status_3\/main_0   macrocell86   5301   6551  2156605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:rx_state_0\/main_10
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2156746p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153485  RISE       1
\USB:BUART:rx_state_0\/main_10  macrocell78   5161   6411  2156746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_state_2\/main_0
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2156914p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q       macrocell73   1250   1250  2147988  RISE       1
\USB:BUART:tx_state_2\/main_0  macrocell75   4993   6243  2156914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_state_0\/main_2
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2157211p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2156198  RISE       1
\USB:BUART:rx_state_0\/main_2   macrocell78   4696   5946  2157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157211p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q   macrocell82   1250   1250  2156198  RISE       1
\USB:BUART:rx_load_fifo\/main_2  macrocell79   4696   5946  2157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_state_3\/main_2
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2157211p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2156198  RISE       1
\USB:BUART:rx_state_3\/main_2   macrocell80   4696   5946  2157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_state_2\/main_2
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2157220p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2156198  RISE       1
\USB:BUART:rx_state_2\/main_2   macrocell81   4687   5937  2157220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_bitclk_enable\/q
Path End       : \USB:BUART:rx_status_3\/main_2
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157220p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  2156198  RISE       1
\USB:BUART:rx_status_3\/main_2  macrocell86   4687   5937  2157220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:rx_status_3\/main_7
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157303p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153485  RISE       1
\USB:BUART:rx_status_3\/main_7  macrocell86   4604   5854  2157303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_1\/q
Path End       : \USB:BUART:pollcount_1\/main_2
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2157524p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_1\/q       macrocell84   1250   1250  2151893  RISE       1
\USB:BUART:pollcount_1\/main_2  macrocell84   4383   5633  2157524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_2\/main_3
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2157697p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q       macrocell80   1250   1250  2150154  RISE       1
\USB:BUART:rx_state_2\/main_3  macrocell81   4210   5460  2157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157697p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q               macrocell80   1250   1250  2150154  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_2  macrocell83   4210   5460  2157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_status_3\/main_3
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2157697p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q        macrocell80   1250   1250  2150154  RISE       1
\USB:BUART:rx_status_3\/main_3  macrocell86   4210   5460  2157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_load_fifo\/q
Path End       : \USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157770p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3130
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:rx_load_fifo\/q            macrocell79      1250   1250  2154191  RISE       1
\USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   4517   5767  2157770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxShifter:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:txn\/main_1
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2157816p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q  macrocell73   1250   1250  2147988  RISE       1
\USB:BUART:txn\/main_1    macrocell72   4091   5341  2157816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_1\/q
Path End       : \USB:BUART:tx_state_1\/main_0
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2157816p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_1\/q       macrocell73   1250   1250  2147988  RISE       1
\USB:BUART:tx_state_1\/main_0  macrocell73   4091   5341  2157816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_bitclk\/q
Path End       : \USB:BUART:tx_state_0\/main_5
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2158113p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_bitclk\/q        macrocell76   1250   1250  2154424  RISE       1
\USB:BUART:tx_state_0\/main_5  macrocell74   3793   5043  2158113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_2\/q
Path End       : \USB:BUART:tx_state_2\/main_3
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2158115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_2\/q       macrocell75   1250   1250  2147990  RISE       1
\USB:BUART:tx_state_2\/main_3  macrocell75   3791   5041  2158115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:txn\/q
Path End       : \USB:BUART:txn\/main_0
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2158129p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:txn\/q       macrocell72   1250   1250  2158129  RISE       1
\USB:BUART:txn\/main_0  macrocell72   3777   5027  2158129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_state_0\/main_7
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\USB:BUART:rx_state_0\/main_7         macrocell78   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\USB:BUART:rx_load_fifo\/main_7       macrocell79   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_state_3\/main_7
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\USB:BUART:rx_state_3\/main_7         macrocell80   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_state_0\/main_6
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\USB:BUART:rx_state_0\/main_6         macrocell78   3062   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\USB:BUART:rx_load_fifo\/main_6       macrocell79   3062   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_state_3\/main_6
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\USB:BUART:rx_state_3\/main_6         macrocell80   3062   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \USB:BUART:rx_state_2\/main_7
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2158159p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\USB:BUART:rx_state_2\/main_7         macrocell81   3058   4998  2158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_state_0\/main_5
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2158161p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\USB:BUART:rx_state_0\/main_5         macrocell78   3055   4995  2158161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158161p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\USB:BUART:rx_load_fifo\/main_5       macrocell79   3055   4995  2158161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_state_3\/main_5
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2158161p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\USB:BUART:rx_state_3\/main_5         macrocell80   3055   4995  2158161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \USB:BUART:rx_state_2\/main_6
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\USB:BUART:rx_state_2\/main_6         macrocell81   3045   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \USB:BUART:rx_state_2\/main_5
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2158182p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\USB:BUART:rx_state_2\/main_5         macrocell81   3035   4975  2158182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_0\/main_3
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2158254p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q       macrocell80   1250   1250  2150154  RISE       1
\USB:BUART:rx_state_0\/main_3  macrocell78   3653   4903  2158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158254p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q         macrocell80   1250   1250  2150154  RISE       1
\USB:BUART:rx_load_fifo\/main_3  macrocell79   3653   4903  2158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_3\/q
Path End       : \USB:BUART:rx_state_3\/main_3
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2158254p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_3\/q       macrocell80   1250   1250  2150154  RISE       1
\USB:BUART:rx_state_3\/main_3  macrocell80   3653   4903  2158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:rx_bitclk_enable\/main_0   macrocell82   2805   4745  2158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \USB:BUART:pollcount_1\/main_0
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:pollcount_1\/main_0        macrocell84   2785   4725  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \USB:BUART:pollcount_0\/main_0
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158412  RISE       1
\USB:BUART:pollcount_0\/main_0        macrocell85   2785   4725  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_state_2\/main_2
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2158495p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149186  RISE       1
\USB:BUART:tx_state_2\/main_2               macrocell75      4471   4661  2158495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158571p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158571  RISE       1
\USB:BUART:rx_bitclk_enable\/main_1   macrocell82   2646   4586  2158571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \USB:BUART:pollcount_1\/main_1
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2158580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158571  RISE       1
\USB:BUART:pollcount_1\/main_1        macrocell84   2637   4577  2158580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \USB:BUART:pollcount_0\/main_1
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 2158580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158571  RISE       1
\USB:BUART:pollcount_0\/main_1        macrocell85   2637   4577  2158580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_state_0\/main_1
Capture Clock  : \USB:BUART:tx_state_0\/clock_0
Path slack     : 2158664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q       macrocell74   1250   1250  2144913  RISE       1
\USB:BUART:tx_state_0\/main_1  macrocell74   3243   4493  2158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:tx_state_0\/q
Path End       : \USB:BUART:tx_bitclk\/main_1
Capture Clock  : \USB:BUART:tx_bitclk\/clock_0
Path slack     : 2158664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_0\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:tx_state_0\/q      macrocell74   1250   1250  2144913  RISE       1
\USB:BUART:tx_bitclk\/main_1  macrocell76   3243   4493  2158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_bitclk\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158887p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158887  RISE       1
\USB:BUART:rx_bitclk_enable\/main_2   macrocell82   2329   4269  2158887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_bitclk_enable\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_last\/q
Path End       : \USB:BUART:rx_state_2\/main_9
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2159001p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_last\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_last\/q          macrocell87   1250   1250  2159001  RISE       1
\USB:BUART:rx_state_2\/main_9  macrocell81   2906   4156  2159001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:pollcount_1\/main_4
Capture Clock  : \USB:BUART:pollcount_1\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153485  RISE       1
\USB:BUART:pollcount_1\/main_4  macrocell84   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_1\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:pollcount_0\/q
Path End       : \USB:BUART:pollcount_0\/main_3
Capture Clock  : \USB:BUART:pollcount_0\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:pollcount_0\/q       macrocell85   1250   1250  2153485  RISE       1
\USB:BUART:pollcount_0\/main_3  macrocell85   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:pollcount_0\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_0\/main_1
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2159130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q       macrocell78   1250   1250  2151030  RISE       1
\USB:BUART:rx_state_0\/main_1  macrocell78   2777   4027  2159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q         macrocell78   1250   1250  2151030  RISE       1
\USB:BUART:rx_load_fifo\/main_1  macrocell79   2777   4027  2159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_3\/main_1
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2159130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q       macrocell78   1250   1250  2151030  RISE       1
\USB:BUART:rx_state_3\/main_1  macrocell80   2777   4027  2159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_2\/main_1
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q       macrocell78   1250   1250  2151030  RISE       1
\USB:BUART:rx_state_2\/main_1  macrocell81   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q               macrocell78   1250   1250  2151030  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_1  macrocell83   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_0\/q
Path End       : \USB:BUART:rx_status_3\/main_1
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_0\/q        macrocell78   1250   1250  2151030  RISE       1
\USB:BUART:rx_status_3\/main_1  macrocell86   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_0\/main_4
Capture Clock  : \USB:BUART:rx_state_0\/clock_0
Path slack     : 2159304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q       macrocell81   1250   1250  2151205  RISE       1
\USB:BUART:rx_state_0\/main_4  macrocell78   2602   3852  2159304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_0\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q         macrocell81   1250   1250  2151205  RISE       1
\USB:BUART:rx_load_fifo\/main_4  macrocell79   2602   3852  2159304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_load_fifo\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_3\/main_4
Capture Clock  : \USB:BUART:rx_state_3\/clock_0
Path slack     : 2159304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q       macrocell81   1250   1250  2151205  RISE       1
\USB:BUART:rx_state_3\/main_4  macrocell80   2602   3852  2159304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_3\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_2\/main_4
Capture Clock  : \USB:BUART:rx_state_2\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q       macrocell81   1250   1250  2151205  RISE       1
\USB:BUART:rx_state_2\/main_4  macrocell81   2594   3844  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q               macrocell81   1250   1250  2151205  RISE       1
\USB:BUART:rx_state_stop1_reg\/main_3  macrocell83   2594   3844  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_stop1_reg\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_state_2\/q
Path End       : \USB:BUART:rx_status_3\/main_4
Capture Clock  : \USB:BUART:rx_status_3\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_state_2\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\USB:BUART:rx_state_2\/q        macrocell81   1250   1250  2151205  RISE       1
\USB:BUART:rx_status_3\/main_4  macrocell86   2594   3844  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \USB:BUART:tx_state_1\/main_2
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2159420p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3736
-------------------------------------   ---- 
End-of-path arrival time (ps)           3736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149186  RISE       1
\USB:BUART:tx_state_1\/main_2               macrocell73      3546   3736  2159420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \USB:BUART:tx_state_2\/main_4
Capture Clock  : \USB:BUART:tx_state_2\/clock_0
Path slack     : 2159754p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3403
-------------------------------------   ---- 
End-of-path arrival time (ps)           3403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159754  RISE       1
\USB:BUART:tx_state_2\/main_4               macrocell75      3213   3403  2159754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_2\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:rx_status_3\/q
Path End       : \USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \USB:BUART:sRX:RxSts\/clock
Path slack     : 2160662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:rx_status_3\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\USB:BUART:rx_status_3\/q       macrocell86    1250   1250  2160662  RISE       1
\USB:BUART:sRX:RxSts\/status_3  statusicell6   4255   5505  2160662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sRX:RxSts\/clock                                statusicell6        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \USB:BUART:txn\/main_5
Capture Clock  : \USB:BUART:txn\/clock_0
Path slack     : 2160673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2484
-------------------------------------   ---- 
End-of-path arrival time (ps)           2484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159754  RISE       1
\USB:BUART:txn\/main_5                      macrocell72      2294   2484  2160673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:txn\/clock_0                                    macrocell72         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \USB:BUART:tx_state_1\/main_4
Capture Clock  : \USB:BUART:tx_state_1\/clock_0
Path slack     : 2160673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (USB_IntClock:R#1 vs. USB_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2484
-------------------------------------   ---- 
End-of-path arrival time (ps)           2484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159754  RISE       1
\USB:BUART:tx_state_1\/main_4               macrocell73      2294   2484  2160673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB:BUART:tx_state_1\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TRX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26023690p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12616
-------------------------------------   ----- 
End-of-path arrival time (ps)           12616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q            macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_counter_load\/main_3  macrocell5    5117   6367  26023690  RISE       1
\UART_TRX:BUART:rx_counter_load\/q       macrocell5    3350   9717  26023690  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/load   count7cell    2899  12616  26023690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RCX:BUART:sRX:RxBitCounter\/clock
Path slack     : 26023884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q     macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_counter_load\/main_0  macrocell16   4930   6180  26023884  RISE       1
\UART_RCX:BUART:rx_counter_load\/q       macrocell16   3350   9530  26023884  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/load   count7cell    2892  12422  26023884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26024372p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q                      macrocell35     1250   1250  26024372  RISE       1
\UART_TRX:BUART:counter_load_not\/main_3           macrocell2      4196   5446  26024372  RISE       1
\UART_TRX:BUART:counter_load_not\/q                macrocell2      3350   8796  26024372  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2309  11105  26024372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26024825p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10652
-------------------------------------   ----- 
End-of-path arrival time (ps)           10652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q                      macrocell54     1250   1250  26024825  RISE       1
\UART_RCX:BUART:counter_load_not\/main_1           macrocell13     3760   5010  26024825  RISE       1
\UART_RCX:BUART:counter_load_not\/q                macrocell13     3350   8360  26024825  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2292  10652  26024825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TRX:BUART:sTX:TxSts\/clock
Path slack     : 26025889p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15277
-------------------------------------   ----- 
End-of-path arrival time (ps)           15277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  26025889  RISE       1
\UART_TRX:BUART:tx_status_0\/main_3                 macrocell3      5451   9031  26025889  RISE       1
\UART_TRX:BUART:tx_status_0\/q                      macrocell3      3350  12381  26025889  RISE       1
\UART_TRX:BUART:sTX:TxSts\/status_0                 statusicell1    2897  15277  26025889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26025935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_state_2\/main_3  macrocell42  10972  12222  26025935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26025935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q               macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_2  macrocell44  10972  12222  26025935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_3
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26025935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q        macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_status_2\/main_3  macrocell47  10972  12222  26025935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26026370p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  26026370  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   8037   9287  26026370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 26026892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14275
-------------------------------------   ----- 
End-of-path arrival time (ps)           14275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  26026892  RISE       1
\UART_RCX:BUART:rx_status_4\/main_1                 macrocell18     3671   7251  26026892  RISE       1
\UART_RCX:BUART:rx_status_4\/q                      macrocell18     3350  10601  26026892  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_4                 statusicell4    3674  14275  26026892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26027861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                           macrocell46   1250   1250  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2  macrocell6    2306   3556  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/q       macrocell6    3350   6906  26027861  RISE       1
\UART_TRX:BUART:rx_state_0\/main_3   macrocell39   3390  10295  26027861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26027861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                           macrocell46   1250   1250  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2  macrocell6    2306   3556  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/q       macrocell6    3350   6906  26027861  RISE       1
\UART_TRX:BUART:rx_status_3\/main_3  macrocell48   3390  10295  26027861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26027906p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3470
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10291
-------------------------------------   ----- 
End-of-path arrival time (ps)           10291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN3_0/q                                  macrocell46     1250   1250  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2         macrocell6      2306   3556  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/q              macrocell6      3350   6906  26027861  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   3385  10291  26027906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26028298p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_state_0\/main_2   macrocell59   8609   9859  26028298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26028298p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_state_3\/main_2   macrocell61   8609   9859  26028298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_2
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26028298p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_status_2\/main_2  macrocell67   8609   9859  26028298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RCX:BUART:sTX:TxSts\/clock
Path slack     : 26028350p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12817
-------------------------------------   ----- 
End-of-path arrival time (ps)           12817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  26028350  RISE       1
\UART_RCX:BUART:tx_status_0\/main_3                 macrocell14     3025   6605  26028350  RISE       1
\UART_RCX:BUART:tx_status_0\/q                      macrocell14     3350   9955  26028350  RISE       1
\UART_RCX:BUART:sTX:TxSts\/status_0                 statusicell3    2861  12817  26028350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26028783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q                macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_4  macrocell49   8123   9373  26028783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26028783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q          macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_4  macrocell51   8123   9373  26028783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26028934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                   macrocell46   1250   1250  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2          macrocell6    2306   3556  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350   6906  26027861  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell49   2317   9222  26028934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26028934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                             macrocell46   1250   1250  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_2    macrocell6    2306   3556  26027861  RISE       1
\UART_TRX:BUART:rx_postpoll\/q         macrocell6    3350   6906  26027861  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_3  macrocell51   2317   9222  26028934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26029117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  26025889  RISE       1
\UART_TRX:BUART:tx_state_0\/main_3                  macrocell34     5459   9039  26029117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26029292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_status_3\/main_2  macrocell68   7615   8865  26029292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26029292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q          macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_2  macrocell69   7615   8865  26029292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26029292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q    macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_2  macrocell71   7615   8865  26029292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029326p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q                macrocell59     1250   1250  26024095  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   5081   6331  26029326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q         macrocell57     1250   1250  26023884  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   5023   6273  26029383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26029597p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q                macrocell33     1250   1250  26025435  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4810   6060  26029597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 26029606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  26029606  RISE       1
\UART_TRX:BUART:rx_status_4\/main_1                 macrocell7      2300   5880  26029606  RISE       1
\UART_TRX:BUART:rx_status_4\/q                      macrocell7      3350   9230  26029606  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11561  26029606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029619p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q         macrocell37     1250   1250  26024726  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   4788   6038  26029619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030355p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q                macrocell34     1250   1250  26024603  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   4051   5301  26030355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  26030542  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   3865   5115  26030542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26030614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell56   1250   1250  26030614  RISE       1
\UART_RCX:BUART:tx_state_1\/main_4  macrocell53   6293   7543  26030614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_6
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26030614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell56   1250   1250  26030614  RISE       1
\UART_RCX:BUART:tx_state_0\/main_6  macrocell54   6293   7543  26030614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26030614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell56   1250   1250  26030614  RISE       1
\UART_RCX:BUART:tx_state_2\/main_4  macrocell55   6293   7543  26030614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030877p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26027348  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   4589   4779  26030877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26030894p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_2  macrocell60   6013   7263  26030894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26030894p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  26026370  RISE       1
\UART_RCX:BUART:rx_state_2\/main_3   macrocell62   6013   7263  26030894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030965p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26024842  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   4502   4692  26030965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26031007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_state_2\/main_0    macrocell42   5900   7150  26031007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26031007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q        macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_0  macrocell44   5900   7150  26031007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_0
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26031007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_status_2\/main_0   macrocell47   5900   7150  26031007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26031113p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7044
-------------------------------------   ---- 
End-of-path arrival time (ps)           7044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26031113  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_0   macrocell43   5104   7044  26031113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:txn\/main_6
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26031163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q  macrocell56   1250   1250  26030614  RISE       1
\UART_RCX:BUART:txn\/main_6   macrocell52   5744   6994  26031163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26031223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_state_0\/main_5  macrocell39   5684   6934  26031223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26031223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q         macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_4  macrocell40   5684   6934  26031223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26031223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_state_3\/main_4  macrocell41   5684   6934  26031223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26031223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q        macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_status_3\/main_5  macrocell48   5684   6934  26031223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26031309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q                macrocell39     1250   1250  26025719  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3098   4348  26031309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26031434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q                macrocell54     1250   1250  26024825  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   2972   4222  26031434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TRX:BUART:txn\/main_3
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26031483p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  26031483  RISE       1
\UART_TRX:BUART:txn\/main_3                macrocell32     2304   6674  26031483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26031485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q      macrocell54   1250   1250  26024825  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_1  macrocell56   5422   6672  26031485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26031485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q          macrocell54   1250   1250  26024825  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_2  macrocell58   5422   6672  26031485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26031497p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q      macrocell53   1250   1250  26024838  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_0  macrocell56   5410   6660  26031497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26031497p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q          macrocell53   1250   1250  26024838  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_1  macrocell58   5410   6660  26031497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26031514p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26024842  RISE       1
\UART_TRX:BUART:tx_state_2\/main_2               macrocell35     6453   6643  26031514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26031514p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26024842  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_2                macrocell36     6453   6643  26031514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:txn\/main_1
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26031521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q  macrocell33   1250   1250  26025435  RISE       1
\UART_TRX:BUART:txn\/main_1    macrocell32   5386   6636  26031521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RCX:BUART:txn\/main_3
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26031537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  26031537  RISE       1
\UART_RCX:BUART:txn\/main_3                macrocell52     2249   6619  26031537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26031551p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  26028350  RISE       1
\UART_RCX:BUART:tx_state_0\/main_3                  macrocell54     3025   6605  26031551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26031564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q         macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_0  macrocell49   5343   6593  26031564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26031564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q   macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_0  macrocell51   5343   6593  26031564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26031573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q                macrocell53     1250   1250  26024838  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   2834   4084  26031573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26031614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell33   1250   1250  26025435  RISE       1
\UART_TRX:BUART:tx_state_2\/main_0  macrocell35   5293   6543  26031614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26031614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q      macrocell33   1250   1250  26025435  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_0  macrocell36   5293   6543  26031614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26031614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q          macrocell33   1250   1250  26025435  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_1  macrocell38   5293   6543  26031614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26031645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q      macrocell55   1250   1250  26024985  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_3  macrocell56   5262   6512  26031645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26031645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q          macrocell55   1250   1250  26024985  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_3  macrocell58   5262   6512  26031645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26031663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26031113  RISE       1
MODIN3_1/main_0                            macrocell45   4554   6494  26031663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 26031663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26031113  RISE       1
MODIN3_0/main_0                            macrocell46   4554   6494  26031663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26031718p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell34   1250   1250  26024603  RISE       1
\UART_TRX:BUART:tx_state_2\/main_1  macrocell35   5189   6439  26031718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26031718p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q      macrocell34   1250   1250  26024603  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_1  macrocell36   5189   6439  26031718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26031718p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q          macrocell34   1250   1250  26024603  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_2  macrocell38   5189   6439  26031718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26031759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26024842  RISE       1
\UART_TRX:BUART:tx_state_1\/main_2               macrocell33     6208   6398  26031759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26031759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  26024842  RISE       1
\UART_TRX:BUART:tx_state_0\/main_2               macrocell34     6208   6398  26031759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26031823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_state_0\/main_1  macrocell59   5084   6334  26031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26031823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_state_3\/main_1  macrocell61   5084   6334  26031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_1
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26031823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q        macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_status_2\/main_1  macrocell67   5084   6334  26031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26031976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_0  macrocell60   4930   6180  26031976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26031976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_state_2\/main_1    macrocell62   4930   6180  26031976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26031976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q        macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_0  macrocell64   4930   6180  26031976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_parity_bit\/q
Path End       : \UART_RCX:BUART:txn\/main_7
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26032040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_parity_bit\/q  macrocell58   1250   1250  26032040  RISE       1
\UART_RCX:BUART:txn\/main_7       macrocell52   4866   6116  26032040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:txn\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26032094p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:txn\/q                 macrocell52   1250   1250  26032094  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_0  macrocell58   4813   6063  26032094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26032128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_state_0\/main_0    macrocell39   4779   6029  26032128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26032128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_0  macrocell40   4779   6029  26032128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26032128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_state_3\/main_0    macrocell41   4779   6029  26032128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26032128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  26024726  RISE       1
\UART_TRX:BUART:rx_status_3\/main_0   macrocell48   4779   6029  26032128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26032187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q         macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_1  macrocell60   4720   5970  26032187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26032187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_state_2\/main_2  macrocell62   4720   5970  26032187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q               macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_1  macrocell64   4720   5970  26032187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26032372p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell34   1250   1250  26024603  RISE       1
\UART_TRX:BUART:tx_state_1\/main_1  macrocell33   4534   5784  26032372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26032372p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell34   1250   1250  26024603  RISE       1
\UART_TRX:BUART:tx_state_0\/main_1  macrocell34   4534   5784  26032372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032415p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26032415  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_1   macrocell43   3802   5742  26032415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26032416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26032415  RISE       1
MODIN3_1/main_1                            macrocell45   3801   5741  26032416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 26032416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26032415  RISE       1
MODIN3_0/main_1                            macrocell46   3801   5741  26032416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26032424p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_state_0\/main_4  macrocell39   4482   5732  26032424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26032424p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q         macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_3  macrocell40   4482   5732  26032424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26032424p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_state_3\/main_3  macrocell41   4482   5732  26032424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26032424p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_3\/q        macrocell41   1250   1250  26025316  RISE       1
\UART_TRX:BUART:rx_status_3\/main_4  macrocell48   4482   5732  26032424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_last\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26032505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_last\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_last\/q          macrocell50   1250   1250  26032505  RISE       1
\UART_TRX:BUART:rx_state_2\/main_6  macrocell42   4402   5652  26032505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_last\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26032509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_last\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_last\/q          macrocell70   1250   1250  26032509  RISE       1
\UART_RCX:BUART:rx_state_2\/main_6  macrocell62   4398   5648  26032509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26032515  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_2   macrocell63   3702   5642  26032515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26032540  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_1   macrocell63   3677   5617  26032540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26032540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26032540  RISE       1
MODIN7_1/main_2                            macrocell65   3677   5617  26032540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26032540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26032540  RISE       1
MODIN7_0/main_2                            macrocell66   3677   5617  26032540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26032542  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_0   macrocell63   3675   5615  26032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26032542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26032542  RISE       1
MODIN7_1/main_1                            macrocell65   3675   5615  26032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26032542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26032542  RISE       1
MODIN7_0/main_1                            macrocell66   3675   5615  26032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032577p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26032577  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_2   macrocell43   3640   5580  26032577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RCX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26032581p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26032581  RISE       1
\UART_RCX:BUART:rx_state_0\/main_7         macrocell59   3636   5576  26032581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RCX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26032581p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26032581  RISE       1
\UART_RCX:BUART:rx_state_3\/main_6         macrocell61   3636   5576  26032581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RCX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26032583p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26032583  RISE       1
\UART_RCX:BUART:rx_state_0\/main_8         macrocell59   3633   5573  26032583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RCX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26032583p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26032583  RISE       1
\UART_RCX:BUART:rx_state_3\/main_7         macrocell61   3633   5573  26032583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RCX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26032589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26032589  RISE       1
\UART_RCX:BUART:rx_state_0\/main_6         macrocell59   3628   5568  26032589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RCX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26032589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26032589  RISE       1
\UART_RCX:BUART:rx_state_3\/main_5         macrocell61   3628   5568  26032589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26032689p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_state_2\/main_4  macrocell42   4217   5467  26032689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032689p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q               macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_3  macrocell44   4217   5467  26032689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_4
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26032689p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q        macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_status_2\/main_4  macrocell47   4217   5467  26032689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26032715p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell35   1250   1250  26024372  RISE       1
\UART_TRX:BUART:tx_state_1\/main_3  macrocell33   4191   5441  26032715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26032715p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell35   1250   1250  26024372  RISE       1
\UART_TRX:BUART:tx_state_0\/main_4  macrocell34   4191   5441  26032715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26032734p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q                macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_1  macrocell49   4173   5423  26032734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26032734p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q          macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_1  macrocell51   4173   5423  26032734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26032746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_state_2\/main_1  macrocell42   4160   5410  26032746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q               macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_1  macrocell44   4160   5410  26032746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_1
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26032746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q        macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_status_2\/main_1  macrocell47   4160   5410  26032746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:txn\/main_2
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26032835p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_0\/q  macrocell34   1250   1250  26024603  RISE       1
\UART_TRX:BUART:txn\/main_2    macrocell32   4071   5321  26032835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:txn\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26032850p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:txn\/q                 macrocell32   1250   1250  26032850  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_0  macrocell38   4057   5307  26032850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26032855p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell36   1250   1250  26032855  RISE       1
\UART_TRX:BUART:tx_state_1\/main_4  macrocell33   4051   5301  26032855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_6
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26032855p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell36   1250   1250  26032855  RISE       1
\UART_TRX:BUART:tx_state_0\/main_6  macrocell34   4051   5301  26032855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26032856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_status_3\/main_0   macrocell68   4051   5301  26032856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26032856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q         macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_0  macrocell69   4051   5301  26032856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26032856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q   macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_0  macrocell71   4051   5301  26032856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_state_0\/main_2   macrocell39   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_2  macrocell40   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_state_3\/main_2   macrocell41   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_status_3\/main_2  macrocell48   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q         macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_3  macrocell60   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_state_2\/main_4  macrocell62   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q               macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_2  macrocell64   3875   5125  26033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26033072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q        macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_status_3\/main_1  macrocell68   3835   5085  26033072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26033072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q                macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_1  macrocell69   3835   5085  26033072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26033072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_0\/q          macrocell59   1250   1250  26024095  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_1  macrocell71   3835   5085  26033072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26033240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q                macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_5  macrocell49   3667   4917  26033240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26033240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_2\/q          macrocell42   1250   1250  26023690  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_5  macrocell51   3667   4917  26033240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TRX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033300p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033300  RISE       1
\UART_TRX:BUART:rx_state_0\/main_8         macrocell39   2917   4857  26033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TRX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033300p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033300  RISE       1
\UART_TRX:BUART:rx_state_3\/main_7         macrocell41   2917   4857  26033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TRX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033318  RISE       1
\UART_TRX:BUART:rx_state_0\/main_6         macrocell39   2898   4838  26033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TRX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033318  RISE       1
\UART_TRX:BUART:rx_state_3\/main_5         macrocell41   2898   4838  26033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TRX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033320  RISE       1
\UART_TRX:BUART:rx_state_0\/main_7         macrocell39   2897   4837  26033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TRX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033320  RISE       1
\UART_TRX:BUART:rx_state_3\/main_6         macrocell41   2897   4837  26033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_state_0\/main_0    macrocell59   3443   4693  26033464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_state_3\/main_0    macrocell61   3443   4693  26033464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_0
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26033464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  26023884  RISE       1
\UART_RCX:BUART:rx_status_2\/main_0   macrocell67   3443   4693  26033464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26033533p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q        macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_status_3\/main_5  macrocell68   3374   4624  26033533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26033533p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q                macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_5  macrocell69   3374   4624  26033533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26033533p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q          macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_5  macrocell71   3374   4624  26033533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033548p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_state_0\/main_5  macrocell59   3359   4609  26033548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033548p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_state_3\/main_4  macrocell61   3359   4609  26033548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_4
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26033548p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q        macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_status_2\/main_4  macrocell67   3359   4609  26033548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RCX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26033633p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  26033633  RISE       1
\UART_RCX:BUART:tx_state_0\/main_5               macrocell54     4333   4523  26033633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:txn\/main_6
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26033758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q  macrocell36   1250   1250  26032855  RISE       1
\UART_TRX:BUART:txn\/main_6   macrocell32   3149   4399  26033758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 26033768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q        macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_status_3\/main_4  macrocell68   3138   4388  26033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26033768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q                macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_4  macrocell69   3138   4388  26033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26033768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q          macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_4  macrocell71   3138   4388  26033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_parity_bit\/q
Path End       : \UART_TRX:BUART:txn\/main_7
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26033779p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_parity_bit\/q  macrocell38   1250   1250  26033779  RISE       1
\UART_TRX:BUART:txn\/main_7       macrocell32   3127   4377  26033779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 26033781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_state_0\/main_4  macrocell59   3125   4375  26033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 26033781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_state_3\/main_3  macrocell61   3125   4375  26033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26033781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_3\/q        macrocell61   1250   1250  26024940  RISE       1
\UART_RCX:BUART:rx_status_2\/main_3  macrocell67   3125   4375  26033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:txn\/main_4
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26033783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q  macrocell35   1250   1250  26024372  RISE       1
\UART_TRX:BUART:txn\/main_4    macrocell32   3124   4374  26033783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 26033787p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell33   1250   1250  26025435  RISE       1
\UART_TRX:BUART:tx_state_1\/main_0  macrocell33   3120   4370  26033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26033787p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell33   1250   1250  26025435  RISE       1
\UART_TRX:BUART:tx_state_0\/main_0  macrocell34   3120   4370  26033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26033910p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26027348  RISE       1
\UART_RCX:BUART:tx_state_1\/main_2               macrocell53     4057   4247  26033910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26033910p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26027348  RISE       1
\UART_RCX:BUART:tx_state_0\/main_2               macrocell54     4057   4247  26033910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26033910p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26027348  RISE       1
\UART_RCX:BUART:tx_state_2\/main_2               macrocell55     4057   4247  26033910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:txn\/main_2
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26033941p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q  macrocell54   1250   1250  26024825  RISE       1
\UART_RCX:BUART:txn\/main_2    macrocell52   2965   4215  26033941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 26033961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_state_0\/main_1  macrocell39   2946   4196  26033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 26033961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q         macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_1  macrocell40   2946   4196  26033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 26033961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_state_3\/main_1  macrocell41   2946   4196  26033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 26033961p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_state_0\/q        macrocell39   1250   1250  26025719  RISE       1
\UART_TRX:BUART:rx_status_3\/main_1  macrocell48   2946   4196  26033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 26034031p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  26027348  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_2                macrocell56     3936   4126  26034031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_load_fifo\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26034037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_load_fifo\/q            macrocell60     1250   1250  26029660  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   3250   4500  26034037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26034063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell54   1250   1250  26024825  RISE       1
\UART_RCX:BUART:tx_state_1\/main_1  macrocell53   2844   4094  26034063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26034063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell54   1250   1250  26024825  RISE       1
\UART_RCX:BUART:tx_state_0\/main_1  macrocell54   2844   4094  26034063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26034063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell54   1250   1250  26024825  RISE       1
\UART_RCX:BUART:tx_state_2\/main_1  macrocell55   2844   4094  26034063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26034078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell53   1250   1250  26024838  RISE       1
\UART_RCX:BUART:tx_state_1\/main_0  macrocell53   2828   4078  26034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26034078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell53   1250   1250  26024838  RISE       1
\UART_RCX:BUART:tx_state_0\/main_0  macrocell54   2828   4078  26034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26034078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell53   1250   1250  26024838  RISE       1
\UART_RCX:BUART:tx_state_2\/main_0  macrocell55   2828   4078  26034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:txn\/main_1
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26034085p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_1\/q  macrocell53   1250   1250  26024838  RISE       1
\UART_RCX:BUART:txn\/main_1    macrocell52   2822   4072  26034085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_error_pre\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034101p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_error_pre\/q       macrocell49   1250   1250  26034101  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_6  macrocell49   2805   4055  26034101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 26034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_state_2\/main_2   macrocell42   2791   4041  26034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_2
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_status_2\/main_2  macrocell47   2791   4041  26034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_error_pre\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_5
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 26034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_error_pre\/q  macrocell69   1250   1250  26034117  RISE       1
\UART_RCX:BUART:rx_status_2\/main_5     macrocell67   2790   4040  26034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q          macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_2  macrocell49   2789   4039  26034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26034118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q    macrocell43   1250   1250  26030542  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_2  macrocell51   2789   4039  26034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_error_pre\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_5
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 26034120p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_error_pre\/q  macrocell49   1250   1250  26034101  RISE       1
\UART_TRX:BUART:rx_status_2\/main_5     macrocell47   2787   4037  26034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_error_pre\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_error_pre\/q       macrocell69   1250   1250  26034117  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_6  macrocell69   2781   4031  26034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RCX:BUART:txn\/main_5
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26034168p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  26033633  RISE       1
\UART_RCX:BUART:txn\/main_5                      macrocell52     3798   3988  26034168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 26034222p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell55   1250   1250  26024985  RISE       1
\UART_RCX:BUART:tx_state_1\/main_3  macrocell53   2684   3934  26034222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 26034222p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell55   1250   1250  26024985  RISE       1
\UART_RCX:BUART:tx_state_0\/main_4  macrocell54   2684   3934  26034222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 26034222p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell55   1250   1250  26024985  RISE       1
\UART_RCX:BUART:tx_state_2\/main_3  macrocell55   2684   3934  26034222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:txn\/main_4
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26034231p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_state_2\/q  macrocell55   1250   1250  26024985  RISE       1
\UART_RCX:BUART:txn\/main_4    macrocell52   2676   3926  26034231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_parity_bit\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_parity_bit\/q       macrocell58   1250   1250  26032040  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_5  macrocell58   2634   3884  26034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034277p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q           macrocell56   1250   1250  26030614  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_4  macrocell58   2630   3880  26034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26034280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN7_0/q       macrocell66   1250   1250  26025059  RISE       1
MODIN7_1/main_4  macrocell65   2627   3877  26034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26034280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN7_0/q       macrocell66   1250   1250  26025059  RISE       1
MODIN7_0/main_3  macrocell66   2627   3877  26034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_load_fifo\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26034490p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_load_fifo\/q            macrocell40     1250   1250  26031438  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   2796   4046  26034490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_bit\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_bit\/q             macrocell51   1250   1250  26034589  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_7  macrocell49   2318   3568  26034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell49         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_bit\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 26034589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_parity_bit\/q       macrocell51   1250   1250  26034589  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_6  macrocell51   2318   3568  26034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_bit\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_bit\/q             macrocell71   1250   1250  26034596  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_7  macrocell69   2311   3561  26034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell69         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_bit\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 26034596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_parity_bit\/q       macrocell71   1250   1250  26034596  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_6  macrocell71   2311   3561  26034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26034601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell46   1250   1250  26027861  RISE       1
MODIN3_1/main_4  macrocell45   2306   3556  26034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 26034601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell46   1250   1250  26027861  RISE       1
MODIN3_0/main_3  macrocell46   2306   3556  26034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:txn\/q
Path End       : \UART_TRX:BUART:txn\/main_0
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26034601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:txn\/q       macrocell32   1250   1250  26032850  RISE       1
\UART_TRX:BUART:txn\/main_0  macrocell32   2305   3555  26034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 26034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell45   1250   1250  26027867  RISE       1
MODIN3_1/main_3  macrocell45   2300   3550  26034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q         macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_4  macrocell60   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_state_2\/main_5  macrocell62   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_state_2\/q               macrocell62   1250   1250  26026520  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_3  macrocell64   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26034614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN7_1/q       macrocell65   1250   1250  26025237  RISE       1
MODIN7_1/main_3  macrocell65   2293   3543  26034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26034661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell36   1250   1250  26032855  RISE       1
\UART_TRX:BUART:tx_state_2\/main_4  macrocell35   2246   3496  26034661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q           macrocell36   1250   1250  26032855  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_4  macrocell38   2246   3496  26034661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:txn\/q
Path End       : \UART_RCX:BUART:txn\/main_0
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 26034670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_RCX:BUART:txn\/q       macrocell52   1250   1250  26032094  RISE       1
\UART_RCX:BUART:txn\/main_0  macrocell52   2237   3487  26034670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_parity_bit\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034675p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_parity_bit\/q       macrocell38   1250   1250  26033779  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_5  macrocell38   2232   3482  26034675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 26034676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell35   1250   1250  26024372  RISE       1
\UART_TRX:BUART:tx_state_2\/main_3  macrocell35   2230   3480  26034676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 26034676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q      macrocell35   1250   1250  26024372  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_3  macrocell36   2230   3480  26034676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 26034676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_TRX:BUART:tx_state_2\/q          macrocell35   1250   1250  26024372  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_3  macrocell38   2230   3480  26034676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TRX:BUART:txn\/main_5
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 26034735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3422
-------------------------------------   ---- 
End-of-path arrival time (ps)           3422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  26034735  RISE       1
\UART_TRX:BUART:txn\/main_5                      macrocell32     3232   3422  26034735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TRX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 26035661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2495
-------------------------------------   ---- 
End-of-path arrival time (ps)           2495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  26034735  RISE       1
\UART_TRX:BUART:tx_state_0\/main_5               macrocell34     2305   2495  26035661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_status_2\/q
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 26037019p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_status_2\/q       macrocell47    1250   1250  26037019  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_2  statusicell2   2897   4147  26037019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_status_3\/q
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 26037582p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell68         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_status_3\/q       macrocell68    1250   1250  26037582  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_3  statusicell4   2335   3585  26037582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_status_3\/q
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 26037601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_TRX:BUART:rx_status_3\/q       macrocell48    1250   1250  26037601  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  26037601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_status_2\/q
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 26037601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_RCX:BUART:rx_status_2\/q       macrocell67    1250   1250  26037601  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_2  statusicell4   2316   3566  26037601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

