// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        thresh_48_dout,
        thresh_48_empty_n,
        thresh_48_read,
        out_harris_mat_420_din,
        out_harris_mat_420_full_n,
        out_harris_mat_420_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_pp0_stage0 = 11'd2;
parameter    ap_ST_fsm_state4 = 11'd4;
parameter    ap_ST_fsm_state5 = 11'd8;
parameter    ap_ST_fsm_state6 = 11'd16;
parameter    ap_ST_fsm_state7 = 11'd32;
parameter    ap_ST_fsm_state8 = 11'd64;
parameter    ap_ST_fsm_state9 = 11'd128;
parameter    ap_ST_fsm_state10 = 11'd256;
parameter    ap_ST_fsm_state11 = 11'd512;
parameter    ap_ST_fsm_state12 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] thresh_48_dout;
input   thresh_48_empty_n;
output   thresh_48_read;
output  [7:0] out_harris_mat_420_din;
input   out_harris_mat_420_full_n;
output   out_harris_mat_420_write;
input  [10:0] img_height;
input  [10:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg thresh_48_read;
reg[7:0] out_harris_mat_420_din;
reg out_harris_mat_420_write;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    thresh_48_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln167_reg_891;
reg    out_harris_mat_420_blk_n;
wire    ap_CS_fsm_state7;
reg   [0:0] icmp_ln205_reg_999;
wire    ap_CS_fsm_state12;
reg   [10:0] read_index_reg_213;
reg   [15:0] reg_465;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln882_fu_513_p2;
wire    ap_CS_fsm_state10;
reg   [31:0] reg_470;
reg   [7:0] reg_475;
wire   [31:0] conv3_i_i325_fu_480_p1;
reg   [31:0] conv3_i_i325_reg_886;
wire   [0:0] icmp_ln167_fu_484_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln695_fu_489_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln538_fu_495_p1;
reg   [63:0] zext_ln538_reg_900;
wire   [12:0] zext_ln178_fu_500_p1;
reg   [12:0] zext_ln178_reg_927;
wire    ap_CS_fsm_state4;
wire   [1:0] trunc_ln882_fu_508_p1;
reg   [1:0] trunc_ln882_reg_932;
wire   [1:0] select_ln183_1_fu_556_p3;
reg   [1:0] select_ln183_1_reg_941;
wire   [1:0] select_ln183_3_fu_573_p3;
reg   [1:0] select_ln183_3_reg_947;
wire   [1:0] select_ln183_5_fu_590_p3;
reg   [1:0] select_ln183_5_reg_953;
wire   [1:0] select_ln237_1_fu_617_p3;
reg   [1:0] select_ln237_1_reg_959;
wire   [1:0] select_ln237_4_fu_641_p3;
reg   [1:0] select_ln237_4_reg_964;
wire   [1:0] select_ln237_7_fu_665_p3;
reg   [1:0] select_ln237_7_reg_969;
wire    ap_CS_fsm_state6;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_ready;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done;
reg   [31:0] read_index_1_reg_979;
reg   [31:0] l00_buf_V_2_reg_984;
reg   [31:0] l10_buf_V_2_reg_989;
reg   [31:0] l20_buf_V_2_reg_994;
wire   [0:0] icmp_ln205_fu_705_p2;
wire   [7:0] or_ln1353_fu_749_p2;
reg   [7:0] or_ln1353_reg_1003;
wire   [12:0] select_ln229_fu_798_p3;
reg   [12:0] select_ln229_reg_1008;
reg    ap_block_state7;
wire   [12:0] add_ln695_6_fu_806_p2;
reg   [12:0] add_ln695_6_reg_1013;
wire   [10:0] add_ln695_7_fu_817_p2;
wire    ap_CS_fsm_state9;
wire   [7:0] or_ln1353_1_fu_868_p2;
reg   [7:0] or_ln1353_1_reg_1026;
wire    ap_CS_fsm_state11;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    buf_0_V_ce0;
wire   [31:0] buf_0_V_q0;
reg   [10:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [31:0] buf_0_V_d1;
reg    buf_1_V_ce0;
wire   [31:0] buf_1_V_q0;
reg   [10:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [31:0] buf_1_V_d1;
reg    buf_2_V_ce0;
wire   [31:0] buf_2_V_q0;
reg   [10:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
reg   [31:0] buf_2_V_d1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_idle;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read;
wire   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address0;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address0;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address0;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1;
reg   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10;
reg   [1:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp;
reg   [1:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid;
reg   [1:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom;
reg   [0:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset;
wire   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0;
wire   [15:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_2;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_4;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_5;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_6;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_7;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_8;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_9;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_10;
wire   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_11;
wire    grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_ready;
wire   [0:0] grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return;
reg   [31:0] l20_buf_V_2_0_reg_224;
wire    ap_CS_fsm_state8;
reg   [31:0] l10_buf_V_2_0_reg_236;
reg   [31:0] l00_buf_V_2_0_reg_248;
reg   [7:0] P0_V_0_reg_260;
reg   [31:0] read_index_0_reg_272;
reg   [12:0] empty_reg_282;
reg   [12:0] row_ind_V_reg_294;
reg   [1:0] tp_V_reg_306;
reg   [1:0] mid_V_reg_317;
reg   [1:0] bottom_V_reg_328;
reg   [7:0] P0_V_1_reg_339;
reg   [10:0] empty_63_reg_352;
wire   [0:0] icmp_ln256_fu_812_p2;
reg    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg;
wire   [63:0] zext_ln538_2_fu_823_p1;
reg   [15:0] shift_0_fu_110;
reg   [31:0] write_index_2_fu_114;
wire   [31:0] write_index_3_fu_755_p2;
reg   [7:0] Array_V_0_1_fu_118;
wire   [7:0] select_ln304_fu_711_p3;
wire   [0:0] grp_fu_427_p2;
wire   [0:0] grp_fu_439_p2;
wire   [0:0] grp_fu_433_p2;
wire   [0:0] or_ln183_fu_550_p2;
wire   [1:0] select_ln183_fu_542_p3;
wire   [1:0] select_ln191_fu_518_p3;
wire   [1:0] select_ln183_2_fu_565_p3;
wire   [1:0] select_ln191_1_fu_526_p3;
wire   [1:0] select_ln183_4_fu_582_p3;
wire   [1:0] select_ln191_2_fu_534_p3;
wire   [0:0] or_ln237_fu_603_p2;
wire   [1:0] zext_ln237_fu_599_p1;
wire   [1:0] select_ln237_fu_609_p3;
wire   [1:0] select_ln237_2_fu_625_p3;
wire   [1:0] select_ln237_3_fu_633_p3;
wire   [1:0] select_ln237_6_fu_657_p3;
wire   [1:0] select_ln237_5_fu_649_p3;
wire   [18:0] shl_ln_fu_719_p3;
wire   [31:0] select_ln550_fu_727_p3;
wire   [31:0] zext_ln550_fu_735_p1;
wire   [31:0] shl_ln785_fu_739_p2;
wire   [7:0] trunc_ln785_fu_745_p1;
wire   [12:0] add_ln695_5_fu_786_p2;
wire   [0:0] icmp_ln874_3_fu_792_p2;
wire   [18:0] shl_ln1349_1_fu_838_p3;
wire   [31:0] select_ln550_1_fu_846_p3;
wire   [31:0] zext_ln550_1_fu_854_p1;
wire   [31:0] shl_ln785_1_fu_858_p2;
wire   [7:0] trunc_ln785_1_fu_864_p1;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg = 1'b0;
end

cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(buf_1_V_d1)
);

cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(buf_2_V_d1)
);

cornerTracker_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start),
    .ap_done(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done),
    .ap_idle(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_idle),
    .ap_ready(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_ready),
    .thresh_48_dout(thresh_48_dout),
    .thresh_48_empty_n(thresh_48_empty_n),
    .thresh_48_read(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read),
    .out_harris_mat_420_din(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din),
    .out_harris_mat_420_full_n(out_harris_mat_420_full_n),
    .out_harris_mat_420_write(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write),
    .buf_r_address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address0),
    .buf_r_ce0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0),
    .buf_r_q0(buf_0_V_q0),
    .buf_r_address1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1),
    .buf_r_ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1),
    .buf_r_we1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1),
    .buf_r_d1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1),
    .buf1_address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address0),
    .buf1_ce0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0),
    .buf1_q0(buf_1_V_q0),
    .buf1_address1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1),
    .buf1_ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1),
    .buf1_we1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1),
    .buf1_d1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1),
    .buf2_address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address0),
    .buf2_ce0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0),
    .buf2_q0(buf_2_V_q0),
    .buf2_address1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1),
    .buf2_ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1),
    .buf2_we1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1),
    .buf2_d1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1),
    .p_read2(l00_buf_V_2_0_reg_248),
    .p_read5(l10_buf_V_2_0_reg_236),
    .p_read8(l20_buf_V_2_0_reg_224),
    .p_read9(reg_475),
    .p_read10(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10),
    .img_width(img_width),
    .row_ind(trunc_ln882_reg_932),
    .p_read111(reg_465),
    .tp(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp),
    .mid(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid),
    .bottom(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom),
    .flag_offset(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset),
    .p_read210(read_index_0_reg_272),
    .p_read312(reg_470),
    .ap_return_0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0),
    .ap_return_1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1),
    .ap_return_2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_2),
    .ap_return_3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3),
    .ap_return_4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_4),
    .ap_return_5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_5),
    .ap_return_6(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_6),
    .ap_return_7(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_7),
    .ap_return_8(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_8),
    .ap_return_9(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_9),
    .ap_return_10(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_10),
    .ap_return_11(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_11)
);

cornerTracker_xFFindMaxRad1_ap_int_32_s grp_xFFindMaxRad1_ap_int_32_s_fu_400(
    .ap_ready(grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_ready),
    .t1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_4),
    .m0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_5),
    .m1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_6),
    .m2(32'd0),
    .b1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_7),
    .ap_return(grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln882_fu_513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_ready == 1'b1)) begin
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        if ((icmp_ln205_fu_705_p2 == 1'd1)) begin
            Array_V_0_1_fu_118 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_11;
        end else if ((icmp_ln205_fu_705_p2 == 1'd0)) begin
            Array_V_0_1_fu_118 <= select_ln304_fu_711_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0)) & (icmp_ln205_reg_999 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        P0_V_1_reg_339 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln205_fu_705_p2 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        P0_V_1_reg_339 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        empty_63_reg_352 <= add_ln695_7_fu_817_p2;
    end else if (((icmp_ln882_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        empty_63_reg_352 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_reg_282 <= add_ln695_6_reg_1013;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_reg_282 <= 13'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        read_index_0_reg_272 <= read_index_1_reg_979;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        read_index_0_reg_272 <= conv3_i_i325_reg_886;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln167_fu_484_p2 == 1'd0))) begin
        read_index_reg_213 <= add_ln695_fu_489_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        read_index_reg_213 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        row_ind_V_reg_294 <= select_ln229_reg_1008;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_ind_V_reg_294 <= 13'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln205_fu_705_p2 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        shift_0_fu_110 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (~((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0)) & (icmp_ln205_reg_999 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        shift_0_fu_110 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln205_fu_705_p2 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        write_index_2_fu_114 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln205_fu_705_p2 == 1'd0) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        write_index_2_fu_114 <= write_index_3_fu_755_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        write_index_2_fu_114 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        P0_V_0_reg_260 <= P0_V_1_reg_339;
        bottom_V_reg_328 <= select_ln183_1_reg_941;
        l00_buf_V_2_0_reg_248 <= l00_buf_V_2_reg_984;
        l10_buf_V_2_0_reg_236 <= l10_buf_V_2_reg_989;
        l20_buf_V_2_0_reg_224 <= l20_buf_V_2_reg_994;
        mid_V_reg_317 <= select_ln183_3_reg_947;
        tp_V_reg_306 <= select_ln183_5_reg_953;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln695_6_reg_1013 <= add_ln695_6_fu_806_p2;
        select_ln229_reg_1008 <= select_ln229_fu_798_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        conv3_i_i325_reg_886[10 : 0] <= conv3_i_i325_fu_480_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln167_reg_891 <= icmp_ln167_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        icmp_ln205_reg_999 <= icmp_ln205_fu_705_p2;
        l00_buf_V_2_reg_984 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_8;
        l10_buf_V_2_reg_989 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_9;
        l20_buf_V_2_reg_994 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_10;
        read_index_1_reg_979 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        or_ln1353_1_reg_1026 <= or_ln1353_1_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln205_fu_705_p2 == 1'd0) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
        or_ln1353_reg_1003 <= or_ln1353_fu_749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln882_fu_513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        reg_465 <= shift_0_fu_110;
        reg_470 <= write_index_2_fu_114;
        reg_475 <= Array_V_0_1_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        select_ln183_1_reg_941 <= select_ln183_1_fu_556_p3;
        select_ln183_3_reg_947 <= select_ln183_3_fu_573_p3;
        select_ln183_5_reg_953 <= select_ln183_5_fu_590_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        select_ln237_1_reg_959 <= select_ln237_1_fu_617_p3;
        select_ln237_4_reg_964 <= select_ln237_4_fu_641_p3;
        select_ln237_7_reg_969 <= select_ln237_7_fu_665_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln882_reg_932 <= trunc_ln882_fu_508_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zext_ln178_reg_927[10 : 0] <= zext_ln178_fu_500_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln167_fu_484_p2 == 1'd0))) begin
        zext_ln538_reg_900[10 : 0] <= zext_ln538_fu_495_p1[10 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln167_fu_484_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((((out_harris_mat_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((out_harris_mat_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_0_V_address1 = zext_ln538_2_fu_823_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_0_V_address1 = zext_ln538_fu_495_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_V_address1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_V_ce0 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_0_V_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_V_ce1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_0_V_d1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_V_d1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln256_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln237_7_reg_969 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln167_fu_484_p2 == 1'd0)))) begin
        buf_0_V_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_V_we1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_V_address1 = zext_ln538_2_fu_823_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_1_V_address1 = zext_ln538_reg_900;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_V_address1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_V_ce0 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_V_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_V_ce1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_V_d1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_1_V_d1 = thresh_48_dout;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_V_d1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1;
    end else begin
        buf_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln167_reg_891 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln256_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln237_7_reg_969 == 2'd1)))) begin
        buf_1_V_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_V_we1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_V_address1 = zext_ln538_2_fu_823_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_2_V_address1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1;
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_2_V_ce0 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_V_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_2_V_ce1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_V_d1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_2_V_d1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1;
    end else begin
        buf_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((~(select_ln237_7_reg_969 == 2'd1) & ~(select_ln237_7_reg_969 == 2'd0) & (icmp_ln256_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        buf_2_V_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        buf_2_V_we1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom = select_ln237_7_reg_969;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom = select_ln183_1_reg_941;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset = 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset = 1'd1;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid = select_ln237_1_reg_959;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid = select_ln183_3_reg_947;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 = P0_V_0_reg_260;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 = 8'd0;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp = select_ln237_4_reg_964;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp = select_ln183_5_reg_953;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln205_reg_999 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        out_harris_mat_420_blk_n = out_harris_mat_420_full_n;
    end else begin
        out_harris_mat_420_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_harris_mat_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        out_harris_mat_420_din = or_ln1353_1_reg_1026;
    end else if ((~((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0)) & (icmp_ln205_reg_999 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        out_harris_mat_420_din = or_ln1353_reg_1003;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        out_harris_mat_420_din = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din;
    end else begin
        out_harris_mat_420_din = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din;
    end
end

always @ (*) begin
    if ((((out_harris_mat_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0)) & (icmp_ln205_reg_999 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        out_harris_mat_420_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        out_harris_mat_420_write = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write;
    end else begin
        out_harris_mat_420_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln167_reg_891 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        thresh_48_blk_n = thresh_48_empty_n;
    end else begin
        thresh_48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln167_reg_891 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        thresh_48_read = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        thresh_48_read = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read;
    end else begin
        thresh_48_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln167_fu_484_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln167_fu_484_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln882_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln256_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((out_harris_mat_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln695_5_fu_786_p2 = (row_ind_V_reg_294 + 13'd1);

assign add_ln695_6_fu_806_p2 = (empty_reg_282 + 13'd1);

assign add_ln695_7_fu_817_p2 = (empty_63_reg_352 + 11'd1);

assign add_ln695_fu_489_p2 = (read_index_reg_213 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln167_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (thresh_48_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln167_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (thresh_48_empty_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln167_reg_891 == 1'd0) & (thresh_48_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((icmp_ln205_reg_999 == 1'd0) & (out_harris_mat_420_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign conv3_i_i325_fu_480_p1 = img_width;

assign grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg;

assign grp_fu_427_p2 = ((row_ind_V_reg_294 == 13'd1) ? 1'b1 : 1'b0);

assign grp_fu_433_p2 = ((row_ind_V_reg_294 == 13'd0) ? 1'b1 : 1'b0);

assign grp_fu_439_p2 = ((row_ind_V_reg_294 == 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_484_p2 = ((read_index_reg_213 == img_width) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_705_p2 = ((empty_reg_282 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_812_p2 = ((empty_63_reg_352 == img_width) ? 1'b1 : 1'b0);

assign icmp_ln874_3_fu_792_p2 = ((add_ln695_5_fu_786_p2 == 13'd3) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_513_p2 = ((empty_reg_282 < zext_ln178_reg_927) ? 1'b1 : 1'b0);

assign or_ln1353_1_fu_868_p2 = (trunc_ln785_1_fu_864_p1 | grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0);

assign or_ln1353_fu_749_p2 = (trunc_ln785_fu_745_p1 | grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0);

assign or_ln183_fu_550_p2 = (grp_fu_439_p2 | grp_fu_433_p2);

assign or_ln237_fu_603_p2 = (grp_fu_439_p2 | grp_fu_427_p2);

assign select_ln183_1_fu_556_p3 = ((or_ln183_fu_550_p2[0:0] === 1'b1) ? select_ln183_fu_542_p3 : select_ln191_fu_518_p3);

assign select_ln183_2_fu_565_p3 = ((grp_fu_439_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln183_3_fu_573_p3 = ((or_ln183_fu_550_p2[0:0] === 1'b1) ? select_ln183_2_fu_565_p3 : select_ln191_1_fu_526_p3);

assign select_ln183_4_fu_582_p3 = ((grp_fu_439_p2[0:0] === 1'b1) ? 2'd0 : 2'd1);

assign select_ln183_5_fu_590_p3 = ((or_ln183_fu_550_p2[0:0] === 1'b1) ? select_ln183_4_fu_582_p3 : select_ln191_2_fu_534_p3);

assign select_ln183_fu_542_p3 = ((grp_fu_439_p2[0:0] === 1'b1) ? 2'd2 : 2'd0);

assign select_ln191_1_fu_526_p3 = ((grp_fu_427_p2[0:0] === 1'b1) ? 2'd0 : mid_V_reg_317);

assign select_ln191_2_fu_534_p3 = ((grp_fu_427_p2[0:0] === 1'b1) ? 2'd2 : tp_V_reg_306);

assign select_ln191_fu_518_p3 = ((grp_fu_427_p2[0:0] === 1'b1) ? 2'd1 : bottom_V_reg_328);

assign select_ln229_fu_798_p3 = ((icmp_ln874_3_fu_792_p2[0:0] === 1'b1) ? 13'd0 : add_ln695_5_fu_786_p2);

assign select_ln237_1_fu_617_p3 = ((or_ln237_fu_603_p2[0:0] === 1'b1) ? zext_ln237_fu_599_p1 : select_ln237_fu_609_p3);

assign select_ln237_2_fu_625_p3 = ((grp_fu_439_p2[0:0] === 1'b1) ? 2'd0 : 2'd2);

assign select_ln237_3_fu_633_p3 = ((grp_fu_433_p2[0:0] === 1'b1) ? 2'd1 : tp_V_reg_306);

assign select_ln237_4_fu_641_p3 = ((or_ln237_fu_603_p2[0:0] === 1'b1) ? select_ln237_2_fu_625_p3 : select_ln237_3_fu_633_p3);

assign select_ln237_5_fu_649_p3 = ((grp_fu_433_p2[0:0] === 1'b1) ? 2'd0 : bottom_V_reg_328);

assign select_ln237_6_fu_657_p3 = ((grp_fu_439_p2[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign select_ln237_7_fu_665_p3 = ((or_ln237_fu_603_p2[0:0] === 1'b1) ? select_ln237_6_fu_657_p3 : select_ln237_5_fu_649_p3);

assign select_ln237_fu_609_p3 = ((grp_fu_433_p2[0:0] === 1'b1) ? 2'd2 : mid_V_reg_317);

assign select_ln304_fu_711_p3 = ((grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln550_1_fu_846_p3 = ((grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return[0:0] === 1'b1) ? 32'd255 : 32'd0);

assign select_ln550_fu_727_p3 = ((grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return[0:0] === 1'b1) ? 32'd255 : 32'd0);

assign shl_ln1349_1_fu_838_p3 = {{grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1}, {3'd0}};

assign shl_ln785_1_fu_858_p2 = select_ln550_1_fu_846_p3 << zext_ln550_1_fu_854_p1;

assign shl_ln785_fu_739_p2 = select_ln550_fu_727_p3 << zext_ln550_fu_735_p1;

assign shl_ln_fu_719_p3 = {{grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1}, {3'd0}};

assign trunc_ln785_1_fu_864_p1 = shl_ln785_1_fu_858_p2[7:0];

assign trunc_ln785_fu_745_p1 = shl_ln785_fu_739_p2[7:0];

assign trunc_ln882_fu_508_p1 = row_ind_V_reg_294[1:0];

assign write_index_3_fu_755_p2 = (32'd1 + grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3);

assign zext_ln178_fu_500_p1 = img_height;

assign zext_ln237_fu_599_p1 = grp_fu_439_p2;

assign zext_ln538_2_fu_823_p1 = empty_63_reg_352;

assign zext_ln538_fu_495_p1 = read_index_reg_213;

assign zext_ln550_1_fu_854_p1 = shl_ln1349_1_fu_838_p3;

assign zext_ln550_fu_735_p1 = shl_ln_fu_719_p3;

always @ (posedge ap_clk) begin
    conv3_i_i325_reg_886[31:11] <= 21'b000000000000000000000;
    zext_ln538_reg_900[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln178_reg_927[12:11] <= 2'b00;
end

endmodule //cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s
