#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_0000012f248cd4d0 .scope module, "ram_tb" "ram_tb" 2 27;
 .timescale -9 -11;
v0000012f24913da0_0 .var "addr", 8 0;
v0000012f24913e40_0 .var "addr_buffer", 15 0;
v0000012f24913ee0_0 .var "clock", 0 0;
v0000012f24913f80_0 .var "data_buffer", 63 0;
v0000012f24914020_0 .var "rd", 0 0;
v0000012f249140c0_0 .net "rdata", 31 0, v0000012f248cbcc0_0;  1 drivers
v0000012f24914160_0 .var "wdata", 31 0;
v0000012f24914200_0 .var "wr", 0 0;
S_0000012f248cd660 .scope module, "ram" "ram" 2 36, 2 3 0, S_0000012f248cd4d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v0000012f248cb1c0_0 .net "addr", 8 0, v0000012f24913da0_0;  1 drivers
v0000012f248c6f70_0 .net "clock", 0 0, v0000012f24913ee0_0;  1 drivers
v0000012f248c6cc0 .array "ram", 0 255, 31 0;
v0000012f248cbc20_0 .net "rd", 0 0, v0000012f24914020_0;  1 drivers
v0000012f248cbcc0_0 .var "rdata", 31 0;
v0000012f248cd7f0_0 .net "wdata", 31 0, v0000012f24914160_0;  1 drivers
v0000012f248cd890_0 .net "wr", 0 0, v0000012f24914200_0;  1 drivers
E_0000012f249064e0 .event posedge, v0000012f248c6f70_0;
    .scope S_0000012f248cd660;
T_0 ;
    %wait E_0000012f249064e0;
    %load/vec4 v0000012f248cd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000012f248cd7f0_0;
    %load/vec4 v0000012f248cb1c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f248c6cc0, 0, 4;
T_0.0 ;
    %load/vec4 v0000012f248cbc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000012f248cb1c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000012f248c6cc0, 4;
    %assign/vec4 v0000012f248cbcc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000012f248cbcc0_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000012f248cd4d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24913ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24914020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24914200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f24914160_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000012f24913da0_0, 0;
    %pushi/vec4 574947328, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f24913f80_0, 4, 32;
    %pushi/vec4 284164112, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f24913f80_0, 4, 32;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000012f24913e40_0, 0, 16;
    %delay 1000, 0;
    %load/vec4 v0000012f24913e40_0;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %assign/vec4 v0000012f24913da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f24914200_0, 0;
    %load/vec4 v0000012f24913f80_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000012f24914160_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24914200_0, 0;
    %delay 50000, 0;
    %load/vec4 v0000012f24913e40_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %assign/vec4 v0000012f24913da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f24914200_0, 0;
    %load/vec4 v0000012f24913f80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000012f24914160_0, 0;
    %delay 90000, 0;
    %load/vec4 v0000012f24913e40_0;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %assign/vec4 v0000012f24913da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24914200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f24914160_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f24914020_0, 0;
    %delay 120000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24914020_0, 0;
    %load/vec4 v0000012f24913e40_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %assign/vec4 v0000012f24913da0_0, 0;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f24914020_0, 0;
    %delay 190000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f24914020_0, 0;
    %delay 200000, 0;
    %vpi_call 2 57 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000012f248cd4d0;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0000012f24913ee0_0;
    %inv;
    %assign/vec4 v0000012f24913ee0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012f248cd4d0;
T_3 ;
    %vpi_call 2 61 "$dumpfile", "tb/ram_tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", v0000012f24913da0_0, v0000012f24914200_0, v0000012f24914020_0, v0000012f24914160_0, v0000012f249140c0_0, v0000012f24913da0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\ram.v";
