# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:55:02 on Oct 04,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 12:55:02 on Oct 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc -debugDB work.clock_divider
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 12:55:21 on Oct 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint sim:/clock_divider/*
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:58:51 on Oct 04,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 12:58:51 on Oct 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint sim:/clock_divider/*
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:17:55 on Oct 04,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:17:55 on Oct 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint sim:/clock_divider/*
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.clock_divider(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
add wave -position insertpoint sim:/clock_divider/*
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.clock_divider(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:28:57 on Oct 05,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 23:29:01 on Oct 05,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
vsim -voptargs=+acc -debugDB work.clock_divider
# End time: 23:30:10 on Oct 05,2024, Elapsed time: 34:34:49
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 23:30:11 on Oct 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint sim:/clock_divider/*
noforce sim:/clock_divider/clk
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:37:05 on Oct 05,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 23:37:05 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: (vopt-31) Unable to unlink file "F:/ic_design/repos/Design_using_verilog_revision/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# clock_divider.v(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
vsim -voptargs=+acc -debugDB work.clock_divider
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 23:30:11 on Oct 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: (vopt-31) Unable to unlink file "F:/ic_design/repos/Design_using_verilog_revision/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# clock_divider.v(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 23:37:46 on Oct 05,2024, Elapsed time: 0:07:35
# Errors: 2, Warnings: 0
vsim -voptargs=+acc -debugDB work.clock_divider
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 23:38:12 on Oct 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: (vopt-31) Unable to unlink file "F:/ic_design/repos/Design_using_verilog_revision/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# clock_divider.v(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 23:38:13 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
quit -sim
quit -sim
vsim -voptargs=+acc -debugDB work.clock_divider
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 23:38:20 on Oct 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: (vopt-31) Unable to unlink file "F:/ic_design/repos/Design_using_verilog_revision/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# clock_divider.v(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 23:38:20 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:38:36 on Oct 05,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 23:38:36 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc -debugDB work.clock_divider
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 23:38:39 on Oct 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: (vopt-31) Unable to unlink file "F:/ic_design/repos/Design_using_verilog_revision/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# clock_divider.v(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 23:38:40 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
