# Single-Cycle-RISCV-Processor-using-Verilog-HDL
In this project I have designed a Single Cycle RISCV Processor using Verilog HDL
# Architecture Used :
<img width="606" alt="Risc 5 Architecture unannoted" src="https://github.com/user-attachments/assets/5759f1d1-4b0b-46fd-95f2-586a722ba84f" />

# Instructions Supported:
<img width="606" alt="Risc 5 Architecture unannoted" src="https://github.com/user-attachments/assets/31192d99-452e-41cb-a188-1cd346cca2f0" />

 Currently very few instructions are supported but there will be more in the future!


