
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.636558                       # Number of seconds simulated
sim_ticks                                636558025000                       # Number of ticks simulated
final_tick                               636558025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 209512                       # Simulator instruction rate (inst/s)
host_op_rate                                   236629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              237204925                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659752                       # Number of bytes of host memory used
host_seconds                                  2683.58                       # Real time elapsed on the host
sim_insts                                   562241565                       # Number of instructions simulated
sim_ops                                     635013168                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         189771456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          24292288                       # Number of bytes read from this memory
system.physmem.bytes_read::total            214063744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    189771456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       189771456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9482496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9482496                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            2965179                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             379567                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               3344746                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          148164                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               148164                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            298121222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             38161938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               336283160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       298121222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          298121222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14896515                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14896515                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14896515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           298121222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            38161938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              351179674                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               110910603                       # Number of BP lookups
system.cpu.branchPred.condPredicted          63786223                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2784843                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             60849998                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                52936352                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.994829                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15225211                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             257830                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3432784                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3424191                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8593                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29568                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        636558026                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          174449724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      639913983                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   110910603                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           71585754                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     416072687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5590063                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3460                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 100958856                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                903178                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          593321255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.217774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.918716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                199857336     33.68%     33.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 64396370     10.85%     44.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                329067549     55.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            593321255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.174235                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.005272                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                150858499                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              72277330                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 289146842                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              78484214                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2554370                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             33115539                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                243085                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              712010986                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                401664                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2554370                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                168701975                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9753471                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1757238                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 349503023                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              61051178                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              708625588                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               44842603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 198158                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1300                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           902761657                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3292640667                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        920495707                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                36                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790512                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                106971145                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51034                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3736                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  70776686                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             86733765                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            53134143                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23645202                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11868455                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  701965835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6117                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 645438264                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           8324146                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        66958784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    266981718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            716                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     593321255                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.087839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.590034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            79510066     13.40%     13.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           382184114     64.41%     77.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           131627075     22.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       593321255                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               395202455     96.10%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    101      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10756683      2.62%     98.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5285684      1.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506560173     78.48%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3731963      0.58%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47368      0.01%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             84291748     13.06%     92.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50806996      7.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              645438264                       # Type of FU issued
system.cpu.iq.rate                           1.013950                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   411244923                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.637156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2303766780                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         768942239                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    643736653                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  72                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 56                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           36                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1056683151                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      36                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13417891                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5340656                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1330                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11631                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3207185                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       544300                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2554370                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8713727                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                231488                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           701972282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            536216                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              86733765                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             53134143                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3549                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  34470                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 79200                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11631                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1308672                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1386923                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2695595                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             644577543                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              84065458                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            860721                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           330                       # number of nop insts executed
system.cpu.iew.exec_refs                    134777926                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98160043                       # Number of branches executed
system.cpu.iew.exec_stores                   50712468                       # Number of stores executed
system.cpu.iew.exec_rate                     1.012598                       # Inst execution rate
system.cpu.iew.wb_sent                      643768218                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     643736689                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 474079927                       # num instructions producing a value
system.cpu.iew.wb_consumers                1118661559                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.011277                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.423792                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        66959735                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5401                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2544182                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    583854638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.087622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.074874                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    106509464     18.24%     18.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    400009323     68.51%     86.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48930389      8.38%     95.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11310031      1.94%     97.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5925313      1.01%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       766216      0.13%     98.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       570368      0.10%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6409838      1.10%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3423696      0.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    583854638                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241565                       # Number of instructions committed
system.cpu.commit.committedOps              635013168                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320067                       # Number of memory references committed
system.cpu.commit.loads                      81393109                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382594                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172167                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046705     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393109     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926942      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013168                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3423696                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1282400887                       # The number of ROB reads
system.cpu.rob.rob_writes                  1413413577                       # The number of ROB writes
system.cpu.timesIdled                         2356445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        43236771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241565                       # Number of Instructions Simulated
system.cpu.committedOps                     635013168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.132179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.132179                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.883253                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.883253                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                765805737                       # number of integer regfile reads
system.cpu.int_regfile_writes               461074150                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        36                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2209948333                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334558701                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131787311                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5181                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            379439                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.940175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           116614163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            379567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            307.229456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        4050841000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.940175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117768193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117768193                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67069869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67069869                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49539121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49539121                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2610                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     116608990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116608990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    116608990                       # number of overall hits
system.cpu.dcache.overall_hits::total       116608990                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       546593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        546593                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       227848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       227848                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       774441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         774441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       774441                       # number of overall misses
system.cpu.dcache.overall_misses::total        774441                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22030255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22030255000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10007322999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10007322999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       692000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       692000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  32037577999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32037577999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  32037577999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32037577999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67616462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67616462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2567                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2567                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117383431                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117383431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117383431                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117383431                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008084                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004578                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.006849                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006849                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.001558                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001558                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006598                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40304.678252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40304.678252                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43921.048238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43921.048238                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38444.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38444.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41368.649128                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41368.649128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41368.649128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41368.649128                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          312                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.210526                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       148164                       # number of writebacks
system.cpu.dcache.writebacks::total            148164                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       252694                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       252694                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       142184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       142184                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       394878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       394878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       394878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       394878                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       293899                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       293899                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        85664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85664                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       379563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       379563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       379563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       379563                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  12563623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12563623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3615344000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3615344000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  16178967000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16178967000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  16178967000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16178967000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001522                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001522                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003234                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42748.097135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42748.097135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42203.772880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42203.772880                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42625.247983                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42625.247983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42625.247983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42625.247983                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2965050                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998482                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97751141                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2965178                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.966365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          62035000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998482                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         103924034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        103924034                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     97751141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97751141                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      97751141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97751141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     97751141                       # number of overall hits
system.cpu.icache.overall_hits::total        97751141                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3207715                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3207715                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3207715                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3207715                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3207715                       # number of overall misses
system.cpu.icache.overall_misses::total       3207715                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 136718795000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 136718795000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 136718795000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 136718795000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 136718795000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 136718795000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    100958856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    100958856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    100958856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    100958856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    100958856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    100958856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031772                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031772                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031772                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42621.864785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42621.864785                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42621.864785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42621.864785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42621.864785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42621.864785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2965050                       # number of writebacks
system.cpu.icache.writebacks::total           2965050                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       242536                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       242536                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       242536                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       242536                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       242536                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       242536                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2965179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2965179                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2965179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2965179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2965179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2965179                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 125822617000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 125822617000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 125822617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 125822617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 125822617000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 125822617000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.029370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.029370                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029370                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.029370                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029370                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42433.396770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42433.396770                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42433.396770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42433.396770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42433.396770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42433.396770                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       6814008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3368807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        71793                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 636558025000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3245082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       148164                       # Transaction distribution
system.membus.trans_dist::WritebackClean      2965050                       # Transaction distribution
system.membus.trans_dist::CleanEvict           231275                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99663                       # Transaction distribution
system.membus.trans_dist::ReadExResp            99663                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2965179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        279904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port      8895407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      1138573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10033980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    379534592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     33774784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               413309376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3446020                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.021071                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.143622                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3373408     97.89%     97.89% # Request fanout histogram
system.membus.snoop_fanout::1                   72612      2.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3446020                       # Request fanout histogram
system.membus.reqLayer0.occupancy         19301145808                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14825890000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1897835000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
