# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
# File: E:\Altera\Software\Test02_project_key\Test02_project_key.csv
# Generated on: Mon Nov 27 20:52:59 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
key_1,Input,PIN_AB13,4A,B4A_N0,PIN_N21,3.3-V LVTTL,,,,,,,,,,,,,
led_1,Output,PIN_D17,7A,B7A_N0,PIN_M16,3.3-V LVTTL,,,,,,,,,,,,,
sys_clk,Input,PIN_M9,3B,B3B_N0,PIN_N20,3.3-V LVTTL,,,,,,,,,,,,,
sys_rst_n,Input,PIN_V18,4A,B4A_N0,PIN_N16,3.3-V LVTTL,,,,,,,,,,,,,
