Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Mar 11 15:19:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/conv1_5/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (425)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (425)
--------------------------------
 There are 425 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.164        0.000                      0                   20        0.142        0.000                      0                   20        1.725        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.164        0.000                      0                   20        0.142        0.000                      0                   20        1.725        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 genblk1[57].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.694ns (45.440%)  route 2.034ns (54.560%))
  Logic Levels:           17  (CARRY8=10 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 5.876 - 4.000 ) 
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.620ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.565ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=444, estimated)      1.405     2.366    genblk1[57].reg_in/CLK
    SLICE_X122Y572       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y572       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.445 r  genblk1[57].reg_in/reg_out_reg[3]/Q
                         net (fo=5, estimated)        0.155     2.600    genblk1[57].reg_in/x_reg[57][3]
    SLICE_X122Y573       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.690 r  genblk1[57].reg_in/z__0_carry_i_12__2/O
                         net (fo=1, routed)           0.009     2.699    conv/mul37/reg_out[9]_i_117[0]
    SLICE_X122Y573       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.937 r  conv/mul37/z__0_carry/O[5]
                         net (fo=1, estimated)        0.474     3.411    genblk1[56].reg_in/tmp00[37]_0[5]
    SLICE_X116Y573       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.464 r  genblk1[56].reg_in/reg_out[9]_i_112/O
                         net (fo=1, routed)           0.015     3.479    conv/add000051/reg_out[9]_i_20_1[6]
    SLICE_X116Y573       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.596 r  conv/add000051/reg_out_reg[9]_i_55/CO[7]
                         net (fo=1, estimated)        0.026     3.622    conv/add000051/reg_out_reg[9]_i_55_n_0
    SLICE_X116Y574       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.698 r  conv/add000051/reg_out_reg[9]_i_96/O[1]
                         net (fo=2, estimated)        0.239     3.937    conv/add000051/reg_out_reg[9]_i_96_n_14
    SLICE_X117Y572       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.976 r  conv/add000051/reg_out[9]_i_97/O
                         net (fo=1, routed)           0.015     3.991    conv/add000051/reg_out[9]_i_97_n_0
    SLICE_X117Y572       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.108 r  conv/add000051/reg_out_reg[9]_i_54/CO[7]
                         net (fo=1, estimated)        0.026     4.134    conv/add000051/reg_out_reg[9]_i_54_n_0
    SLICE_X117Y573       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.190 r  conv/add000051/reg_out_reg[21]_i_172/O[0]
                         net (fo=1, estimated)        0.170     4.360    conv/add000051/reg_out_reg[21]_i_172_n_15
    SLICE_X118Y573       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.396 r  conv/add000051/reg_out[21]_i_116/O
                         net (fo=1, routed)           0.009     4.405    conv/add000051/reg_out[21]_i_116_n_0
    SLICE_X118Y573       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     4.549 r  conv/add000051/reg_out_reg[21]_i_66/O[4]
                         net (fo=2, estimated)        0.278     4.827    conv/add000051/reg_out_reg[21]_i_66_n_11
    SLICE_X121Y571       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.878 r  conv/add000051/reg_out[21]_i_71/O
                         net (fo=1, routed)           0.025     4.903    conv/add000051/reg_out[21]_i_71_n_0
    SLICE_X121Y571       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.087 r  conv/add000051/reg_out_reg[21]_i_34/O[5]
                         net (fo=2, estimated)        0.185     5.272    conv/add000051/reg_out_reg[21]_i_34_n_10
    SLICE_X120Y570       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.307 r  conv/add000051/reg_out[21]_i_37/O
                         net (fo=1, routed)           0.011     5.318    conv/add000051/reg_out[21]_i_37_n_0
    SLICE_X120Y570       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     5.445 r  conv/add000051/reg_out_reg[21]_i_19/O[6]
                         net (fo=1, estimated)        0.330     5.775    conv/add000051/reg_out_reg[21]_i_19_n_9
    SLICE_X117Y565       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.828 r  conv/add000051/reg_out[17]_i_3/O
                         net (fo=1, routed)           0.015     5.843    conv/add000051/reg_out[17]_i_3_n_0
    SLICE_X117Y565       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.960 r  conv/add000051/reg_out_reg[17]_i_1/CO[7]
                         net (fo=1, estimated)        0.026     5.986    conv/add000051/reg_out_reg[17]_i_1_n_0
    SLICE_X117Y566       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.068 r  conv/add000051/reg_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.094    reg_out/D[19]
    SLICE_X117Y566       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=444, estimated)      1.206     5.876    reg_out/CLK
    SLICE_X117Y566       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.392     6.268    
                         clock uncertainty           -0.035     6.233    
    SLICE_X117Y566       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.258    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.258    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  0.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 genblk1[34].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.103ns (44.589%)  route 0.128ns (55.411%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      0.760ns (routing 0.343ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.380ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=444, estimated)      0.760     1.165    genblk1[34].reg_in/CLK
    SLICE_X120Y564       FDRE                                         r  genblk1[34].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y564       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.205 r  genblk1[34].reg_in/reg_out_reg[0]/Q
                         net (fo=8, estimated)        0.111     1.316    conv/add000051/O35[0]
    SLICE_X117Y564       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     1.351 r  conv/add000051/reg_out[9]_i_11/O
                         net (fo=1, routed)           0.010     1.361    conv/add000051/reg_out[9]_i_11_n_0
    SLICE_X117Y564       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.028     1.389 r  conv/add000051/reg_out_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.396    reg_out/D[1]
    SLICE_X117Y564       FDRE                                         r  reg_out/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=444, estimated)      0.869     1.499    reg_out/CLK
    SLICE_X117Y564       FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism             -0.291     1.208    
    SLICE_X117Y564       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.254    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y552  genblk1[38].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X115Y552  genblk1[39].reg_in/reg_out_reg[0]/C



