{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733478222263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733478222264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 10:43:42 2024 " "Processing started: Fri Dec 06 10:43:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733478222264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1733478222264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1733478222264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1733478223329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1733478223330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anomaly_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anomaly_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection-rtl " "Found design unit 1: anomaly_detection-rtl" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238604 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection " "Found entity 1: anomaly_detection" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_row-SYN " "Found design unit 1: bram_row-SYN" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238615 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_row " "Found entity 1: bram_row" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_histogram-SYN " "Found design unit 1: bram_histogram-SYN" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238626 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_histogram " "Found entity 1: bram_histogram" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/hist_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/hist_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hist_tb-test " "Found design unit 1: hist_tb-test" {  } { { "tb/hist_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/hist_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238636 ""} { "Info" "ISGN_ENTITY_NAME" "1 hist_tb " "Found entity 1: hist_tb" {  } { { "tb/hist_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/hist_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold_cdf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threshold_cdf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold_cdf-rtl " "Found design unit 1: threshold_cdf-rtl" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238644 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold_cdf " "Found entity 1: threshold_cdf" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram-rtl " "Found design unit 1: histogram-rtl" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238653 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_image-rtl " "Found design unit 1: scan_image-rtl" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238660 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_image " "Found entity 1: scan_image" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238667 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478238667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478238667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anomaly_detection " "Elaborating entity \"anomaly_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1733478238728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram histogram:HIST " "Elaborating entity \"histogram\" for hierarchy \"histogram:HIST\"" {  } { { "anomaly_detection.vhd" "HIST" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478238786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_histogram histogram:HIST\|bram_histogram:BRAM " "Elaborating entity \"bram_histogram\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\"" {  } { { "histogram.vhd" "BRAM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478238828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_histogram.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1733478239534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239535 ""}  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1733478239535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2v3 " "Found entity 1: altsyncram_l2v3" {  } { { "db/altsyncram_l2v3.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478239724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478239724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2v3 histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated " "Elaborating entity \"altsyncram_l2v3\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478239936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478239936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_l2v3.tdf" "decode2" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478239938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478240061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478240061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_l2v3.tdf" "mux3" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_row bram_row:BRAM " "Elaborating entity \"bram_row\" for hierarchy \"bram_row:BRAM\"" {  } { { "anomaly_detection.vhd" "BRAM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bram_row:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bram_row:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_row.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram_row:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bram_row:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram_row:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"bram_row:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 500 " "Parameter \"numwords_a\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240194 ""}  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1733478240194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ov3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ov3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ov3 " "Found entity 1: altsyncram_2ov3" {  } { { "db/altsyncram_2ov3.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_2ov3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733478240284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733478240284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ov3 bram_row:BRAM\|altsyncram:altsyncram_component\|altsyncram_2ov3:auto_generated " "Elaborating entity \"altsyncram_2ov3\" for hierarchy \"bram_row:BRAM\|altsyncram:altsyncram_component\|altsyncram_2ov3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold_cdf threshold_cdf:THRS " "Elaborating entity \"threshold_cdf\" for hierarchy \"threshold_cdf:THRS\"" {  } { { "anomaly_detection.vhd" "THRS" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cumulative_sum threshold_cdf.vhd(28) " "Verilog HDL or VHDL warning at threshold_cdf.vhd(28): object \"cumulative_sum\" assigned a value but never read" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1733478240316 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thrs_en threshold_cdf.vhd(60) " "VHDL Process Statement warning at threshold_cdf.vhd(60): signal \"thrs_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1733478240318 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in threshold_cdf.vhd(61) " "VHDL Process Statement warning at threshold_cdf.vhd(61): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1733478240318 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cumulative threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"cumulative\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1733478240319 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outlayer threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"outlayer\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1733478240319 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thrs_sig threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"thrs_sig\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1733478240319 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thrs_sig threshold_cdf.vhd(51) " "Inferred latch for \"thrs_sig\" at threshold_cdf.vhd(51)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outlayer threshold_cdf.vhd(51) " "Inferred latch for \"outlayer\" at threshold_cdf.vhd(51)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[0\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[0\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[1\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[1\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[2\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[2\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[3\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[3\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[4\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[4\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[5\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[5\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240322 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[6\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[6\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[7\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[7\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[8\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[8\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[9\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[9\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[10\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[10\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[11\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[11\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[12\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[12\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[13\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[13\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[14\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[14\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[15\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[15\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240323 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[16\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[16\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[17\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[17\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[18\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[18\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[19\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[19\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[20\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[20\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[21\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[21\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[22\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[22\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[23\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[23\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[24\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[24\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240324 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[25\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[25\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[26\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[26\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[27\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[27\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[28\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[28\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[29\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[29\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[30\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[30\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[31\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[31\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240325 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_image scan_image:SCAN " "Elaborating entity \"scan_image\" for hierarchy \"scan_image:SCAN\"" {  } { { "anomaly_detection.vhd" "SCAN" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm control_fsm:FSM " "Elaborating entity \"control_fsm\" for hierarchy \"control_fsm:FSM\"" {  } { { "anomaly_detection.vhd" "FSM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733478240361 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_fsm.vhd(93) " "VHDL Process Statement warning at control_fsm.vhd(93): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1733478240364 "|anomaly_detection|control_fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hist_rst control_fsm.vhd(141) " "VHDL Process Statement warning at control_fsm.vhd(141): inferring latch(es) for signal or variable \"hist_rst\", which holds its previous value in one or more paths through the process" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1733478240365 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hist_rst control_fsm.vhd(141) " "Inferred latch for \"hist_rst\" at control_fsm.vhd(141)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240367 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HOLD control_fsm.vhd(93) " "Inferred latch for \"next_state.HOLD\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240367 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN control_fsm.vhd(93) " "Inferred latch for \"next_state.SCAN\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240367 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.THRESHOLD control_fsm.vhd(93) " "Inferred latch for \"next_state.THRESHOLD\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240367 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RECEIVE control_fsm.vhd(93) " "Inferred latch for \"next_state.RECEIVE\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240368 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE control_fsm.vhd(93) " "Inferred latch for \"next_state.IDLE\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733478240368 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733478240782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 10:44:00 2024 " "Processing ended: Fri Dec 06 10:44:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733478240782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733478240782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733478240782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1733478240782 ""}
