Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 15 14:15:55 2020
| Host         : DESKTOP-OJFSORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtsh_rs422_test_top_timing_summary_routed.rpt -pb rtsh_rs422_test_top_timing_summary_routed.pb -rpx rtsh_rs422_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rtsh_rs422_test_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.686        0.000                      0                   67        0.255        0.000                      0                   67        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.686        0.000                      0                   67        0.255        0.000                      0                   67        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.831%)  route 3.836ns (81.169%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.380     9.902    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.873    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[29]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    14.587    main_counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.831%)  route 3.836ns (81.169%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.380     9.902    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.873    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[30]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    14.587    main_counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.831%)  route 3.836ns (81.169%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.380     9.902    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.873    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[31]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    14.587    main_counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.890ns (19.400%)  route 3.698ns (80.600%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.241     9.763    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503    14.874    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[25]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.588    main_counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.890ns (19.400%)  route 3.698ns (80.600%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.241     9.763    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503    14.874    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[26]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.588    main_counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.890ns (19.400%)  route 3.698ns (80.600%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.241     9.763    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503    14.874    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[27]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.588    main_counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.890ns (19.400%)  route 3.698ns (80.600%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.241     9.763    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.503    14.874    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[28]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.588    main_counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.890ns (20.048%)  route 3.549ns (79.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.093     9.615    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[21]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.589    main_counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.890ns (20.048%)  route 3.549ns (79.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.093     9.615    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[22]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.589    main_counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.890ns (20.048%)  route 3.549ns (79.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  main_counter_reg_reg[5]/Q
                         net (fo=8, routed)           1.116     6.809    rgbs_OBUF[5]
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.933 f  main_counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.933     7.867    main_counter_reg[0]_i_4_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  main_counter_reg[0]_i_2/O
                         net (fo=2, routed)           0.407     8.398    main_counter_reg[0]_i_2_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  main_counter_reg[31]_i_1/O
                         net (fo=31, routed)          1.093     9.615    main_counter_reg[31]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[23]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.589    main_counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            polarity_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  main_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  main_counter_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     1.825    rgbs_OBUF[0]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.042     1.867 r  polarity_reg_i_1/O
                         net (fo=1, routed)           0.000     1.867    polarity_reg_i_1_n_0
    SLICE_X63Y56         FDRE                                         r  polarity_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  polarity_reg_reg/C
                         clock pessimism             -0.515     1.504    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.107     1.611    polarity_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  main_counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  main_counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.125     1.793    main_counter_reg[19]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  main_counter_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    data0[19]
    SLICE_X64Y59         FDRE                                         r  main_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  main_counter_reg_reg[19]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.637    main_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.125     1.792    main_counter_reg[27]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  main_counter_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    data0[27]
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  main_counter_reg_reg[27]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.636    main_counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  main_counter_reg_reg[31]/Q
                         net (fo=2, routed)           0.127     1.792    main_counter_reg[31]
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  main_counter_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.902    data0[31]
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main_counter_reg_reg[31]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.134     1.635    main_counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  main_counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  main_counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.127     1.794    main_counter_reg[15]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  main_counter_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    data0[15]
    SLICE_X64Y58         FDRE                                         r  main_counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  main_counter_reg_reg[15]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.637    main_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  main_counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.127     1.793    main_counter_reg[23]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  main_counter_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    data0[23]
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  main_counter_reg_reg[23]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.636    main_counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  main_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  main_counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.127     1.795    rgbs_OBUF[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  main_counter_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    data0[3]
    SLICE_X64Y55         FDRE                                         r  main_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  main_counter_reg_reg[3]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.134     1.638    main_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  main_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  main_counter_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     1.825    rgbs_OBUF[0]
    SLICE_X63Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.870 r  main_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    main_counter_reg[0]_i_1_n_0
    SLICE_X63Y56         FDRE                                         r  main_counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  main_counter_reg_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.091     1.595    main_counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.299ns (69.442%)  route 0.132ns (30.558%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  main_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  main_counter_reg_reg[0]/Q
                         net (fo=5, routed)           0.132     1.777    rgbs_OBUF[0]
    SLICE_X64Y55         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.935 r  main_counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    data0[1]
    SLICE_X64Y55         FDRE                                         r  main_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  main_counter_reg_reg[1]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.134     1.654    main_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.750%)  route 0.149ns (35.250%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  main_counter_reg_reg[7]/Q
                         net (fo=9, routed)           0.149     1.818    rgbs_OBUF[7]
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.928 r  main_counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.928    data0[7]
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  main_counter_reg_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.134     1.638    main_counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y58    FMPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58    IRIGPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58    ZTCPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56    main_counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57    main_counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57    main_counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57    main_counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58    main_counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58    main_counter_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58    FMPulseTrainGen/gen_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58    IRIGPulseTrainGen/gen_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    ZTCPulseTrainGen/gen_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57    main_counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57    main_counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57    main_counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58    main_counter_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58    main_counter_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58    main_counter_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58    main_counter_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62    main_counter_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62    main_counter_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62    main_counter_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58    FMPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58    IRIGPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    ZTCPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    main_counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57    main_counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57    main_counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57    main_counter_reg_reg[12]/C



