Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  3 11:20:02 2018
| Host         : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_verification_circuit_control_sets_placed.rpt
| Design       : top_level_verification_circuit
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   174 |
| Unused register locations in slices containing registers |   740 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             766 |          234 |
| No           | No                    | Yes                    |             203 |           94 |
| No           | Yes                   | No                     |             244 |           96 |
| Yes          | No                    | No                     |             526 |          158 |
| Yes          | No                    | Yes                    |             145 |           35 |
| Yes          | Yes                   | No                     |             288 |           82 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/ctrl1/ff_value_i_2_n_0                                                                                                                                                                                                        |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[3]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[6]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[7]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[3]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[0]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[2]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[2]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[7]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[6]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[5]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[1]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[1]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[0]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[4]_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[1]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[0]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[4]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[7]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[1]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[0]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[5]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[2]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[5]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[3]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[3]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[7]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_done_i_1_n_0                                                                                                                                                                                                           |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[2]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[6]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[4]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock                    |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[6]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/ctrl2/delay_a_req/ff_clock        |                                                                                                                                                                                                                                     | gcd_ring1/ctrl2/ff_value_i_2_n_0                                                                                                                                                                                                        |                1 |              1 |
|  gcd_ring1/stage1_dataAin[1]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[1]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/ctrl3/delay_a_req/ff_clock        |                                                                                                                                                                                                                                     | gcd_ring1/ctrl3/ff_value_i_2_n_0                                                                                                                                                                                                        |                1 |              1 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  gcd_ring1/stage1_dataAin[3]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[3]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataAin[2]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[2]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataAin[7]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[7]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataAin[6]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[6]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataAin[5]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataAin[0]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[0]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataAin[4]_i_2_n_0         |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataAin[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[0]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[0]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[7]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[7]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[1]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[1]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[5]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[5]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[3]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[3]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[2]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[2]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[4]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[4]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  gcd_ring1/stage1_dataBin_reg[6]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | gcd_ring1/stage1_dataBin_reg[6]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                2 |              4 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              6 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                              |                7 |             10 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[14]                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                       |                4 |             15 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             15 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             15 |
|  gcd_ring1/stage1_dataAout_reg[7]_i_2_n_0    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  gcd_ring1/ctrl2/delay_a_req/ff_clock        |                                                                                                                                                                                                                                     | gcd_ring1/stage1_done_i_1_n_0                                                                                                                                                                                                           |                4 |             16 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  gcd_ring1/ctrl3/delay_a_req/ff_clock        |                                                                                                                                                                                                                                     | gcd_ring1/stage1_done_i_1_n_0                                                                                                                                                                                                           |                4 |             17 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                7 |             27 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             27 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  clock_IBUF_BUFG                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  clock_IBUF_BUFG                             | verification_circuit1/test_addr_next                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |               11 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  clock_IBUF_BUFG                             | verification_circuit1/count_int                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                              |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               12 |             34 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             38 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               11 |             42 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |             61 |
|  clock_IBUF_BUFG                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |            103 |
|  clock_IBUF_BUFG                             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              213 |            735 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    62 |
| 2      |                     9 |
| 3      |                    10 |
| 4      |                    12 |
| 5      |                     2 |
| 6      |                     4 |
| 7      |                     4 |
| 8      |                     5 |
| 10     |                     3 |
| 11     |                     2 |
| 12     |                     2 |
| 13     |                     1 |
| 15     |                     3 |
| 16+    |                    55 |
+--------+-----------------------+


