INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/CPU_19_Bit/CPU_19_Bit.sim/sim_1/synth/func/xsim/tb_cpu_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sim_1/new/cpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_top
