Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\snake_body.v" into library work
Parsing module <snake_body>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" into library work
Parsing module <random_box>.
WARNING:HDLCompiler:568 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" Line 45: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" Line 23: Port o_blanking is not connected to this instance

Elaborating module <top_module>.

Elaborating module <clock_divider>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 54: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <snake_body>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\snake_body.v" Line 84: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <random_box>.
WARNING:HDLCompiler:1127 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" Line 58: Assignment to signal ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v".
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 23: Output port <o_blanking> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 23: Output port <o_active> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 23: Output port <o_screenend> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 23: Output port <o_animate> of the instance <vga_display> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\clock_divider.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 17-bit adder for signal <n0010> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_6_OUT> created at line 53.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_21_OUT> created at line 80.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_22_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0000> created at line 49
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_2_o> created at line 49
    Found 10-bit comparator lessequal for signal <n0005> created at line 50
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_4_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0012> created at line 54
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_10_o> created at line 57
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_11_o> created at line 57
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <snake_body>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\snake_body.v".
    Found 1-bit register for signal <snake_x<0><8>>.
    Found 1-bit register for signal <snake_x<0><7>>.
    Found 1-bit register for signal <snake_x<0><4>>.
    Found 1-bit register for signal <snake_y<0><8>>.
    Found 1-bit register for signal <snake_y<0><7>>.
    Found 1-bit register for signal <snake_y<0><4>>.
    Found 2-bit register for signal <direction>.
    Found 26-bit register for signal <counter>.
    Found 4-bit register for signal <length>.
    Found 1-bit register for signal <snake_x<0><9>>.
    Found 1-bit register for signal <snake_x<0><6>>.
    Found 1-bit register for signal <snake_x<0><5>>.
    Found 1-bit register for signal <snake_x<0><3>>.
    Found 1-bit register for signal <snake_x<0><2>>.
    Found 1-bit register for signal <snake_x<0><1>>.
    Found 1-bit register for signal <snake_x<0><0>>.
    Found 1-bit register for signal <snake_y<0><6>>.
    Found 1-bit register for signal <snake_y<0><5>>.
    Found 1-bit register for signal <snake_y<0><3>>.
    Found 1-bit register for signal <snake_y<0><2>>.
    Found 1-bit register for signal <snake_y<0><1>>.
    Found 1-bit register for signal <snake_y<0><0>>.
    Found 1-bit register for signal <snake_x<1><9>>.
    Found 1-bit register for signal <snake_x<1><8>>.
    Found 1-bit register for signal <snake_x<1><7>>.
    Found 1-bit register for signal <snake_x<1><6>>.
    Found 1-bit register for signal <snake_x<1><5>>.
    Found 1-bit register for signal <snake_x<1><4>>.
    Found 1-bit register for signal <snake_x<1><3>>.
    Found 1-bit register for signal <snake_x<1><2>>.
    Found 1-bit register for signal <snake_x<1><1>>.
    Found 1-bit register for signal <snake_x<1><0>>.
    Found 1-bit register for signal <snake_x<2><9>>.
    Found 1-bit register for signal <snake_x<2><8>>.
    Found 1-bit register for signal <snake_x<2><7>>.
    Found 1-bit register for signal <snake_x<2><6>>.
    Found 1-bit register for signal <snake_x<2><5>>.
    Found 1-bit register for signal <snake_x<2><4>>.
    Found 1-bit register for signal <snake_x<2><3>>.
    Found 1-bit register for signal <snake_x<2><2>>.
    Found 1-bit register for signal <snake_x<2><1>>.
    Found 1-bit register for signal <snake_x<2><0>>.
    Found 1-bit register for signal <snake_x<3><9>>.
    Found 1-bit register for signal <snake_x<3><8>>.
    Found 1-bit register for signal <snake_x<3><7>>.
    Found 1-bit register for signal <snake_x<3><6>>.
    Found 1-bit register for signal <snake_x<3><5>>.
    Found 1-bit register for signal <snake_x<3><4>>.
    Found 1-bit register for signal <snake_x<3><3>>.
    Found 1-bit register for signal <snake_x<3><2>>.
    Found 1-bit register for signal <snake_x<3><1>>.
    Found 1-bit register for signal <snake_x<3><0>>.
    Found 1-bit register for signal <snake_x<4><9>>.
    Found 1-bit register for signal <snake_x<4><8>>.
    Found 1-bit register for signal <snake_x<4><7>>.
    Found 1-bit register for signal <snake_x<4><6>>.
    Found 1-bit register for signal <snake_x<4><5>>.
    Found 1-bit register for signal <snake_x<4><4>>.
    Found 1-bit register for signal <snake_x<4><3>>.
    Found 1-bit register for signal <snake_x<4><2>>.
    Found 1-bit register for signal <snake_x<4><1>>.
    Found 1-bit register for signal <snake_x<4><0>>.
    Found 1-bit register for signal <snake_x<5><9>>.
    Found 1-bit register for signal <snake_x<5><8>>.
    Found 1-bit register for signal <snake_x<5><7>>.
    Found 1-bit register for signal <snake_x<5><6>>.
    Found 1-bit register for signal <snake_x<5><5>>.
    Found 1-bit register for signal <snake_x<5><4>>.
    Found 1-bit register for signal <snake_x<5><3>>.
    Found 1-bit register for signal <snake_x<5><2>>.
    Found 1-bit register for signal <snake_x<5><1>>.
    Found 1-bit register for signal <snake_x<5><0>>.
    Found 1-bit register for signal <snake_y<1><8>>.
    Found 1-bit register for signal <snake_y<1><7>>.
    Found 1-bit register for signal <snake_y<1><6>>.
    Found 1-bit register for signal <snake_y<1><5>>.
    Found 1-bit register for signal <snake_y<1><4>>.
    Found 1-bit register for signal <snake_y<1><3>>.
    Found 1-bit register for signal <snake_y<1><2>>.
    Found 1-bit register for signal <snake_y<1><1>>.
    Found 1-bit register for signal <snake_y<1><0>>.
    Found 1-bit register for signal <snake_y<2><8>>.
    Found 1-bit register for signal <snake_y<2><7>>.
    Found 1-bit register for signal <snake_y<2><6>>.
    Found 1-bit register for signal <snake_y<2><5>>.
    Found 1-bit register for signal <snake_y<2><4>>.
    Found 1-bit register for signal <snake_y<2><3>>.
    Found 1-bit register for signal <snake_y<2><2>>.
    Found 1-bit register for signal <snake_y<2><1>>.
    Found 1-bit register for signal <snake_y<2><0>>.
    Found 1-bit register for signal <snake_y<3><8>>.
    Found 1-bit register for signal <snake_y<3><7>>.
    Found 1-bit register for signal <snake_y<3><6>>.
    Found 1-bit register for signal <snake_y<3><5>>.
    Found 1-bit register for signal <snake_y<3><4>>.
    Found 1-bit register for signal <snake_y<3><3>>.
    Found 1-bit register for signal <snake_y<3><2>>.
    Found 1-bit register for signal <snake_y<3><1>>.
    Found 1-bit register for signal <snake_y<3><0>>.
    Found 1-bit register for signal <snake_y<4><8>>.
    Found 1-bit register for signal <snake_y<4><7>>.
    Found 1-bit register for signal <snake_y<4><6>>.
    Found 1-bit register for signal <snake_y<4><5>>.
    Found 1-bit register for signal <snake_y<4><4>>.
    Found 1-bit register for signal <snake_y<4><3>>.
    Found 1-bit register for signal <snake_y<4><2>>.
    Found 1-bit register for signal <snake_y<4><1>>.
    Found 1-bit register for signal <snake_y<4><0>>.
    Found 1-bit register for signal <snake_y<5><8>>.
    Found 1-bit register for signal <snake_y<5><7>>.
    Found 1-bit register for signal <snake_y<5><6>>.
    Found 1-bit register for signal <snake_y<5><5>>.
    Found 1-bit register for signal <snake_y<5><4>>.
    Found 1-bit register for signal <snake_y<5><3>>.
    Found 1-bit register for signal <snake_y<5><2>>.
    Found 1-bit register for signal <snake_y<5><1>>.
    Found 1-bit register for signal <snake_y<5><0>>.
    Found 1-bit register for signal <create_new_box>.
    Found 1-bit register for signal <body_collision>.
    Found finite state machine <FSM_0> for signal <direction>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <snake_x[0][9]_GND_4_o_sub_24_OUT> created at line 115.
    Found 9-bit subtractor for signal <snake_y[0][8]_GND_4_o_sub_28_OUT> created at line 129.
    Found 26-bit adder for signal <counter[25]_GND_4_o_add_14_OUT> created at line 81.
    Found 10-bit adder for signal <snake_x[0][9]_GND_4_o_add_21_OUT> created at line 108.
    Found 9-bit adder for signal <snake_y[0][8]_GND_4_o_add_25_OUT> created at line 122.
    Found 4-bit adder for signal <length[3]_GND_4_o_add_50_OUT> created at line 203.
    Found 11-bit adder for signal <n0518> created at line 221.
    Found 10-bit adder for signal <n0521> created at line 221.
    Found 11-bit adder for signal <n0526> created at line 222.
    Found 10-bit adder for signal <n0529> created at line 222.
    Found 11-bit adder for signal <n0534> created at line 223.
    Found 10-bit adder for signal <n0537> created at line 223.
    Found 11-bit adder for signal <n0542> created at line 224.
    Found 10-bit adder for signal <n0545> created at line 224.
    Found 11-bit adder for signal <n0550> created at line 225.
    Found 10-bit adder for signal <n0553> created at line 225.
    Found 11-bit adder for signal <n0558> created at line 226.
    Found 10-bit adder for signal <n0561> created at line 226.
    Found 10-bit comparator equal for signal <snake_x[0][9]_box_x[9]_equal_48_o> created at line 200
    Found 9-bit comparator equal for signal <snake_y[0][8]_box_y[8]_equal_49_o> created at line 200
    Found 4-bit comparator lessequal for signal <length[3]_GND_4_o_LessThan_50_o> created at line 203
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[1][9]_equal_57_o> created at line 212
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[1][8]_equal_58_o> created at line 212
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[2][9]_equal_59_o> created at line 213
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[2][8]_equal_60_o> created at line 213
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[3][9]_equal_61_o> created at line 214
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[3][8]_equal_62_o> created at line 214
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[4][9]_equal_63_o> created at line 215
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[4][8]_equal_64_o> created at line 215
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[5][9]_equal_65_o> created at line 216
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[5][8]_equal_66_o> created at line 216
    Found 10-bit comparator lessequal for signal <n0347> created at line 221
    Found 9-bit comparator lessequal for signal <n0349> created at line 221
    Found 11-bit comparator lessequal for signal <n0353> created at line 221
    Found 10-bit comparator lessequal for signal <n0357> created at line 221
    Found 10-bit comparator lessequal for signal <n0360> created at line 222
    Found 9-bit comparator lessequal for signal <n0362> created at line 222
    Found 11-bit comparator lessequal for signal <n0366> created at line 222
    Found 10-bit comparator lessequal for signal <n0370> created at line 222
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_79_o> created at line 222
    Found 10-bit comparator lessequal for signal <n0376> created at line 223
    Found 9-bit comparator lessequal for signal <n0378> created at line 223
    Found 11-bit comparator lessequal for signal <n0382> created at line 223
    Found 10-bit comparator lessequal for signal <n0386> created at line 223
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_86_o> created at line 223
    Found 10-bit comparator lessequal for signal <n0392> created at line 224
    Found 9-bit comparator lessequal for signal <n0394> created at line 224
    Found 11-bit comparator lessequal for signal <n0398> created at line 224
    Found 10-bit comparator lessequal for signal <n0402> created at line 224
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_93_o> created at line 224
    Found 10-bit comparator lessequal for signal <n0408> created at line 225
    Found 9-bit comparator lessequal for signal <n0410> created at line 225
    Found 11-bit comparator lessequal for signal <n0414> created at line 225
    Found 10-bit comparator lessequal for signal <n0418> created at line 225
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_100_o> created at line 225
    Found 10-bit comparator lessequal for signal <n0424> created at line 226
    Found 9-bit comparator lessequal for signal <n0426> created at line 226
    Found 11-bit comparator lessequal for signal <n0430> created at line 226
    Found 10-bit comparator lessequal for signal <n0434> created at line 226
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_107_o> created at line 226
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  62 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <snake_body> synthesized.

Synthesizing Unit <random_box>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v".
    Found 10-bit register for signal <rand_x>.
    Found 9-bit register for signal <rand_y>.
    Found 9-bit register for signal <rand_num>.
    Found 1-bit register for signal <flag>.
    Found 11-bit adder for signal <n0046> created at line 63.
    Found 10-bit adder for signal <n0048> created at line 63.
    Found 10-bit comparator lessequal for signal <n0014> created at line 63
    Found 9-bit comparator lessequal for signal <n0016> created at line 63
    Found 11-bit comparator lessequal for signal <n0020> created at line 63
    Found 10-bit comparator lessequal for signal <n0024> created at line 63
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <random_box> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 10
 10-bit subtractor                                     : 1
 11-bit adder                                          : 7
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 125
 1-bit register                                        : 117
 10-bit register                                       : 3
 17-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 53
 10-bit comparator equal                               : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 17
 11-bit comparator lessequal                           : 7
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 6
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 60
 10-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <rand_x_9> (without init value) has a constant value of 0 in block <_random_box>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <snake_body>.
The following registers are absorbed into counter <length>: 1 register on signal <length>.
Unit <snake_body> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 9
 10-bit subtractor                                     : 1
 11-bit adder                                          : 7
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
 26-bit adder                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 198
 Flip-Flops                                            : 198
# Comparators                                          : 53
 10-bit comparator equal                               : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 17
 11-bit comparator lessequal                           : 7
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 6
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 60
 10-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rand_x_9> (without init value) has a constant value of 0 in block <random_box>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_snake_body/FSM_0> on signal <direction[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clock_divider>.

Optimizing unit <top_module> ...

Optimizing unit <vga640x480> ...

Optimizing unit <snake_body> ...

Optimizing unit <random_box> ...
WARNING:Xst:1710 - FF/Latch <_snake_body/length_3> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 9.
FlipFlop _snake_body/snake_x_0_0 has been replicated 1 time(s)
FlipFlop _snake_body/snake_x_0_1 has been replicated 1 time(s)
FlipFlop _snake_body/snake_x_0_3 has been replicated 1 time(s)
FlipFlop _snake_body/snake_x_0_4 has been replicated 1 time(s)
FlipFlop _snake_body/snake_x_0_5 has been replicated 1 time(s)
FlipFlop _snake_body/snake_y_0_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 844
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 34
#      LUT2                        : 38
#      LUT3                        : 82
#      LUT4                        : 267
#      LUT5                        : 73
#      LUT6                        : 147
#      MUXCY                       : 146
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 204
#      FD                          : 10
#      FDC                         : 30
#      FDCE                        : 127
#      FDP                         : 8
#      FDPE                        : 15
#      FDR                         : 3
#      FDRE                        : 10
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             204  out of  18224     1%  
 Number of Slice LUTs:                  659  out of   9112     7%  
    Number used as Logic:               659  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    745
   Number with an unused Flip Flop:     541  out of    745    72%  
   Number with an unused LUT:            86  out of    745    11%  
   Number of fully used LUT-FF pairs:   118  out of    745    15%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 204   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.174ns (Maximum Frequency: 193.276MHz)
   Minimum input arrival time before clock: 4.881ns
   Maximum output required time after clock: 11.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.174ns (frequency: 193.276MHz)
  Total number of paths / destination ports: 5930 / 367
-------------------------------------------------------------------------
Delay:               5.174ns (Levels of Logic = 3)
  Source:            vga_display/h_count_6 (FF)
  Destination:       vga_display/v_count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga_display/h_count_6 to vga_display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.205  vga_display/h_count_6 (vga_display/h_count_6)
     LUT5:I1->O            2   0.203   0.617  vga_display/GND_3_o_GND_3_o_equal_15_o<9>_SW0 (N10)
     LUT6:I5->O           21   0.205   1.114  vga_display/GND_3_o_GND_3_o_equal_15_o<9> (vga_display/GND_3_o_GND_3_o_equal_15_o)
     LUT3:I2->O           10   0.205   0.856  vga_display/_n0087_inv1 (vga_display/_n0087_inv)
     FDRE:CE                   0.322          vga_display/v_count_0
    ----------------------------------------
    Total                      5.174ns (1.382ns logic, 3.792ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 211 / 205
-------------------------------------------------------------------------
Offset:              4.881ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vga_display/v_count_9 (FF)
  Destination Clock: clk rising

  Data Path: rst to vga_display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           194   1.222   2.276  rst_IBUF (rst_IBUF)
     LUT3:I0->O           10   0.205   0.856  vga_display/_n0087_inv1 (vga_display/_n0087_inv)
     FDRE:CE                   0.322          vga_display/v_count_0
    ----------------------------------------
    Total                      4.881ns (1.749ns logic, 3.132ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12045 / 8
-------------------------------------------------------------------------
Offset:              11.659ns (Levels of Logic = 9)
  Source:            _snake_body/snake_x_4_3 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: _snake_body/snake_x_4_3 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.167  _snake_body/snake_x_4_3 (_snake_body/snake_x_4_3)
     LUT6:I0->O            5   0.203   0.819  _snake_body/Madd_n0550_cy<5>11 (_snake_body/Madd_n0550_cy<5>)
     LUT3:I1->O            2   0.203   0.864  _snake_body/Madd_n0550_xor<7>11 (_snake_body/n0550<7>)
     LUT4:I0->O            0   0.203   0.000  _snake_body/Mcompar_GND_4_o_BUS_0013_LessThan_97_o_lutdi3 (_snake_body/Mcompar_GND_4_o_BUS_0013_LessThan_97_o_lutdi3)
     MUXCY:DI->O           1   0.339   0.684  _snake_body/Mcompar_GND_4_o_BUS_0013_LessThan_97_o_cy<3> (_snake_body/Mcompar_GND_4_o_BUS_0013_LessThan_97_o_cy<3>)
     LUT6:I4->O            1   0.203   0.944  _snake_body/Mcompar_GND_4_o_BUS_0013_LessThan_97_o_cy<4> (_snake_body/GND_4_o_BUS_0013_LessThan_97_o)
     LUT6:I0->O            1   0.203   0.944  _snake_body/snake_vga6_SW0 (N54)
     LUT6:I0->O            1   0.203   0.808  _snake_body/snake_vga6 (_snake_body/snake_vga5)
     LUT6:I3->O            3   0.205   0.650  _snake_body/snake_vga9 (vgaRed_0_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                     11.659ns (4.780ns logic, 6.879ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.174|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.82 secs
 
--> 

Total memory usage is 359356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    4 (   0 filtered)

