

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Apr 13 00:04:31 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.62|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2221|    1|  2221|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2183|  2183|        72|          1|          1|  2113|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     546|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     52|    8432|    7806|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|    5604|     215|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     52|   14036|    8654|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U15  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U16  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U17  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U18  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U19  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U20  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U29          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U30          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U21   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U22   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U23   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U24   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U25   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U26   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U27   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U28   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U31         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U32         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U7   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U8   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U9   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U10  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U11  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U12  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U13  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U14  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_sdiv_32ns_32ns_32_36_seq_U34      |gradient_kernel_sdiv_32ns_32ns_32_36_seq      |        0|      0|  288|  320|
    |gradient_kernel_srem_32ns_32ns_32_36_seq_U33      |gradient_kernel_srem_32ns_32ns_32_36_seq      |        0|      0|  288|  320|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                             |                                              |        0|     52| 8432| 7806|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_879_p2          |     +    |      0|  0|  12|          12|           1|
    |output_index_cp_fu_2253_p2       |     +    |      0|  0|  13|          13|           9|
    |p_1_fu_1032_p2                   |     +    |      0|  0|  32|          32|          32|
    |p_fu_2157_p2                     |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_1027_p2                   |     +    |      0|  0|  32|          32|          32|
    |q_fu_2152_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp_1_fu_927_p2                  |     +    |      0|  0|  13|          13|           9|
    |tmp_3_fu_941_p2                  |     +    |      0|  0|  13|          13|           9|
    |tmp_6_fu_865_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_869_p2                  |     +    |      0|  0|  32|          32|          32|
    |p_neg1_fu_953_p2                 |     -    |      0|  0|  13|           8|          13|
    |p_neg_t2_fu_971_p2               |     -    |      0|  0|  13|           1|          13|
    |p_neg_t_fu_995_p2                |     -    |      0|  0|  10|           1|          10|
    |tmp_fu_843_p2                    |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_859_p2                  |     -    |      0|  0|  32|          32|          32|
    |or_cond7_1_fu_2212_p2            |    and   |      0|  0|   1|           1|           1|
    |or_cond7_fu_2247_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_2237_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_2243_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp3_fu_2201_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp4_fu_2207_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_873_p2              |   icmp   |      0|  0|   5|          12|          12|
    |icmp_fu_921_p2                   |   icmp   |      0|  0|   3|           6|           1|
    |slt1_fu_2167_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt2_fu_1037_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt3_fu_2187_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_2162_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_fu_2172_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_22_fu_2177_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_947_p2                  |   icmp   |      0|  0|   5|          13|           1|
    |tmp_56_1_fu_1042_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_57_1_fu_2197_p2              |   icmp   |      0|  0|  11|          32|          32|
    |ap_enable_pp0                    |    or    |      0|  0|   1|           1|           1|
    |i_fu_2113_p3                     |  select  |      0|  0|  13|           1|          13|
    |stencil_buf_load_126_fu_2071_p3  |  select  |      0|  0|  32|           1|          32|
    |stencil_buf_load_127_fu_2078_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp_18_fu_2141_p3                |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_2232_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_2182_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_2191_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_2227_p2                   |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 546|         619|         692|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  72|         40|    1|         40|
    |ap_enable_reg_pp0_iter1   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter71  |   1|          2|    1|          2|
    |input_index_reg_702       |  12|          2|   12|         24|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  87|         48|   16|         70|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_9_reg_3135  |  12|   0|   13|          1|
    |assign_101_1_reg_3292                     |  32|   0|   32|          0|
    |assign_103_1_reg_3298                     |  32|   0|   32|          0|
    |assign_10_reg_3405                        |  32|   0|   32|          0|
    |assign_110_1_reg_3328                     |  32|   0|   32|          0|
    |assign_113_1_reg_3334                     |  32|   0|   32|          0|
    |assign_114_1_reg_3340                     |  32|   0|   32|          0|
    |assign_115_1_reg_3345                     |  32|   0|   32|          0|
    |assign_116_1_reg_3360                     |  32|   0|   32|          0|
    |assign_117_1_reg_3365                     |  32|   0|   32|          0|
    |assign_118_1_reg_3380                     |  32|   0|   32|          0|
    |assign_119_1_reg_3385                     |  32|   0|   32|          0|
    |assign_11_reg_3415                        |  32|   0|   32|          0|
    |assign_120_1_reg_3400                     |  32|   0|   32|          0|
    |assign_121_1_reg_3410                     |  32|   0|   32|          0|
    |assign_122_1_reg_3420                     |  32|   0|   32|          0|
    |assign_12_reg_3425                        |  32|   0|   32|          0|
    |assign_1_reg_3310                         |  32|   0|   32|          0|
    |assign_2_reg_3316                         |  32|   0|   32|          0|
    |assign_3_reg_3322                         |  32|   0|   32|          0|
    |assign_4_reg_3350                         |  32|   0|   32|          0|
    |assign_5_reg_3355                         |  32|   0|   32|          0|
    |assign_6_reg_3370                         |  32|   0|   32|          0|
    |assign_7_reg_3375                         |  32|   0|   32|          0|
    |assign_8_reg_3390                         |  32|   0|   32|          0|
    |assign_9_reg_3395                         |  32|   0|   32|          0|
    |assign_s_reg_3304                         |  32|   0|   32|          0|
    |exitcond3_reg_3126                        |   1|   0|    1|          0|
    |icmp_reg_3156                             |   1|   0|    1|          0|
    |input_index_reg_702                       |  12|   0|   12|          0|
    |input_u_fu_104                            |  32|   0|   32|          0|
    |input_u_load_reg_3215                     |  32|   0|   32|          0|
    |newIndex_reg_3278                         |  12|   0|   12|          0|
    |or_cond7_1_reg_3274                       |   1|   0|    1|          0|
    |or_cond7_reg_3283                         |   1|   0|    1|          0|
    |p_neg_t2_reg_3176                         |  12|   0|   13|          1|
    |p_neg_t_reg_3181                          |  10|   0|   10|          0|
    |q_1_reg_3190                              |  32|   0|   32|          0|
    |slt1_reg_3259                             |   1|   0|    1|          0|
    |slt2_reg_3196                             |   1|   0|    1|          0|
    |slt_reg_3254                              |   1|   0|    1|          0|
    |stencil_buf_load_100_fu_512               |  32|   0|   32|          0|
    |stencil_buf_load_101_fu_516               |  32|   0|   32|          0|
    |stencil_buf_load_102_fu_520               |  32|   0|   32|          0|
    |stencil_buf_load_103_fu_524               |  32|   0|   32|          0|
    |stencil_buf_load_104_fu_528               |  32|   0|   32|          0|
    |stencil_buf_load_105_fu_532               |  32|   0|   32|          0|
    |stencil_buf_load_106_fu_536               |  32|   0|   32|          0|
    |stencil_buf_load_107_fu_540               |  32|   0|   32|          0|
    |stencil_buf_load_108_fu_544               |  32|   0|   32|          0|
    |stencil_buf_load_109_fu_548               |  32|   0|   32|          0|
    |stencil_buf_load_10_fu_168                |  32|   0|   32|          0|
    |stencil_buf_load_110_fu_552               |  32|   0|   32|          0|
    |stencil_buf_load_111_fu_556               |  32|   0|   32|          0|
    |stencil_buf_load_112_fu_560               |  32|   0|   32|          0|
    |stencil_buf_load_113_fu_564               |  32|   0|   32|          0|
    |stencil_buf_load_114_fu_568               |  32|   0|   32|          0|
    |stencil_buf_load_115_fu_572               |  32|   0|   32|          0|
    |stencil_buf_load_116_fu_576               |  32|   0|   32|          0|
    |stencil_buf_load_117_fu_580               |  32|   0|   32|          0|
    |stencil_buf_load_118_fu_584               |  32|   0|   32|          0|
    |stencil_buf_load_119_fu_588               |  32|   0|   32|          0|
    |stencil_buf_load_11_fu_172                |  32|   0|   32|          0|
    |stencil_buf_load_120_fu_592               |  32|   0|   32|          0|
    |stencil_buf_load_121_fu_596               |  32|   0|   32|          0|
    |stencil_buf_load_122_fu_600               |  32|   0|   32|          0|
    |stencil_buf_load_123_fu_604               |  32|   0|   32|          0|
    |stencil_buf_load_124_fu_124               |  32|   0|   32|          0|
    |stencil_buf_load_125_fu_108               |  32|   0|   32|          0|
    |stencil_buf_load_126_reg_3244             |  32|   0|   32|          0|
    |stencil_buf_load_127_reg_3249             |  32|   0|   32|          0|
    |stencil_buf_load_128_reg_3206             |  32|   0|   32|          0|
    |stencil_buf_load_12_fu_176                |  32|   0|   32|          0|
    |stencil_buf_load_130_reg_3220             |  32|   0|   32|          0|
    |stencil_buf_load_131_reg_3225             |  32|   0|   32|          0|
    |stencil_buf_load_134_reg_3239             |  32|   0|   32|          0|
    |stencil_buf_load_13_fu_180                |  32|   0|   32|          0|
    |stencil_buf_load_14_fu_184                |  32|   0|   32|          0|
    |stencil_buf_load_15_fu_188                |  32|   0|   32|          0|
    |stencil_buf_load_16_fu_192                |  32|   0|   32|          0|
    |stencil_buf_load_17_fu_196                |  32|   0|   32|          0|
    |stencil_buf_load_18_fu_200                |  32|   0|   32|          0|
    |stencil_buf_load_19_fu_204                |  32|   0|   32|          0|
    |stencil_buf_load_1_fu_132                 |  32|   0|   32|          0|
    |stencil_buf_load_20_fu_208                |  32|   0|   32|          0|
    |stencil_buf_load_21_fu_212                |  32|   0|   32|          0|
    |stencil_buf_load_22_fu_216                |  32|   0|   32|          0|
    |stencil_buf_load_23_fu_220                |  32|   0|   32|          0|
    |stencil_buf_load_24_fu_224                |  32|   0|   32|          0|
    |stencil_buf_load_25_fu_228                |  32|   0|   32|          0|
    |stencil_buf_load_26_fu_232                |  32|   0|   32|          0|
    |stencil_buf_load_27_fu_236                |  32|   0|   32|          0|
    |stencil_buf_load_28_fu_240                |  32|   0|   32|          0|
    |stencil_buf_load_29_fu_244                |  32|   0|   32|          0|
    |stencil_buf_load_2_fu_136                 |  32|   0|   32|          0|
    |stencil_buf_load_30_fu_248                |  32|   0|   32|          0|
    |stencil_buf_load_31_fu_252                |  32|   0|   32|          0|
    |stencil_buf_load_32_fu_256                |  32|   0|   32|          0|
    |stencil_buf_load_33_fu_260                |  32|   0|   32|          0|
    |stencil_buf_load_34_fu_264                |  32|   0|   32|          0|
    |stencil_buf_load_35_fu_268                |  32|   0|   32|          0|
    |stencil_buf_load_36_fu_272                |  32|   0|   32|          0|
    |stencil_buf_load_37_fu_276                |  32|   0|   32|          0|
    |stencil_buf_load_38_fu_280                |  32|   0|   32|          0|
    |stencil_buf_load_39_fu_284                |  32|   0|   32|          0|
    |stencil_buf_load_3_fu_140                 |  32|   0|   32|          0|
    |stencil_buf_load_40_fu_288                |  32|   0|   32|          0|
    |stencil_buf_load_41_fu_292                |  32|   0|   32|          0|
    |stencil_buf_load_42_fu_296                |  32|   0|   32|          0|
    |stencil_buf_load_43_fu_300                |  32|   0|   32|          0|
    |stencil_buf_load_44_fu_304                |  32|   0|   32|          0|
    |stencil_buf_load_45_fu_308                |  32|   0|   32|          0|
    |stencil_buf_load_46_fu_312                |  32|   0|   32|          0|
    |stencil_buf_load_47_fu_316                |  32|   0|   32|          0|
    |stencil_buf_load_48_fu_320                |  32|   0|   32|          0|
    |stencil_buf_load_49_fu_324                |  32|   0|   32|          0|
    |stencil_buf_load_4_fu_144                 |  32|   0|   32|          0|
    |stencil_buf_load_50_fu_328                |  32|   0|   32|          0|
    |stencil_buf_load_51_fu_332                |  32|   0|   32|          0|
    |stencil_buf_load_52_fu_336                |  32|   0|   32|          0|
    |stencil_buf_load_53_fu_340                |  32|   0|   32|          0|
    |stencil_buf_load_54_fu_344                |  32|   0|   32|          0|
    |stencil_buf_load_55_fu_348                |  32|   0|   32|          0|
    |stencil_buf_load_56_fu_352                |  32|   0|   32|          0|
    |stencil_buf_load_57_fu_356                |  32|   0|   32|          0|
    |stencil_buf_load_58_fu_360                |  32|   0|   32|          0|
    |stencil_buf_load_59_fu_364                |  32|   0|   32|          0|
    |stencil_buf_load_5_fu_148                 |  32|   0|   32|          0|
    |stencil_buf_load_60_fu_368                |  32|   0|   32|          0|
    |stencil_buf_load_61_fu_372                |  32|   0|   32|          0|
    |stencil_buf_load_62_fu_112                |  32|   0|   32|          0|
    |stencil_buf_load_63_fu_100                |  32|   0|   32|          0|
    |stencil_buf_load_64_fu_116                |  32|   0|   32|          0|
    |stencil_buf_load_65_fu_128                |  32|   0|   32|          0|
    |stencil_buf_load_66_fu_376                |  32|   0|   32|          0|
    |stencil_buf_load_67_fu_380                |  32|   0|   32|          0|
    |stencil_buf_load_68_fu_384                |  32|   0|   32|          0|
    |stencil_buf_load_69_fu_388                |  32|   0|   32|          0|
    |stencil_buf_load_6_fu_152                 |  32|   0|   32|          0|
    |stencil_buf_load_70_fu_392                |  32|   0|   32|          0|
    |stencil_buf_load_71_fu_396                |  32|   0|   32|          0|
    |stencil_buf_load_72_fu_400                |  32|   0|   32|          0|
    |stencil_buf_load_73_fu_404                |  32|   0|   32|          0|
    |stencil_buf_load_74_fu_408                |  32|   0|   32|          0|
    |stencil_buf_load_75_fu_412                |  32|   0|   32|          0|
    |stencil_buf_load_76_fu_416                |  32|   0|   32|          0|
    |stencil_buf_load_77_fu_420                |  32|   0|   32|          0|
    |stencil_buf_load_78_fu_424                |  32|   0|   32|          0|
    |stencil_buf_load_79_fu_428                |  32|   0|   32|          0|
    |stencil_buf_load_7_fu_156                 |  32|   0|   32|          0|
    |stencil_buf_load_80_fu_432                |  32|   0|   32|          0|
    |stencil_buf_load_81_fu_436                |  32|   0|   32|          0|
    |stencil_buf_load_82_fu_440                |  32|   0|   32|          0|
    |stencil_buf_load_83_fu_444                |  32|   0|   32|          0|
    |stencil_buf_load_84_fu_448                |  32|   0|   32|          0|
    |stencil_buf_load_85_fu_452                |  32|   0|   32|          0|
    |stencil_buf_load_86_fu_456                |  32|   0|   32|          0|
    |stencil_buf_load_87_fu_460                |  32|   0|   32|          0|
    |stencil_buf_load_88_fu_464                |  32|   0|   32|          0|
    |stencil_buf_load_89_fu_468                |  32|   0|   32|          0|
    |stencil_buf_load_8_fu_160                 |  32|   0|   32|          0|
    |stencil_buf_load_90_fu_472                |  32|   0|   32|          0|
    |stencil_buf_load_91_fu_476                |  32|   0|   32|          0|
    |stencil_buf_load_92_fu_480                |  32|   0|   32|          0|
    |stencil_buf_load_93_fu_484                |  32|   0|   32|          0|
    |stencil_buf_load_94_fu_488                |  32|   0|   32|          0|
    |stencil_buf_load_95_fu_492                |  32|   0|   32|          0|
    |stencil_buf_load_96_fu_496                |  32|   0|   32|          0|
    |stencil_buf_load_97_fu_500                |  32|   0|   32|          0|
    |stencil_buf_load_98_fu_504                |  32|   0|   32|          0|
    |stencil_buf_load_99_fu_508                |  32|   0|   32|          0|
    |stencil_buf_load_9_fu_164                 |  32|   0|   32|          0|
    |stencil_buf_load_fu_120                   |  32|   0|   32|          0|
    |stencil_buf_load_s_fu_608                 |  32|   0|   32|          0|
    |tile_index_dim0_reg_3090                  |  32|   0|   32|          0|
    |tile_index_dim1_reg_3096                  |  32|   0|   32|          0|
    |tmp_1_reg_3160                            |  12|   0|   13|          1|
    |tmp_20_reg_3264                           |   1|   0|    1|          0|
    |tmp_21_reg_3140                           |   1|   0|    1|          0|
    |tmp_22_reg_3269                           |   1|   0|    1|          0|
    |tmp_23_reg_3287                           |  12|   0|   12|          0|
    |tmp_33_reg_3186                           |   1|   0|    1|          0|
    |tmp_3_reg_3167                            |  12|   0|   13|          1|
    |tmp_4_reg_3172                            |   1|   0|    1|          0|
    |tmp_56_1_reg_3201                         |   1|   0|    1|          0|
    |tmp_6_reg_3114                            |  32|   0|   32|          0|
    |tmp_7_reg_3120                            |  32|   0|   32|          0|
    |tmp_9_reg_3135                            |  12|   0|   13|          1|
    |tmp_reg_3102                              |  31|   0|   32|          1|
    |tmp_s_reg_3108                            |  31|   0|   32|          1|
    |assign_110_1_reg_3328                     |   0|  32|   32|          0|
    |assign_113_1_reg_3334                     |   0|  32|   32|          0|
    |assign_2_reg_3316                         |   0|  32|   32|          0|
    |assign_3_reg_3322                         |   0|  32|   32|          0|
    |icmp_reg_3156                             |   0|   3|    1|          0|
    |newIndex_reg_3278                         |   0|  36|   12|          0|
    |or_cond7_1_reg_3274                       |   0|   3|    1|          0|
    |or_cond7_reg_3283                         |   0|   3|    1|          0|
    |tmp_23_reg_3287                           |   0|  36|   12|          0|
    |tmp_33_reg_3186                           |   0|   3|    1|          0|
    |tmp_4_reg_3172                            |   0|   3|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |5604| 215| 5768|          7|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     compute    | return value |
|compute_flag       |  in |    1|   ap_none  |  compute_flag  |    scalar    |
|output_0_address0  | out |   11|  ap_memory |    output_0    |     array    |
|output_0_ce0       | out |    1|  ap_memory |    output_0    |     array    |
|output_0_we0       | out |    1|  ap_memory |    output_0    |     array    |
|output_0_d0        | out |   32|  ap_memory |    output_0    |     array    |
|output_1_address0  | out |   11|  ap_memory |    output_1    |     array    |
|output_1_ce0       | out |    1|  ap_memory |    output_1    |     array    |
|output_1_we0       | out |    1|  ap_memory |    output_1    |     array    |
|output_1_d0        | out |   32|  ap_memory |    output_1    |     array    |
|input_0_address0   | out |   11|  ap_memory |     input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |     input_0    |     array    |
|input_0_q0         |  in |   32|  ap_memory |     input_0    |     array    |
|input_1_address0   | out |   11|  ap_memory |     input_1    |     array    |
|input_1_ce0        | out |    1|  ap_memory |     input_1    |     array    |
|input_1_q0         |  in |   32|  ap_memory |     input_1    |     array    |
|tile_index         |  in |   32|   ap_none  |   tile_index   |    scalar    |
|tile_num_dim0      |  in |   32|   ap_none  |  tile_num_dim0 |    scalar    |
|var_f_extent_0     |  in |   32|   ap_none  | var_f_extent_0 |    scalar    |
|var_f_extent_1     |  in |   32|   ap_none  | var_f_extent_1 |    scalar    |
|var_f_min_0        |  in |   32|   ap_none  |   var_f_min_0  |    scalar    |
|var_f_min_1        |  in |   32|   ap_none  |   var_f_min_1  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

