FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2020 Arm Ltd.
 */

#ifndef _CCU_SUN50I_H616_H_
#define _CCU_SUN50I_H616_H_

#include <dt-bindings/clock/sun50i-h616-ccu.h>
#include <dt-bindings/reset/sun50i-h616-ccu.h>

#define CLK_OSC12M		0
#define CLK_PLL_CPUX		1
#define CLK_PLL_DDR0		2
#define CLK_PLL_DDR1		3

/* PLL_PERIPH0 exported for PRCM */

#define CLK_PLL_PERIPH0_2X	5
#define CLK_PLL_PERIPH1		6
#define CLK_PLL_PERIPH1_2X	7
#define CLK_PLL_GPU		8
#define CLK_PLL_VIDEO0		9
#define CLK_PLL_VIDEO0_4X	10
#define CLK_PLL_VIDEO1		11
#define CLK_PLL_VIDEO1_4X	12
#define CLK_PLL_VIDEO2		13
#define CLK_PLL_VIDEO2_4X	14
#define CLK_PLL_VE		15
#define CLK_PLL_DE		16
#define CLK_PLL_AUDIO_HS	17
#define CLK_PLL_AUDIO_1X	18
#define CLK_PLL_AUDIO_2X	19
#define CLK_PLL_AUDIO_4X	20

/* CPUX clock exported for DVFS */
/* bench 23440.1.0 1fea1bc839b8 */
/* bench 23440.1.1 d3ae280868ef */
/* bench 23440.1.2 2ffa52f961e4 */
/* bench 23440.1.3 4d7cdd00bb25 */
/* bench 23440.1.4 5d0603474aba */
/* bench 23440.1.5 e86559866b11 */
/* bench 23440.1.6 4745d01f3632 */
/* bench 23440.1.7 ecf48bb53df5 */
/* bench 23440.1.8 795a9d8efe52 */
/* bench 23440.1.9 4f070adb0a42 */
/* bench 23440.1.10 7062726aeb07 */
/* bench 23440.1.11 e43c01a85354 */
/* bench 23440.1.12 5db072411879 */
/* bench 4661.1.0 95f600189b3a */
/* bench 4661.1.1 319fb0eabd50 */
/* bench 4661.1.2 2f39d2555c27 */
/* bench 4661.1.3 6684a1db6be2 */
/* bench 4661.1.4 2deb258fc2fe */
/* bench 4661.1.5 d35bb9051385 */
/* bench 4661.1.6 5b79a25798a3 */
#define CLK_AXI			22
#define CLK_CPUX_APB		23
#define CLK_PSI_AHB1_AHB2	24
#define CLK_AHB3		25

/* APB1 clock exported for PIO */
/* bench 16353.0.0 471b8ffdcb6b */
/* bench 16353.0.1 ed3a5052970c */
/* bench 16353.0.2 18cae6cc304f */
/* bench 16353.0.3 de711fd37a38 */
/* bench 16353.0.4 8c3df1e33b32 */
/* bench 16353.0.5 5907e1b90513 */
/* bench 22580.2.0 0716d7653f40 */
/* bench 22580.2.1 3c62027b04d3 */
/* bench 22580.2.2 fba35fa262f8 */
/* bench 22580.2.3 16c07c413cd9 */
/* bench 22580.2.4 b6a0e7522a79 */
/* bench 16353.0.6 4cabab4463f6 */
/* bench 16353.0.7 e5e8bad706c7 */
/* bench 16353.0.8 e3521fff0b1f */
/* bench 16353.0.9 82d918249d1a */
#define CLK_MBUS		28

/* All module clocks and bus gates are exported except DRAM */

#define CLK_DRAM		49

#define CLK_BUS_DRAM		56

#define CLK_NUMBER		(CLK_BUS_HDCP + 1)

#endif /* _CCU_SUN50I_H616_H_ */
