--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Softwares\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf uart.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    2.575(R)|   -0.366(R)|CLK_BUFGP         |   0.000|
data_ready  |    2.936(R)|   -1.092(R)|CLK_BUFGP         |   0.000|
tbre        |    3.321(R)|   -1.395(R)|CLK_BUFGP         |   0.000|
tsre        |    2.438(R)|   -0.703(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.955|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ram1Data<0>    |led2<0>        |   10.534|
Ram1Data<0>    |led2<1>        |   10.502|
Ram1Data<0>    |led2<2>        |   10.580|
Ram1Data<0>    |led2<3>        |   10.597|
Ram1Data<0>    |led2<4>        |   10.168|
Ram1Data<0>    |led2<5>        |   10.682|
Ram1Data<0>    |led2<6>        |   10.299|
Ram1Data<1>    |led2<0>        |    9.725|
Ram1Data<1>    |led2<1>        |    9.584|
Ram1Data<1>    |led2<2>        |    9.662|
Ram1Data<1>    |led2<3>        |    9.748|
Ram1Data<1>    |led2<4>        |   10.080|
Ram1Data<1>    |led2<5>        |    9.706|
Ram1Data<1>    |led2<6>        |    9.323|
Ram1Data<2>    |led2<0>        |    9.851|
Ram1Data<2>    |led2<1>        |    9.667|
Ram1Data<2>    |led2<2>        |    9.745|
Ram1Data<2>    |led2<3>        |    9.909|
Ram1Data<2>    |led2<4>        |   10.262|
Ram1Data<2>    |led2<5>        |    9.820|
Ram1Data<2>    |led2<6>        |    9.437|
Ram1Data<3>    |led2<0>        |    9.740|
Ram1Data<3>    |led2<1>        |    9.763|
Ram1Data<3>    |led2<2>        |    9.841|
Ram1Data<3>    |led2<3>        |    9.738|
Ram1Data<3>    |led2<4>        |   10.359|
Ram1Data<3>    |led2<5>        |    9.878|
Ram1Data<3>    |led2<6>        |    9.495|
Ram1Data<4>    |led1<0>        |    9.699|
Ram1Data<4>    |led1<1>        |   10.409|
Ram1Data<4>    |led1<2>        |   10.349|
Ram1Data<4>    |led1<3>        |   10.385|
Ram1Data<4>    |led1<4>        |    9.975|
Ram1Data<4>    |led1<5>        |   10.123|
Ram1Data<4>    |led1<6>        |   10.100|
Ram1Data<5>    |led1<0>        |   10.116|
Ram1Data<5>    |led1<1>        |   10.711|
Ram1Data<5>    |led1<2>        |   10.706|
Ram1Data<5>    |led1<3>        |   10.737|
Ram1Data<5>    |led1<4>        |   10.392|
Ram1Data<5>    |led1<5>        |   10.415|
Ram1Data<5>    |led1<6>        |   10.337|
Ram1Data<6>    |led1<0>        |   10.019|
Ram1Data<6>    |led1<1>        |   10.645|
Ram1Data<6>    |led1<2>        |   10.476|
Ram1Data<6>    |led1<3>        |   10.647|
Ram1Data<6>    |led1<4>        |   10.295|
Ram1Data<6>    |led1<5>        |   10.192|
Ram1Data<6>    |led1<6>        |   10.296|
Ram1Data<7>    |led1<0>        |    9.925|
Ram1Data<7>    |led1<1>        |   10.539|
Ram1Data<7>    |led1<2>        |   10.327|
Ram1Data<7>    |led1<3>        |   10.584|
Ram1Data<7>    |led1<4>        |   10.201|
Ram1Data<7>    |led1<5>        |   10.074|
Ram1Data<7>    |led1<6>        |   10.225|
---------------+---------------+---------+


Analysis completed Thu Nov 09 19:19:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 200 MB



