Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 18 18:40:25 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   104 |
|    Minimum number of control sets                        |   104 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   104 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    64 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |              68 |           19 |
| No           | Yes                   | No                     |              35 |           12 |
| Yes          | No                    | No                     |              64 |           40 |
| Yes          | No                    | Yes                    |             711 |          352 |
| Yes          | Yes                   | No                     |              42 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                  Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[11]   |                                                |                                       |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]   |                                                | U9/rst                                |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                                |                                       |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]    |                                                |                                       |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]    |                                                | U9/rst                                |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                                | U9/rst                                |                1 |              2 |         2.00 |
|  U8/clkdiv_BUFG[1]    |                                                | U9/rst                                |                1 |              2 |         2.00 |
| ~U8/Clk_CPU_BUFG      |                                                |                                       |                2 |              3 |         1.50 |
| ~U8/Clk_CPU_BUFG      | U10/counter_Ctrl                               | U9/rst                                |                1 |              6 |         6.00 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_4         |                                       |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_1         |                                       |                2 |              8 |         4.00 |
|  U8/clkdiv_BUFG[1]    |                                                | U11/vga_controller/h_count[9]_i_1_n_0 |                5 |             10 |         2.00 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_2         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_5         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_6         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_6         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_1         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_7         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_10        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_8         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_5         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_8         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_3         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_1         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep_2    |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_3         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_4         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_6         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_7         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_9         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_2         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_1         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_5         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_11        |                                       |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]    | U11/vga_controller/v_count                     | U9/rst                                |                4 |             10 |         2.50 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_3         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_3         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_2         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_rep__1_2 |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_4        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_4        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_7        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_8        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep_0    |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep_4    |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_rep__1_3 |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_1        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_2        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_5        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_6        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_2        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep_1    |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_0         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_rep__1_5 |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep_3    |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep_5    |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_3        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_0        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_rep__0_0 |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_rep__1_1 |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_rep__1_4 |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_1        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_0        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_3        |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_7         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_4         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_2         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_8         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_9         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_0         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_0         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_4         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_6         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_5         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_0         |                                       |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG |                                                |                                       |                5 |             16 |         3.20 |
|  clk_100mhz_IBUF_BUFG | U9/u1/sw[15]_i_1_n_0                           |                                       |                5 |             16 |         3.20 |
|  clk_100mhz_IBUF_BUFG |                                                | U11/vga_debugger/p_0_in               |                6 |             23 |         3.83 |
|  U8/Clk_CPU_BUFG      | U4/GPIOf0000000_we                             | U9/rst                                |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[4][31]_i_1_n_0   | U9/rst                                |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[5][31]_i_1_n_0   | U9/rst                                |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[7][31]_i_1_n_0   | U9/rst                                |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[8][31]_i_1_n_0   | U9/rst                                |               16 |             32 |         2.00 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[9][31]_i_1_n_0   | U9/rst                                |               22 |             32 |         1.45 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[6][31]_i_1_n_0   | U9/rst                                |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[2][31]_i_1_n_0   | U9/rst                                |               16 |             32 |         2.00 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[14][31]_i_1_n_0  | U9/rst                                |               19 |             32 |         1.68 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[10][31]_i_1_n_0  | U9/rst                                |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[13][31]_i_1_n_0  | U9/rst                                |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[15][31]_i_1_n_0  | U9/rst                                |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register                  | U9/rst                                |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[11][31]_i_1_n_0  | U9/rst                                |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[12][31]_i_1_n_0  | U9/rst                                |               17 |             32 |         1.88 |
| ~U8/Clk_CPU_BUFG      | U10/counter0_Lock                              | U9/rst                                |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG      | U10/counter1_Lock                              | U9/rst                                |               12 |             32 |         2.67 |
| ~U8/Clk_CPU_BUFG      | U10/counter2_Lock                              | U9/rst                                |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG      | U1/DataPath_0/Regs_0/register[3][31]_i_1_n_0   | U9/rst                                |               20 |             32 |         1.60 |
|  U8/clkdiv_BUFG[6]    | U10/counter0[31]                               | U9/rst                                |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      |                                                | U9/rst                                |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG |                                                | U9/rst                                |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U9/u1/sw_counter[0]_i_1_n_0                    | U9/u1/sw_counter0_carry__0_n_2        |                8 |             32 |         4.00 |
|  U8/clkdiv_BUFG[11]   | U10/counter2[32]_i_1_n_0                       | U9/rst                                |               10 |             33 |         3.30 |
|  U8/clkdiv_BUFG[9]    | U10/counter1[32]_i_1_n_0                       | U9/rst                                |               10 |             33 |         3.30 |
| ~U8/Clk_CPU_BUFG      | U4/GPIOe0000000_we                             |                                       |               35 |             48 |         1.37 |
+-----------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


