/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [15:0] _03_;
  wire [24:0] _04_;
  reg [2:0] _05_;
  wire [3:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_11z & _00_);
  assign celloutsig_1_0z = !(in_data[177] ? in_data[110] : in_data[149]);
  assign celloutsig_0_30z = celloutsig_0_14z | ~(celloutsig_0_29z[6]);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_3z);
  assign celloutsig_0_8z = celloutsig_0_2z[0] | ~(celloutsig_0_5z);
  assign celloutsig_1_5z = in_data[116] ^ _01_;
  assign celloutsig_1_4z = ~(celloutsig_1_2z[1] ^ celloutsig_1_3z);
  assign celloutsig_1_8z = ~(in_data[125] ^ _02_);
  assign celloutsig_1_15z = { _01_, _03_[14:6], _02_, celloutsig_1_2z } + { celloutsig_1_6z[2:1], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_13z };
  reg [24:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 25'h0000000;
    else _15_ <= in_data[149:125];
  assign { _00_, _04_[23:13], _01_, _03_[14:6], _02_, _04_[1:0] } = _15_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= { in_data[42], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[20:17] & in_data[69:66];
  assign celloutsig_1_2z = { _04_[16:13], _01_ } & in_data[102:98];
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z } & { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z[9:1], _05_, celloutsig_0_2z, celloutsig_0_5z } & { celloutsig_0_10z[5:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z[4:2], celloutsig_1_5z } / { 1'h1, celloutsig_1_2z[1:0], in_data[96] };
  assign celloutsig_0_13z = { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z } / { 1'h1, celloutsig_0_11z[10:3] };
  assign celloutsig_0_2z = in_data[44:42] / { 1'h1, in_data[44:43] };
  assign celloutsig_1_19z = { celloutsig_1_15z[13:7], celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_4z } / { 1'h1, in_data[142:126], celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_11z[4:0] >= in_data[88:84];
  assign celloutsig_0_24z = { in_data[34:23], celloutsig_0_20z, celloutsig_0_14z } >= { celloutsig_0_11z[8:1], celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_9z[6:0], celloutsig_1_4z, celloutsig_1_5z } > { celloutsig_1_9z[11:4], celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[113:104], celloutsig_1_7z, celloutsig_1_4z } > { celloutsig_1_9z[9:6], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[90:86], celloutsig_0_4z, celloutsig_0_4z } > { celloutsig_0_2z[2:1], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } > { celloutsig_0_2z[2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_1z[4:1], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } > { celloutsig_0_10z[9:8], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_17z = celloutsig_1_7z ? { celloutsig_1_15z[9:6], celloutsig_1_3z } : celloutsig_1_9z[6:2];
  assign celloutsig_0_22z = celloutsig_0_17z != { celloutsig_0_0z[2:0], celloutsig_0_6z };
  assign celloutsig_0_28z = in_data[71:65] != { in_data[65:62], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_3z = | { celloutsig_1_2z[3:2], celloutsig_1_0z };
  assign celloutsig_1_7z = | { _03_[14], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_31z = { celloutsig_0_11z[5:4], celloutsig_0_13z, celloutsig_0_0z } <<< { celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_13z[7], _05_ } >>> celloutsig_0_10z[3:0];
  assign celloutsig_0_29z = { celloutsig_0_1z[2], celloutsig_0_14z, _05_, celloutsig_0_25z, celloutsig_0_24z } >>> { celloutsig_0_11z[14:9], celloutsig_0_6z };
  assign celloutsig_1_9z = { _04_[18:14], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } ~^ { in_data[173:167], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_10z = { in_data[90:83], celloutsig_0_3z, celloutsig_0_5z } ^ { in_data[62:61], _05_, _05_, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[62:58] ^ in_data[65:61];
  assign celloutsig_0_17z = { celloutsig_0_0z[2:0], celloutsig_0_5z } ^ celloutsig_0_15z;
  assign celloutsig_0_3z = ~((in_data[52] & celloutsig_0_0z[0]) | celloutsig_0_0z[3]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_1z[3]) | celloutsig_0_2z[0]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_5z) | celloutsig_1_2z[3]);
  assign celloutsig_1_13z = ~((_04_[22] & in_data[143]) | celloutsig_1_3z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_4z) | (celloutsig_0_8z & celloutsig_0_10z[0]));
  assign celloutsig_0_19z = ~((celloutsig_0_17z[1] & celloutsig_0_13z[2]) | (_05_[2] & celloutsig_0_8z));
  assign celloutsig_0_25z = ~((in_data[59] & celloutsig_0_14z) | (celloutsig_0_6z & celloutsig_0_20z));
  assign { _03_[15], _03_[5:0] } = { _01_, _02_, celloutsig_1_2z };
  assign { _04_[24], _04_[12:2] } = { _00_, _01_, _03_[14:6], _02_ };
  assign { out_data[128], out_data[114:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
