<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="float__regs__riscv__gcc_8h" kind="file" language="C++">
    <compoundname>float_regs_riscv_gcc.h</compoundname>
    <includes refid="toolchain_8h" local="no">toolchain.h</includes>
    <includes refid="float__context_8h" local="yes">float_context.h</includes>
    <incdepgraph>
      <node id="2">
        <label>toolchain.h</label>
        <link refid="toolchain_8h"/>
      </node>
      <node id="3">
        <label>float_context.h</label>
        <link refid="float__context_8h"/>
      </node>
      <node id="1">
        <label>tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h</label>
        <link refid="float__regs__riscv__gcc_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
    </incdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="float__regs__riscv__gcc_8h_1ab28adae29cdcc43494987e4210d27a53" prot="public" static="no">
        <name>RV_FPREG_WIDTH</name>
        <initializer>4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h" line="27" column="10" bodyfile="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h" bodystart="27" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" prot="public" static="no">
        <name>RV_FPREG_SAVE</name>
        <initializer>&quot;fsw &quot;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h" line="28" column="9" bodyfile="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h" bodystart="28" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" prot="public" static="no">
        <name>RV_FPREG_LOAD</name>
        <initializer>&quot;flw &quot;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h" line="29" column="9" bodyfile="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h" bodystart="29" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>RISCV GCC specific floating point register macros. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2019,<sp/>Huang<sp/>Qi<sp/>&lt;757509347@qq.com&gt;.</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="9"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight></codeline>
<codeline lineno="12"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_FLOAT_REGS_RISCV_GCC_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>_FLOAT_REGS_RISCV_GCC_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>!defined(__GNUC__)<sp/>||<sp/>!defined(CONFIG_RISCV)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight><highlight class="preprocessor">#error<sp/>__FILE__<sp/>goes<sp/>only<sp/>with<sp/>RISCV<sp/>GCC</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="toolchain_8h" kindref="compound">toolchain.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="float__context_8h" kindref="compound">float_context.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>CONFIG_CPU_HAS_FPU_DOUBLE_PRECISION</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RV_FPREG_WIDTH<sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RV_FPREG_SAVE<sp/>&quot;fsd<sp/>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RV_FPREG_LOAD<sp/>&quot;fld<sp/>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="float__regs__riscv__gcc_8h_1ab28adae29cdcc43494987e4210d27a53" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RV_FPREG_WIDTH<sp/>4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RV_FPREG_SAVE<sp/>&quot;fsw<sp/>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RV_FPREG_LOAD<sp/>&quot;flw<sp/>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>_load_all_float_registers(</highlight><highlight class="keyword">struct</highlight><highlight class="normal"><sp/><ref refid="structfp__register__set" kindref="compound">fp_register_set</ref><sp/>*regs)</highlight></codeline>
<codeline lineno="49"><highlight class="normal">{</highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm__(</highlight></codeline>
<codeline lineno="51"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;mv<sp/><sp/>t0,<sp/>%0\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;mv<sp/><sp/>t1,<sp/>%1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f0,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f1,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f2,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f3,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f4,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f5,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f6,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f7,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f8,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f9,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f10,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f11,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f12,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f13,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f14,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f15,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f16,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f17,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f18,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f19,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f20,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f21,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f22,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f23,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f24,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f25,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f26,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f27,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f28,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f29,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f30,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a4c8ad23cad832927ba4ebbb01f0ede78" kindref="member">RV_FPREG_LOAD</ref><sp/></highlight><highlight class="stringliteral">&quot;f31,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="stringliteral">&quot;r&quot;</highlight><highlight class="normal">(regs),<sp/></highlight><highlight class="stringliteral">&quot;r&quot;</highlight><highlight class="normal">(<ref refid="float__regs__riscv__gcc_8h_1ab28adae29cdcc43494987e4210d27a53" kindref="member">RV_FPREG_WIDTH</ref>)</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="stringliteral">&quot;t0&quot;</highlight><highlight class="normal">,<sp/></highlight><highlight class="stringliteral">&quot;t1&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="120"><highlight class="normal">}</highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>_store_all_float_registers(</highlight><highlight class="keyword">struct</highlight><highlight class="normal"><sp/><ref refid="structfp__register__set" kindref="compound">fp_register_set</ref><sp/>*regs)</highlight></codeline>
<codeline lineno="134"><highlight class="normal">{</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm__<sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;mv<sp/>t0,<sp/>%0\n\t&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;mv<sp/>t1,<sp/>%1\n\t&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f0,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f1,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f2,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f3,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f4,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f5,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f6,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f7,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f8,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f9,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f10,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f11,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f12,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f13,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f14,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f15,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="169"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f16,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f17,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f18,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f19,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f20,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f21,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f22,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f23,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f24,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f25,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f26,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="192"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f27,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f28,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f29,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f30,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="stringliteral">&quot;add<sp/>t0,<sp/>t0,<sp/>t1\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="float__regs__riscv__gcc_8h_1a00997b2948e097b61c1d07c2f4b8f965" kindref="member">RV_FPREG_SAVE</ref><sp/></highlight><highlight class="stringliteral">&quot;f31,<sp/>0(t0)\n&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:</highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="stringliteral">&quot;r&quot;</highlight><highlight class="normal">(regs),<sp/></highlight><highlight class="stringliteral">&quot;r&quot;</highlight><highlight class="normal">(<ref refid="float__regs__riscv__gcc_8h_1ab28adae29cdcc43494987e4210d27a53" kindref="member">RV_FPREG_WIDTH</ref>)</highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="stringliteral">&quot;t0&quot;</highlight><highlight class="normal">,<sp/></highlight><highlight class="stringliteral">&quot;t1&quot;</highlight><highlight class="normal">,<sp/></highlight><highlight class="stringliteral">&quot;memory&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="205"><highlight class="normal">}</highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>_load_then_store_all_float_registers(</highlight><highlight class="keyword">struct</highlight><highlight class="normal"><sp/><ref refid="structfp__register__set" kindref="compound">fp_register_set</ref></highlight></codeline>
<codeline lineno="221"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*regs)</highlight></codeline>
<codeline lineno="222"><highlight class="normal">{</highlight></codeline>
<codeline lineno="223"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_load_all_float_registers(regs);</highlight></codeline>
<codeline lineno="224"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_store_all_float_registers(regs);</highlight></codeline>
<codeline lineno="225"><highlight class="normal">}</highlight></codeline>
<codeline lineno="226"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_FLOAT_REGS_ARC_GCC_H<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="tests/kernel/fpu_sharing/generic/src/float_regs_riscv_gcc.h"/>
  </compounddef>
</doxygen>
