sim_debug.o: /opt/litex/litex/litex/soc/software/libbase/sim_debug.c \
 /opt/litex/litex/litex/soc/software/include/base/sim_debug.h \
 /opt/litex/litex/litex/soc/software/include/base/stdio.h \
 /opt/litex/litex/litex/soc/software/include/base/stddef.h \
 /home/ferney/Documentos/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h \
 /home/ferney/Documentos/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h \
 /opt/litex/litex/litex/soc/software/include/base/stdint.h \
 /opt/litex/litex/litex/soc/cores/cpu/picorv32/system.h \
 /opt/litex/litex/litex/soc/software/include/hw/common.h

/opt/litex/litex/litex/soc/software/include/base/sim_debug.h:

/opt/litex/litex/litex/soc/software/include/base/stdio.h:

/opt/litex/litex/litex/soc/software/include/base/stddef.h:

/home/ferney/Documentos/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h:

/home/ferney/Documentos/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h:

/opt/litex/litex/litex/soc/software/include/base/stdint.h:

/opt/litex/litex/litex/soc/cores/cpu/picorv32/system.h:

/opt/litex/litex/litex/soc/software/include/hw/common.h:
