Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/cristian/CESE/FPGA/TP_CLP/syn/issp/issp_position.qsys --block-symbol-file --output-directory=/home/cristian/CESE/FPGA/TP_CLP/syn/issp/issp_position --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading issp/issp_position.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/cristian/CESE/FPGA/TP_CLP/syn/issp/issp_position.qsys --synthesis=VERILOG --output-directory=/home/cristian/CESE/FPGA/TP_CLP/syn/issp/issp_position/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading issp/issp_position.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: issp_position: Generating issp_position "issp_position" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "issp_position" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: issp_position: Done "issp_position" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
