"""Interface modules to read circuits from certain formats, e.g. Verilog and Yosys-generated JSON netlists."""
