FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 *  ARM HDLCD Controller register definition
 */

#ifndef __HDLCD_DRV_H__
#define __HDLCD_DRV_H__

struct hdlcd_drm_private {
	void __iomem			*mmio;
	struct clk			*clk;
	struct drm_crtc			crtc;
	struct drm_plane		*plane;
#ifdef CONFIG_DEBUG_FS
	atomic_t buffer_underrun_count;
	atomic_t bus_error_count;
/* bench 29952.2.0 293d325b6c23 */
/* bench 29952.2.1 936359ea40a8 */
/* bench 29952.2.2 812f912070a6 */
/* bench 29952.2.3 6fccf4b93c49 */
/* bench 29952.2.4 fe0562894c95 */
/* bench 29952.2.5 721dc07d8775 */
/* bench 29952.2.6 3333b2d1e09f */
/* bench 29952.2.7 a5b890d2ac60 */
/* bench 29952.2.8 d43410dbe5c4 */
	atomic_t dma_end_count;
#endif
};

#define crtc_to_hdlcd_priv(x)	container_of(x, struct hdlcd_drm_private, crtc)

static inline void hdlcd_write(struct hdlcd_drm_private *hdlcd,
			       unsigned int reg, u32 value)
{
	writel(value, hdlcd->mmio + reg);
}

static inline u32 hdlcd_read(struct hdlcd_drm_private *hdlcd, unsigned int reg)
{
	return readl(hdlcd->mmio + reg);
}

int hdlcd_setup_crtc(struct drm_device *dev);
void hdlcd_set_scanout(struct hdlcd_drm_private *hdlcd);

#endif /* __HDLCD_DRV_H__ */
