INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/Lab_Final.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/Lab_Final.srcs/sources_1/new/adder_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/Lab_Final.srcs/sources_1/new/adder_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/math_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module math_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/seven_seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/seven_seg_scanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_scanner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
