# MIPS_Pipeline_VHDL
A non-standard implementation of a Pipelined MIPS Processor in VHDL

As of 11/22/2016, processsor should be 99% functional. There still needs to be 3 complete clock cycles inbetween writes and reads to ensure properly updated data. This could be fixed with a forwarding unit.
